
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3814 (git sha1 da1d06d7, gcc 10.2.0-13ubuntu1 -fPIC -Os)


-- Executing script file `syn_ice40.ys' --

1. Executing Verilog-2005 frontend: ../../source/Memory_Backplane.v
Parsing Verilog input from `../../source/Memory_Backplane.v' to AST representation.
Generating RTLIL representation for module `\Memory_Backplane'.
../../source/Memory_Backplane.v:77: Warning: Identifier `\i_slave_csr_write_stb' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../source/Hart_Core.v
Parsing Verilog input from `../../source/Hart_Core.v' to AST representation.
Generating RTLIL representation for module `\Hart_Core'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../source/ORC_R32E.v
Parsing Verilog input from `../../source/ORC_R32E.v' to AST representation.
Generating RTLIL representation for module `\ORC_R32E'.
Successfully finished Verilog frontend.

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \ORC_R32E
Used module:     \Memory_Backplane
Used module:     \Hart_Core
Parameter 1 (\P_MEM_STACK_ADDR) = 0
Parameter 2 (\P_MEM_ADDR_MSB) = 3
Parameter 3 (\P_MEM_DEPTH) = 16
Parameter 4 (\P_MEM_WIDTH) = 32
Parameter 5 (\P_MEM_NUM_REGS) = 16
Parameter 6 (\P_MEM_ANLOGIC_DRAM) = 0

4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Memory_Backplane'.
Parameter 1 (\P_MEM_STACK_ADDR) = 0
Parameter 2 (\P_MEM_ADDR_MSB) = 3
Parameter 3 (\P_MEM_DEPTH) = 16
Parameter 4 (\P_MEM_WIDTH) = 32
Parameter 5 (\P_MEM_NUM_REGS) = 16
Parameter 6 (\P_MEM_ANLOGIC_DRAM) = 0
Generating RTLIL representation for module `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane'.
../../source/Memory_Backplane.v:77: Warning: Identifier `\i_slave_csr_write_stb' is implicitly declared.
Parameter 1 (\P_CORE_INITIAL_FETCH_ADDR) = 0
Parameter 2 (\P_CORE_MEMORY_ADDR_MSB) = 3

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Hart_Core'.
Parameter 1 (\P_CORE_INITIAL_FETCH_ADDR) = 0
Parameter 2 (\P_CORE_MEMORY_ADDR_MSB) = 3
Generating RTLIL representation for module `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3'.

4.2.4. Analyzing design hierarchy..
Top module:  \ORC_R32E
Used module:     $paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane
Used module:     $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3

4.2.5. Analyzing design hierarchy..
Top module:  \ORC_R32E
Used module:     $paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane
Used module:     $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3
Removing unused module `\Hart_Core'.
Removing unused module `\Memory_Backplane'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$601 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$590 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$587 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$584 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$581 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$578 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$563 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$552 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$549 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$546 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$543 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$540 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../source/Hart_Core.v:450$1091 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.
Marked 8 switch rules as full_case in process $proc$../../source/Hart_Core.v:375$1068 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.
Marked 5 switch rules as full_case in process $proc$../../source/Hart_Core.v:262$1012 in module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.
Marked 1 switch rules as full_case in process $proc$../../source/Memory_Backplane.v:114$766 in module $paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.
Marked 1 switch rules as full_case in process $proc$../../source/Memory_Backplane.v:95$763 in module $paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 22 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$611'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$600'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$589'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$586'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$580'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$577'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$575'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$573'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$562'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$551'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$548'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$545'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$542'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$539'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$537'.
  Set init value: \Q = 1'0

4.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$587'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$581'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$549'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$543'.

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$601'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$600'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$590'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$589'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$587'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$586'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$584'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$578'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$577'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$576'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$575'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$574'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$563'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$562'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$552'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$551'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$549'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$548'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$546'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$545'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$540'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$539'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$538'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$537'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$536'.
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:450$1091'.
     1/2: $0\r_master_write_ready[0:0]
     2/2: $0\r_s_data[31:0]
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:375$1068'.
     1/2: $0\r_master_read_ready[0:0]
     2/2: $0\r_load_cases[3:0]
Creating decoders for process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
     1/6: $0\r_master_select[3:0]
     2/6: $0\r_master_addr[29:0]
     3/6: $0\r_rd1[3:0]
     4/6: $0\r_program_counter_state[3:0]
     5/6: $0\r_program_counter_valid[0:0]
     6/6: $0\r_pc_fetch[31:0]
Creating decoders for process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
     1/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769
     2/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_DATA[31:0]$768
     3/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_ADDR[3:0]$767
     4/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772
     5/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_DATA[31:0]$771
     6/6: $0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_ADDR[3:0]$770
Creating decoders for process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:95$763'.
     1/1: $0\reset_index[3:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608'.
  created $adff cell `$procdff$1330' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$601'.
  created $dff cell `$procdff$1331' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597'.
  created $adff cell `$procdff$1332' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$590'.
  created $dff cell `$procdff$1333' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$587'.
  created $adff cell `$procdff$1334' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$584'.
  created $dff cell `$procdff$1335' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$581'.
  created $adff cell `$procdff$1336' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$578'.
  created $dff cell `$procdff$1337' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$576'.
  created $dff cell `$procdff$1338' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$574'.
  created $dff cell `$procdff$1339' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570'.
  created $adff cell `$procdff$1340' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$563'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559'.
  created $adff cell `$procdff$1342' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$552'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$549'.
  created $adff cell `$procdff$1344' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$546'.
  created $dff cell `$procdff$1345' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$543'.
  created $adff cell `$procdff$1346' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$540'.
  created $dff cell `$procdff$1347' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$538'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$536'.
  created $dff cell `$procdff$1349' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_s_data' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:450$1091'.
  created $dff cell `$procdff$1350' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_master_write_ready' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:450$1091'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_load_cases' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:375$1068'.
  created $dff cell `$procdff$1352' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_master_read_ready' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:375$1068'.
  created $dff cell `$procdff$1353' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_pc_fetch' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1354' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_program_counter_valid' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_program_counter_state' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1356' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_rd1' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1357' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_master_addr' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1358' with positive edge clock.
Creating register for signal `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.\r_master_select' using process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_ADDR' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_DATA' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_ADDR' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_DATA' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.\reset_index' using process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:95$763'.
  created $dff cell `$procdff$1366' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$608'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$601'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$601'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$600'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$597'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$590'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$590'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$589'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$587'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$586'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$584'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$584'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$581'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$578'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$578'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$577'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$576'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$576'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$575'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$574'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$570'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$563'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$563'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$562'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$559'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$552'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$552'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$551'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$549'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$548'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$546'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$546'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$545'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$543'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$540'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$540'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$539'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$538'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$538'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$537'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$536'.
Found and cleaned up 3 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:450$1091'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:450$1091'.
Found and cleaned up 18 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:375$1068'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:375$1068'.
Found and cleaned up 7 empty switches in `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
Removing empty process `$paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.$proc$../../source/Hart_Core.v:262$1012'.
Found and cleaned up 2 empty switches in `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
Removing empty process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:114$766'.
Found and cleaned up 1 empty switch in `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:95$763'.
Removing empty process `$paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.$proc$../../source/Memory_Backplane.v:95$763'.
Cleaned up 49 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\Hart_Core\P_CORE_INITIAL_FETCH_ADDR=0\P_CORE_MEMORY_ADDR_MSB=3.
Deleting now unused module $paramod$987a565aab0c72ac6e2e3597e7335f6502793c00\Memory_Backplane.
<suppressed ~2 debug messages>

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~152 debug messages>

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 6 unused cells and 259 unused wires.
<suppressed ~17 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module ORC_R32E...
Warning: Wire ORC_R32E.\mem_access_controller.i_slave_csr_write_stb is used but has no driver.
Found and reported 1 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\core.$procmux$1264: \core.r_program_counter_state -> { \core.r_program_counter_state [3] 3'000 }
      Replacing known input bits on port A of cell $flatten\core.$procmux$1262: \core.r_program_counter_state -> { \core.r_program_counter_state [3] 3'100 }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\mem_access_controller.$ternary$../../source/Memory_Backplane.v:79$756.
Removed 1 multiplexer ports.
<suppressed ~54 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\mem_access_controller.$procmux$1304:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769
      New ports: A=1'0, B=1'1, Y=$flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0]
      New connections: $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [31:1] = { $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN[31:0]$769 [0] }
    Consolidated identical input bits for $mux cell $flatten\mem_access_controller.$procmux$1312:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\mem_access_controller.$procmux$1312_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mem_access_controller.$procmux$1312_Y [0]
      New connections: $flatten\mem_access_controller.$procmux$1312_Y [31:1] = { $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] $flatten\mem_access_controller.$procmux$1312_Y [0] }
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\mem_access_controller.$procmux$1315:
      Old ports: A=$flatten\mem_access_controller.$procmux$1312_Y, B=0, Y=$flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772
      New ports: A=$flatten\mem_access_controller.$procmux$1312_Y [0], B=1'0, Y=$flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0]
      New connections: $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [31:1] = { $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] $flatten\mem_access_controller.$0$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN[31:0]$772 [0] }
  Optimizing cells in module \ORC_R32E.
Performed a total of 3 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.10.13. Executing OPT_DFF pass (perform DFF optimizations).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ORC_R32E.$flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:116$748_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ORC_R32E.$flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:121$749_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ORC_R32E.core.r_load_cases.

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\core.r_load_cases' from module `\ORC_R32E'.
  found $dff cell for state register: $flatten\core.$procdff$1352
  root of input selection tree: $flatten\core.$0\r_load_cases[3:0]
  found reset state: 4'1111 (guessed from mux tree)
  found ctrl input: \i_reset_sync
  found ctrl input: \core.w_lcc
  found ctrl input: \core.w_fct3_one_hot [0]
  found ctrl input: \core.w_fct3_one_hot [4]
  found ctrl input: \core.w_fct3_one_hot [1]
  found ctrl input: \core.w_fct3_one_hot [5]
  found ctrl input: \core.w_fct3_one_hot [2]
  found state code: 4'1111
  found state code: 4'1100
  found ctrl input: \core.w_master_addr [1]
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: $flatten\core.$eq$../../source/Hart_Core.v:394$1075_Y
  found ctrl input: $flatten\core.$eq$../../source/Hart_Core.v:391$1074_Y
  found ctrl input: $flatten\core.$eq$../../source/Hart_Core.v:388$1073_Y
  found ctrl input: $flatten\core.$eq$../../source/Hart_Core.v:385$1072_Y
  found state code: 4'0100
  found state code: 4'0101
  found state code: 4'0110
  found state code: 4'0111
  found state code: 4'0000
  found state code: 4'0001
  found state code: 4'0010
  found state code: 4'0011
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:242$986_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:241$985_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:240$984_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:239$981_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:238$978_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:237$977_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:236$976_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:235$975_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:234$974_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:233$971_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:232$968_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:231$965_Y
  found ctrl output: $flatten\core.$eq$../../source/Hart_Core.v:230$962_Y
  ctrl inputs: { \core.w_fct3_one_hot [5:4] \core.w_fct3_one_hot [2:0] \core.w_lcc $flatten\core.$eq$../../source/Hart_Core.v:394$1075_Y $flatten\core.$eq$../../source/Hart_Core.v:391$1074_Y $flatten\core.$eq$../../source/Hart_Core.v:388$1073_Y $flatten\core.$eq$../../source/Hart_Core.v:385$1072_Y \core.w_master_addr [1] \i_reset_sync }
  ctrl outputs: { $flatten\core.$0\r_load_cases[3:0] $flatten\core.$eq$../../source/Hart_Core.v:242$986_Y $flatten\core.$eq$../../source/Hart_Core.v:241$985_Y $flatten\core.$eq$../../source/Hart_Core.v:240$984_Y $flatten\core.$eq$../../source/Hart_Core.v:239$981_Y $flatten\core.$eq$../../source/Hart_Core.v:238$978_Y $flatten\core.$eq$../../source/Hart_Core.v:237$977_Y $flatten\core.$eq$../../source/Hart_Core.v:236$976_Y $flatten\core.$eq$../../source/Hart_Core.v:235$975_Y $flatten\core.$eq$../../source/Hart_Core.v:234$974_Y $flatten\core.$eq$../../source/Hart_Core.v:233$971_Y $flatten\core.$eq$../../source/Hart_Core.v:232$968_Y $flatten\core.$eq$../../source/Hart_Core.v:231$965_Y $flatten\core.$eq$../../source/Hart_Core.v:230$962_Y }
  transition:     4'0000 12'-----0-----0 ->     4'0000 17'00000000000000001
  transition:     4'0000 12'000001-----0 ->     4'1111 17'11110000000000001
  transition:     4'0000 12'001001-----0 ->     4'1100 17'11000000000000001
  transition:     4'0000 12'10-001----00 ->     4'1011 17'10110000000000001
  transition:     4'0000 12'10-001----10 ->     4'1010 17'10100000000000001
  transition:     4'0000 12'-0-101----00 ->     4'1001 17'10010000000000001
  transition:     4'0000 12'-0-101----10 ->     4'1000 17'10000000000000001
  transition:     4'0000 12'-1--010000-0 ->     4'0000 17'00000000000000001
  transition:     4'0000 12'-1--010001-0 ->     4'0100 17'01000000000000001
  transition:     4'0000 12'-1--01001--0 ->     4'0101 17'01010000000000001
  transition:     4'0000 12'-1--0101---0 ->     4'0110 17'01100000000000001
  transition:     4'0000 12'-1--011----0 ->     4'0111 17'01110000000000001
  transition:     4'0000 12'----110000-0 ->     4'0000 17'00000000000000001
  transition:     4'0000 12'----110001-0 ->     4'0000 17'00000000000000001
  transition:     4'0000 12'----11001--0 ->     4'0001 17'00010000000000001
  transition:     4'0000 12'----1101---0 ->     4'0010 17'00100000000000001
  transition:     4'0000 12'----111----0 ->     4'0011 17'00110000000000001
  transition:     4'0000 12'-----------1 ->     4'1111 17'11110000000000001
  transition:     4'1000 12'-----0-----0 ->     4'1000 17'10000000100000000
  transition:     4'1000 12'000001-----0 ->     4'1111 17'11110000100000000
  transition:     4'1000 12'001001-----0 ->     4'1100 17'11000000100000000
  transition:     4'1000 12'10-001----00 ->     4'1011 17'10110000100000000
  transition:     4'1000 12'10-001----10 ->     4'1010 17'10100000100000000
  transition:     4'1000 12'-0-101----00 ->     4'1001 17'10010000100000000
  transition:     4'1000 12'-0-101----10 ->     4'1000 17'10000000100000000
  transition:     4'1000 12'-1--010000-0 ->     4'1000 17'10000000100000000
  transition:     4'1000 12'-1--010001-0 ->     4'0100 17'01000000100000000
  transition:     4'1000 12'-1--01001--0 ->     4'0101 17'01010000100000000
  transition:     4'1000 12'-1--0101---0 ->     4'0110 17'01100000100000000
  transition:     4'1000 12'-1--011----0 ->     4'0111 17'01110000100000000
  transition:     4'1000 12'----110000-0 ->     4'1000 17'10000000100000000
  transition:     4'1000 12'----110001-0 ->     4'0000 17'00000000100000000
  transition:     4'1000 12'----11001--0 ->     4'0001 17'00010000100000000
  transition:     4'1000 12'----1101---0 ->     4'0010 17'00100000100000000
  transition:     4'1000 12'----111----0 ->     4'0011 17'00110000100000000
  transition:     4'1000 12'-----------1 ->     4'1111 17'11110000100000000
  transition:     4'0100 12'-----0-----0 ->     4'0100 17'01000000000010000
  transition:     4'0100 12'000001-----0 ->     4'1111 17'11110000000010000
  transition:     4'0100 12'001001-----0 ->     4'1100 17'11000000000010000
  transition:     4'0100 12'10-001----00 ->     4'1011 17'10110000000010000
  transition:     4'0100 12'10-001----10 ->     4'1010 17'10100000000010000
  transition:     4'0100 12'-0-101----00 ->     4'1001 17'10010000000010000
  transition:     4'0100 12'-0-101----10 ->     4'1000 17'10000000000010000
  transition:     4'0100 12'-1--010000-0 ->     4'0100 17'01000000000010000
  transition:     4'0100 12'-1--010001-0 ->     4'0100 17'01000000000010000
  transition:     4'0100 12'-1--01001--0 ->     4'0101 17'01010000000010000
  transition:     4'0100 12'-1--0101---0 ->     4'0110 17'01100000000010000
  transition:     4'0100 12'-1--011----0 ->     4'0111 17'01110000000010000
  transition:     4'0100 12'----110000-0 ->     4'0100 17'01000000000010000
  transition:     4'0100 12'----110001-0 ->     4'0000 17'00000000000010000
  transition:     4'0100 12'----11001--0 ->     4'0001 17'00010000000010000
  transition:     4'0100 12'----1101---0 ->     4'0010 17'00100000000010000
  transition:     4'0100 12'----111----0 ->     4'0011 17'00110000000010000
  transition:     4'0100 12'-----------1 ->     4'1111 17'11110000000010000
  transition:     4'1100 12'-----0-----0 ->     4'1100 17'11001000000000000
  transition:     4'1100 12'000001-----0 ->     4'1111 17'11111000000000000
  transition:     4'1100 12'001001-----0 ->     4'1100 17'11001000000000000
  transition:     4'1100 12'10-001----00 ->     4'1011 17'10111000000000000
  transition:     4'1100 12'10-001----10 ->     4'1010 17'10101000000000000
  transition:     4'1100 12'-0-101----00 ->     4'1001 17'10011000000000000
  transition:     4'1100 12'-0-101----10 ->     4'1000 17'10001000000000000
  transition:     4'1100 12'-1--010000-0 ->     4'1100 17'11001000000000000
  transition:     4'1100 12'-1--010001-0 ->     4'0100 17'01001000000000000
  transition:     4'1100 12'-1--01001--0 ->     4'0101 17'01011000000000000
  transition:     4'1100 12'-1--0101---0 ->     4'0110 17'01101000000000000
  transition:     4'1100 12'-1--011----0 ->     4'0111 17'01111000000000000
  transition:     4'1100 12'----110000-0 ->     4'1100 17'11001000000000000
  transition:     4'1100 12'----110001-0 ->     4'0000 17'00001000000000000
  transition:     4'1100 12'----11001--0 ->     4'0001 17'00011000000000000
  transition:     4'1100 12'----1101---0 ->     4'0010 17'00101000000000000
  transition:     4'1100 12'----111----0 ->     4'0011 17'00111000000000000
  transition:     4'1100 12'-----------1 ->     4'1111 17'11111000000000000
  transition:     4'0010 12'-----0-----0 ->     4'0010 17'00100000000000100
  transition:     4'0010 12'000001-----0 ->     4'1111 17'11110000000000100
  transition:     4'0010 12'001001-----0 ->     4'1100 17'11000000000000100
  transition:     4'0010 12'10-001----00 ->     4'1011 17'10110000000000100
  transition:     4'0010 12'10-001----10 ->     4'1010 17'10100000000000100
  transition:     4'0010 12'-0-101----00 ->     4'1001 17'10010000000000100
  transition:     4'0010 12'-0-101----10 ->     4'1000 17'10000000000000100
  transition:     4'0010 12'-1--010000-0 ->     4'0010 17'00100000000000100
  transition:     4'0010 12'-1--010001-0 ->     4'0100 17'01000000000000100
  transition:     4'0010 12'-1--01001--0 ->     4'0101 17'01010000000000100
  transition:     4'0010 12'-1--0101---0 ->     4'0110 17'01100000000000100
  transition:     4'0010 12'-1--011----0 ->     4'0111 17'01110000000000100
  transition:     4'0010 12'----110000-0 ->     4'0010 17'00100000000000100
  transition:     4'0010 12'----110001-0 ->     4'0000 17'00000000000000100
  transition:     4'0010 12'----11001--0 ->     4'0001 17'00010000000000100
  transition:     4'0010 12'----1101---0 ->     4'0010 17'00100000000000100
  transition:     4'0010 12'----111----0 ->     4'0011 17'00110000000000100
  transition:     4'0010 12'-----------1 ->     4'1111 17'11110000000000100
  transition:     4'1010 12'-----0-----0 ->     4'1010 17'10100010000000000
  transition:     4'1010 12'000001-----0 ->     4'1111 17'11110010000000000
  transition:     4'1010 12'001001-----0 ->     4'1100 17'11000010000000000
  transition:     4'1010 12'10-001----00 ->     4'1011 17'10110010000000000
  transition:     4'1010 12'10-001----10 ->     4'1010 17'10100010000000000
  transition:     4'1010 12'-0-101----00 ->     4'1001 17'10010010000000000
  transition:     4'1010 12'-0-101----10 ->     4'1000 17'10000010000000000
  transition:     4'1010 12'-1--010000-0 ->     4'1010 17'10100010000000000
  transition:     4'1010 12'-1--010001-0 ->     4'0100 17'01000010000000000
  transition:     4'1010 12'-1--01001--0 ->     4'0101 17'01010010000000000
  transition:     4'1010 12'-1--0101---0 ->     4'0110 17'01100010000000000
  transition:     4'1010 12'-1--011----0 ->     4'0111 17'01110010000000000
  transition:     4'1010 12'----110000-0 ->     4'1010 17'10100010000000000
  transition:     4'1010 12'----110001-0 ->     4'0000 17'00000010000000000
  transition:     4'1010 12'----11001--0 ->     4'0001 17'00010010000000000
  transition:     4'1010 12'----1101---0 ->     4'0010 17'00100010000000000
  transition:     4'1010 12'----111----0 ->     4'0011 17'00110010000000000
  transition:     4'1010 12'-----------1 ->     4'1111 17'11110010000000000
  transition:     4'0110 12'-----0-----0 ->     4'0110 17'01100000001000000
  transition:     4'0110 12'000001-----0 ->     4'1111 17'11110000001000000
  transition:     4'0110 12'001001-----0 ->     4'1100 17'11000000001000000
  transition:     4'0110 12'10-001----00 ->     4'1011 17'10110000001000000
  transition:     4'0110 12'10-001----10 ->     4'1010 17'10100000001000000
  transition:     4'0110 12'-0-101----00 ->     4'1001 17'10010000001000000
  transition:     4'0110 12'-0-101----10 ->     4'1000 17'10000000001000000
  transition:     4'0110 12'-1--010000-0 ->     4'0110 17'01100000001000000
  transition:     4'0110 12'-1--010001-0 ->     4'0100 17'01000000001000000
  transition:     4'0110 12'-1--01001--0 ->     4'0101 17'01010000001000000
  transition:     4'0110 12'-1--0101---0 ->     4'0110 17'01100000001000000
  transition:     4'0110 12'-1--011----0 ->     4'0111 17'01110000001000000
  transition:     4'0110 12'----110000-0 ->     4'0110 17'01100000001000000
  transition:     4'0110 12'----110001-0 ->     4'0000 17'00000000001000000
  transition:     4'0110 12'----11001--0 ->     4'0001 17'00010000001000000
  transition:     4'0110 12'----1101---0 ->     4'0010 17'00100000001000000
  transition:     4'0110 12'----111----0 ->     4'0011 17'00110000001000000
  transition:     4'0110 12'-----------1 ->     4'1111 17'11110000001000000
  transition:     4'0001 12'-----0-----0 ->     4'0001 17'00010000000000010
  transition:     4'0001 12'000001-----0 ->     4'1111 17'11110000000000010
  transition:     4'0001 12'001001-----0 ->     4'1100 17'11000000000000010
  transition:     4'0001 12'10-001----00 ->     4'1011 17'10110000000000010
  transition:     4'0001 12'10-001----10 ->     4'1010 17'10100000000000010
  transition:     4'0001 12'-0-101----00 ->     4'1001 17'10010000000000010
  transition:     4'0001 12'-0-101----10 ->     4'1000 17'10000000000000010
  transition:     4'0001 12'-1--010000-0 ->     4'0001 17'00010000000000010
  transition:     4'0001 12'-1--010001-0 ->     4'0100 17'01000000000000010
  transition:     4'0001 12'-1--01001--0 ->     4'0101 17'01010000000000010
  transition:     4'0001 12'-1--0101---0 ->     4'0110 17'01100000000000010
  transition:     4'0001 12'-1--011----0 ->     4'0111 17'01110000000000010
  transition:     4'0001 12'----110000-0 ->     4'0001 17'00010000000000010
  transition:     4'0001 12'----110001-0 ->     4'0000 17'00000000000000010
  transition:     4'0001 12'----11001--0 ->     4'0001 17'00010000000000010
  transition:     4'0001 12'----1101---0 ->     4'0010 17'00100000000000010
  transition:     4'0001 12'----111----0 ->     4'0011 17'00110000000000010
  transition:     4'0001 12'-----------1 ->     4'1111 17'11110000000000010
  transition:     4'1001 12'-----0-----0 ->     4'1001 17'10010001000000000
  transition:     4'1001 12'000001-----0 ->     4'1111 17'11110001000000000
  transition:     4'1001 12'001001-----0 ->     4'1100 17'11000001000000000
  transition:     4'1001 12'10-001----00 ->     4'1011 17'10110001000000000
  transition:     4'1001 12'10-001----10 ->     4'1010 17'10100001000000000
  transition:     4'1001 12'-0-101----00 ->     4'1001 17'10010001000000000
  transition:     4'1001 12'-0-101----10 ->     4'1000 17'10000001000000000
  transition:     4'1001 12'-1--010000-0 ->     4'1001 17'10010001000000000
  transition:     4'1001 12'-1--010001-0 ->     4'0100 17'01000001000000000
  transition:     4'1001 12'-1--01001--0 ->     4'0101 17'01010001000000000
  transition:     4'1001 12'-1--0101---0 ->     4'0110 17'01100001000000000
  transition:     4'1001 12'-1--011----0 ->     4'0111 17'01110001000000000
  transition:     4'1001 12'----110000-0 ->     4'1001 17'10010001000000000
  transition:     4'1001 12'----110001-0 ->     4'0000 17'00000001000000000
  transition:     4'1001 12'----11001--0 ->     4'0001 17'00010001000000000
  transition:     4'1001 12'----1101---0 ->     4'0010 17'00100001000000000
  transition:     4'1001 12'----111----0 ->     4'0011 17'00110001000000000
  transition:     4'1001 12'-----------1 ->     4'1111 17'11110001000000000
  transition:     4'0101 12'-----0-----0 ->     4'0101 17'01010000000100000
  transition:     4'0101 12'000001-----0 ->     4'1111 17'11110000000100000
  transition:     4'0101 12'001001-----0 ->     4'1100 17'11000000000100000
  transition:     4'0101 12'10-001----00 ->     4'1011 17'10110000000100000
  transition:     4'0101 12'10-001----10 ->     4'1010 17'10100000000100000
  transition:     4'0101 12'-0-101----00 ->     4'1001 17'10010000000100000
  transition:     4'0101 12'-0-101----10 ->     4'1000 17'10000000000100000
  transition:     4'0101 12'-1--010000-0 ->     4'0101 17'01010000000100000
  transition:     4'0101 12'-1--010001-0 ->     4'0100 17'01000000000100000
  transition:     4'0101 12'-1--01001--0 ->     4'0101 17'01010000000100000
  transition:     4'0101 12'-1--0101---0 ->     4'0110 17'01100000000100000
  transition:     4'0101 12'-1--011----0 ->     4'0111 17'01110000000100000
  transition:     4'0101 12'----110000-0 ->     4'0101 17'01010000000100000
  transition:     4'0101 12'----110001-0 ->     4'0000 17'00000000000100000
  transition:     4'0101 12'----11001--0 ->     4'0001 17'00010000000100000
  transition:     4'0101 12'----1101---0 ->     4'0010 17'00100000000100000
  transition:     4'0101 12'----111----0 ->     4'0011 17'00110000000100000
  transition:     4'0101 12'-----------1 ->     4'1111 17'11110000000100000
  transition:     4'0011 12'-----0-----0 ->     4'0011 17'00110000000001000
  transition:     4'0011 12'000001-----0 ->     4'1111 17'11110000000001000
  transition:     4'0011 12'001001-----0 ->     4'1100 17'11000000000001000
  transition:     4'0011 12'10-001----00 ->     4'1011 17'10110000000001000
  transition:     4'0011 12'10-001----10 ->     4'1010 17'10100000000001000
  transition:     4'0011 12'-0-101----00 ->     4'1001 17'10010000000001000
  transition:     4'0011 12'-0-101----10 ->     4'1000 17'10000000000001000
  transition:     4'0011 12'-1--010000-0 ->     4'0011 17'00110000000001000
  transition:     4'0011 12'-1--010001-0 ->     4'0100 17'01000000000001000
  transition:     4'0011 12'-1--01001--0 ->     4'0101 17'01010000000001000
  transition:     4'0011 12'-1--0101---0 ->     4'0110 17'01100000000001000
  transition:     4'0011 12'-1--011----0 ->     4'0111 17'01110000000001000
  transition:     4'0011 12'----110000-0 ->     4'0011 17'00110000000001000
  transition:     4'0011 12'----110001-0 ->     4'0000 17'00000000000001000
  transition:     4'0011 12'----11001--0 ->     4'0001 17'00010000000001000
  transition:     4'0011 12'----1101---0 ->     4'0010 17'00100000000001000
  transition:     4'0011 12'----111----0 ->     4'0011 17'00110000000001000
  transition:     4'0011 12'-----------1 ->     4'1111 17'11110000000001000
  transition:     4'1011 12'-----0-----0 ->     4'1011 17'10110100000000000
  transition:     4'1011 12'000001-----0 ->     4'1111 17'11110100000000000
  transition:     4'1011 12'001001-----0 ->     4'1100 17'11000100000000000
  transition:     4'1011 12'10-001----00 ->     4'1011 17'10110100000000000
  transition:     4'1011 12'10-001----10 ->     4'1010 17'10100100000000000
  transition:     4'1011 12'-0-101----00 ->     4'1001 17'10010100000000000
  transition:     4'1011 12'-0-101----10 ->     4'1000 17'10000100000000000
  transition:     4'1011 12'-1--010000-0 ->     4'1011 17'10110100000000000
  transition:     4'1011 12'-1--010001-0 ->     4'0100 17'01000100000000000
  transition:     4'1011 12'-1--01001--0 ->     4'0101 17'01010100000000000
  transition:     4'1011 12'-1--0101---0 ->     4'0110 17'01100100000000000
  transition:     4'1011 12'-1--011----0 ->     4'0111 17'01110100000000000
  transition:     4'1011 12'----110000-0 ->     4'1011 17'10110100000000000
  transition:     4'1011 12'----110001-0 ->     4'0000 17'00000100000000000
  transition:     4'1011 12'----11001--0 ->     4'0001 17'00010100000000000
  transition:     4'1011 12'----1101---0 ->     4'0010 17'00100100000000000
  transition:     4'1011 12'----111----0 ->     4'0011 17'00110100000000000
  transition:     4'1011 12'-----------1 ->     4'1111 17'11110100000000000
  transition:     4'0111 12'-----0-----0 ->     4'0111 17'01110000010000000
  transition:     4'0111 12'000001-----0 ->     4'1111 17'11110000010000000
  transition:     4'0111 12'001001-----0 ->     4'1100 17'11000000010000000
  transition:     4'0111 12'10-001----00 ->     4'1011 17'10110000010000000
  transition:     4'0111 12'10-001----10 ->     4'1010 17'10100000010000000
  transition:     4'0111 12'-0-101----00 ->     4'1001 17'10010000010000000
  transition:     4'0111 12'-0-101----10 ->     4'1000 17'10000000010000000
  transition:     4'0111 12'-1--010000-0 ->     4'0111 17'01110000010000000
  transition:     4'0111 12'-1--010001-0 ->     4'0100 17'01000000010000000
  transition:     4'0111 12'-1--01001--0 ->     4'0101 17'01010000010000000
  transition:     4'0111 12'-1--0101---0 ->     4'0110 17'01100000010000000
  transition:     4'0111 12'-1--011----0 ->     4'0111 17'01110000010000000
  transition:     4'0111 12'----110000-0 ->     4'0111 17'01110000010000000
  transition:     4'0111 12'----110001-0 ->     4'0000 17'00000000010000000
  transition:     4'0111 12'----11001--0 ->     4'0001 17'00010000010000000
  transition:     4'0111 12'----1101---0 ->     4'0010 17'00100000010000000
  transition:     4'0111 12'----111----0 ->     4'0011 17'00110000010000000
  transition:     4'0111 12'-----------1 ->     4'1111 17'11110000010000000
  transition:     4'1111 12'-----0-----0 ->     4'1111 17'11110000000000000
  transition:     4'1111 12'000001-----0 ->     4'1111 17'11110000000000000
  transition:     4'1111 12'001001-----0 ->     4'1100 17'11000000000000000
  transition:     4'1111 12'10-001----00 ->     4'1011 17'10110000000000000
  transition:     4'1111 12'10-001----10 ->     4'1010 17'10100000000000000
  transition:     4'1111 12'-0-101----00 ->     4'1001 17'10010000000000000
  transition:     4'1111 12'-0-101----10 ->     4'1000 17'10000000000000000
  transition:     4'1111 12'-1--010000-0 ->     4'1111 17'11110000000000000
  transition:     4'1111 12'-1--010001-0 ->     4'0100 17'01000000000000000
  transition:     4'1111 12'-1--01001--0 ->     4'0101 17'01010000000000000
  transition:     4'1111 12'-1--0101---0 ->     4'0110 17'01100000000000000
  transition:     4'1111 12'-1--011----0 ->     4'0111 17'01110000000000000
  transition:     4'1111 12'----110000-0 ->     4'1111 17'11110000000000000
  transition:     4'1111 12'----110001-0 ->     4'0000 17'00000000000000000
  transition:     4'1111 12'----11001--0 ->     4'0001 17'00010000000000000
  transition:     4'1111 12'----1101---0 ->     4'0010 17'00100000000000000
  transition:     4'1111 12'----111----0 ->     4'0011 17'00110000000000000
  transition:     4'1111 12'-----------1 ->     4'1111 17'11110000000000000

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.r_load_cases$1367' from module `\ORC_R32E'.
  Merging pattern 12'----110000-0 and 12'----110001-0 from group (0 0 17'00000000000000001).
  Merging pattern 12'----110001-0 and 12'----110000-0 from group (0 0 17'00000000000000001).
  Merging pattern 12'-1--010000-0 and 12'-1--010001-0 from group (2 2 17'01000000000010000).
  Merging pattern 12'-1--010001-0 and 12'-1--010000-0 from group (2 2 17'01000000000010000).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 31 unused cells and 31 unused wires.
<suppressed ~32 debug messages>

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.r_load_cases$1367' from module `\ORC_R32E'.
  Removing unused output signal $flatten\core.$0\r_load_cases[3:0] [0].
  Removing unused output signal $flatten\core.$0\r_load_cases[3:0] [1].
  Removing unused output signal $flatten\core.$0\r_load_cases[3:0] [2].
  Removing unused output signal $flatten\core.$0\r_load_cases[3:0] [3].

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\core.r_load_cases$1367' from module `\ORC_R32E' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1-
  1000 -> -----------1--
  0100 -> ----------1---
  1100 -> ---------1----
  0010 -> --------1-----
  1010 -> -------1------
  0110 -> ------1-------
  0001 -> -----1--------
  1001 -> ----1---------
  0101 -> ---1----------
  0011 -> --1-----------
  1011 -> -1------------
  0111 -> 1-------------
  1111 -> -------------1

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\core.r_load_cases$1367' from module `ORC_R32E':
-------------------------------------

  Information on FSM $fsm$\core.r_load_cases$1367 (\core.r_load_cases):

  Number of input signals:   12
  Number of output signals:  13
  Number of state bits:      14

  Input signals:
    0: \i_reset_sync
    1: \core.w_master_addr [1]
    2: $flatten\core.$eq$../../source/Hart_Core.v:385$1072_Y
    3: $flatten\core.$eq$../../source/Hart_Core.v:388$1073_Y
    4: $flatten\core.$eq$../../source/Hart_Core.v:391$1074_Y
    5: $flatten\core.$eq$../../source/Hart_Core.v:394$1075_Y
    6: \core.w_lcc
    7: \core.w_fct3_one_hot [0]
    8: \core.w_fct3_one_hot [1]
    9: \core.w_fct3_one_hot [2]
   10: \core.w_fct3_one_hot [4]
   11: \core.w_fct3_one_hot [5]

  Output signals:
    0: $flatten\core.$eq$../../source/Hart_Core.v:230$962_Y
    1: $flatten\core.$eq$../../source/Hart_Core.v:231$965_Y
    2: $flatten\core.$eq$../../source/Hart_Core.v:232$968_Y
    3: $flatten\core.$eq$../../source/Hart_Core.v:233$971_Y
    4: $flatten\core.$eq$../../source/Hart_Core.v:234$974_Y
    5: $flatten\core.$eq$../../source/Hart_Core.v:235$975_Y
    6: $flatten\core.$eq$../../source/Hart_Core.v:236$976_Y
    7: $flatten\core.$eq$../../source/Hart_Core.v:237$977_Y
    8: $flatten\core.$eq$../../source/Hart_Core.v:238$978_Y
    9: $flatten\core.$eq$../../source/Hart_Core.v:239$981_Y
   10: $flatten\core.$eq$../../source/Hart_Core.v:240$984_Y
   11: $flatten\core.$eq$../../source/Hart_Core.v:241$985_Y
   12: $flatten\core.$eq$../../source/Hart_Core.v:242$986_Y

  State encoding:
    0: 14'------------1-
    1: 14'-----------1--
    2: 14'----------1---
    3: 14'---------1----
    4: 14'--------1-----
    5: 14'-------1------
    6: 14'------1-------
    7: 14'-----1--------
    8: 14'----1---------
    9: 14'---1----------
   10: 14'--1-----------
   11: 14'-1------------
   12: 14'1-------------
   13: 14'-------------1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'-1--010000-0   ->     0 13'0000000000001
      1:     0 12'----11000--0   ->     0 13'0000000000001
      2:     0 12'-----0-----0   ->     0 13'0000000000001
      3:     0 12'-0-101----10   ->     1 13'0000000000001
      4:     0 12'-1--010001-0   ->     2 13'0000000000001
      5:     0 12'001001-----0   ->     3 13'0000000000001
      6:     0 12'----1101---0   ->     4 13'0000000000001
      7:     0 12'10-001----10   ->     5 13'0000000000001
      8:     0 12'-1--0101---0   ->     6 13'0000000000001
      9:     0 12'----11001--0   ->     7 13'0000000000001
     10:     0 12'-0-101----00   ->     8 13'0000000000001
     11:     0 12'-1--01001--0   ->     9 13'0000000000001
     12:     0 12'----111----0   ->    10 13'0000000000001
     13:     0 12'10-001----00   ->    11 13'0000000000001
     14:     0 12'-1--011----0   ->    12 13'0000000000001
     15:     0 12'000001-----0   ->    13 13'0000000000001
     16:     0 12'-----------1   ->    13 13'0000000000001
     17:     1 12'----110001-0   ->     0 13'0000100000000
     18:     1 12'-0-101----10   ->     1 13'0000100000000
     19:     1 12'-1--010000-0   ->     1 13'0000100000000
     20:     1 12'----110000-0   ->     1 13'0000100000000
     21:     1 12'-----0-----0   ->     1 13'0000100000000
     22:     1 12'-1--010001-0   ->     2 13'0000100000000
     23:     1 12'001001-----0   ->     3 13'0000100000000
     24:     1 12'----1101---0   ->     4 13'0000100000000
     25:     1 12'10-001----10   ->     5 13'0000100000000
     26:     1 12'-1--0101---0   ->     6 13'0000100000000
     27:     1 12'----11001--0   ->     7 13'0000100000000
     28:     1 12'-0-101----00   ->     8 13'0000100000000
     29:     1 12'-1--01001--0   ->     9 13'0000100000000
     30:     1 12'----111----0   ->    10 13'0000100000000
     31:     1 12'10-001----00   ->    11 13'0000100000000
     32:     1 12'-1--011----0   ->    12 13'0000100000000
     33:     1 12'000001-----0   ->    13 13'0000100000000
     34:     1 12'-----------1   ->    13 13'0000100000000
     35:     2 12'----110001-0   ->     0 13'0000000010000
     36:     2 12'-0-101----10   ->     1 13'0000000010000
     37:     2 12'----110000-0   ->     2 13'0000000010000
     38:     2 12'-1--01000--0   ->     2 13'0000000010000
     39:     2 12'-----0-----0   ->     2 13'0000000010000
     40:     2 12'001001-----0   ->     3 13'0000000010000
     41:     2 12'----1101---0   ->     4 13'0000000010000
     42:     2 12'10-001----10   ->     5 13'0000000010000
     43:     2 12'-1--0101---0   ->     6 13'0000000010000
     44:     2 12'----11001--0   ->     7 13'0000000010000
     45:     2 12'-0-101----00   ->     8 13'0000000010000
     46:     2 12'-1--01001--0   ->     9 13'0000000010000
     47:     2 12'----111----0   ->    10 13'0000000010000
     48:     2 12'10-001----00   ->    11 13'0000000010000
     49:     2 12'-1--011----0   ->    12 13'0000000010000
     50:     2 12'000001-----0   ->    13 13'0000000010000
     51:     2 12'-----------1   ->    13 13'0000000010000
     52:     3 12'----110001-0   ->     0 13'1000000000000
     53:     3 12'-0-101----10   ->     1 13'1000000000000
     54:     3 12'-1--010001-0   ->     2 13'1000000000000
     55:     3 12'-1--010000-0   ->     3 13'1000000000000
     56:     3 12'----110000-0   ->     3 13'1000000000000
     57:     3 12'-----0-----0   ->     3 13'1000000000000
     58:     3 12'001001-----0   ->     3 13'1000000000000
     59:     3 12'----1101---0   ->     4 13'1000000000000
     60:     3 12'10-001----10   ->     5 13'1000000000000
     61:     3 12'-1--0101---0   ->     6 13'1000000000000
     62:     3 12'----11001--0   ->     7 13'1000000000000
     63:     3 12'-0-101----00   ->     8 13'1000000000000
     64:     3 12'-1--01001--0   ->     9 13'1000000000000
     65:     3 12'----111----0   ->    10 13'1000000000000
     66:     3 12'10-001----00   ->    11 13'1000000000000
     67:     3 12'-1--011----0   ->    12 13'1000000000000
     68:     3 12'000001-----0   ->    13 13'1000000000000
     69:     3 12'-----------1   ->    13 13'1000000000000
     70:     4 12'----110001-0   ->     0 13'0000000000100
     71:     4 12'-0-101----10   ->     1 13'0000000000100
     72:     4 12'-1--010001-0   ->     2 13'0000000000100
     73:     4 12'001001-----0   ->     3 13'0000000000100
     74:     4 12'-1--010000-0   ->     4 13'0000000000100
     75:     4 12'----110000-0   ->     4 13'0000000000100
     76:     4 12'----1101---0   ->     4 13'0000000000100
     77:     4 12'-----0-----0   ->     4 13'0000000000100
     78:     4 12'10-001----10   ->     5 13'0000000000100
     79:     4 12'-1--0101---0   ->     6 13'0000000000100
     80:     4 12'----11001--0   ->     7 13'0000000000100
     81:     4 12'-0-101----00   ->     8 13'0000000000100
     82:     4 12'-1--01001--0   ->     9 13'0000000000100
     83:     4 12'----111----0   ->    10 13'0000000000100
     84:     4 12'10-001----00   ->    11 13'0000000000100
     85:     4 12'-1--011----0   ->    12 13'0000000000100
     86:     4 12'000001-----0   ->    13 13'0000000000100
     87:     4 12'-----------1   ->    13 13'0000000000100
     88:     5 12'----110001-0   ->     0 13'0010000000000
     89:     5 12'-0-101----10   ->     1 13'0010000000000
     90:     5 12'-1--010001-0   ->     2 13'0010000000000
     91:     5 12'001001-----0   ->     3 13'0010000000000
     92:     5 12'----1101---0   ->     4 13'0010000000000
     93:     5 12'10-001----10   ->     5 13'0010000000000
     94:     5 12'-1--010000-0   ->     5 13'0010000000000
     95:     5 12'----110000-0   ->     5 13'0010000000000
     96:     5 12'-----0-----0   ->     5 13'0010000000000
     97:     5 12'-1--0101---0   ->     6 13'0010000000000
     98:     5 12'----11001--0   ->     7 13'0010000000000
     99:     5 12'-0-101----00   ->     8 13'0010000000000
    100:     5 12'-1--01001--0   ->     9 13'0010000000000
    101:     5 12'----111----0   ->    10 13'0010000000000
    102:     5 12'10-001----00   ->    11 13'0010000000000
    103:     5 12'-1--011----0   ->    12 13'0010000000000
    104:     5 12'000001-----0   ->    13 13'0010000000000
    105:     5 12'-----------1   ->    13 13'0010000000000
    106:     6 12'----110001-0   ->     0 13'0000001000000
    107:     6 12'-0-101----10   ->     1 13'0000001000000
    108:     6 12'-1--010001-0   ->     2 13'0000001000000
    109:     6 12'001001-----0   ->     3 13'0000001000000
    110:     6 12'----1101---0   ->     4 13'0000001000000
    111:     6 12'10-001----10   ->     5 13'0000001000000
    112:     6 12'-1--010000-0   ->     6 13'0000001000000
    113:     6 12'----110000-0   ->     6 13'0000001000000
    114:     6 12'-1--0101---0   ->     6 13'0000001000000
    115:     6 12'-----0-----0   ->     6 13'0000001000000
    116:     6 12'----11001--0   ->     7 13'0000001000000
    117:     6 12'-0-101----00   ->     8 13'0000001000000
    118:     6 12'-1--01001--0   ->     9 13'0000001000000
    119:     6 12'----111----0   ->    10 13'0000001000000
    120:     6 12'10-001----00   ->    11 13'0000001000000
    121:     6 12'-1--011----0   ->    12 13'0000001000000
    122:     6 12'000001-----0   ->    13 13'0000001000000
    123:     6 12'-----------1   ->    13 13'0000001000000
    124:     7 12'----110001-0   ->     0 13'0000000000010
    125:     7 12'-0-101----10   ->     1 13'0000000000010
    126:     7 12'-1--010001-0   ->     2 13'0000000000010
    127:     7 12'001001-----0   ->     3 13'0000000000010
    128:     7 12'----1101---0   ->     4 13'0000000000010
    129:     7 12'10-001----10   ->     5 13'0000000000010
    130:     7 12'-1--0101---0   ->     6 13'0000000000010
    131:     7 12'-1--010000-0   ->     7 13'0000000000010
    132:     7 12'----110000-0   ->     7 13'0000000000010
    133:     7 12'----11001--0   ->     7 13'0000000000010
    134:     7 12'-----0-----0   ->     7 13'0000000000010
    135:     7 12'-0-101----00   ->     8 13'0000000000010
    136:     7 12'-1--01001--0   ->     9 13'0000000000010
    137:     7 12'----111----0   ->    10 13'0000000000010
    138:     7 12'10-001----00   ->    11 13'0000000000010
    139:     7 12'-1--011----0   ->    12 13'0000000000010
    140:     7 12'000001-----0   ->    13 13'0000000000010
    141:     7 12'-----------1   ->    13 13'0000000000010
    142:     8 12'----110001-0   ->     0 13'0001000000000
    143:     8 12'-0-101----10   ->     1 13'0001000000000
    144:     8 12'-1--010001-0   ->     2 13'0001000000000
    145:     8 12'001001-----0   ->     3 13'0001000000000
    146:     8 12'----1101---0   ->     4 13'0001000000000
    147:     8 12'10-001----10   ->     5 13'0001000000000
    148:     8 12'-1--0101---0   ->     6 13'0001000000000
    149:     8 12'----11001--0   ->     7 13'0001000000000
    150:     8 12'-0-101----00   ->     8 13'0001000000000
    151:     8 12'-1--010000-0   ->     8 13'0001000000000
    152:     8 12'----110000-0   ->     8 13'0001000000000
    153:     8 12'-----0-----0   ->     8 13'0001000000000
    154:     8 12'-1--01001--0   ->     9 13'0001000000000
    155:     8 12'----111----0   ->    10 13'0001000000000
    156:     8 12'10-001----00   ->    11 13'0001000000000
    157:     8 12'-1--011----0   ->    12 13'0001000000000
    158:     8 12'000001-----0   ->    13 13'0001000000000
    159:     8 12'-----------1   ->    13 13'0001000000000
    160:     9 12'----110001-0   ->     0 13'0000000100000
    161:     9 12'-0-101----10   ->     1 13'0000000100000
    162:     9 12'-1--010001-0   ->     2 13'0000000100000
    163:     9 12'001001-----0   ->     3 13'0000000100000
    164:     9 12'----1101---0   ->     4 13'0000000100000
    165:     9 12'10-001----10   ->     5 13'0000000100000
    166:     9 12'-1--0101---0   ->     6 13'0000000100000
    167:     9 12'----11001--0   ->     7 13'0000000100000
    168:     9 12'-0-101----00   ->     8 13'0000000100000
    169:     9 12'-1--010000-0   ->     9 13'0000000100000
    170:     9 12'----110000-0   ->     9 13'0000000100000
    171:     9 12'-1--01001--0   ->     9 13'0000000100000
    172:     9 12'-----0-----0   ->     9 13'0000000100000
    173:     9 12'----111----0   ->    10 13'0000000100000
    174:     9 12'10-001----00   ->    11 13'0000000100000
    175:     9 12'-1--011----0   ->    12 13'0000000100000
    176:     9 12'000001-----0   ->    13 13'0000000100000
    177:     9 12'-----------1   ->    13 13'0000000100000
    178:    10 12'----110001-0   ->     0 13'0000000001000
    179:    10 12'-0-101----10   ->     1 13'0000000001000
    180:    10 12'-1--010001-0   ->     2 13'0000000001000
    181:    10 12'001001-----0   ->     3 13'0000000001000
    182:    10 12'----1101---0   ->     4 13'0000000001000
    183:    10 12'10-001----10   ->     5 13'0000000001000
    184:    10 12'-1--0101---0   ->     6 13'0000000001000
    185:    10 12'----11001--0   ->     7 13'0000000001000
    186:    10 12'-0-101----00   ->     8 13'0000000001000
    187:    10 12'-1--01001--0   ->     9 13'0000000001000
    188:    10 12'-1--010000-0   ->    10 13'0000000001000
    189:    10 12'----110000-0   ->    10 13'0000000001000
    190:    10 12'----111----0   ->    10 13'0000000001000
    191:    10 12'-----0-----0   ->    10 13'0000000001000
    192:    10 12'10-001----00   ->    11 13'0000000001000
    193:    10 12'-1--011----0   ->    12 13'0000000001000
    194:    10 12'000001-----0   ->    13 13'0000000001000
    195:    10 12'-----------1   ->    13 13'0000000001000
    196:    11 12'----110001-0   ->     0 13'0100000000000
    197:    11 12'-0-101----10   ->     1 13'0100000000000
    198:    11 12'-1--010001-0   ->     2 13'0100000000000
    199:    11 12'001001-----0   ->     3 13'0100000000000
    200:    11 12'----1101---0   ->     4 13'0100000000000
    201:    11 12'10-001----10   ->     5 13'0100000000000
    202:    11 12'-1--0101---0   ->     6 13'0100000000000
    203:    11 12'----11001--0   ->     7 13'0100000000000
    204:    11 12'-0-101----00   ->     8 13'0100000000000
    205:    11 12'-1--01001--0   ->     9 13'0100000000000
    206:    11 12'----111----0   ->    10 13'0100000000000
    207:    11 12'10-001----00   ->    11 13'0100000000000
    208:    11 12'-1--010000-0   ->    11 13'0100000000000
    209:    11 12'----110000-0   ->    11 13'0100000000000
    210:    11 12'-----0-----0   ->    11 13'0100000000000
    211:    11 12'-1--011----0   ->    12 13'0100000000000
    212:    11 12'000001-----0   ->    13 13'0100000000000
    213:    11 12'-----------1   ->    13 13'0100000000000
    214:    12 12'----110001-0   ->     0 13'0000010000000
    215:    12 12'-0-101----10   ->     1 13'0000010000000
    216:    12 12'-1--010001-0   ->     2 13'0000010000000
    217:    12 12'001001-----0   ->     3 13'0000010000000
    218:    12 12'----1101---0   ->     4 13'0000010000000
    219:    12 12'10-001----10   ->     5 13'0000010000000
    220:    12 12'-1--0101---0   ->     6 13'0000010000000
    221:    12 12'----11001--0   ->     7 13'0000010000000
    222:    12 12'-0-101----00   ->     8 13'0000010000000
    223:    12 12'-1--01001--0   ->     9 13'0000010000000
    224:    12 12'----111----0   ->    10 13'0000010000000
    225:    12 12'10-001----00   ->    11 13'0000010000000
    226:    12 12'-1--010000-0   ->    12 13'0000010000000
    227:    12 12'----110000-0   ->    12 13'0000010000000
    228:    12 12'-1--011----0   ->    12 13'0000010000000
    229:    12 12'-----0-----0   ->    12 13'0000010000000
    230:    12 12'000001-----0   ->    13 13'0000010000000
    231:    12 12'-----------1   ->    13 13'0000010000000
    232:    13 12'----110001-0   ->     0 13'0000000000000
    233:    13 12'-0-101----10   ->     1 13'0000000000000
    234:    13 12'-1--010001-0   ->     2 13'0000000000000
    235:    13 12'001001-----0   ->     3 13'0000000000000
    236:    13 12'----1101---0   ->     4 13'0000000000000
    237:    13 12'10-001----10   ->     5 13'0000000000000
    238:    13 12'-1--0101---0   ->     6 13'0000000000000
    239:    13 12'----11001--0   ->     7 13'0000000000000
    240:    13 12'-0-101----00   ->     8 13'0000000000000
    241:    13 12'-1--01001--0   ->     9 13'0000000000000
    242:    13 12'----111----0   ->    10 13'0000000000000
    243:    13 12'10-001----00   ->    11 13'0000000000000
    244:    13 12'-1--011----0   ->    12 13'0000000000000
    245:    13 12'-1--010000-0   ->    13 13'0000000000000
    246:    13 12'----110000-0   ->    13 13'0000000000000
    247:    13 12'-----0-----0   ->    13 13'0000000000000
    248:    13 12'000001-----0   ->    13 13'0000000000000
    249:    13 12'-----------1   ->    13 13'0000000000000

-------------------------------------

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\core.r_load_cases$1367' from module `\ORC_R32E'.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~15 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\mem_access_controller.$procdff$1366 ($dff) from module ORC_R32E (D = $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765_Y [3:0], Q = \mem_access_controller.reset_index, rval = 4'0000).
Adding EN signal on $flatten\core.$procdff$1359 ($dff) from module ORC_R32E (D = \core.o_master_write_sel, Q = \core.r_master_select).
Adding SRST signal on $flatten\core.$procdff$1358 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1243_Y, Q = \core.r_master_addr, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1606 ($sdff) from module ORC_R32E (D = \core.w_master_addr [31:2], Q = \core.r_master_addr).
Adding SRST signal on $flatten\core.$procdff$1357 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1257_Y, Q = \core.r_rd1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$1612 ($sdff) from module ORC_R32E (D = \i_inst_read_data [10:7], Q = \core.r_rd1).
Adding SRST signal on $flatten\core.$procdff$1356 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1274_Y [1:0], Q = \core.r_program_counter_state [1:0], rval = 2'01).
Adding SRST signal on $flatten\core.$procdff$1356 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1272_Y [3:2], Q = \core.r_program_counter_state [3:2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1621 ($sdff) from module ORC_R32E (D = $flatten\core.$procmux$1272_Y [3], Q = \core.r_program_counter_state [3]).
Adding SRST signal on $flatten\core.$procdff$1355 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1281_Y, Q = \core.r_program_counter_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1629 ($sdff) from module ORC_R32E (D = 1'1, Q = \core.r_program_counter_valid).
Adding SRST signal on $flatten\core.$procdff$1354 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1298_Y, Q = \core.r_pc_fetch, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1631 ($sdff) from module ORC_R32E (D = $flatten\core.$procmux$1292_Y, Q = \core.r_pc_fetch).
Adding SRST signal on $flatten\core.$procdff$1353 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1171_Y, Q = \core.r_master_read_ready, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$1639 ($sdff) from module ORC_R32E (D = 1'0, Q = \core.r_master_read_ready).
Adding SRST signal on $flatten\core.$procdff$1351 ($dff) from module ORC_R32E (D = $flatten\core.$procmux$1159_Y, Q = \core.r_master_write_ready, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$1643 ($sdff) from module ORC_R32E (D = 1'0, Q = \core.r_master_write_ready).
Adding SRST signal on $flatten\core.$procdff$1350 ($dff) from module ORC_R32E (D = \o_master_write_data, Q = \core.r_s_data, rval = 0).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 34 unused cells and 87 unused wires.
<suppressed ~35 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 6) from port B of cell ORC_R32E.$auto$fsm_map.cc:77:implement_pattern_cache$1402 ($eq).
Removed top 2 bits (of 7) from port B of cell ORC_R32E.$auto$fsm_map.cc:77:implement_pattern_cache$1444 ($eq).
Removed top 5 bits (of 7) from port B of cell ORC_R32E.$auto$fsm_map.cc:77:implement_pattern_cache$1594 ($eq).
Removed top 1 bits (of 6) from port B of cell ORC_R32E.$auto$fsm_map.cc:77:implement_pattern_cache$1507 ($eq).
Removed top 2 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1274 ($mux).
Removed top 1 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1272 ($mux).
Removed top 1 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1270 ($mux).
Removed top 1 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1268 ($mux).
Removed top 1 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1264 ($mux).
Removed top 1 bits (of 4) from mux cell ORC_R32E.$flatten\core.$procmux$1262 ($mux).
Removed top 2 bits (of 4) from mux cell ORC_R32E.$flatten\core.$ternary$../../source/Hart_Core.v:475$1106 ($mux).
Removed top 1 bits (of 2) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:391$1074 ($eq).
Removed top 29 bits (of 32) from port B of cell ORC_R32E.$flatten\core.$add$../../source/Hart_Core.v:304$1021 ($add).
Removed top 31 bits (of 32) from mux cell ORC_R32E.$flatten\core.$ternary$../../source/Hart_Core.v:204$912 ($mux).
Removed top 1 bits (of 5) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:162$819 ($eq).
Removed top 1 bits (of 5) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:160$815 ($eq).
Removed top 2 bits (of 5) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:159$813 ($eq).
Removed top 2 bits (of 5) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:155$805 ($eq).
Removed top 1 bits (of 5) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:154$803 ($eq).
Removed top 1 bits (of 3) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:145$786 ($eq).
Removed top 1 bits (of 3) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:144$785 ($eq).
Removed top 2 bits (of 3) from port B of cell ORC_R32E.$flatten\core.$eq$../../source/Hart_Core.v:143$784 ($eq).
Removed top 31 bits (of 32) from FF cell ORC_R32E.$flatten\mem_access_controller.$procdff$1365 ($dff).
Removed top 31 bits (of 32) from FF cell ORC_R32E.$flatten\mem_access_controller.$procdff$1362 ($dff).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1325 ($mux).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1322 ($mux).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1320 ($mux).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1317 ($mux).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1310 ($mux).
Removed cell ORC_R32E.$flatten\mem_access_controller.$procmux$1307 ($mux).
Removed top 31 bits (of 32) from port B of cell ORC_R32E.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765 ($add).
Removed top 28 bits (of 32) from port Y of cell ORC_R32E.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765 ($add).
Removed top 28 bits (of 32) from mux cell ORC_R32E.$flatten\mem_access_controller.$ternary$../../source/Memory_Backplane.v:80$754 ($mux).
Removed top 1 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1262_Y.
Removed top 1 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1264_Y.
Removed top 1 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1268_Y.
Removed top 1 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1270_Y.
Removed top 1 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1272_Y.
Removed top 2 bits (of 4) from wire ORC_R32E.$flatten\core.$procmux$1274_Y.
Removed top 31 bits (of 32) from wire ORC_R32E.$flatten\core.$ternary$../../source/Hart_Core.v:204$912_Y.
Removed top 2 bits (of 4) from wire ORC_R32E.$flatten\core.$ternary$../../source/Hart_Core.v:475$1106_Y.
Removed top 28 bits (of 32) from wire ORC_R32E.$flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765_Y.

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.16. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module ORC_R32E that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\mem_access_controller.$memrd$\general_regs$../../source/Memory_Backplane.v:127$776 ($memrd):
    Found 16 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core_write_stb \core.w_fct3_one_hot [7:4] \core.w_fct3_one_hot [1:0] \core.w_lui \core.w_auipc \core.w_jal \core.w_jalr \core.w_rii \core.w_scc \core.w_add \core.w_sub \core.w_sll \core.w_slt \core.w_srl \core.w_xor \core.w_and $flatten\core.$logic_or$../../source/Hart_Core.v:363$1060_Y \core.w_or \core.w_sra \i_reset_sync }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.$sshr$../../source/Hart_Core.v:207$918 ($sshr):
    Found 1 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core_write_stb \core.w_lui \core.w_auipc \core.w_jal \core.w_jalr \core.w_add \core.w_sub \core.w_sll \core.w_slt \core.w_srl \core.w_xor $flatten\core.$logic_or$../../source/Hart_Core.v:363$1060_Y \core.w_sra \i_reset_sync }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.$shr$../../source/Hart_Core.v:206$916 ($shr):
    Found 1 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core_write_stb \core.w_lui \core.w_auipc \core.w_jal \core.w_jalr \core.w_add \core.w_sub \core.w_sll \core.w_slt \core.w_srl \core.w_xor $flatten\core.$logic_or$../../source/Hart_Core.v:363$1060_Y \i_reset_sync }.
    No candidates found.
  Analyzing resource sharing options for $flatten\core.$shl$../../source/Hart_Core.v:203$909 ($shl):
    Found 1 activation_patterns using ctrl signal { \mem_access_controller.i_slave_core_write_stb \core.w_lui \core.w_auipc \core.w_jal \core.w_jalr \core.w_add \core.w_sub \core.w_sll $flatten\core.$logic_or$../../source/Hart_Core.v:363$1060_Y \i_reset_sync }.
    No candidates found.

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

4.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$777' in module `\ORC_R32E': merged $dff to cell.
Checking cell `$flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$778' in module `\ORC_R32E': merged $dff to cell.
Checking cell `$flatten\mem_access_controller.$memrd$\general_regs$../../source/Memory_Backplane.v:126$775' in module `\ORC_R32E': no (compatible) $dff found.
Checking cell `$flatten\mem_access_controller.$memrd$\general_regs$../../source/Memory_Backplane.v:127$776' in module `\ORC_R32E': no (compatible) $dff found.

4.21. Executing WREDUCE pass (reducing word size of cells).

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.23. Executing OPT_EXPR pass (perform const folding).

4.24. Executing WREDUCE pass (reducing word size of cells).

4.25. Executing ICE40_DSP pass (map multipliers).

4.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ORC_R32E:
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:201$905 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:224$958 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:225$960 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:296$1019 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:304$1021 ($add).
  creating $macc model for $flatten\core.$add$../../source/Hart_Core.v:351$1053 ($add).
  creating $macc model for $flatten\core.$sub$../../source/Hart_Core.v:202$907 ($sub).
  creating $macc model for $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765 ($add).
  creating $alu model for $macc $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765.
  creating $alu model for $macc $flatten\core.$sub$../../source/Hart_Core.v:202$907.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:351$1053.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:304$1021.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:296$1019.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:225$960.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:224$958.
  creating $alu model for $macc $flatten\core.$add$../../source/Hart_Core.v:201$905.
  creating $alu model for $flatten\core.$ge$../../source/Hart_Core.v:219$941 ($ge): new $alu
  creating $alu model for $flatten\core.$ge$../../source/Hart_Core.v:221$945 ($ge): new $alu
  creating $alu model for $flatten\core.$lt$../../source/Hart_Core.v:204$911 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$../../source/Hart_Core.v:218$939 ($lt): merged with $flatten\core.$ge$../../source/Hart_Core.v:219$941.
  creating $alu model for $flatten\core.$lt$../../source/Hart_Core.v:220$943 ($lt): merged with $flatten\core.$ge$../../source/Hart_Core.v:221$945.
  creating $alu model for $flatten\core.$eq$../../source/Hart_Core.v:216$935 ($eq): merged with $flatten\core.$ge$../../source/Hart_Core.v:221$945.
  creating $alu model for $flatten\core.$ne$../../source/Hart_Core.v:217$937 ($ne): merged with $flatten\core.$ge$../../source/Hart_Core.v:221$945.
  creating $alu cell for $flatten\core.$ge$../../source/Hart_Core.v:221$945, $flatten\core.$lt$../../source/Hart_Core.v:220$943, $flatten\core.$eq$../../source/Hart_Core.v:216$935, $flatten\core.$ne$../../source/Hart_Core.v:217$937: $auto$alumacc.cc:485:replace_alu$1658
  creating $alu cell for $flatten\core.$ge$../../source/Hart_Core.v:219$941, $flatten\core.$lt$../../source/Hart_Core.v:218$939: $auto$alumacc.cc:485:replace_alu$1673
  creating $alu cell for $flatten\core.$lt$../../source/Hart_Core.v:204$911: $auto$alumacc.cc:485:replace_alu$1688
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:201$905: $auto$alumacc.cc:485:replace_alu$1699
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:224$958: $auto$alumacc.cc:485:replace_alu$1702
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:225$960: $auto$alumacc.cc:485:replace_alu$1705
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:296$1019: $auto$alumacc.cc:485:replace_alu$1708
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:304$1021: $auto$alumacc.cc:485:replace_alu$1711
  creating $alu cell for $flatten\core.$add$../../source/Hart_Core.v:351$1053: $auto$alumacc.cc:485:replace_alu$1714
  creating $alu cell for $flatten\core.$sub$../../source/Hart_Core.v:202$907: $auto$alumacc.cc:485:replace_alu$1717
  creating $alu cell for $flatten\mem_access_controller.$add$../../source/Memory_Backplane.v:97$765: $auto$alumacc.cc:485:replace_alu$1720
  created 11 $alu and 0 $macc cells.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~1 debug messages>

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

4.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.27.6. Executing OPT_DFF pass (perform DFF optimizations).

4.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 6 unused cells and 14 unused wires.
<suppressed ~7 debug messages>

4.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.27.9. Rerunning OPT passes. (Maybe there is more to do..)

4.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

4.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.27.13. Executing OPT_DFF pass (perform DFF optimizations).

4.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.27.16. Finished OPT passes. (There is nothing left to do.)

4.28. Executing MEMORY pass.

4.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.28.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\mem_access_controller.$memrd$\general_regs$../../source/Memory_Backplane.v:126$775' in module `\ORC_R32E': no (compatible) $dff found.
Checking cell `$flatten\mem_access_controller.$memrd$\general_regs$../../source/Memory_Backplane.v:127$776' in module `\ORC_R32E': no (compatible) $dff found.

4.28.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.28.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory ORC_R32E.mem_access_controller.general_regs by address:
  New clock domain: posedge \i_clk
    Port 0 ($flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$777) has addr \mem_access_controller.reset_index.
      Active bits: 11111111111111111111111111111111
    Port 1 ($flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$778) has addr \mem_access_controller.w_write_addr.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory ORC_R32E.mem_access_controller.general_regs using sat-based resource sharing:
  Port 0 ($flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$777) on posedge \i_clk: considered
  Port 1 ($flatten\mem_access_controller.$memwr$\general_regs$../../source/Memory_Backplane.v:0$778) on posedge \i_clk: considered
  Common input cone for all EN signals: 34 cells.
  Size of unconstrained SAT problem: 252 variables, 642 clauses
  Merging port 0 into port 1.

4.28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.28.6. Executing MEMORY_COLLECT pass (generating $mem cells).

4.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing ORC_R32E.mem_access_controller.general_regs:
  Properties: ports=3 bits=512 rports=2 wports=1 dbits=32 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \i_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.32. Executing ICE40_BRAMINIT pass.

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~29 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$1636 ($sdffe) from module ORC_R32E (D = $flatten\core.$procmux$1292_Y [1], Q = \core.r_pc_fetch [1]).
Adding EN signal on $auto$opt_dff.cc:764:run$1636 ($sdffe) from module ORC_R32E (D = $flatten\core.$procmux$1292_Y [0], Q = \core.r_pc_fetch [0]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~5 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.33.10. Finished fast OPT passes.

4.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem_access_controller.general_regs in module \ORC_R32E:
  created 16 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 30 $mux cells.
  write interface: 16 write mux blocks.

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~8 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1730: \i_reset_sync -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\mem_access_controller.$procmux$1315.
Removed 1 multiplexer ports.
<suppressed ~45 debug messages>

4.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1744: { $auto$opt_dff.cc:217:make_patterns_logic$1734 $auto$opt_dff.cc:217:make_patterns_logic$1741 \core.r_program_counter_state [1] $auto$rtlil.cc:2121:Not$1602 \i_inst_read_ack }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1737: { $auto$opt_dff.cc:217:make_patterns_logic$1734 \core.r_program_counter_state [1] $auto$rtlil.cc:2121:Not$1602 \i_inst_read_ack }
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1730:
      Old ports: A=$auto$rtlil.cc:2125:ReduceOr$1724, B=1'1, Y=$auto$memory_share.cc:633:consolidate_wr_using_sat$1729
      New ports: A={ }, B={ }, Y={ }
      New connections: $auto$memory_share.cc:633:consolidate_wr_using_sat$1729 = 1'1
    New ctrl vector for $mux cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1730: { }
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1262:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$1646 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$1646 [2:1]
      New connections: $auto$wreduce.cc:454:run$1646 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1268:
      Old ports: A=3'010, B=3'100, Y=$auto$wreduce.cc:454:run$1648 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$1648 [2:1]
      New connections: $auto$wreduce.cc:454:run$1648 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:149$791:
      Old ports: A=8'00000000, B=8'10000000, Y=$flatten\core.$ternary$../../source/Hart_Core.v:149$791_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:149$791_Y [7]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:149$791_Y [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:166$826:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [20:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:166$826_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:167$828:
      Old ports: A=20'00000000000000000000, B=20'11111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [19:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:167$828_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:212$932:
      Old ports: A=11'00000000000, B=11'11111111111, Y=\core.w_j_simm [31:21]
      New ports: A=1'0, B=1'1, Y=\core.w_j_simm [21]
      New connections: \core.w_j_simm [31:22] = { \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] \core.w_j_simm [21] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:230$964:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:230$964_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:231$967:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:231$967_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:232$970:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:232$970_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:233$973:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [23:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:233$973_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:238$980:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y
      New ports: A=1'0, B=1'1, Y=$flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [15:1] = { $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] $flatten\core.$ternary$../../source/Hart_Core.v:238$980_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:245$1002:
      Old ports: A=\core.i_master_core1_read_data, B={ \core.i_master_core1_read_data [15:0] \core.i_master_core1_read_data [15:0] }, Y=$flatten\core.$ternary$../../source/Hart_Core.v:245$1002_Y
      New ports: A=\core.i_master_core1_read_data [31:16], B=\core.i_master_core1_read_data [15:0], Y=$flatten\core.$ternary$../../source/Hart_Core.v:245$1002_Y [31:16]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:245$1002_Y [15:0] = \core.i_master_core1_read_data [15:0]
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:442$1090:
      Old ports: A={ \core.r_master_addr 2'00 }, B={ \core.w_master_addr [31:2] 2'00 }, Y=\o_master_read_addr
      New ports: A=\core.r_master_addr, B=\core.w_master_addr [31:2], Y=\o_master_read_addr [31:2]
      New connections: \o_master_read_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:469$1098:
      Old ports: A={ \core.r_master_addr 2'00 }, B={ \core.w_master_addr [31:2] 2'00 }, Y=\o_master_write_addr
      New ports: A=\core.r_master_addr, B=\core.w_master_addr [31:2], Y=\o_master_write_addr [31:2]
      New connections: \o_master_write_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:474$1107:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$1653 [1:0] }, B=4'0100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:474$1107_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$1653 [1:0] }, B=3'100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:474$1107_Y [2:0]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:474$1107_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:478$1111:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [0] }
      New connections: { $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [3] $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [1] } = { $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [0] }
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1264:
      Old ports: A=3'000, B=$auto$wreduce.cc:454:run$1646 [2:0], Y=$auto$wreduce.cc:454:run$1647 [2:0]
      New ports: A=2'00, B=$auto$wreduce.cc:454:run$1646 [2:1], Y=$auto$wreduce.cc:454:run$1647 [2:1]
      New connections: $auto$wreduce.cc:454:run$1647 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1270:
      Old ports: A=3'010, B=$auto$wreduce.cc:454:run$1648 [2:0], Y=$auto$wreduce.cc:454:run$1649 [2:0]
      New ports: A=2'01, B=$auto$wreduce.cc:454:run$1648 [2:1], Y=$auto$wreduce.cc:454:run$1649 [2:1]
      New connections: $auto$wreduce.cc:454:run$1649 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:148$792:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:149$791_Y, B=8'01000000, Y=$flatten\core.$ternary$../../source/Hart_Core.v:148$792_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:149$791_Y [7] 1'0 }, B=2'01, Y=$flatten\core.$ternary$../../source/Hart_Core.v:148$792_Y [7:6]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:148$792_Y [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:244$1003:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:245$1002_Y, B={ \core.i_master_core1_read_data [7:0] \core.i_master_core1_read_data [7:0] \core.i_master_core1_read_data [7:0] \core.i_master_core1_read_data [7:0] }, Y=\core.w_s_data
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:245$1002_Y [31:16] \core.i_master_core1_read_data [15:8] }, B={ \core.i_master_core1_read_data [7:0] \core.i_master_core1_read_data [7:0] \core.i_master_core1_read_data [7:0] }, Y=\core.w_s_data [31:8]
      New connections: \core.w_s_data [7:0] = \core.i_master_core1_read_data [7:0]
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:477$1112:
      Old ports: A=4'1111, B=$flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y, Y=$flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y
      New ports: A=2'11, B={ $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:478$1111_Y [0] }, Y={ $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [0] }
      New connections: { $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [3] $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [1] } = { $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [2] $flatten\core.$ternary$../../source/Hart_Core.v:477$1112_Y [0] }
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1272:
      Old ports: A=$auto$wreduce.cc:454:run$1647 [2:0], B=$auto$wreduce.cc:454:run$1649 [2:0], Y=$auto$wreduce.cc:454:run$1650 [2:0]
      New ports: A=$auto$wreduce.cc:454:run$1647 [2:1], B=$auto$wreduce.cc:454:run$1649 [2:1], Y=$auto$wreduce.cc:454:run$1650 [2:1]
      New connections: $auto$wreduce.cc:454:run$1650 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:147$793:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:148$792_Y, B=8'00100000, Y=$flatten\core.$ternary$../../source/Hart_Core.v:147$793_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:148$792_Y [7:6] 1'0 }, B=3'001, Y=$flatten\core.$ternary$../../source/Hart_Core.v:147$793_Y [7:5]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:147$793_Y [4:0] = 5'00000
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$1274:
      Old ports: A=$auto$wreduce.cc:454:run$1650 [1:0], B=2'10, Y=$auto$wreduce.cc:454:run$1651 [1:0]
      New ports: A=$auto$wreduce.cc:454:run$1650 [1], B=1'1, Y=$auto$wreduce.cc:454:run$1651 [1]
      New connections: $auto$wreduce.cc:454:run$1651 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:146$794:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:147$793_Y, B=8'00010000, Y=$flatten\core.$ternary$../../source/Hart_Core.v:146$794_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:147$793_Y [7:5] 1'0 }, B=4'0001, Y=$flatten\core.$ternary$../../source/Hart_Core.v:146$794_Y [7:4]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:146$794_Y [3:0] = 4'0000
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:145$795:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:146$794_Y, B=8'00001000, Y=$flatten\core.$ternary$../../source/Hart_Core.v:145$795_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:146$794_Y [7:4] 1'0 }, B=5'00001, Y=$flatten\core.$ternary$../../source/Hart_Core.v:145$795_Y [7:3]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:145$795_Y [2:0] = 3'000
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:144$796:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:145$795_Y, B=8'00000100, Y=$flatten\core.$ternary$../../source/Hart_Core.v:144$796_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:145$795_Y [7:3] 1'0 }, B=6'000001, Y=$flatten\core.$ternary$../../source/Hart_Core.v:144$796_Y [7:2]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:144$796_Y [1:0] = 2'00
  Optimizing cells in module \ORC_R32E.
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$../../source/Hart_Core.v:143$797:
      Old ports: A=$flatten\core.$ternary$../../source/Hart_Core.v:144$796_Y, B=8'00000010, Y=$flatten\core.$ternary$../../source/Hart_Core.v:143$797_Y
      New ports: A={ $flatten\core.$ternary$../../source/Hart_Core.v:144$796_Y [7:2] 1'0 }, B=7'0000001, Y=$flatten\core.$ternary$../../source/Hart_Core.v:143$797_Y [7:1]
      New connections: $flatten\core.$ternary$../../source/Hart_Core.v:143$797_Y [0] = 1'0
  Optimizing cells in module \ORC_R32E.
Performed a total of 32 changes.

4.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.35.6. Executing OPT_DFF pass (perform DFF optimizations).

4.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 54 unused wires.
<suppressed ~1 debug messages>

4.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~16 debug messages>

4.35.9. Rerunning OPT passes. (Maybe there is more to do..)

4.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\mem_access_controller.general_regs[9]$1764 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[9]).
Adding EN signal on $memory\mem_access_controller.general_regs[8]$1762 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[8]).
Adding EN signal on $memory\mem_access_controller.general_regs[7]$1760 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[7]).
Adding EN signal on $memory\mem_access_controller.general_regs[6]$1758 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[6]).
Adding EN signal on $memory\mem_access_controller.general_regs[5]$1756 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[5]).
Adding EN signal on $memory\mem_access_controller.general_regs[4]$1754 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[4]).
Adding EN signal on $memory\mem_access_controller.general_regs[3]$1752 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[3]).
Adding EN signal on $memory\mem_access_controller.general_regs[2]$1750 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[2]).
Adding EN signal on $memory\mem_access_controller.general_regs[1]$1748 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[1]).
Adding EN signal on $memory\mem_access_controller.general_regs[15]$1776 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[15]).
Adding EN signal on $memory\mem_access_controller.general_regs[14]$1774 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[14]).
Adding EN signal on $memory\mem_access_controller.general_regs[13]$1772 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[13]).
Adding EN signal on $memory\mem_access_controller.general_regs[12]$1770 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[12]).
Adding EN signal on $memory\mem_access_controller.general_regs[11]$1768 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[11]).
Adding EN signal on $memory\mem_access_controller.general_regs[10]$1766 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[10]).
Adding EN signal on $memory\mem_access_controller.general_regs[0]$1746 ($dff) from module ORC_R32E (D = \mem_access_controller.w_write_data, Q = \mem_access_controller.general_regs[0]).

4.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 16 unused cells and 32 unused wires.
<suppressed ~17 debug messages>

4.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.35.16. Rerunning OPT passes. (Maybe there is more to do..)

4.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ORC_R32E..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

4.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ORC_R32E.
Performed a total of 0 changes.

4.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.35.20. Executing OPT_DFF pass (perform DFF optimizations).

4.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.35.23. Finished OPT passes. (There is nothing left to do.)

4.36. Executing ICE40_WRAPCARRY pass (wrap carries).

4.37. Executing TECHMAP pass (map to technology primitives).

4.37.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.37.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=20\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1743 debug messages>

4.38. Executing OPT pass (performing simple optimizations).

4.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~1034 debug messages>

4.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~1608 debug messages>
Removed a total of 536 cells.

4.38.3. Executing OPT_DFF pass (perform DFF optimizations).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 205 unused cells and 413 unused wires.
<suppressed ~206 debug messages>

4.38.5. Finished fast OPT passes.

4.39. Executing ABC pass (technology mapping using ABC).

4.39.1. Summary of detected clock domains:
  643 cells in clk=\i_clk, en={ }
  533 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1925
  1337 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1919
  67 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1937
  125 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1931
  425 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1891
  52 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1909
  81 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1901
  72 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1881
  279 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1991
  136 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1965
  60 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1959
  35 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1985
  33 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1973
  182 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1979
  37 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1947
  103 cells in clk=\i_clk, en=$auto$rtlil.cc:2151:And$1953
  101 cells in clk=\i_clk, en=$auto$opt_dff.cc:242:make_patterns_logic$1603

4.39.2. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk
Extracted 642 gates and 761 wires to a netlist network with 118 inputs and 78 outputs.

4.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 13 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       47
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               MUX cells:      120
ABC RESULTS:              NAND cells:      191
ABC RESULTS:               NOR cells:       23
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       29
ABC RESULTS:             ORNOT cells:       18
ABC RESULTS:        internal signals:      565
ABC RESULTS:           input signals:      118
ABC RESULTS:          output signals:       78
Removing temp directory.

4.39.3. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1925
Extracted 517 gates and 915 wires to a netlist network with 395 inputs and 218 outputs.

4.39.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      197
ABC RESULTS:            ANDNOT cells:       39
ABC RESULTS:               BUF cells:       61
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       81
ABC RESULTS:              NAND cells:       64
ABC RESULTS:               NOR cells:       41
ABC RESULTS:               NOT cells:       74
ABC RESULTS:                OR cells:       77
ABC RESULTS:             ORNOT cells:       56
ABC RESULTS:              XNOR cells:       45
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:      302
ABC RESULTS:           input signals:      395
ABC RESULTS:          output signals:      218
Removing temp directory.

4.39.4. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1919
Extracted 1149 gates and 1720 wires to a netlist network with 570 inputs and 213 outputs.

4.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      326
ABC RESULTS:            ANDNOT cells:       45
ABC RESULTS:               BUF cells:       14
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:      469
ABC RESULTS:              NAND cells:      395
ABC RESULTS:               NOR cells:       62
ABC RESULTS:               NOT cells:       29
ABC RESULTS:                OR cells:      158
ABC RESULTS:             ORNOT cells:      150
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:      937
ABC RESULTS:           input signals:      570
ABC RESULTS:          output signals:      213
Removing temp directory.

4.39.5. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1937
Extracted 67 gates and 120 wires to a netlist network with 53 inputs and 50 outputs.

4.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       47
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       34
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       50
Removing temp directory.

4.39.6. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1931
Extracted 115 gates and 231 wires to a netlist network with 115 inputs and 59 outputs.

4.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       22
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       48
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       49
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:       59
Removing temp directory.

4.39.7. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1891
Extracted 284 gates and 489 wires to a netlist network with 204 inputs and 78 outputs.

4.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       70
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:               BUF cells:       46
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       97
ABC RESULTS:              NAND cells:      100
ABC RESULTS:               NOR cells:       29
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       40
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:        internal signals:      207
ABC RESULTS:           input signals:      204
ABC RESULTS:          output signals:       78
Removing temp directory.

4.39.8. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1909
Extracted 52 gates and 98 wires to a netlist network with 46 inputs and 44 outputs.

4.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       56
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       44
Removing temp directory.

4.39.9. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1901
Extracted 81 gates and 141 wires to a netlist network with 60 inputs and 57 outputs.

4.39.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       40
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       57
Removing temp directory.

4.39.10. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1881
Extracted 72 gates and 128 wires to a netlist network with 56 inputs and 53 outputs.

4.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       45
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       38
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       53
Removing temp directory.

4.39.11. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1991
Extracted 249 gates and 435 wires to a netlist network with 185 inputs and 94 outputs.

4.39.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       54
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:      119
ABC RESULTS:              NAND cells:       65
ABC RESULTS:               NOR cells:       13
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:       19
ABC RESULTS:             ORNOT cells:       23
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:      156
ABC RESULTS:           input signals:      185
ABC RESULTS:          output signals:       94
Removing temp directory.

4.39.12. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1965
Extracted 128 gates and 248 wires to a netlist network with 119 inputs and 65 outputs.

4.39.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               BUF cells:       39
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       62
ABC RESULTS:              NAND cells:       19
ABC RESULTS:               NOR cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       65
Removing temp directory.

4.39.13. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1959
Extracted 55 gates and 107 wires to a netlist network with 51 inputs and 45 outputs.

4.39.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       56
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       17
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       45
Removing temp directory.

4.39.14. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1985
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 34 outputs.

4.39.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.14.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       63
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       34
Removing temp directory.

4.39.15. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1973
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

4.39.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.15.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       64
ABC RESULTS:               DFF cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       33
Removing temp directory.

4.39.16. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1979
Extracted 169 gates and 320 wires to a netlist network with 149 inputs and 89 outputs.

4.39.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.16.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       25
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       31
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       89
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       14
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:      149
ABC RESULTS:          output signals:       89
Removing temp directory.

4.39.17. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1947
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 35 outputs.

4.39.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.17.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       62
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       35
Removing temp directory.

4.39.18. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$rtlil.cc:2151:And$1953
Extracted 100 gates and 175 wires to a netlist network with 74 inputs and 67 outputs.

4.39.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       34
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       61
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       74
ABC RESULTS:          output signals:       67
Removing temp directory.

4.39.19. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$opt_dff.cc:242:make_patterns_logic$1603
Extracted 99 gates and 152 wires to a netlist network with 51 inputs and 57 outputs.

4.39.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.39.19.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               MUX cells:       24
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       13
ABC RESULTS:                OR cells:       13
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       57
Removing temp directory.

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32E.$auto$alumacc.cc:485:replace_alu$1711.slice[0].carry: CO=\core.r_pc_fetch [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ORC_R32E.$auto$alumacc.cc:485:replace_alu$1720.slice[0].carry: CO=\mem_access_controller.reset_index [0]

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~582 debug messages>

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

4.40.4. Executing OPT_DFF pass (perform DFF optimizations).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 4240 unused wires.
<suppressed ~1 debug messages>

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.40.10. Executing OPT_DFF pass (perform DFF optimizations).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.40.12. Finished OPT passes. (There is nothing left to do.)

4.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~663 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ORC_R32E.$auto$alumacc.cc:485:replace_alu$1711.slice[0].carry ($lut).
Mapping ORC_R32E.$auto$alumacc.cc:485:replace_alu$1720.slice[0].carry ($lut).

4.45. Executing ICE40_OPT pass (performing simple optimizations).

4.45.1. Running ICE40 specific optimizations.

4.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~28 debug messages>

4.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

4.45.4. Executing OPT_DFF pass (perform DFF optimizations).

4.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 3331 unused wires.
<suppressed ~1 debug messages>

4.45.6. Rerunning OPT passes. (Removed registers in this run.)

4.45.7. Running ICE40 specific optimizations.

4.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.45.10. Executing OPT_DFF pass (perform DFF optimizations).

4.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.45.12. Finished OPT passes. (There is nothing left to do.)

4.46. Executing ABC pass (technology mapping using ABC).

4.46.1. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Extracted 4189 gates and 5088 wires to a netlist network with 899 inputs and 401 outputs.

4.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.46.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      691
ABC RESULTS:            ANDNOT cells:      253
ABC RESULTS:               MUX cells:     1153
ABC RESULTS:              NAND cells:     1195
ABC RESULTS:               NOR cells:      121
ABC RESULTS:               NOT cells:       99
ABC RESULTS:                OR cells:      436
ABC RESULTS:             ORNOT cells:      273
ABC RESULTS:              XNOR cells:       45
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:     3788
ABC RESULTS:           input signals:      899
ABC RESULTS:          output signals:      401
Removing temp directory.

4.47. Executing ICE40_OPT pass (performing simple optimizations).

4.47.1. Running ICE40 specific optimizations.

4.47.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.
<suppressed ~161 debug messages>

4.47.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.47.4. Executing OPT_DFF pass (perform DFF optimizations).

4.47.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..
Removed 0 unused cells and 4977 unused wires.
<suppressed ~1 debug messages>

4.47.6. Rerunning OPT passes. (Removed registers in this run.)

4.47.7. Running ICE40 specific optimizations.

4.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ORC_R32E.

4.47.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ORC_R32E'.
Removed a total of 0 cells.

4.47.10. Executing OPT_DFF pass (perform DFF optimizations).

4.47.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ORC_R32E..

4.47.12. Finished OPT passes. (There is nothing left to do.)

4.48. Executing TECHMAP pass (map to technology primitives).

4.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.49. Executing ABC pass (technology mapping using ABC).

4.49.1. Extracting gate netlist of module `\ORC_R32E' to `<abc-temp-dir>/input.blif'..
Extracted 4269 gates and 5168 wires to a netlist network with 899 inputs and 401 outputs.

4.49.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1236.
ABC: Participating nodes from both networks       =    2644.
ABC: Participating nodes from the first network   =    1305. (  60.44 % of nodes)
ABC: Participating nodes from the second network  =    1339. (  62.02 % of nodes)
ABC: Node pairs (any polarity)                    =    1299. (  60.17 % of names can be moved)
ABC: Node pairs (same polarity)                   =     758. (  35.11 % of names can be moved)
ABC: Total runtime =     0.17 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.49.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2158
ABC RESULTS:        internal signals:     3868
ABC RESULTS:           input signals:      899
ABC RESULTS:          output signals:      401
Removing temp directory.

4.50. Executing ICE40_WRAPCARRY pass (wrap carries).

4.51. Executing TECHMAP pass (map to technology primitives).

4.51.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 103 unused cells and 5178 unused wires.

4.52. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2370
  1-LUT               66
  2-LUT              191
  3-LUT              710
  4-LUT             1403

Eliminating LUTs.
Number of LUTs:     2370
  1-LUT               66
  2-LUT              191
  3-LUT              710
  4-LUT             1403

Combining LUTs.
Number of LUTs:     2348
  1-LUT               66
  2-LUT              189
  3-LUT              669
  4-LUT             1424

Eliminated 0 LUTs.
Combined 22 LUTs.
<suppressed ~17974 debug messages>

4.53. Executing TECHMAP pass (map to technology primitives).

4.53.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.53.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000110000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000110110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
No more expansions possible.
<suppressed ~4587 debug messages>
Removed 0 unused cells and 5571 unused wires.

4.54. Executing AUTONAME pass.
Renamed 165925 objects in module ORC_R32E (154 iterations).
<suppressed ~4550 debug messages>

4.55. Executing HIERARCHY pass (managing design hierarchy).

4.55.1. Analyzing design hierarchy..
Top module:  \ORC_R32E

4.55.2. Analyzing design hierarchy..
Top module:  \ORC_R32E
Removed 0 unused modules.

4.56. Printing statistics.

=== ORC_R32E ===

   Number of wires:               1387
   Number of wire bits:           6876
   Number of public wires:        1387
   Number of public wire bits:    6876
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3288
     SB_CARRY                      299
     SB_DFF                         17
     SB_DFFE                       516
     SB_DFFESR                      67
     SB_DFFESS                       2
     SB_DFFSR                       38
     SB_DFFSS                        1
     SB_LUT4                      2348

4.57. Executing CHECK pass (checking for obvious problems).
Checking module ORC_R32E...
Found and reported 0 problems.

4.58. Executing JSON backend.

5. Executing JSON backend.

Warnings: 2 unique messages, 3 total
End of script. Logfile hash: 0359adb890, CPU: user 6.61s system 0.05s, MEM: 154.05 MB peak
Yosys 0.9+3814 (git sha1 da1d06d7, gcc 10.2.0-13ubuntu1 -fPIC -Os)
Time spent: 52% 3x abc (6 sec), 11% 1x autoname (1 sec), ...
