# Approximate-multipliers-DC-reports
We employed the Design Compiler with SMIC 55nm process for synthesis. The package verilog_dc.zip is the synthesis result.
Please download the zip file to view the reports.
