
keypaddd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000772  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00000772  000007e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000800  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000830  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000140  00000000  00000000  0000086c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001616  00000000  00000000  000009ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a99  00000000  00000000  00001fc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ec8  00000000  00000000  00002a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000234  00000000  00000000  00003924  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000009f1  00000000  00000000  00003b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000015bb  00000000  00000000  00004549  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  00005b04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 e7       	ldi	r30, 0x72	; 114
  68:	f7 e0       	ldi	r31, 0x07	; 7
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 37       	cpi	r26, 0x7A	; 122
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 66 03 	call	0x6cc	; 0x6cc <main>
  7a:	0c 94 b7 03 	jmp	0x76e	; 0x76e <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <MDIO_enuSetPinValue>:
#include "DIO_Private.h"

MDIO_enuErrorStatus_t MDIO_enuSetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, MDIO_enuPinConfiguration_t Copy_enuPinConfiguration)
{
    // Validate pin number
    if (Copy_enuPinNum > MDIO_PIN7)
  82:	68 30       	cpi	r22, 0x08	; 8
  84:	08 f0       	brcs	.+2      	; 0x88 <MDIO_enuSetPinValue+0x6>
  86:	7c c0       	rjmp	.+248    	; 0x180 <MDIO_enuSetPinValue+0xfe>
    {
        return MDIO_INVALID_PIN; // Return error if pin number is invalid
    }

    // Validate port number
    if (Copy_enuPortNum > MDIO_PORTD)
  88:	84 30       	cpi	r24, 0x04	; 4
  8a:	08 f0       	brcs	.+2      	; 0x8e <MDIO_enuSetPinValue+0xc>
  8c:	7b c0       	rjmp	.+246    	; 0x184 <MDIO_enuSetPinValue+0x102>
    {
        return MDIO_INVALID_PORT; // Return error if port number is invalid
    }

    // Set or clear the pin based on the configuration
    switch (Copy_enuPinConfiguration)
  8e:	44 23       	and	r20, r20
  90:	d9 f1       	breq	.+118    	; 0x108 <MDIO_enuSetPinValue+0x86>
  92:	41 30       	cpi	r20, 0x01	; 1
  94:	09 f0       	breq	.+2      	; 0x98 <MDIO_enuSetPinValue+0x16>
  96:	78 c0       	rjmp	.+240    	; 0x188 <MDIO_enuSetPinValue+0x106>
    {
        case MDIO_HIGH:
            switch (Copy_enuPortNum)
  98:	81 30       	cpi	r24, 0x01	; 1
  9a:	91 f0       	breq	.+36     	; 0xc0 <MDIO_enuSetPinValue+0x3e>
  9c:	28 f0       	brcs	.+10     	; 0xa8 <MDIO_enuSetPinValue+0x26>
  9e:	82 30       	cpi	r24, 0x02	; 2
  a0:	d9 f0       	breq	.+54     	; 0xd8 <MDIO_enuSetPinValue+0x56>
  a2:	83 30       	cpi	r24, 0x03	; 3
  a4:	29 f1       	breq	.+74     	; 0xf0 <MDIO_enuSetPinValue+0x6e>
  a6:	72 c0       	rjmp	.+228    	; 0x18c <MDIO_enuSetPinValue+0x10a>
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
  a8:	2b b3       	in	r18, 0x1b	; 27
  aa:	81 e0       	ldi	r24, 0x01	; 1
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <MDIO_enuSetPinValue+0x32>
  b0:	88 0f       	add	r24, r24
  b2:	99 1f       	adc	r25, r25
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <MDIO_enuSetPinValue+0x2e>
  b8:	82 2b       	or	r24, r18
  ba:	8b bb       	out	0x1b, r24	; 27

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
  bc:	80 e0       	ldi	r24, 0x00	; 0
    switch (Copy_enuPinConfiguration)
    {
        case MDIO_HIGH:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
  be:	08 95       	ret
                case MDIO_PORTB: SET_BIT(PORTB_REG, Copy_enuPinNum); break;
  c0:	28 b3       	in	r18, 0x18	; 24
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <MDIO_enuSetPinValue+0x4a>
  c8:	88 0f       	add	r24, r24
  ca:	99 1f       	adc	r25, r25
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <MDIO_enuSetPinValue+0x46>
  d0:	82 2b       	or	r24, r18
  d2:	88 bb       	out	0x18, r24	; 24

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
  d4:	80 e0       	ldi	r24, 0x00	; 0
    {
        case MDIO_HIGH:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: SET_BIT(PORTB_REG, Copy_enuPinNum); break;
  d6:	08 95       	ret
                case MDIO_PORTC: SET_BIT(PORTC_REG, Copy_enuPinNum); break;
  d8:	25 b3       	in	r18, 0x15	; 21
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <MDIO_enuSetPinValue+0x62>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <MDIO_enuSetPinValue+0x5e>
  e8:	82 2b       	or	r24, r18
  ea:	85 bb       	out	0x15, r24	; 21

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
  ec:	80 e0       	ldi	r24, 0x00	; 0
        case MDIO_HIGH:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: SET_BIT(PORTC_REG, Copy_enuPinNum); break;
  ee:	08 95       	ret
                case MDIO_PORTD: SET_BIT(PORTD_REG, Copy_enuPinNum); break;
  f0:	22 b3       	in	r18, 0x12	; 18
  f2:	81 e0       	ldi	r24, 0x01	; 1
  f4:	90 e0       	ldi	r25, 0x00	; 0
  f6:	02 c0       	rjmp	.+4      	; 0xfc <MDIO_enuSetPinValue+0x7a>
  f8:	88 0f       	add	r24, r24
  fa:	99 1f       	adc	r25, r25
  fc:	6a 95       	dec	r22
  fe:	e2 f7       	brpl	.-8      	; 0xf8 <MDIO_enuSetPinValue+0x76>
 100:	82 2b       	or	r24, r18
 102:	82 bb       	out	0x12, r24	; 18

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
 104:	80 e0       	ldi	r24, 0x00	; 0
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: SET_BIT(PORTC_REG, Copy_enuPinNum); break;
                case MDIO_PORTD: SET_BIT(PORTD_REG, Copy_enuPinNum); break;
 106:	08 95       	ret
                default: return MDIO_NOK; // This should never happen due to the validation above
            }
            break;

        case MDIO_LOW:
            switch (Copy_enuPortNum)
 108:	81 30       	cpi	r24, 0x01	; 1
 10a:	99 f0       	breq	.+38     	; 0x132 <MDIO_enuSetPinValue+0xb0>
 10c:	28 f0       	brcs	.+10     	; 0x118 <MDIO_enuSetPinValue+0x96>
 10e:	82 30       	cpi	r24, 0x02	; 2
 110:	e9 f0       	breq	.+58     	; 0x14c <MDIO_enuSetPinValue+0xca>
 112:	83 30       	cpi	r24, 0x03	; 3
 114:	41 f1       	breq	.+80     	; 0x166 <MDIO_enuSetPinValue+0xe4>
 116:	3c c0       	rjmp	.+120    	; 0x190 <MDIO_enuSetPinValue+0x10e>
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
 118:	2b b3       	in	r18, 0x1b	; 27
 11a:	81 e0       	ldi	r24, 0x01	; 1
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	02 c0       	rjmp	.+4      	; 0x124 <MDIO_enuSetPinValue+0xa2>
 120:	88 0f       	add	r24, r24
 122:	99 1f       	adc	r25, r25
 124:	6a 95       	dec	r22
 126:	e2 f7       	brpl	.-8      	; 0x120 <MDIO_enuSetPinValue+0x9e>
 128:	80 95       	com	r24
 12a:	82 23       	and	r24, r18
 12c:	8b bb       	out	0x1b, r24	; 27

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
 12e:	80 e0       	ldi	r24, 0x00	; 0
            break;

        case MDIO_LOW:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
 130:	08 95       	ret
                case MDIO_PORTB: CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
 132:	28 b3       	in	r18, 0x18	; 24
 134:	81 e0       	ldi	r24, 0x01	; 1
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	02 c0       	rjmp	.+4      	; 0x13e <MDIO_enuSetPinValue+0xbc>
 13a:	88 0f       	add	r24, r24
 13c:	99 1f       	adc	r25, r25
 13e:	6a 95       	dec	r22
 140:	e2 f7       	brpl	.-8      	; 0x13a <MDIO_enuSetPinValue+0xb8>
 142:	80 95       	com	r24
 144:	82 23       	and	r24, r18
 146:	88 bb       	out	0x18, r24	; 24

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
 148:	80 e0       	ldi	r24, 0x00	; 0

        case MDIO_LOW:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
 14a:	08 95       	ret
                case MDIO_PORTC: CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
 14c:	25 b3       	in	r18, 0x15	; 21
 14e:	81 e0       	ldi	r24, 0x01	; 1
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	02 c0       	rjmp	.+4      	; 0x158 <MDIO_enuSetPinValue+0xd6>
 154:	88 0f       	add	r24, r24
 156:	99 1f       	adc	r25, r25
 158:	6a 95       	dec	r22
 15a:	e2 f7       	brpl	.-8      	; 0x154 <MDIO_enuSetPinValue+0xd2>
 15c:	80 95       	com	r24
 15e:	82 23       	and	r24, r18
 160:	85 bb       	out	0x15, r24	; 21

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
 162:	80 e0       	ldi	r24, 0x00	; 0
        case MDIO_LOW:
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
 164:	08 95       	ret
                case MDIO_PORTD: CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
 166:	22 b3       	in	r18, 0x12	; 18
 168:	81 e0       	ldi	r24, 0x01	; 1
 16a:	90 e0       	ldi	r25, 0x00	; 0
 16c:	02 c0       	rjmp	.+4      	; 0x172 <MDIO_enuSetPinValue+0xf0>
 16e:	88 0f       	add	r24, r24
 170:	99 1f       	adc	r25, r25
 172:	6a 95       	dec	r22
 174:	e2 f7       	brpl	.-8      	; 0x16e <MDIO_enuSetPinValue+0xec>
 176:	80 95       	com	r24
 178:	82 23       	and	r24, r18
 17a:	82 bb       	out	0x12, r24	; 18

        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
 17c:	80 e0       	ldi	r24, 0x00	; 0
            switch (Copy_enuPortNum)
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
                case MDIO_PORTD: CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
 17e:	08 95       	ret
MDIO_enuErrorStatus_t MDIO_enuSetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, MDIO_enuPinConfiguration_t Copy_enuPinConfiguration)
{
    // Validate pin number
    if (Copy_enuPinNum > MDIO_PIN7)
    {
        return MDIO_INVALID_PIN; // Return error if pin number is invalid
 180:	82 e0       	ldi	r24, 0x02	; 2
 182:	08 95       	ret
    }

    // Validate port number
    if (Copy_enuPortNum > MDIO_PORTD)
    {
        return MDIO_INVALID_PORT; // Return error if port number is invalid
 184:	83 e0       	ldi	r24, 0x03	; 3
 186:	08 95       	ret
                default: return MDIO_NOK; // This should never happen due to the validation above
            }
            break;

        default:
            return MDIO_NOK; // Invalid configuration
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	08 95       	ret
            {
                case MDIO_PORTA: SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: SET_BIT(PORTC_REG, Copy_enuPinNum); break;
                case MDIO_PORTD: SET_BIT(PORTD_REG, Copy_enuPinNum); break;
                default: return MDIO_NOK; // This should never happen due to the validation above
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	08 95       	ret
            {
                case MDIO_PORTA: CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                case MDIO_PORTB: CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                case MDIO_PORTC: CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
                case MDIO_PORTD: CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
                default: return MDIO_NOK; // This should never happen due to the validation above
 190:	81 e0       	ldi	r24, 0x01	; 1
        default:
            return MDIO_NOK; // Invalid configuration
    }

    return MDIO_OK; // Success
}
 192:	08 95       	ret

00000194 <MDIO_enuSetPinConfigration>:

// Function to configure a pin direction
MDIO_enuErrorStatus_t MDIO_enuSetPinConfigration(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8 Copy_u8PinDir)
{
    
        switch (Copy_u8PinDir)
 194:	41 30       	cpi	r20, 0x01	; 1
 196:	29 f0       	breq	.+10     	; 0x1a2 <MDIO_enuSetPinConfigration+0xe>
 198:	e0 f1       	brcs	.+120    	; 0x212 <MDIO_enuSetPinConfigration+0x7e>
 19a:	42 30       	cpi	r20, 0x02	; 2
 19c:	09 f4       	brne	.+2      	; 0x1a0 <MDIO_enuSetPinConfigration+0xc>
 19e:	85 c0       	rjmp	.+266    	; 0x2aa <MDIO_enuSetPinConfigration+0x116>
 1a0:	d0 c0       	rjmp	.+416    	; 0x342 <MDIO_enuSetPinConfigration+0x1ae>
        {
            case MDIO_OUTPUT:
                switch (Copy_enuPortNum)
 1a2:	81 30       	cpi	r24, 0x01	; 1
 1a4:	91 f0       	breq	.+36     	; 0x1ca <MDIO_enuSetPinConfigration+0x36>
 1a6:	28 f0       	brcs	.+10     	; 0x1b2 <MDIO_enuSetPinConfigration+0x1e>
 1a8:	82 30       	cpi	r24, 0x02	; 2
 1aa:	d9 f0       	breq	.+54     	; 0x1e2 <MDIO_enuSetPinConfigration+0x4e>
 1ac:	83 30       	cpi	r24, 0x03	; 3
 1ae:	29 f1       	breq	.+74     	; 0x1fa <MDIO_enuSetPinConfigration+0x66>
 1b0:	ca c0       	rjmp	.+404    	; 0x346 <MDIO_enuSetPinConfigration+0x1b2>
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
 1b2:	2a b3       	in	r18, 0x1a	; 26
 1b4:	81 e0       	ldi	r24, 0x01	; 1
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	02 c0       	rjmp	.+4      	; 0x1be <MDIO_enuSetPinConfigration+0x2a>
 1ba:	88 0f       	add	r24, r24
 1bc:	99 1f       	adc	r25, r25
 1be:	6a 95       	dec	r22
 1c0:	e2 f7       	brpl	.-8      	; 0x1ba <MDIO_enuSetPinConfigration+0x26>
 1c2:	82 2b       	or	r24, r18
 1c4:	8a bb       	out	0x1a, r24	; 26
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 1c6:	80 e0       	ldi	r24, 0x00	; 0
        switch (Copy_u8PinDir)
        {
            case MDIO_OUTPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
 1c8:	08 95       	ret
                    case MDIO_PORTB: SET_BIT(DDRB_REG, Copy_enuPinNum); break;
 1ca:	27 b3       	in	r18, 0x17	; 23
 1cc:	81 e0       	ldi	r24, 0x01	; 1
 1ce:	90 e0       	ldi	r25, 0x00	; 0
 1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <MDIO_enuSetPinConfigration+0x42>
 1d2:	88 0f       	add	r24, r24
 1d4:	99 1f       	adc	r25, r25
 1d6:	6a 95       	dec	r22
 1d8:	e2 f7       	brpl	.-8      	; 0x1d2 <MDIO_enuSetPinConfigration+0x3e>
 1da:	82 2b       	or	r24, r18
 1dc:	87 bb       	out	0x17, r24	; 23
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 1de:	80 e0       	ldi	r24, 0x00	; 0
        {
            case MDIO_OUTPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: SET_BIT(DDRB_REG, Copy_enuPinNum); break;
 1e0:	08 95       	ret
                    case MDIO_PORTC: SET_BIT(DDRC_REG, Copy_enuPinNum); break;
 1e2:	24 b3       	in	r18, 0x14	; 20
 1e4:	81 e0       	ldi	r24, 0x01	; 1
 1e6:	90 e0       	ldi	r25, 0x00	; 0
 1e8:	02 c0       	rjmp	.+4      	; 0x1ee <MDIO_enuSetPinConfigration+0x5a>
 1ea:	88 0f       	add	r24, r24
 1ec:	99 1f       	adc	r25, r25
 1ee:	6a 95       	dec	r22
 1f0:	e2 f7       	brpl	.-8      	; 0x1ea <MDIO_enuSetPinConfigration+0x56>
 1f2:	82 2b       	or	r24, r18
 1f4:	84 bb       	out	0x14, r24	; 20
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 1f6:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_OUTPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: SET_BIT(DDRB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: SET_BIT(DDRC_REG, Copy_enuPinNum); break;
 1f8:	08 95       	ret
                    case MDIO_PORTD: SET_BIT(DDRD_REG, Copy_enuPinNum); break;
 1fa:	21 b3       	in	r18, 0x11	; 17
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	02 c0       	rjmp	.+4      	; 0x206 <MDIO_enuSetPinConfigration+0x72>
 202:	88 0f       	add	r24, r24
 204:	99 1f       	adc	r25, r25
 206:	6a 95       	dec	r22
 208:	e2 f7       	brpl	.-8      	; 0x202 <MDIO_enuSetPinConfigration+0x6e>
 20a:	82 2b       	or	r24, r18
 20c:	81 bb       	out	0x11, r24	; 17
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 20e:	80 e0       	ldi	r24, 0x00	; 0
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: SET_BIT(DDRB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: SET_BIT(DDRC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: SET_BIT(DDRD_REG, Copy_enuPinNum); break;
 210:	08 95       	ret
                    default: return MDIO_NOK;
                }
                break;

            case MDIO_INPUT:
                switch (Copy_enuPortNum)
 212:	81 30       	cpi	r24, 0x01	; 1
 214:	b9 f0       	breq	.+46     	; 0x244 <MDIO_enuSetPinConfigration+0xb0>
 216:	28 f0       	brcs	.+10     	; 0x222 <MDIO_enuSetPinConfigration+0x8e>
 218:	82 30       	cpi	r24, 0x02	; 2
 21a:	29 f1       	breq	.+74     	; 0x266 <MDIO_enuSetPinConfigration+0xd2>
 21c:	83 30       	cpi	r24, 0x03	; 3
 21e:	a1 f1       	breq	.+104    	; 0x288 <MDIO_enuSetPinConfigration+0xf4>
 220:	94 c0       	rjmp	.+296    	; 0x34a <MDIO_enuSetPinConfigration+0x1b6>
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
 222:	2a b3       	in	r18, 0x1a	; 26
 224:	81 e0       	ldi	r24, 0x01	; 1
 226:	90 e0       	ldi	r25, 0x00	; 0
 228:	02 c0       	rjmp	.+4      	; 0x22e <MDIO_enuSetPinConfigration+0x9a>
 22a:	88 0f       	add	r24, r24
 22c:	99 1f       	adc	r25, r25
 22e:	6a 95       	dec	r22
 230:	e2 f7       	brpl	.-8      	; 0x22a <MDIO_enuSetPinConfigration+0x96>
 232:	80 95       	com	r24
 234:	92 2f       	mov	r25, r18
 236:	98 23       	and	r25, r24
 238:	9a bb       	out	0x1a, r25	; 26
 23a:	9b b3       	in	r25, 0x1b	; 27
 23c:	89 23       	and	r24, r25
 23e:	8b bb       	out	0x1b, r24	; 27
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 240:	80 e0       	ldi	r24, 0x00	; 0
                break;

            case MDIO_INPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
 242:	08 95       	ret
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
 244:	27 b3       	in	r18, 0x17	; 23
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	02 c0       	rjmp	.+4      	; 0x250 <MDIO_enuSetPinConfigration+0xbc>
 24c:	88 0f       	add	r24, r24
 24e:	99 1f       	adc	r25, r25
 250:	6a 95       	dec	r22
 252:	e2 f7       	brpl	.-8      	; 0x24c <MDIO_enuSetPinConfigration+0xb8>
 254:	80 95       	com	r24
 256:	92 2f       	mov	r25, r18
 258:	98 23       	and	r25, r24
 25a:	97 bb       	out	0x17, r25	; 23
 25c:	98 b3       	in	r25, 0x18	; 24
 25e:	89 23       	and	r24, r25
 260:	88 bb       	out	0x18, r24	; 24
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 262:	80 e0       	ldi	r24, 0x00	; 0

            case MDIO_INPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
 264:	08 95       	ret
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
 266:	24 b3       	in	r18, 0x14	; 20
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	02 c0       	rjmp	.+4      	; 0x272 <MDIO_enuSetPinConfigration+0xde>
 26e:	88 0f       	add	r24, r24
 270:	99 1f       	adc	r25, r25
 272:	6a 95       	dec	r22
 274:	e2 f7       	brpl	.-8      	; 0x26e <MDIO_enuSetPinConfigration+0xda>
 276:	80 95       	com	r24
 278:	92 2f       	mov	r25, r18
 27a:	98 23       	and	r25, r24
 27c:	94 bb       	out	0x14, r25	; 20
 27e:	95 b3       	in	r25, 0x15	; 21
 280:	89 23       	and	r24, r25
 282:	85 bb       	out	0x15, r24	; 21
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 284:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_INPUT:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
 286:	08 95       	ret
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
 288:	21 b3       	in	r18, 0x11	; 17
 28a:	81 e0       	ldi	r24, 0x01	; 1
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	02 c0       	rjmp	.+4      	; 0x294 <MDIO_enuSetPinConfigration+0x100>
 290:	88 0f       	add	r24, r24
 292:	99 1f       	adc	r25, r25
 294:	6a 95       	dec	r22
 296:	e2 f7       	brpl	.-8      	; 0x290 <MDIO_enuSetPinConfigration+0xfc>
 298:	80 95       	com	r24
 29a:	92 2f       	mov	r25, r18
 29c:	98 23       	and	r25, r24
 29e:	91 bb       	out	0x11, r25	; 17
 2a0:	92 b3       	in	r25, 0x12	; 18
 2a2:	89 23       	and	r24, r25
 2a4:	82 bb       	out	0x12, r24	; 18
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 2a6:	80 e0       	ldi	r24, 0x00	; 0
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
 2a8:	08 95       	ret
                    default: return MDIO_NOK;
                }
                break;

            case MDIO_INPUT_PULLUP:
                switch (Copy_enuPortNum)
 2aa:	81 30       	cpi	r24, 0x01	; 1
 2ac:	b9 f0       	breq	.+46     	; 0x2dc <MDIO_enuSetPinConfigration+0x148>
 2ae:	28 f0       	brcs	.+10     	; 0x2ba <MDIO_enuSetPinConfigration+0x126>
 2b0:	82 30       	cpi	r24, 0x02	; 2
 2b2:	29 f1       	breq	.+74     	; 0x2fe <MDIO_enuSetPinConfigration+0x16a>
 2b4:	83 30       	cpi	r24, 0x03	; 3
 2b6:	a1 f1       	breq	.+104    	; 0x320 <MDIO_enuSetPinConfigration+0x18c>
 2b8:	4a c0       	rjmp	.+148    	; 0x34e <MDIO_enuSetPinConfigration+0x1ba>
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
 2ba:	2a b3       	in	r18, 0x1a	; 26
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	02 c0       	rjmp	.+4      	; 0x2c6 <MDIO_enuSetPinConfigration+0x132>
 2c2:	88 0f       	add	r24, r24
 2c4:	99 1f       	adc	r25, r25
 2c6:	6a 95       	dec	r22
 2c8:	e2 f7       	brpl	.-8      	; 0x2c2 <MDIO_enuSetPinConfigration+0x12e>
 2ca:	98 2f       	mov	r25, r24
 2cc:	90 95       	com	r25
 2ce:	92 23       	and	r25, r18
 2d0:	9a bb       	out	0x1a, r25	; 26
 2d2:	9b b3       	in	r25, 0x1b	; 27
 2d4:	89 2b       	or	r24, r25
 2d6:	8b bb       	out	0x1b, r24	; 27
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 2d8:	80 e0       	ldi	r24, 0x00	; 0
                break;

            case MDIO_INPUT_PULLUP:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
 2da:	08 95       	ret
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); SET_BIT(PORTB_REG, Copy_enuPinNum); break;
 2dc:	27 b3       	in	r18, 0x17	; 23
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <MDIO_enuSetPinConfigration+0x154>
 2e4:	88 0f       	add	r24, r24
 2e6:	99 1f       	adc	r25, r25
 2e8:	6a 95       	dec	r22
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <MDIO_enuSetPinConfigration+0x150>
 2ec:	98 2f       	mov	r25, r24
 2ee:	90 95       	com	r25
 2f0:	92 23       	and	r25, r18
 2f2:	97 bb       	out	0x17, r25	; 23
 2f4:	98 b3       	in	r25, 0x18	; 24
 2f6:	89 2b       	or	r24, r25
 2f8:	88 bb       	out	0x18, r24	; 24
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 2fa:	80 e0       	ldi	r24, 0x00	; 0

            case MDIO_INPUT_PULLUP:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); SET_BIT(PORTB_REG, Copy_enuPinNum); break;
 2fc:	08 95       	ret
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); SET_BIT(PORTC_REG, Copy_enuPinNum); break;
 2fe:	24 b3       	in	r18, 0x14	; 20
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	90 e0       	ldi	r25, 0x00	; 0
 304:	02 c0       	rjmp	.+4      	; 0x30a <MDIO_enuSetPinConfigration+0x176>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	6a 95       	dec	r22
 30c:	e2 f7       	brpl	.-8      	; 0x306 <MDIO_enuSetPinConfigration+0x172>
 30e:	98 2f       	mov	r25, r24
 310:	90 95       	com	r25
 312:	92 23       	and	r25, r18
 314:	94 bb       	out	0x14, r25	; 20
 316:	95 b3       	in	r25, 0x15	; 21
 318:	89 2b       	or	r24, r25
 31a:	85 bb       	out	0x15, r24	; 21
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 31c:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_INPUT_PULLUP:
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); SET_BIT(PORTC_REG, Copy_enuPinNum); break;
 31e:	08 95       	ret
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); SET_BIT(PORTD_REG, Copy_enuPinNum); break;
 320:	21 b3       	in	r18, 0x11	; 17
 322:	81 e0       	ldi	r24, 0x01	; 1
 324:	90 e0       	ldi	r25, 0x00	; 0
 326:	02 c0       	rjmp	.+4      	; 0x32c <MDIO_enuSetPinConfigration+0x198>
 328:	88 0f       	add	r24, r24
 32a:	99 1f       	adc	r25, r25
 32c:	6a 95       	dec	r22
 32e:	e2 f7       	brpl	.-8      	; 0x328 <MDIO_enuSetPinConfigration+0x194>
 330:	98 2f       	mov	r25, r24
 332:	90 95       	com	r25
 334:	92 23       	and	r25, r18
 336:	91 bb       	out	0x11, r25	; 17
 338:	92 b3       	in	r25, 0x12	; 18
 33a:	89 2b       	or	r24, r25
 33c:	82 bb       	out	0x12, r24	; 18
                break;

            default:
                return MDIO_NOK;
        }
        return MDIO_OK;
 33e:	80 e0       	ldi	r24, 0x00	; 0
                switch (Copy_enuPortNum)
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); SET_BIT(PORTC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); SET_BIT(PORTD_REG, Copy_enuPinNum); break;
 340:	08 95       	ret
                    default: return MDIO_NOK;
                }
                break;

            default:
                return MDIO_NOK;
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	08 95       	ret
                {
                    case MDIO_PORTA: SET_BIT(DDRA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: SET_BIT(DDRB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: SET_BIT(DDRC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: SET_BIT(DDRD_REG, Copy_enuPinNum); break;
                    default: return MDIO_NOK;
 346:	81 e0       	ldi	r24, 0x01	; 1
 348:	08 95       	ret
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); CLR_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); CLR_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); CLR_BIT(PORTC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); CLR_BIT(PORTD_REG, Copy_enuPinNum); break;
                    default: return MDIO_NOK;
 34a:	81 e0       	ldi	r24, 0x01	; 1
 34c:	08 95       	ret
                {
                    case MDIO_PORTA: CLR_BIT(DDRA_REG, Copy_enuPinNum); SET_BIT(PORTA_REG, Copy_enuPinNum); break;
                    case MDIO_PORTB: CLR_BIT(DDRB_REG, Copy_enuPinNum); SET_BIT(PORTB_REG, Copy_enuPinNum); break;
                    case MDIO_PORTC: CLR_BIT(DDRC_REG, Copy_enuPinNum); SET_BIT(PORTC_REG, Copy_enuPinNum); break;
                    case MDIO_PORTD: CLR_BIT(DDRD_REG, Copy_enuPinNum); SET_BIT(PORTD_REG, Copy_enuPinNum); break;
                    default: return MDIO_NOK;
 34e:	81 e0       	ldi	r24, 0x01	; 1
                return MDIO_NOK;
        }
        return MDIO_OK;
    
    return MDIO_NOK;
}
 350:	08 95       	ret

00000352 <MDIO_enuSetPortValue>:

// Function to set the value of a whole port
MDIO_enuErrorStatus_t MDIO_enuSetPortValue(MDIO_enuPortNum_t Copy_enuPortNum, u8 Copy_u8PortValue)
{
    if (Copy_enuPortNum <= MDIO_PORTD)
 352:	84 30       	cpi	r24, 0x04	; 4
 354:	a0 f4       	brcc	.+40     	; 0x37e <MDIO_enuSetPortValue+0x2c>
    {
        switch (Copy_enuPortNum)
 356:	81 30       	cpi	r24, 0x01	; 1
 358:	49 f0       	breq	.+18     	; 0x36c <MDIO_enuSetPortValue+0x1a>
 35a:	28 f0       	brcs	.+10     	; 0x366 <MDIO_enuSetPortValue+0x14>
 35c:	82 30       	cpi	r24, 0x02	; 2
 35e:	49 f0       	breq	.+18     	; 0x372 <MDIO_enuSetPortValue+0x20>
 360:	83 30       	cpi	r24, 0x03	; 3
 362:	51 f0       	breq	.+20     	; 0x378 <MDIO_enuSetPortValue+0x26>
 364:	0e c0       	rjmp	.+28     	; 0x382 <MDIO_enuSetPortValue+0x30>
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
 366:	6b bb       	out	0x1b, r22	; 27
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 368:	80 e0       	ldi	r24, 0x00	; 0
{
    if (Copy_enuPortNum <= MDIO_PORTD)
    {
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
 36a:	08 95       	ret
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
 36c:	68 bb       	out	0x18, r22	; 24
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 36e:	80 e0       	ldi	r24, 0x00	; 0
    if (Copy_enuPortNum <= MDIO_PORTD)
    {
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
 370:	08 95       	ret
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
 372:	65 bb       	out	0x15, r22	; 21
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 374:	80 e0       	ldi	r24, 0x00	; 0
    {
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
 376:	08 95       	ret
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
 378:	62 bb       	out	0x12, r22	; 18
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 37a:	80 e0       	ldi	r24, 0x00	; 0
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
 37c:	08 95       	ret
            default: return MDIO_NOK;
        }
        return MDIO_OK;
    }
    return MDIO_NOK;
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	08 95       	ret
        {
            case MDIO_PORTA: PORTA_REG = Copy_u8PortValue; break;
            case MDIO_PORTB: PORTB_REG = Copy_u8PortValue; break;
            case MDIO_PORTC: PORTC_REG = Copy_u8PortValue; break;
            case MDIO_PORTD: PORTD_REG = Copy_u8PortValue; break;
            default: return MDIO_NOK;
 382:	81 e0       	ldi	r24, 0x01	; 1
        }
        return MDIO_OK;
    }
    return MDIO_NOK;
}
 384:	08 95       	ret

00000386 <MDIO_enuSetPortDir>:

// Function to configure the direction of a whole port
MDIO_enuErrorStatus_t MDIO_enuSetPortDir(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPortConfiguration_t Copy_enuPortConfiguration)
{
    // support input, output and input pull-up for the whole port or high/low nibble
    if (Copy_enuPortNum <= MDIO_PORTD)
 386:	84 30       	cpi	r24, 0x04	; 4
 388:	08 f0       	brcs	.+2      	; 0x38c <MDIO_enuSetPortDir+0x6>
 38a:	78 c0       	rjmp	.+240    	; 0x47c <__EEPROM_REGION_LENGTH__+0x7c>
    {
        switch (Copy_enuPortConfiguration)
 38c:	6f 30       	cpi	r22, 0x0F	; 15
 38e:	09 f4       	brne	.+2      	; 0x392 <MDIO_enuSetPortDir+0xc>
 390:	55 c0       	rjmp	.+170    	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 392:	18 f4       	brcc	.+6      	; 0x39a <MDIO_enuSetPortDir+0x14>
 394:	66 23       	and	r22, r22
 396:	31 f0       	breq	.+12     	; 0x3a4 <MDIO_enuSetPortDir+0x1e>
 398:	73 c0       	rjmp	.+230    	; 0x480 <__EEPROM_REGION_LENGTH__+0x80>
 39a:	60 3f       	cpi	r22, 0xF0	; 240
 39c:	79 f1       	breq	.+94     	; 0x3fc <MDIO_enuSetPortDir+0x76>
 39e:	6f 3f       	cpi	r22, 0xFF	; 255
 3a0:	a9 f0       	breq	.+42     	; 0x3cc <MDIO_enuSetPortDir+0x46>
 3a2:	6e c0       	rjmp	.+220    	; 0x480 <__EEPROM_REGION_LENGTH__+0x80>
        {
        case MDIO_PORT_INPUT:
            switch (Copy_enuPortNum)    
 3a4:	81 30       	cpi	r24, 0x01	; 1
 3a6:	49 f0       	breq	.+18     	; 0x3ba <MDIO_enuSetPortDir+0x34>
 3a8:	28 f0       	brcs	.+10     	; 0x3b4 <MDIO_enuSetPortDir+0x2e>
 3aa:	82 30       	cpi	r24, 0x02	; 2
 3ac:	49 f0       	breq	.+18     	; 0x3c0 <MDIO_enuSetPortDir+0x3a>
 3ae:	83 30       	cpi	r24, 0x03	; 3
 3b0:	51 f0       	breq	.+20     	; 0x3c6 <MDIO_enuSetPortDir+0x40>
 3b2:	68 c0       	rjmp	.+208    	; 0x484 <__EEPROM_REGION_LENGTH__+0x84>
            {
            case MDIO_PORTA:
                DDRA_REG = 0x00;
 3b4:	1a ba       	out	0x1a, r1	; 26
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3b6:	80 e0       	ldi	r24, 0x00	; 0
        case MDIO_PORT_INPUT:
            switch (Copy_enuPortNum)    
            {
            case MDIO_PORTA:
                DDRA_REG = 0x00;
                break;
 3b8:	08 95       	ret
            case MDIO_PORTB:
                DDRB_REG = 0x00;
 3ba:	17 ba       	out	0x17, r1	; 23
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3bc:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTA:
                DDRA_REG = 0x00;
                break;
            case MDIO_PORTB:
                DDRB_REG = 0x00;
                break;
 3be:	08 95       	ret
            case MDIO_PORTC:
                DDRC_REG = 0x00;
 3c0:	14 ba       	out	0x14, r1	; 20
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3c2:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTB:
                DDRB_REG = 0x00;
                break;
            case MDIO_PORTC:
                DDRC_REG = 0x00;
                break;
 3c4:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0x00;
 3c6:	11 ba       	out	0x11, r1	; 17
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3c8:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTC:
                DDRC_REG = 0x00;
                break;
            case MDIO_PORTD:
                DDRD_REG = 0x00;
                break;
 3ca:	08 95       	ret
                return MDIO_NOK;
            }
            break;

        case MDIO_PORT_OUTPUT:
            switch (Copy_enuPortNum)
 3cc:	81 30       	cpi	r24, 0x01	; 1
 3ce:	51 f0       	breq	.+20     	; 0x3e4 <MDIO_enuSetPortDir+0x5e>
 3d0:	28 f0       	brcs	.+10     	; 0x3dc <MDIO_enuSetPortDir+0x56>
 3d2:	82 30       	cpi	r24, 0x02	; 2
 3d4:	59 f0       	breq	.+22     	; 0x3ec <MDIO_enuSetPortDir+0x66>
 3d6:	83 30       	cpi	r24, 0x03	; 3
 3d8:	69 f0       	breq	.+26     	; 0x3f4 <MDIO_enuSetPortDir+0x6e>
 3da:	56 c0       	rjmp	.+172    	; 0x488 <__EEPROM_REGION_LENGTH__+0x88>
            {
            case MDIO_PORTA:
                DDRA_REG = 0xFF;
 3dc:	8f ef       	ldi	r24, 0xFF	; 255
 3de:	8a bb       	out	0x1a, r24	; 26
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3e0:	80 e0       	ldi	r24, 0x00	; 0
        case MDIO_PORT_OUTPUT:
            switch (Copy_enuPortNum)
            {
            case MDIO_PORTA:
                DDRA_REG = 0xFF;
                break;
 3e2:	08 95       	ret
            case MDIO_PORTB:
                DDRB_REG = 0xFF;
 3e4:	8f ef       	ldi	r24, 0xFF	; 255
 3e6:	87 bb       	out	0x17, r24	; 23
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3e8:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTA:
                DDRA_REG = 0xFF;
                break;
            case MDIO_PORTB:
                DDRB_REG = 0xFF;
                break;
 3ea:	08 95       	ret
            case MDIO_PORTC:
                DDRC_REG = 0xFF;
 3ec:	8f ef       	ldi	r24, 0xFF	; 255
 3ee:	84 bb       	out	0x14, r24	; 20
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3f0:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTB:
                DDRB_REG = 0xFF;
                break;
            case MDIO_PORTC:
                DDRC_REG = 0xFF;
                break;
 3f2:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0xFF;
 3f4:	8f ef       	ldi	r24, 0xFF	; 255
 3f6:	81 bb       	out	0x11, r24	; 17
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 3f8:	80 e0       	ldi	r24, 0x00	; 0
            case MDIO_PORTC:
                DDRC_REG = 0xFF;
                break;
            case MDIO_PORTD:
                DDRD_REG = 0xFF;
                break;
 3fa:	08 95       	ret
                return MDIO_NOK;
            }
            break;

        case MDIO_PORT_HIGH_NIBBLE_INPUP_PULL_UP_LOW_NIBBLE_OUTPUT:
            switch (Copy_enuPortNum)
 3fc:	81 30       	cpi	r24, 0x01	; 1
 3fe:	61 f0       	breq	.+24     	; 0x418 <__EEPROM_REGION_LENGTH__+0x18>
 400:	28 f0       	brcs	.+10     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 402:	82 30       	cpi	r24, 0x02	; 2
 404:	79 f0       	breq	.+30     	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
 406:	83 30       	cpi	r24, 0x03	; 3
 408:	99 f0       	breq	.+38     	; 0x430 <__EEPROM_REGION_LENGTH__+0x30>
 40a:	40 c0       	rjmp	.+128    	; 0x48c <__EEPROM_REGION_LENGTH__+0x8c>
            {
            case MDIO_PORTA:
                DDRA_REG = 0x0F;
 40c:	8f e0       	ldi	r24, 0x0F	; 15
 40e:	8a bb       	out	0x1a, r24	; 26
                PORTA_REG = 0xF0;
 410:	80 ef       	ldi	r24, 0xF0	; 240
 412:	8b bb       	out	0x1b, r24	; 27
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 414:	80 e0       	ldi	r24, 0x00	; 0
            switch (Copy_enuPortNum)
            {
            case MDIO_PORTA:
                DDRA_REG = 0x0F;
                PORTA_REG = 0xF0;
                break;
 416:	08 95       	ret
            case MDIO_PORTB:
                DDRB_REG = 0x0F;
 418:	8f e0       	ldi	r24, 0x0F	; 15
 41a:	87 bb       	out	0x17, r24	; 23
                PORTB_REG = 0xF0;
 41c:	80 ef       	ldi	r24, 0xF0	; 240
 41e:	88 bb       	out	0x18, r24	; 24
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 420:	80 e0       	ldi	r24, 0x00	; 0
                PORTA_REG = 0xF0;
                break;
            case MDIO_PORTB:
                DDRB_REG = 0x0F;
                PORTB_REG = 0xF0;
                break;
 422:	08 95       	ret
            case MDIO_PORTC:
                DDRC_REG = 0x0F;
 424:	8f e0       	ldi	r24, 0x0F	; 15
 426:	84 bb       	out	0x14, r24	; 20
                PORTC_REG = 0xF0;
 428:	80 ef       	ldi	r24, 0xF0	; 240
 42a:	85 bb       	out	0x15, r24	; 21
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 42c:	80 e0       	ldi	r24, 0x00	; 0
                PORTB_REG = 0xF0;
                break;
            case MDIO_PORTC:
                DDRC_REG = 0x0F;
                PORTC_REG = 0xF0;
                break;
 42e:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0x0F;
 430:	8f e0       	ldi	r24, 0x0F	; 15
 432:	81 bb       	out	0x11, r24	; 17
                PORTD_REG = 0xF0;
 434:	80 ef       	ldi	r24, 0xF0	; 240
 436:	82 bb       	out	0x12, r24	; 18
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 438:	80 e0       	ldi	r24, 0x00	; 0
                PORTC_REG = 0xF0;
                break;
            case MDIO_PORTD:
                DDRD_REG = 0x0F;
                PORTD_REG = 0xF0;
                break;
 43a:	08 95       	ret
                return MDIO_NOK;
            }
            break;

        case MDIO_PORT_LOW_NIBBLE_INPUT_PULL_UP_HIGH_NIBBLE_OUTPUT:
            switch (Copy_enuPortNum)
 43c:	81 30       	cpi	r24, 0x01	; 1
 43e:	61 f0       	breq	.+24     	; 0x458 <__EEPROM_REGION_LENGTH__+0x58>
 440:	28 f0       	brcs	.+10     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
 442:	82 30       	cpi	r24, 0x02	; 2
 444:	79 f0       	breq	.+30     	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
 446:	83 30       	cpi	r24, 0x03	; 3
 448:	99 f0       	breq	.+38     	; 0x470 <__EEPROM_REGION_LENGTH__+0x70>
 44a:	22 c0       	rjmp	.+68     	; 0x490 <__EEPROM_REGION_LENGTH__+0x90>
            {
            case MDIO_PORTA:
                DDRA_REG = 0xF0;
 44c:	80 ef       	ldi	r24, 0xF0	; 240
 44e:	8a bb       	out	0x1a, r24	; 26
                PORTA_REG = 0x0F;
 450:	8f e0       	ldi	r24, 0x0F	; 15
 452:	8b bb       	out	0x1b, r24	; 27
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 454:	80 e0       	ldi	r24, 0x00	; 0
            switch (Copy_enuPortNum)
            {
            case MDIO_PORTA:
                DDRA_REG = 0xF0;
                PORTA_REG = 0x0F;
                break;
 456:	08 95       	ret
            case MDIO_PORTB:
                DDRB_REG = 0xF0;
 458:	80 ef       	ldi	r24, 0xF0	; 240
 45a:	87 bb       	out	0x17, r24	; 23
                PORTB_REG = 0x0F;
 45c:	8f e0       	ldi	r24, 0x0F	; 15
 45e:	88 bb       	out	0x18, r24	; 24
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 460:	80 e0       	ldi	r24, 0x00	; 0
                PORTA_REG = 0x0F;
                break;
            case MDIO_PORTB:
                DDRB_REG = 0xF0;
                PORTB_REG = 0x0F;
                break;
 462:	08 95       	ret
            case MDIO_PORTC:
                DDRC_REG = 0xF0;
 464:	80 ef       	ldi	r24, 0xF0	; 240
 466:	84 bb       	out	0x14, r24	; 20
                PORTC_REG = 0x0F;
 468:	8f e0       	ldi	r24, 0x0F	; 15
 46a:	85 bb       	out	0x15, r24	; 21
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 46c:	80 e0       	ldi	r24, 0x00	; 0
                PORTB_REG = 0x0F;
                break;
            case MDIO_PORTC:
                DDRC_REG = 0xF0;
                PORTC_REG = 0x0F;
                break;
 46e:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0xF0;
 470:	80 ef       	ldi	r24, 0xF0	; 240
 472:	81 bb       	out	0x11, r24	; 17
                PORTD_REG = 0x0F;
 474:	8f e0       	ldi	r24, 0x0F	; 15
 476:	82 bb       	out	0x12, r24	; 18
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 478:	80 e0       	ldi	r24, 0x00	; 0
                PORTC_REG = 0x0F;
                break;
            case MDIO_PORTD:
                DDRD_REG = 0xF0;
                PORTD_REG = 0x0F;
                break;
 47a:	08 95       	ret
            }
            break;
        }
        return MDIO_OK;
    }
    return MDIO_NOK;
 47c:	81 e0       	ldi	r24, 0x01	; 1
 47e:	08 95       	ret
            default:
                return MDIO_NOK;
            }
            break;
        }
        return MDIO_OK;
 480:	80 e0       	ldi	r24, 0x00	; 0
 482:	08 95       	ret
                break;
            case MDIO_PORTD:
                DDRD_REG = 0x00;
                break;
            default:
                return MDIO_NOK;
 484:	81 e0       	ldi	r24, 0x01	; 1
 486:	08 95       	ret
                break;
            case MDIO_PORTD:
                DDRD_REG = 0xFF;
                break;
            default:
                return MDIO_NOK;
 488:	81 e0       	ldi	r24, 0x01	; 1
 48a:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0x0F;
                PORTD_REG = 0xF0;
                break;
            default:
                return MDIO_NOK;
 48c:	81 e0       	ldi	r24, 0x01	; 1
 48e:	08 95       	ret
            case MDIO_PORTD:
                DDRD_REG = 0xF0;
                PORTD_REG = 0x0F;
                break;
            default:
                return MDIO_NOK;
 490:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
        return MDIO_OK;
    }
    return MDIO_NOK;
}
 492:	08 95       	ret

00000494 <MDIO_enuGetPinValue>:

// Function to get the value of a pin
MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
    
        switch (Copy_enuPortNum)
 494:	81 30       	cpi	r24, 0x01	; 1
 496:	91 f0       	breq	.+36     	; 0x4bc <MDIO_enuGetPinValue+0x28>
 498:	28 f0       	brcs	.+10     	; 0x4a4 <MDIO_enuGetPinValue+0x10>
 49a:	82 30       	cpi	r24, 0x02	; 2
 49c:	d9 f0       	breq	.+54     	; 0x4d4 <MDIO_enuGetPinValue+0x40>
 49e:	83 30       	cpi	r24, 0x03	; 3
 4a0:	29 f1       	breq	.+74     	; 0x4ec <MDIO_enuGetPinValue+0x58>
 4a2:	30 c0       	rjmp	.+96     	; 0x504 <MDIO_enuGetPinValue+0x70>
        {
            case MDIO_PORTA: *Add_pu8PinValue = GET_BIT(PINA_REG, Copy_enuPinNum); break;
 4a4:	89 b3       	in	r24, 0x19	; 25
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	02 c0       	rjmp	.+4      	; 0x4ae <MDIO_enuGetPinValue+0x1a>
 4aa:	95 95       	asr	r25
 4ac:	87 95       	ror	r24
 4ae:	6a 95       	dec	r22
 4b0:	e2 f7       	brpl	.-8      	; 0x4aa <MDIO_enuGetPinValue+0x16>
 4b2:	81 70       	andi	r24, 0x01	; 1
 4b4:	fa 01       	movw	r30, r20
 4b6:	80 83       	st	Z, r24
            case MDIO_PORTB: *Add_pu8PinValue = GET_BIT(PINB_REG, Copy_enuPinNum); break;
            case MDIO_PORTC: *Add_pu8PinValue = GET_BIT(PINC_REG, Copy_enuPinNum); break;
            case MDIO_PORTD: *Add_pu8PinValue = GET_BIT(PIND_REG, Copy_enuPinNum); break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 4b8:	80 e0       	ldi	r24, 0x00	; 0
MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
    
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: *Add_pu8PinValue = GET_BIT(PINA_REG, Copy_enuPinNum); break;
 4ba:	08 95       	ret
            case MDIO_PORTB: *Add_pu8PinValue = GET_BIT(PINB_REG, Copy_enuPinNum); break;
 4bc:	86 b3       	in	r24, 0x16	; 22
 4be:	90 e0       	ldi	r25, 0x00	; 0
 4c0:	02 c0       	rjmp	.+4      	; 0x4c6 <MDIO_enuGetPinValue+0x32>
 4c2:	95 95       	asr	r25
 4c4:	87 95       	ror	r24
 4c6:	6a 95       	dec	r22
 4c8:	e2 f7       	brpl	.-8      	; 0x4c2 <MDIO_enuGetPinValue+0x2e>
 4ca:	81 70       	andi	r24, 0x01	; 1
 4cc:	fa 01       	movw	r30, r20
 4ce:	80 83       	st	Z, r24
            case MDIO_PORTC: *Add_pu8PinValue = GET_BIT(PINC_REG, Copy_enuPinNum); break;
            case MDIO_PORTD: *Add_pu8PinValue = GET_BIT(PIND_REG, Copy_enuPinNum); break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 4d0:	80 e0       	ldi	r24, 0x00	; 0
{
    
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: *Add_pu8PinValue = GET_BIT(PINA_REG, Copy_enuPinNum); break;
            case MDIO_PORTB: *Add_pu8PinValue = GET_BIT(PINB_REG, Copy_enuPinNum); break;
 4d2:	08 95       	ret
            case MDIO_PORTC: *Add_pu8PinValue = GET_BIT(PINC_REG, Copy_enuPinNum); break;
 4d4:	83 b3       	in	r24, 0x13	; 19
 4d6:	90 e0       	ldi	r25, 0x00	; 0
 4d8:	02 c0       	rjmp	.+4      	; 0x4de <MDIO_enuGetPinValue+0x4a>
 4da:	95 95       	asr	r25
 4dc:	87 95       	ror	r24
 4de:	6a 95       	dec	r22
 4e0:	e2 f7       	brpl	.-8      	; 0x4da <MDIO_enuGetPinValue+0x46>
 4e2:	81 70       	andi	r24, 0x01	; 1
 4e4:	fa 01       	movw	r30, r20
 4e6:	80 83       	st	Z, r24
            case MDIO_PORTD: *Add_pu8PinValue = GET_BIT(PIND_REG, Copy_enuPinNum); break;
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 4e8:	80 e0       	ldi	r24, 0x00	; 0
    
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: *Add_pu8PinValue = GET_BIT(PINA_REG, Copy_enuPinNum); break;
            case MDIO_PORTB: *Add_pu8PinValue = GET_BIT(PINB_REG, Copy_enuPinNum); break;
            case MDIO_PORTC: *Add_pu8PinValue = GET_BIT(PINC_REG, Copy_enuPinNum); break;
 4ea:	08 95       	ret
            case MDIO_PORTD: *Add_pu8PinValue = GET_BIT(PIND_REG, Copy_enuPinNum); break;
 4ec:	80 b3       	in	r24, 0x10	; 16
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	02 c0       	rjmp	.+4      	; 0x4f6 <MDIO_enuGetPinValue+0x62>
 4f2:	95 95       	asr	r25
 4f4:	87 95       	ror	r24
 4f6:	6a 95       	dec	r22
 4f8:	e2 f7       	brpl	.-8      	; 0x4f2 <MDIO_enuGetPinValue+0x5e>
 4fa:	81 70       	andi	r24, 0x01	; 1
 4fc:	fa 01       	movw	r30, r20
 4fe:	80 83       	st	Z, r24
            default: return MDIO_NOK;
        }
        return MDIO_OK;
 500:	80 e0       	ldi	r24, 0x00	; 0
        switch (Copy_enuPortNum)
        {
            case MDIO_PORTA: *Add_pu8PinValue = GET_BIT(PINA_REG, Copy_enuPinNum); break;
            case MDIO_PORTB: *Add_pu8PinValue = GET_BIT(PINB_REG, Copy_enuPinNum); break;
            case MDIO_PORTC: *Add_pu8PinValue = GET_BIT(PINC_REG, Copy_enuPinNum); break;
            case MDIO_PORTD: *Add_pu8PinValue = GET_BIT(PIND_REG, Copy_enuPinNum); break;
 502:	08 95       	ret
            default: return MDIO_NOK;
 504:	81 e0       	ldi	r24, 0x01	; 1
        }
        return MDIO_OK;
    
}
 506:	08 95       	ret

00000508 <KEYPAD_init>:
	{'1', '2', '3', '-'},
	{'o', '0', '=', '+'}};
    
void KEYPAD_init(void)
{
    MDIO_enuSetPortDir(KEYPAD_PORT, MDIO_PORT_LOW_NIBBLE_INPUT_PULL_UP_HIGH_NIBBLE_OUTPUT);
 508:	6f e0       	ldi	r22, 0x0F	; 15
 50a:	82 e0       	ldi	r24, 0x02	; 2
 50c:	0e 94 c3 01 	call	0x386	; 0x386 <MDIO_enuSetPortDir>
 510:	08 95       	ret

00000512 <KEYPAD_getKeyPressed>:
}

u8 KEYPAD_getKeyPressed(void) {
 512:	bf 92       	push	r11
 514:	cf 92       	push	r12
 516:	df 92       	push	r13
 518:	ef 92       	push	r14
 51a:	ff 92       	push	r15
 51c:	0f 93       	push	r16
 51e:	1f 93       	push	r17
 520:	cf 93       	push	r28
 522:	df 93       	push	r29
 524:	1f 92       	push	r1
 526:	cd b7       	in	r28, 0x3d	; 61
 528:	de b7       	in	r29, 0x3e	; 62
    u8 Local_u8Row, Local_u8Col;
    u8 Local_u8PressedKey = KEY_NOT_PRESSED;
 52a:	bb 24       	eor	r11, r11
 52c:	ba 94       	dec	r11
    
    for (Local_u8Col = 0; Local_u8Col < NUMBERS_OF_COLS; Local_u8Col++) {
 52e:	00 e0       	ldi	r16, 0x00	; 0
 530:	43 c0       	rjmp	.+134    	; 0x5b8 <KEYPAD_getKeyPressed+0xa6>
        u8 Local_u8value;
        MDIO_enuSetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8ColPins[Local_u8Col], MDIO_LOW);
 532:	c0 2e       	mov	r12, r16
 534:	d1 2c       	mov	r13, r1
 536:	f6 01       	movw	r30, r12
 538:	e0 59       	subi	r30, 0x90	; 144
 53a:	ff 4f       	sbci	r31, 0xFF	; 255
 53c:	65 81       	ldd	r22, Z+5	; 0x05
 53e:	40 e0       	ldi	r20, 0x00	; 0
 540:	82 e0       	ldi	r24, 0x02	; 2
 542:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
        for (Local_u8Row = 0; Local_u8Row < NUMBERS_OF_ROWS; Local_u8Row++) {
 546:	10 e0       	ldi	r17, 0x00	; 0
 548:	29 c0       	rjmp	.+82     	; 0x59c <KEYPAD_getKeyPressed+0x8a>
            MDIO_enuGetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8RowPins[Local_u8Row], &Local_u8value);
 54a:	e1 2e       	mov	r14, r17
 54c:	f1 2c       	mov	r15, r1
 54e:	f7 01       	movw	r30, r14
 550:	e0 59       	subi	r30, 0x90	; 144
 552:	ff 4f       	sbci	r31, 0xFF	; 255
 554:	61 81       	ldd	r22, Z+1	; 0x01
 556:	ae 01       	movw	r20, r28
 558:	4f 5f       	subi	r20, 0xFF	; 255
 55a:	5f 4f       	sbci	r21, 0xFF	; 255
 55c:	82 e0       	ldi	r24, 0x02	; 2
 55e:	0e 94 4a 02 	call	0x494	; 0x494 <MDIO_enuGetPinValue>
            if (Local_u8value == MDIO_LOW) {
 562:	89 81       	ldd	r24, Y+1	; 0x01
 564:	81 11       	cpse	r24, r1
 566:	19 c0       	rjmp	.+50     	; 0x59a <KEYPAD_getKeyPressed+0x88>
 568:	0a c0       	rjmp	.+20     	; 0x57e <KEYPAD_getKeyPressed+0x6c>
                while (Local_u8value == MDIO_LOW) {
                    MDIO_enuGetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8RowPins[Local_u8Row], &Local_u8value);
 56a:	f7 01       	movw	r30, r14
 56c:	e0 59       	subi	r30, 0x90	; 144
 56e:	ff 4f       	sbci	r31, 0xFF	; 255
 570:	61 81       	ldd	r22, Z+1	; 0x01
 572:	ae 01       	movw	r20, r28
 574:	4f 5f       	subi	r20, 0xFF	; 255
 576:	5f 4f       	sbci	r21, 0xFF	; 255
 578:	82 e0       	ldi	r24, 0x02	; 2
 57a:	0e 94 4a 02 	call	0x494	; 0x494 <MDIO_enuGetPinValue>
        u8 Local_u8value;
        MDIO_enuSetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8ColPins[Local_u8Col], MDIO_LOW);
        for (Local_u8Row = 0; Local_u8Row < NUMBERS_OF_ROWS; Local_u8Row++) {
            MDIO_enuGetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8RowPins[Local_u8Row], &Local_u8value);
            if (Local_u8value == MDIO_LOW) {
                while (Local_u8value == MDIO_LOW) {
 57e:	89 81       	ldd	r24, Y+1	; 0x01
 580:	88 23       	and	r24, r24
 582:	99 f3       	breq	.-26     	; 0x56a <KEYPAD_getKeyPressed+0x58>
                    MDIO_enuGetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8RowPins[Local_u8Row], &Local_u8value);
                }
                Local_u8PressedKey = KEYPAD_SYMBOLS[Local_u8Row][Local_u8Col];
 584:	f7 01       	movw	r30, r14
 586:	ee 0f       	add	r30, r30
 588:	ff 1f       	adc	r31, r31
 58a:	ee 0f       	add	r30, r30
 58c:	ff 1f       	adc	r31, r31
 58e:	e0 5a       	subi	r30, 0xA0	; 160
 590:	ff 4f       	sbci	r31, 0xFF	; 255
 592:	ec 0d       	add	r30, r12
 594:	fd 1d       	adc	r31, r13
 596:	b0 80       	ld	r11, Z
                break;
 598:	03 c0       	rjmp	.+6      	; 0x5a0 <KEYPAD_getKeyPressed+0x8e>
    u8 Local_u8PressedKey = KEY_NOT_PRESSED;
    
    for (Local_u8Col = 0; Local_u8Col < NUMBERS_OF_COLS; Local_u8Col++) {
        u8 Local_u8value;
        MDIO_enuSetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8ColPins[Local_u8Col], MDIO_LOW);
        for (Local_u8Row = 0; Local_u8Row < NUMBERS_OF_ROWS; Local_u8Row++) {
 59a:	1f 5f       	subi	r17, 0xFF	; 255
 59c:	14 30       	cpi	r17, 0x04	; 4
 59e:	a8 f2       	brcs	.-86     	; 0x54a <KEYPAD_getKeyPressed+0x38>
                Local_u8PressedKey = KEYPAD_SYMBOLS[Local_u8Row][Local_u8Col];
                break;
            }

        }
        MDIO_enuSetPinValue(KEYPAD_PORT, KEYPAD_HW_CONNECTION.KPD_u8ColPins[Local_u8Col], MDIO_HIGH);
 5a0:	f6 01       	movw	r30, r12
 5a2:	e0 59       	subi	r30, 0x90	; 144
 5a4:	ff 4f       	sbci	r31, 0xFF	; 255
 5a6:	65 81       	ldd	r22, Z+5	; 0x05
 5a8:	41 e0       	ldi	r20, 0x01	; 1
 5aa:	82 e0       	ldi	r24, 0x02	; 2
 5ac:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
        if (Local_u8PressedKey != KEY_NOT_PRESSED) {
 5b0:	8f ef       	ldi	r24, 0xFF	; 255
 5b2:	b8 12       	cpse	r11, r24
 5b4:	04 c0       	rjmp	.+8      	; 0x5be <KEYPAD_getKeyPressed+0xac>

u8 KEYPAD_getKeyPressed(void) {
    u8 Local_u8Row, Local_u8Col;
    u8 Local_u8PressedKey = KEY_NOT_PRESSED;
    
    for (Local_u8Col = 0; Local_u8Col < NUMBERS_OF_COLS; Local_u8Col++) {
 5b6:	0f 5f       	subi	r16, 0xFF	; 255
 5b8:	04 30       	cpi	r16, 0x04	; 4
 5ba:	08 f4       	brcc	.+2      	; 0x5be <KEYPAD_getKeyPressed+0xac>
 5bc:	ba cf       	rjmp	.-140    	; 0x532 <KEYPAD_getKeyPressed+0x20>
            return Local_u8PressedKey;

        }
    }
    return Local_u8PressedKey;
}
 5be:	8b 2d       	mov	r24, r11
 5c0:	0f 90       	pop	r0
 5c2:	df 91       	pop	r29
 5c4:	cf 91       	pop	r28
 5c6:	1f 91       	pop	r17
 5c8:	0f 91       	pop	r16
 5ca:	ff 90       	pop	r15
 5cc:	ef 90       	pop	r14
 5ce:	df 90       	pop	r13
 5d0:	cf 90       	pop	r12
 5d2:	bf 90       	pop	r11
 5d4:	08 95       	ret

000005d6 <LCD_EnablePulse>:
    LCD_Command(LCD_CLEAR_COMMAND); // Clear display
    LCD_Command(LCD_ENTRY_MODE); // Entry mode: Increment cursor
}

void LCD_EnablePulse(void){
	MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_EN, MDIO_HIGH); // Enable HIGH
 5d6:	41 e0       	ldi	r20, 0x01	; 1
 5d8:	62 e0       	ldi	r22, 0x02	; 2
 5da:	81 e0       	ldi	r24, 0x01	; 1
 5dc:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5e0:	00 00       	nop
	_delay_us(1); // Short delay to let LCD latch data
	MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_EN, MDIO_LOW); // Enable LOW (Data Latches)
 5e2:	40 e0       	ldi	r20, 0x00	; 0
 5e4:	62 e0       	ldi	r22, 0x02	; 2
 5e6:	81 e0       	ldi	r24, 0x01	; 1
 5e8:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5ec:	89 ef       	ldi	r24, 0xF9	; 249
 5ee:	90 e0       	ldi	r25, 0x00	; 0
 5f0:	01 97       	sbiw	r24, 0x01	; 1
 5f2:	f1 f7       	brne	.-4      	; 0x5f0 <LCD_EnablePulse+0x1a>
 5f4:	00 c0       	rjmp	.+0      	; 0x5f6 <LCD_EnablePulse+0x20>
 5f6:	00 00       	nop
 5f8:	08 95       	ret

000005fa <LCD_Command>:
	_delay_ms(1); // Delay for command execution
}

void LCD_Command(u8 command){
 5fa:	cf 93       	push	r28
 5fc:	c8 2f       	mov	r28, r24
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RS, MDIO_LOW); // RS = 0 for command
 5fe:	40 e0       	ldi	r20, 0x00	; 0
 600:	60 e0       	ldi	r22, 0x00	; 0
 602:	81 e0       	ldi	r24, 0x01	; 1
 604:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RW, MDIO_LOW); // RW = 0 for write
 608:	40 e0       	ldi	r20, 0x00	; 0
 60a:	61 e0       	ldi	r22, 0x01	; 1
 60c:	81 e0       	ldi	r24, 0x01	; 1
 60e:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>

    #if LCD_MODE == MODE_8BIT
        MDIO_enuSetPortValue(LCD_DATA_PORT, command);
 612:	6c 2f       	mov	r22, r28
 614:	80 e0       	ldi	r24, 0x00	; 0
 616:	0e 94 a9 01 	call	0x352	; 0x352 <MDIO_enuSetPortValue>
        LCD_EnablePulse();
 61a:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <LCD_EnablePulse>
 61e:	83 ef       	ldi	r24, 0xF3	; 243
 620:	91 e0       	ldi	r25, 0x01	; 1
 622:	01 97       	sbiw	r24, 0x01	; 1
 624:	f1 f7       	brne	.-4      	; 0x622 <LCD_Command+0x28>
 626:	00 c0       	rjmp	.+0      	; 0x628 <LCD_Command+0x2e>
 628:	00 00       	nop
        MDIO_enuSetPortValue(LCD_DATA_PORT, ((command << 4) & 0xF0)); // Send lower nibble
        LCD_EnablePulse();
    #endif

    _delay_ms(2); // Command execution delay
}
 62a:	cf 91       	pop	r28
 62c:	08 95       	ret

0000062e <LCD_Init>:


void LCD_Init(void){
    // Set data port as output (Full port for 8-bit, Upper 4 bits for 4-bit)
    #if LCD_MODE == MODE_8BIT
        MPORT_enuSetPortDirection(LCD_DATA_PORT, MPORT_OUTPUT);
 62e:	61 e0       	ldi	r22, 0x01	; 1
 630:	80 e0       	ldi	r24, 0x00	; 0
 632:	0e 94 71 03 	call	0x6e2	; 0x6e2 <MPORT_enuSetPortDirection>
    #elif LCD_MODE == MODE_4BIT
        MPORT_enuSetPortDirection(LCD_DATA_PORT, 0xF0); // Upper 4 bits as output
    #endif
    
    MDIO_enuSetPinConfigration(LCD_CTRL_PORT, LCD_RS, MDIO_OUTPUT);
 636:	41 e0       	ldi	r20, 0x01	; 1
 638:	60 e0       	ldi	r22, 0x00	; 0
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	0e 94 ca 00 	call	0x194	; 0x194 <MDIO_enuSetPinConfigration>
    MDIO_enuSetPinConfigration(LCD_CTRL_PORT, LCD_RW, MDIO_OUTPUT);
 640:	41 e0       	ldi	r20, 0x01	; 1
 642:	61 e0       	ldi	r22, 0x01	; 1
 644:	81 e0       	ldi	r24, 0x01	; 1
 646:	0e 94 ca 00 	call	0x194	; 0x194 <MDIO_enuSetPinConfigration>
    MDIO_enuSetPinConfigration(LCD_CTRL_PORT, LCD_EN, MDIO_OUTPUT);
 64a:	41 e0       	ldi	r20, 0x01	; 1
 64c:	62 e0       	ldi	r22, 0x02	; 2
 64e:	81 e0       	ldi	r24, 0x01	; 1
 650:	0e 94 ca 00 	call	0x194	; 0x194 <MDIO_enuSetPinConfigration>

    // Set control pins as output
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RS, 1);
 654:	41 e0       	ldi	r20, 0x01	; 1
 656:	60 e0       	ldi	r22, 0x00	; 0
 658:	81 e0       	ldi	r24, 0x01	; 1
 65a:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RW, 1);
 65e:	41 e0       	ldi	r20, 0x01	; 1
 660:	61 e0       	ldi	r22, 0x01	; 1
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_EN, 1);
 668:	41 e0       	ldi	r20, 0x01	; 1
 66a:	62 e0       	ldi	r22, 0x02	; 2
 66c:	81 e0       	ldi	r24, 0x01	; 1
 66e:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
 672:	83 ed       	ldi	r24, 0xD3	; 211
 674:	90 e3       	ldi	r25, 0x30	; 48
 676:	01 97       	sbiw	r24, 0x01	; 1
 678:	f1 f7       	brne	.-4      	; 0x676 <LCD_Init+0x48>
 67a:	00 c0       	rjmp	.+0      	; 0x67c <LCD_Init+0x4e>
 67c:	00 00       	nop

    _delay_ms(50); // Allow LCD to power up

    // Initialize LCD in the selected mode
    #if LCD_MODE == MODE_8BIT
        LCD_Command(LCD_TWO_LINES_EIGHT_BITS_MODE); // 8-bit mode, 2-line, 5x8 font
 67e:	88 e3       	ldi	r24, 0x38	; 56
 680:	0e 94 fd 02 	call	0x5fa	; 0x5fa <LCD_Command>
        // 4-bit initialization sequence
        LCD_Command(LCD_GO_TO_HOME);
        LCD_Command(LCD_TWO_LINES_FOUR_BITS_MODE); // 4-bit mode, 2-line, 5x8 font
    #endif

    LCD_Command(LCD_CURSOR_BLINK); 
 684:	8f e0       	ldi	r24, 0x0F	; 15
 686:	0e 94 fd 02 	call	0x5fa	; 0x5fa <LCD_Command>
    LCD_Command(LCD_CLEAR_COMMAND); // Clear display
 68a:	81 e0       	ldi	r24, 0x01	; 1
 68c:	0e 94 fd 02 	call	0x5fa	; 0x5fa <LCD_Command>
    LCD_Command(LCD_ENTRY_MODE); // Entry mode: Increment cursor
 690:	86 e0       	ldi	r24, 0x06	; 6
 692:	0e 94 fd 02 	call	0x5fa	; 0x5fa <LCD_Command>
 696:	08 95       	ret

00000698 <LCD_SendChar>:
        str++;
    }
}


void LCD_SendChar(u8 data){
 698:	cf 93       	push	r28
 69a:	c8 2f       	mov	r28, r24
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RS, MDIO_HIGH); // RS = 1 for data
 69c:	41 e0       	ldi	r20, 0x01	; 1
 69e:	60 e0       	ldi	r22, 0x00	; 0
 6a0:	81 e0       	ldi	r24, 0x01	; 1
 6a2:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>
    MDIO_enuSetPinValue(LCD_CTRL_PORT, LCD_RW, MDIO_LOW);  // RW = 0 for write
 6a6:	40 e0       	ldi	r20, 0x00	; 0
 6a8:	61 e0       	ldi	r22, 0x01	; 1
 6aa:	81 e0       	ldi	r24, 0x01	; 1
 6ac:	0e 94 41 00 	call	0x82	; 0x82 <MDIO_enuSetPinValue>

    #if LCD_MODE == MODE_8BIT
        MDIO_enuSetPortValue(LCD_DATA_PORT, data);
 6b0:	6c 2f       	mov	r22, r28
 6b2:	80 e0       	ldi	r24, 0x00	; 0
 6b4:	0e 94 a9 01 	call	0x352	; 0x352 <MDIO_enuSetPortValue>
        LCD_EnablePulse();
 6b8:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <LCD_EnablePulse>
 6bc:	89 ef       	ldi	r24, 0xF9	; 249
 6be:	90 e0       	ldi	r25, 0x00	; 0
 6c0:	01 97       	sbiw	r24, 0x01	; 1
 6c2:	f1 f7       	brne	.-4      	; 0x6c0 <LCD_SendChar+0x28>
 6c4:	00 c0       	rjmp	.+0      	; 0x6c6 <LCD_SendChar+0x2e>
 6c6:	00 00       	nop
        MDIO_enuSetPortValue(LCD_DATA_PORT, ((data << 4) & 0xF0)); // Send lower nibble
        LCD_EnablePulse();
    #endif

    _delay_ms(1);
}
 6c8:	cf 91       	pop	r28
 6ca:	08 95       	ret

000006cc <main>:
#include "KEYPAD.h"
#include "KEYPAD_Config.h"

int main(void)
{
	LCD_Init();
 6cc:	0e 94 17 03 	call	0x62e	; 0x62e <LCD_Init>
	KEYPAD_init();
 6d0:	0e 94 84 02 	call	0x508	; 0x508 <KEYPAD_init>

	u8 Local_u8PressedKey;
	while (1)
	{
		Local_u8PressedKey = KEYPAD_getKeyPressed();
 6d4:	0e 94 89 02 	call	0x512	; 0x512 <KEYPAD_getKeyPressed>
		if (Local_u8PressedKey != KEY_NOT_PRESSED)
 6d8:	8f 3f       	cpi	r24, 0xFF	; 255
 6da:	e1 f3       	breq	.-8      	; 0x6d4 <main+0x8>
		{
			LCD_SendChar(Local_u8PressedKey);
 6dc:	0e 94 4c 03 	call	0x698	; 0x698 <LCD_SendChar>
 6e0:	f9 cf       	rjmp	.-14     	; 0x6d4 <main+0x8>

000006e2 <MPORT_enuSetPortDirection>:
//function functionality: set the direction of the port
/***********************/
MPORT_enuErrorStatus_t MPORT_enuSetPortDirection(u8 Copy_u8PortNum, u8 Copy_u8PortDirection)
{
	MPORT_enuErrorStatus_t status = MPORT_OK;
	if (Copy_u8PortNum < 0 || Copy_u8PortNum > 3)
 6e2:	84 30       	cpi	r24, 0x04	; 4
 6e4:	c0 f5       	brcc	.+112    	; 0x756 <MPORT_enuSetPortDirection+0x74>
	{
		return MPORT_INVALID_PORT;
	}

	switch (Copy_u8PortNum)
 6e6:	81 30       	cpi	r24, 0x01	; 1
 6e8:	91 f0       	breq	.+36     	; 0x70e <MPORT_enuSetPortDirection+0x2c>
 6ea:	28 f0       	brcs	.+10     	; 0x6f6 <MPORT_enuSetPortDirection+0x14>
 6ec:	82 30       	cpi	r24, 0x02	; 2
 6ee:	d9 f0       	breq	.+54     	; 0x726 <MPORT_enuSetPortDirection+0x44>
 6f0:	83 30       	cpi	r24, 0x03	; 3
 6f2:	29 f1       	breq	.+74     	; 0x73e <MPORT_enuSetPortDirection+0x5c>
 6f4:	32 c0       	rjmp	.+100    	; 0x75a <MPORT_enuSetPortDirection+0x78>
	{
		case 0: // PORTA
		switch (Copy_u8PortDirection)
 6f6:	66 23       	and	r22, r22
 6f8:	19 f0       	breq	.+6      	; 0x700 <MPORT_enuSetPortDirection+0x1e>
 6fa:	61 30       	cpi	r22, 0x01	; 1
 6fc:	21 f0       	breq	.+8      	; 0x706 <MPORT_enuSetPortDirection+0x24>
 6fe:	2f c0       	rjmp	.+94     	; 0x75e <MPORT_enuSetPortDirection+0x7c>
		{
			case MPORT_INPUT:
			DDRA_REG = 0x00; // Configure as input
 700:	1a ba       	out	0x1a, r1	; 26

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 702:	80 e0       	ldi	r24, 0x00	; 0
		case 0: // PORTA
		switch (Copy_u8PortDirection)
		{
			case MPORT_INPUT:
			DDRA_REG = 0x00; // Configure as input
			break;
 704:	08 95       	ret

			case MPORT_OUTPUT:
			DDRA_REG = 0xFF; // Configure as output
 706:	8f ef       	ldi	r24, 0xFF	; 255
 708:	8a bb       	out	0x1a, r24	; 26

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 70a:	80 e0       	ldi	r24, 0x00	; 0
			DDRA_REG = 0x00; // Configure as input
			break;

			case MPORT_OUTPUT:
			DDRA_REG = 0xFF; // Configure as output
			break;
 70c:	08 95       	ret
			return MPORT_ERROR_INVALID_DIRECTION;
		}
		break;

		case 1: // PORTB
		switch (Copy_u8PortDirection)
 70e:	66 23       	and	r22, r22
 710:	19 f0       	breq	.+6      	; 0x718 <MPORT_enuSetPortDirection+0x36>
 712:	61 30       	cpi	r22, 0x01	; 1
 714:	21 f0       	breq	.+8      	; 0x71e <MPORT_enuSetPortDirection+0x3c>
 716:	25 c0       	rjmp	.+74     	; 0x762 <MPORT_enuSetPortDirection+0x80>
		{
			case MPORT_INPUT:
			DDRB_REG = 0x00;
 718:	17 ba       	out	0x17, r1	; 23

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 71a:	80 e0       	ldi	r24, 0x00	; 0
		case 1: // PORTB
		switch (Copy_u8PortDirection)
		{
			case MPORT_INPUT:
			DDRB_REG = 0x00;
			break;
 71c:	08 95       	ret

			case MPORT_OUTPUT:
			DDRB_REG = 0xFF;
 71e:	8f ef       	ldi	r24, 0xFF	; 255
 720:	87 bb       	out	0x17, r24	; 23

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 722:	80 e0       	ldi	r24, 0x00	; 0
			DDRB_REG = 0x00;
			break;

			case MPORT_OUTPUT:
			DDRB_REG = 0xFF;
			break;
 724:	08 95       	ret
			return MPORT_ERROR_INVALID_DIRECTION;
		}
		break;

		case 2: // PORTC
		switch (Copy_u8PortDirection)
 726:	66 23       	and	r22, r22
 728:	19 f0       	breq	.+6      	; 0x730 <MPORT_enuSetPortDirection+0x4e>
 72a:	61 30       	cpi	r22, 0x01	; 1
 72c:	21 f0       	breq	.+8      	; 0x736 <MPORT_enuSetPortDirection+0x54>
 72e:	1b c0       	rjmp	.+54     	; 0x766 <MPORT_enuSetPortDirection+0x84>
		{
			case MPORT_INPUT:
			DDRC_REG = 0x00;
 730:	14 ba       	out	0x14, r1	; 20

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 732:	80 e0       	ldi	r24, 0x00	; 0
		case 2: // PORTC
		switch (Copy_u8PortDirection)
		{
			case MPORT_INPUT:
			DDRC_REG = 0x00;
			break;
 734:	08 95       	ret

			case MPORT_OUTPUT:
			DDRC_REG = 0xFF;
 736:	8f ef       	ldi	r24, 0xFF	; 255
 738:	84 bb       	out	0x14, r24	; 20

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 73a:	80 e0       	ldi	r24, 0x00	; 0
			DDRC_REG = 0x00;
			break;

			case MPORT_OUTPUT:
			DDRC_REG = 0xFF;
			break;
 73c:	08 95       	ret
			return MPORT_ERROR_INVALID_DIRECTION;
		}
		break;

		case 3: // PORTD
		switch (Copy_u8PortDirection)
 73e:	66 23       	and	r22, r22
 740:	19 f0       	breq	.+6      	; 0x748 <MPORT_enuSetPortDirection+0x66>
 742:	61 30       	cpi	r22, 0x01	; 1
 744:	21 f0       	breq	.+8      	; 0x74e <MPORT_enuSetPortDirection+0x6c>
 746:	11 c0       	rjmp	.+34     	; 0x76a <MPORT_enuSetPortDirection+0x88>
		{
			case MPORT_INPUT:
			DDRD_REG = 0x00;
 748:	11 ba       	out	0x11, r1	; 17

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 74a:	80 e0       	ldi	r24, 0x00	; 0
		case 3: // PORTD
		switch (Copy_u8PortDirection)
		{
			case MPORT_INPUT:
			DDRD_REG = 0x00;
			break;
 74c:	08 95       	ret

			case MPORT_OUTPUT:
			DDRD_REG = 0xFF;
 74e:	8f ef       	ldi	r24, 0xFF	; 255
 750:	81 bb       	out	0x11, r24	; 17

		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 752:	80 e0       	ldi	r24, 0x00	; 0
			DDRD_REG = 0x00;
			break;

			case MPORT_OUTPUT:
			DDRD_REG = 0xFF;
			break;
 754:	08 95       	ret
MPORT_enuErrorStatus_t MPORT_enuSetPortDirection(u8 Copy_u8PortNum, u8 Copy_u8PortDirection)
{
	MPORT_enuErrorStatus_t status = MPORT_OK;
	if (Copy_u8PortNum < 0 || Copy_u8PortNum > 3)
	{
		return MPORT_INVALID_PORT;
 756:	83 e0       	ldi	r24, 0x03	; 3
 758:	08 95       	ret
			return MPORT_ERROR_INVALID_DIRECTION;
		}
		break;

		default:
		return MPORT_INVALID_PORT;
 75a:	83 e0       	ldi	r24, 0x03	; 3
 75c:	08 95       	ret
			case MPORT_OUTPUT:
			DDRA_REG = 0xFF; // Configure as output
			break;

			default:
			return MPORT_ERROR_INVALID_DIRECTION;
 75e:	87 e0       	ldi	r24, 0x07	; 7
 760:	08 95       	ret
			case MPORT_OUTPUT:
			DDRB_REG = 0xFF;
			break;

			default:
			return MPORT_ERROR_INVALID_DIRECTION;
 762:	87 e0       	ldi	r24, 0x07	; 7
 764:	08 95       	ret
			case MPORT_OUTPUT:
			DDRC_REG = 0xFF;
			break;

			default:
			return MPORT_ERROR_INVALID_DIRECTION;
 766:	87 e0       	ldi	r24, 0x07	; 7
 768:	08 95       	ret
			case MPORT_OUTPUT:
			DDRD_REG = 0xFF;
			break;

			default:
			return MPORT_ERROR_INVALID_DIRECTION;
 76a:	87 e0       	ldi	r24, 0x07	; 7
		default:
		return MPORT_INVALID_PORT;
		break;
	}
	return status;
 76c:	08 95       	ret

0000076e <_exit>:
 76e:	f8 94       	cli

00000770 <__stop_program>:
 770:	ff cf       	rjmp	.-2      	; 0x770 <__stop_program>
