--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml rotator.twx rotator.ncd -o rotator.twr rotator.pcf

Design file:              rotator.ncd
Physical constraint file: rotator.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X0<0>       |    1.503(R)|    0.008(R)|clk_BUFGP         |   0.000|
X0<1>       |    0.999(R)|    0.411(R)|clk_BUFGP         |   0.000|
X0<2>       |    0.995(R)|    0.415(R)|clk_BUFGP         |   0.000|
X0<3>       |    0.442(R)|    0.857(R)|clk_BUFGP         |   0.000|
X0<4>       |    0.520(R)|    0.792(R)|clk_BUFGP         |   0.000|
X0<5>       |    0.876(R)|    0.507(R)|clk_BUFGP         |   0.000|
X0<6>       |    0.819(R)|    0.549(R)|clk_BUFGP         |   0.000|
X0<7>       |    0.785(R)|    0.576(R)|clk_BUFGP         |   0.000|
X0<8>       |    0.206(R)|    1.040(R)|clk_BUFGP         |   0.000|
X0<9>       |    1.731(R)|   -0.181(R)|clk_BUFGP         |   0.000|
Y0<0>       |    0.631(R)|    0.709(R)|clk_BUFGP         |   0.000|
Y0<1>       |    0.582(R)|    0.748(R)|clk_BUFGP         |   0.000|
Y0<2>       |    0.612(R)|    0.723(R)|clk_BUFGP         |   0.000|
Y0<3>       |    0.564(R)|    0.761(R)|clk_BUFGP         |   0.000|
Y0<4>       |    0.529(R)|    0.792(R)|clk_BUFGP         |   0.000|
Y0<5>       |    0.229(R)|    1.031(R)|clk_BUFGP         |   0.000|
Y0<6>       |    0.273(R)|    0.994(R)|clk_BUFGP         |   0.000|
Y0<7>       |    0.269(R)|    0.996(R)|clk_BUFGP         |   0.000|
Y0<8>       |    0.622(R)|    0.712(R)|clk_BUFGP         |   0.000|
Y0<9>       |    0.569(R)|    0.754(R)|clk_BUFGP         |   0.000|
Z0<0>       |    0.908(R)|    0.492(R)|clk_BUFGP         |   0.000|
Z0<1>       |    1.146(R)|    0.302(R)|clk_BUFGP         |   0.000|
Z0<2>       |    0.852(R)|    0.536(R)|clk_BUFGP         |   0.000|
Z0<3>       |    0.403(R)|    0.896(R)|clk_BUFGP         |   0.000|
Z0<4>       |    1.197(R)|    0.256(R)|clk_BUFGP         |   0.000|
Z0<5>       |    0.503(R)|    0.810(R)|clk_BUFGP         |   0.000|
Z0<6>       |    0.910(R)|    0.484(R)|clk_BUFGP         |   0.000|
Z0<7>       |    0.597(R)|    0.735(R)|clk_BUFGP         |   0.000|
Z0<8>       |    0.571(R)|    0.760(R)|clk_BUFGP         |   0.000|
Z0<9>       |    0.576(R)|    0.755(R)|clk_BUFGP         |   0.000|
angle_X<0>  |    0.749(R)|    0.613(R)|clk_BUFGP         |   0.000|
angle_X<1>  |    0.701(R)|    0.651(R)|clk_BUFGP         |   0.000|
angle_X<2>  |    0.979(R)|    0.426(R)|clk_BUFGP         |   0.000|
angle_X<3>  |    1.237(R)|    0.640(R)|clk_BUFGP         |   0.000|
angle_X<4>  |    0.670(R)|    0.882(R)|clk_BUFGP         |   0.000|
angle_X<5>  |    0.998(R)|    0.583(R)|clk_BUFGP         |   0.000|
angle_Y<0>  |    0.823(R)|    0.564(R)|clk_BUFGP         |   0.000|
angle_Y<1>  |    0.250(R)|    1.023(R)|clk_BUFGP         |   0.000|
angle_Y<2>  |    0.358(R)|    0.937(R)|clk_BUFGP         |   0.000|
angle_Y<3>  |    0.892(R)|    0.945(R)|clk_BUFGP         |   0.000|
angle_Y<4>  |    2.155(R)|    0.708(R)|clk_BUFGP         |   0.000|
angle_Y<5>  |    0.388(R)|    1.155(R)|clk_BUFGP         |   0.000|
angle_Z<0>  |    0.358(R)|    0.928(R)|clk_BUFGP         |   0.000|
angle_Z<1>  |    0.323(R)|    0.957(R)|clk_BUFGP         |   0.000|
angle_Z<2>  |    0.613(R)|    0.727(R)|clk_BUFGP         |   0.000|
angle_Z<3>  |    1.289(R)|    0.971(R)|clk_BUFGP         |   0.000|
angle_Z<4>  |    1.036(R)|    0.620(R)|clk_BUFGP         |   0.000|
angle_Z<5>  |    0.267(R)|    1.004(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
X<0>        |    7.502(R)|clk_BUFGP         |   0.000|
X<1>        |    7.795(R)|clk_BUFGP         |   0.000|
X<2>        |    8.063(R)|clk_BUFGP         |   0.000|
X<3>        |    7.961(R)|clk_BUFGP         |   0.000|
X<4>        |    7.775(R)|clk_BUFGP         |   0.000|
X<5>        |    7.787(R)|clk_BUFGP         |   0.000|
X<6>        |    8.276(R)|clk_BUFGP         |   0.000|
X<7>        |    8.058(R)|clk_BUFGP         |   0.000|
X<8>        |    8.563(R)|clk_BUFGP         |   0.000|
X<9>        |    8.446(R)|clk_BUFGP         |   0.000|
Y<0>        |    9.802(R)|clk_BUFGP         |   0.000|
Y<1>        |    8.583(R)|clk_BUFGP         |   0.000|
Y<2>        |    8.729(R)|clk_BUFGP         |   0.000|
Y<3>        |    9.837(R)|clk_BUFGP         |   0.000|
Y<4>        |    9.022(R)|clk_BUFGP         |   0.000|
Y<5>        |    8.420(R)|clk_BUFGP         |   0.000|
Y<6>        |    9.245(R)|clk_BUFGP         |   0.000|
Y<7>        |    8.865(R)|clk_BUFGP         |   0.000|
Y<8>        |    7.891(R)|clk_BUFGP         |   0.000|
Y<9>        |    9.058(R)|clk_BUFGP         |   0.000|
Z<0>        |    8.211(R)|clk_BUFGP         |   0.000|
Z<1>        |    7.716(R)|clk_BUFGP         |   0.000|
Z<2>        |    8.282(R)|clk_BUFGP         |   0.000|
Z<3>        |    7.970(R)|clk_BUFGP         |   0.000|
Z<4>        |    8.211(R)|clk_BUFGP         |   0.000|
Z<5>        |    8.223(R)|clk_BUFGP         |   0.000|
Z<6>        |    7.147(R)|clk_BUFGP         |   0.000|
Z<7>        |    8.465(R)|clk_BUFGP         |   0.000|
Z<8>        |    7.439(R)|clk_BUFGP         |   0.000|
Z<9>        |    8.665(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   79.025|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 20 15:27:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



