

================================================================
== Vivado HLS Report for 'rozmycie'
================================================================
* Date:           Wed Jan 15 10:46:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Rozmycie_Gaussa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  927928|  927928|  927928|  927928|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- OUT_LOOP  |  927927|  927927|      1287|          -|          -|   721|    no    |
        | + IN_LOOP  |    1284|    1284|         5|          1|          1|  1281|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      -|      0|    314|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     99|
|Register         |        0|      -|    465|    128|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      5|    465|    541|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      6|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------------------+--------------------------------------------+--------------+
    |                    Instance                    |                   Module                   |  Expression  |
    +------------------------------------------------+--------------------------------------------+--------------+
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U9   |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U10  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U13  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1_U12  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1_U11  |filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1  | i0 + i1 * i2 |
    +------------------------------------------------+--------------------------------------------+--------------+

    * Memory: 
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_val_0_U  |rozmycie_buffer_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    |buffer_val_1_U  |rozmycie_buffer_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                       |        2|  0|   0|  2560|   16|     2|        20480|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_2_2_i_fu_575_p2             |     +    |      0|  0|  16|          16|          16|
    |i_1_fu_215_p2                     |     +    |      0|  0|  14|          10|           1|
    |j_fu_255_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp5_fu_553_p2                    |     +    |      0|  0|  21|          15|          15|
    |tmp8_fu_569_p2                    |     +    |      0|  0|  16|          16|          16|
    |grp_fu_599_p2                     |     -    |      0|  0|  19|          14|          14|
    |grp_fu_607_p2                     |     -    |      0|  0|  19|          14|          14|
    |grp_fu_631_p2                     |     -    |      0|  0|  19|          14|          14|
    |ret_V_1_2_i_fu_451_p2             |     -    |      0|  0|  19|          14|          14|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state4     |    and   |      0|  0|   2|           1|           1|
    |or_cond5_fu_541_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond6_fu_295_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_533_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_537_p2                    |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_209_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_249_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp1_fu_283_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_237_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |tmp_2_fu_243_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |tmp_4_fu_261_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_221_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_289_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |okno_val_0_0_fu_372_p3            |  select  |      0|  0|   8|           1|           8|
    |okno_val_1_0_fu_365_p3            |  select  |      0|  0|   8|           1|           8|
    |okno_val_2_0_fu_358_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_12_fu_591_p3                  |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 314|         222|         195|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |col_assign_reg_198           |   9|          2|   11|         22|
    |i_reg_187                    |   9|          2|   10|         20|
    |img_in_data_stream_V_blk_n   |   9|          2|    1|          2|
    |img_out_data_stream_V_blk_n  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  99|         21|   28|         59|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |buffer_val_0_addr_reg_744  |  11|   0|   11|          0|
    |buffer_val_1_addr_reg_738  |  11|   0|   11|          0|
    |col_assign_reg_198         |  11|   0|   11|          0|
    |exitcond_reg_721           |   1|   0|    1|          0|
    |i_1_reg_701                |  10|   0|   10|          0|
    |i_reg_187                  |  10|   0|   10|          0|
    |icmp1_reg_750              |   1|   0|    1|          0|
    |icmp_reg_711               |   1|   0|    1|          0|
    |okno_val_0_0_1_fu_120      |   8|   0|    8|          0|
    |okno_val_0_0_s_fu_104      |   8|   0|    8|          0|
    |okno_val_0_1_s_fu_108      |   8|   0|    8|          0|
    |okno_val_1_0_s_fu_112      |   8|   0|    8|          0|
    |okno_val_1_1_s_fu_116      |   8|   0|    8|          0|
    |okno_val_2_0_s_fu_124      |   8|   0|    8|          0|
    |okno_val_2_1_s_fu_128      |   8|   0|    8|          0|
    |or_cond6_reg_755           |   1|   0|    1|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp10_reg_774              |  15|   0|   15|          0|
    |tmp1_1_fu_100              |   8|   0|   32|         24|
    |tmp2_1_fu_96               |   8|   0|   32|         24|
    |tmp6_reg_759               |  14|   0|   14|          0|
    |tmp7_reg_764               |  14|   0|   14|          0|
    |tmp9_reg_769               |  15|   0|   15|          0|
    |tmp_12_reg_779             |   8|   0|    8|          0|
    |tmp_2_reg_716              |   1|   0|    1|          0|
    |tmp_4_reg_730              |   1|   0|    1|          0|
    |tmp_reg_706                |   1|   0|    1|          0|
    |exitcond_reg_721           |  64|  32|    1|          0|
    |icmp1_reg_750              |  64|  32|    1|          0|
    |or_cond6_reg_755           |  64|  32|    1|          0|
    |tmp_4_reg_730              |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 465| 128|  261|         48|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_out                     | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_write                   | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|img_in_data_stream_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_out_data_stream_V_din     | out |    8|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_write   | out |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_1 = alloca i32"   --->   Operation 9 'alloca' 'tmp2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i32"   --->   Operation 10 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%okno_val_0_0_s = alloca i8"   --->   Operation 11 'alloca' 'okno_val_0_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%okno_val_0_1_s = alloca i8"   --->   Operation 12 'alloca' 'okno_val_0_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%okno_val_1_0_s = alloca i8"   --->   Operation 13 'alloca' 'okno_val_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%okno_val_1_1_s = alloca i8"   --->   Operation 14 'alloca' 'okno_val_1_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%okno_val_0_0_1 = alloca i8"   --->   Operation 15 'alloca' 'okno_val_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%okno_val_2_0_s = alloca i8"   --->   Operation 16 'alloca' 'okno_val_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%okno_val_2_1_s = alloca i8"   --->   Operation 17 'alloca' 'okno_val_2_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%buffer_val_0 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:31]   --->   Operation 20 'alloca' 'buffer_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%buffer_val_1 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:31]   --->   Operation 21 'alloca' 'buffer_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:31]   --->   Operation 22 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:31]   --->   Operation 23 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %6 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %i, -303" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 26 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 721, i64 721, i64 721)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 28 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %7, label %2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 30 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 31 'specregionbegin' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %i, -304" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 32 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_1, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 34 'icmp' 'icmp' <Predicate = (!exitcond3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.77ns)   --->   "%tmp_2 = icmp ne i10 %i, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 35 'icmp' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 36 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:69]   --->   Operation 37 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %2 ], [ %j, %._crit_edge9 ]"   --->   Operation 38 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %col_assign, -767" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1281, i64 1281, i64 1281)"   --->   Operation 40 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 41 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %4" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.88ns)   --->   "%tmp_4 = icmp ult i11 %col_assign, -768" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 43 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 44 'zext' 'tmp_6' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_val_1_addr = getelementptr [1280 x i8]* %buffer_val_1, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 45 'getelementptr' 'buffer_val_1_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 46 'load' 'buffer_val_1_load' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buffer_val_0_addr = getelementptr [1280 x i8]* %buffer_val_0, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 47 'getelementptr' 'buffer_val_0_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 48 'load' 'buffer_val_0_load' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 49 'partselect' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_13, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 50 'icmp' 'icmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.88ns)   --->   "%tmp_s = icmp ne i11 %col_assign, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns)   --->   "%or_cond6 = and i1 %tmp_2, %tmp_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 52 'and' 'or_cond6' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %or_cond6, label %5, label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 53 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 54 'load' 'buffer_val_1_load' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 55 'load' 'buffer_val_0_load' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %buffer_val_0_load, i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 56 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp1 = zext i8 %buffer_val_0_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 57 'zext' 'tmp1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2 = zext i8 %buffer_val_1_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 58 'zext' 'tmp2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %tmp1, i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 59 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp2, i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 60 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp, label %insert_top_row.exit, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 61 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 62 'specregionbegin' 'tmp_7' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 63 'specprotocol' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_V)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 64 'read' 'tmp_18' <Predicate = (tmp_4 & tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_7)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 65 'specregionend' 'empty' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.25ns)   --->   "store i8 %tmp_18, i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 66 'store' <Predicate = (tmp_4 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %tmp_18, i8* %okno_val_0_0_1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 67 'store' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:50]   --->   Operation 68 'br' <Predicate = (tmp_4 & tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.40>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp2_1_load = load i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:54]   --->   Operation 69 'load' 'tmp2_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp1_1_load = load i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:55]   --->   Operation 70 'load' 'tmp1_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%okno_val_0_0_load_1 = load i8* %okno_val_0_0_s"   --->   Operation 71 'load' 'okno_val_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%okno_val_0_1_load = load i8* %okno_val_0_1_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 72 'load' 'okno_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%okno_val_1_0_load_1 = load i8* %okno_val_1_0_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 73 'load' 'okno_val_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%okno_val_1_1_load = load i8* %okno_val_1_1_s"   --->   Operation 74 'load' 'okno_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%okno_val_0_0_2 = load i8* %okno_val_0_0_1"   --->   Operation 75 'load' 'okno_val_0_0_2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%okno_val_2_0_load_1 = load i8* %okno_val_2_0_s"   --->   Operation 76 'load' 'okno_val_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%okno_val_2_1_load = load i8* %okno_val_2_1_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 77 'load' 'okno_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%okno_val_2_0_1 = trunc i32 %tmp2_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:54]   --->   Operation 78 'trunc' 'okno_val_2_0_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%okno_val_1_0_1 = trunc i32 %tmp1_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:55]   --->   Operation 79 'trunc' 'okno_val_1_0_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.24ns)   --->   "%okno_val_2_0 = select i1 %tmp_4, i8 %okno_val_2_0_1, i8 %okno_val_2_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 80 'select' 'okno_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.24ns)   --->   "%okno_val_1_0 = select i1 %tmp_4, i8 %okno_val_1_0_1, i8 %okno_val_1_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 81 'select' 'okno_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.24ns)   --->   "%okno_val_0_0 = select i1 %tmp_4, i8 %okno_val_0_0_2, i8 %okno_val_0_0_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 82 'select' 'okno_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_0_i_cast = zext i8 %okno_val_0_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 83 'zext' 'rhs_V_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_0_i = mul i14 19, %rhs_V_0_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 84 'mul' 'ret_V_0_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_0_1_i_cast = zext i8 %okno_val_0_0_load_1 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 85 'zext' 'rhs_V_0_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_14 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_0_0_load_1, i5 0)"   --->   Operation 86 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl1 = zext i13 %tmp_14 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 87 'zext' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.67ns)   --->   "%ret_V_0_1_i = sub i14 %p_shl1, %rhs_V_0_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 88 'sub' 'ret_V_0_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_0_2_i_cast = zext i8 %okno_val_0_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 89 'zext' 'rhs_V_0_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_0_2_i = mul i14 19, %rhs_V_0_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 90 'mul' 'ret_V_0_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_1_i_cast = zext i8 %okno_val_1_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 91 'zext' 'rhs_V_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_1_0, i5 0)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 92 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2 = zext i13 %tmp_15 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 93 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.67ns)   --->   "%ret_V_1_i = sub i14 %p_shl2, %rhs_V_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 94 'sub' 'ret_V_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_1_1_i_cast = zext i8 %okno_val_1_0_load_1 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 95 'zext' 'rhs_V_1_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_1_1_i = mul i15 52, %rhs_V_1_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 96 'mul' 'ret_V_1_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_1_2_i_cast = zext i8 %okno_val_1_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 97 'zext' 'rhs_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_1_1_load, i5 0)"   --->   Operation 98 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl3 = zext i13 %tmp_16 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 99 'zext' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.67ns)   --->   "%ret_V_1_2_i = sub i14 %p_shl3, %rhs_V_1_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 100 'sub' 'ret_V_1_2_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ret_V_1_2_i_cast = zext i14 %ret_V_1_2_i to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 101 'zext' 'ret_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_2_i_cast = zext i8 %okno_val_2_0 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 102 'zext' 'rhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_2_i = mul i14 19, %rhs_V_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 103 'mul' 'ret_V_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_2_i_cast = zext i14 %ret_V_2_i to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 104 'zext' 'ret_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_2_1_i_cast = zext i8 %okno_val_2_0_load_1 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 105 'zext' 'rhs_V_2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %okno_val_2_0_load_1, i5 0)"   --->   Operation 106 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl = zext i13 %tmp_17 to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 107 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.67ns)   --->   "%ret_V_2_1_i = sub i14 %p_shl, %rhs_V_2_1_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 108 'sub' 'ret_V_2_1_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_2_2_i_cast = zext i8 %okno_val_2_1_load to i14" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 109 'zext' 'rhs_V_2_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_2_2_i = mul i14 19, %rhs_V_2_2_i_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 110 'mul' 'ret_V_2_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i14 %ret_V_0_i, %ret_V_0_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 111 'add' 'tmp6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i14 %ret_V_1_i, %ret_V_0_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 112 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i15 %ret_V_1_2_i_cast, %ret_V_1_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 113 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i14 %ret_V_2_2_i, %ret_V_2_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 114 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i14 %tmp11 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 115 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i15 %ret_V_2_i_cast, %tmp11_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 116 'add' 'tmp10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%okno_val_0_0_load = load i8* %okno_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 117 'load' 'okno_val_0_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%okno_val_1_0_load = load i8* %okno_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 118 'load' 'okno_val_1_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%okno_val_2_0_load = load i8* %okno_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 119 'load' 'okno_val_2_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_0_load, i8* %okno_val_2_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 120 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_0, i8* %okno_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 121 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_0_load, i8* %okno_val_1_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 122 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_0, i8* %okno_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 123 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_0_load, i8* %okno_val_0_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 124 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_0, i8* %okno_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 125 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.96>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader.i.i, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp3 = and i1 %icmp, %icmp1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 127 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp4 = and i1 %tmp, %tmp_4" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 128 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%or_cond5 = and i1 %tmp4, %tmp3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 129 'and' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i14 %tmp6 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 130 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i14 %tmp7 to i15" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 131 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%tmp5 = add i15 %tmp6_cast, %tmp7_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 132 'add' 'tmp5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i15 %tmp5 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 133 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i15 %tmp9 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 134 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i15 %tmp10 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 135 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 %tmp9_cast, %tmp10_cast" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 136 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_V_2_2_i = add i16 %tmp5_cast, %tmp8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:77->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 137 'add' 'acc_V_2_2_i' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%v0_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_V_2_2_i, i32 8, i32 15)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:80->Rozmycie_Gaussa/.settings/filtrGauss.cpp:61]   --->   Operation 138 'partselect' 'v0_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %or_cond5, i8 %v0_assign, i8 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 139 'select' 'tmp_12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 141 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:37]   --->   Operation 142 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 143 'specregionbegin' 'tmp_8' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 144 'specprotocol' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_V, i8 %tmp_12)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 145 'write' <Predicate = (or_cond6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_8)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 146 'specregionend' 'empty_10' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 147 'br' <Predicate = (or_cond6)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_5)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:67]   --->   Operation 148 'specregionend' 'empty_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:35]   --->   Operation 149 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:68]   --->   Operation 150 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp2_1              (alloca           ) [ 001111111]
tmp1_1              (alloca           ) [ 001111111]
okno_val_0_0_s      (alloca           ) [ 001111111]
okno_val_0_1_s      (alloca           ) [ 001111111]
okno_val_1_0_s      (alloca           ) [ 001111111]
okno_val_1_1_s      (alloca           ) [ 001111111]
okno_val_0_0_1      (alloca           ) [ 001111111]
okno_val_2_0_s      (alloca           ) [ 001111111]
okno_val_2_1_s      (alloca           ) [ 001111111]
StgValue_18         (specinterface    ) [ 000000000]
StgValue_19         (specinterface    ) [ 000000000]
buffer_val_0        (alloca           ) [ 001111111]
buffer_val_1        (alloca           ) [ 001111111]
rbegin_i            (specregionbegin  ) [ 000000000]
rend_i              (specregionend    ) [ 000000000]
StgValue_24         (br               ) [ 011111111]
i                   (phi              ) [ 001000000]
exitcond3           (icmp             ) [ 001111111]
StgValue_27         (speclooptripcount) [ 000000000]
i_1                 (add              ) [ 011111111]
StgValue_29         (br               ) [ 000000000]
StgValue_30         (specloopname     ) [ 000000000]
tmp_3               (specregionbegin  ) [ 000111111]
tmp                 (icmp             ) [ 000111110]
tmp_1               (partselect       ) [ 000000000]
icmp                (icmp             ) [ 000111110]
tmp_2               (icmp             ) [ 000111110]
StgValue_36         (br               ) [ 001111111]
StgValue_37         (ret              ) [ 000000000]
col_assign          (phi              ) [ 000100000]
exitcond            (icmp             ) [ 001111111]
StgValue_40         (speclooptripcount) [ 000000000]
j                   (add              ) [ 001111111]
StgValue_42         (br               ) [ 000000000]
tmp_4               (icmp             ) [ 001111111]
tmp_6               (zext             ) [ 000000000]
buffer_val_1_addr   (getelementptr    ) [ 000110000]
buffer_val_0_addr   (getelementptr    ) [ 000110000]
tmp_13              (partselect       ) [ 000000000]
icmp1               (icmp             ) [ 000111100]
tmp_s               (icmp             ) [ 000000000]
or_cond6            (and              ) [ 000111110]
StgValue_53         (br               ) [ 000000000]
buffer_val_1_load   (load             ) [ 000000000]
buffer_val_0_load   (load             ) [ 000000000]
StgValue_56         (store            ) [ 000000000]
tmp1                (zext             ) [ 000000000]
tmp2                (zext             ) [ 000000000]
StgValue_59         (store            ) [ 000000000]
StgValue_60         (store            ) [ 000000000]
StgValue_61         (br               ) [ 000000000]
tmp_7               (specregionbegin  ) [ 000000000]
StgValue_63         (specprotocol     ) [ 000000000]
tmp_18              (read             ) [ 000000000]
empty               (specregionend    ) [ 000000000]
StgValue_66         (store            ) [ 000000000]
StgValue_67         (store            ) [ 000000000]
StgValue_68         (br               ) [ 000000000]
tmp2_1_load         (load             ) [ 000000000]
tmp1_1_load         (load             ) [ 000000000]
okno_val_0_0_load_1 (load             ) [ 000000000]
okno_val_0_1_load   (load             ) [ 000000000]
okno_val_1_0_load_1 (load             ) [ 000000000]
okno_val_1_1_load   (load             ) [ 000000000]
okno_val_0_0_2      (load             ) [ 000000000]
okno_val_2_0_load_1 (load             ) [ 000000000]
okno_val_2_1_load   (load             ) [ 000000000]
okno_val_2_0_1      (trunc            ) [ 000000000]
okno_val_1_0_1      (trunc            ) [ 000000000]
okno_val_2_0        (select           ) [ 000000000]
okno_val_1_0        (select           ) [ 000000000]
okno_val_0_0        (select           ) [ 000000000]
rhs_V_0_i_cast      (zext             ) [ 000000000]
ret_V_0_i           (mul              ) [ 000000000]
rhs_V_0_1_i_cast    (zext             ) [ 000000000]
tmp_14              (bitconcatenate   ) [ 000000000]
p_shl1              (zext             ) [ 000000000]
ret_V_0_1_i         (sub              ) [ 000000000]
rhs_V_0_2_i_cast    (zext             ) [ 000000000]
ret_V_0_2_i         (mul              ) [ 000000000]
rhs_V_1_i_cast      (zext             ) [ 000000000]
tmp_15              (bitconcatenate   ) [ 000000000]
p_shl2              (zext             ) [ 000000000]
ret_V_1_i           (sub              ) [ 000000000]
rhs_V_1_1_i_cast    (zext             ) [ 000000000]
ret_V_1_1_i         (mul              ) [ 000000000]
rhs_V_1_2_i_cast    (zext             ) [ 000000000]
tmp_16              (bitconcatenate   ) [ 000000000]
p_shl3              (zext             ) [ 000000000]
ret_V_1_2_i         (sub              ) [ 000000000]
ret_V_1_2_i_cast    (zext             ) [ 000000000]
rhs_V_2_i_cast      (zext             ) [ 000000000]
ret_V_2_i           (mul              ) [ 000000000]
ret_V_2_i_cast      (zext             ) [ 000000000]
rhs_V_2_1_i_cast    (zext             ) [ 000000000]
tmp_17              (bitconcatenate   ) [ 000000000]
p_shl               (zext             ) [ 000000000]
ret_V_2_1_i         (sub              ) [ 000000000]
rhs_V_2_2_i_cast    (zext             ) [ 000000000]
ret_V_2_2_i         (mul              ) [ 000000000]
tmp6                (add              ) [ 000100100]
tmp7                (add              ) [ 000100100]
tmp9                (add              ) [ 000100100]
tmp11               (add              ) [ 000000000]
tmp11_cast          (zext             ) [ 000000000]
tmp10               (add              ) [ 000100100]
okno_val_0_0_load   (load             ) [ 000000000]
okno_val_1_0_load   (load             ) [ 000000000]
okno_val_2_0_load   (load             ) [ 000000000]
StgValue_120        (store            ) [ 000000000]
StgValue_121        (store            ) [ 000000000]
StgValue_122        (store            ) [ 000000000]
StgValue_123        (store            ) [ 000000000]
StgValue_124        (store            ) [ 000000000]
StgValue_125        (store            ) [ 000000000]
StgValue_126        (br               ) [ 000000000]
tmp3                (and              ) [ 000000000]
tmp4                (and              ) [ 000000000]
or_cond5            (and              ) [ 000000000]
tmp6_cast           (zext             ) [ 000000000]
tmp7_cast           (zext             ) [ 000000000]
tmp5                (add              ) [ 000000000]
tmp5_cast           (zext             ) [ 000000000]
tmp9_cast           (zext             ) [ 000000000]
tmp10_cast          (zext             ) [ 000000000]
tmp8                (add              ) [ 000000000]
acc_V_2_2_i         (add              ) [ 000000000]
v0_assign           (partselect       ) [ 000000000]
tmp_12              (select           ) [ 000100010]
StgValue_140        (specloopname     ) [ 000000000]
tmp_5               (specregionbegin  ) [ 000000000]
StgValue_142        (specpipeline     ) [ 000000000]
tmp_8               (specregionbegin  ) [ 000000000]
StgValue_144        (specprotocol     ) [ 000000000]
StgValue_145        (write            ) [ 000000000]
empty_10            (specregionend    ) [ 000000000]
StgValue_147        (br               ) [ 000000000]
empty_11            (specregionend    ) [ 000000000]
StgValue_149        (br               ) [ 001111111]
empty_12            (specregionend    ) [ 000000000]
StgValue_151        (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="tmp2_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp1_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="okno_val_0_0_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_0_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="okno_val_0_1_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_1_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="okno_val_1_0_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_1_0_s/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="okno_val_1_1_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_1_1_s/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="okno_val_0_0_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_0_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="okno_val_2_0_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_2_0_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="okno_val_2_1_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_2_1_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer_val_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_val_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_val_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_val_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_18_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_145_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="1"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer_val_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_val_1_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="1"/>
<pin id="177" dir="0" index="4" bw="11" slack="0"/>
<pin id="178" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
<pin id="180" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_val_1_load/3 StgValue_56/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buffer_val_0_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_val_0_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="1"/>
<pin id="182" dir="0" index="4" bw="11" slack="0"/>
<pin id="183" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
<pin id="185" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_val_0_load/3 StgValue_66/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="col_assign_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="col_assign_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="exitcond_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_13_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="0" index="3" bw="5" slack="0"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_cond6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="StgValue_59_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="3"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_60_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="3"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="StgValue_67_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="3"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp2_1_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="4"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_1_load/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp1_1_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="okno_val_0_0_load_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="4"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_0_load_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="okno_val_0_1_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="4"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_1_load/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="okno_val_1_0_load_1_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="4"/>
<pin id="337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="okno_val_1_1_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="4"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_1_1_load/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="okno_val_0_0_2_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="4"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_0_2/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="okno_val_2_0_load_1_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="4"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_2_0_load_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="okno_val_2_1_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="4"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_2_1_load/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="okno_val_2_0_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="okno_val_2_0_1/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="okno_val_1_0_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="okno_val_1_0_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="okno_val_2_0_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="2"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_2_0/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="okno_val_1_0_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_1_0/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="okno_val_0_0_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="2"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_0_0/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="rhs_V_0_i_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_i_cast/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="rhs_V_0_1_i_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_1_i_cast/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="0"/>
<pin id="397" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ret_V_0_1_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_0_1_i/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="rhs_V_0_2_i_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_2_i_cast/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="rhs_V_1_i_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_i_cast/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_15_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ret_V_1_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1_i/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="rhs_V_1_1_i_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_1_i_cast/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="rhs_V_1_2_i_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_2_i_cast/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_16_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="ret_V_1_2_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1_2_i/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ret_V_1_2_i_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_1_2_i_cast/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="rhs_V_2_i_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_i_cast/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="rhs_V_2_1_i_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_1_i_cast/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_17_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="13" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_shl_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ret_V_2_1_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_1_i/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="rhs_V_2_2_i_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_2_i_cast/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp11_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp11_cast/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="okno_val_0_0_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="4"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_0_load/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="okno_val_1_0_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="4"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_1_0_load/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="okno_val_2_0_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="4"/>
<pin id="502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_2_0_load/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="StgValue_120_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="4"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_121_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="4"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="StgValue_122_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="4"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="StgValue_123_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="4"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="StgValue_124_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="4"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="StgValue_125_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="4"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="4"/>
<pin id="535" dir="0" index="1" bw="1" slack="3"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="4"/>
<pin id="539" dir="0" index="1" bw="1" slack="3"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_cond5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp6_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="1"/>
<pin id="549" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp7_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="0" index="1" bw="14" slack="0"/>
<pin id="556" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp5_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp9_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp10_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="0"/>
<pin id="571" dir="0" index="1" bw="15" slack="0"/>
<pin id="572" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="acc_V_2_2_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_2_2_i/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="v0_assign_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="5" slack="0"/>
<pin id="586" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v0_assign/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_12_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="14" slack="0"/>
<pin id="603" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_i/5 tmp6/5 "/>
</bind>
</comp>

<comp id="607" class="1007" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="0" index="2" bw="14" slack="0"/>
<pin id="611" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_2_i/5 tmp7/5 "/>
</bind>
</comp>

<comp id="615" class="1007" name="grp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="14" slack="0"/>
<pin id="619" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_1_1_i/5 tmp9/5 "/>
</bind>
</comp>

<comp id="623" class="1007" name="grp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="14" slack="0"/>
<pin id="627" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_i/5 ret_V_2_i_cast/5 tmp10/5 "/>
</bind>
</comp>

<comp id="631" class="1007" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="14" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="0" index="2" bw="14" slack="0"/>
<pin id="635" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_2_i/5 tmp11/5 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp2_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="3"/>
<pin id="642" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp1_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="3"/>
<pin id="648" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp1_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="okno_val_0_0_s_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="4"/>
<pin id="654" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_0_0_s "/>
</bind>
</comp>

<comp id="659" class="1005" name="okno_val_0_1_s_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="4"/>
<pin id="661" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_0_1_s "/>
</bind>
</comp>

<comp id="665" class="1005" name="okno_val_1_0_s_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="4"/>
<pin id="667" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_1_0_s "/>
</bind>
</comp>

<comp id="672" class="1005" name="okno_val_1_1_s_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="4"/>
<pin id="674" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_1_1_s "/>
</bind>
</comp>

<comp id="678" class="1005" name="okno_val_0_0_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="3"/>
<pin id="680" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="okno_val_0_0_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="okno_val_2_0_s_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="4"/>
<pin id="686" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_2_0_s "/>
</bind>
</comp>

<comp id="691" class="1005" name="okno_val_2_1_s_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="4"/>
<pin id="693" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_2_1_s "/>
</bind>
</comp>

<comp id="697" class="1005" name="exitcond3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="2"/>
<pin id="708" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="4"/>
<pin id="713" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="exitcond_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="2"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="725" class="1005" name="j_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="0"/>
<pin id="727" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_4_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="buffer_val_1_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="1"/>
<pin id="740" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_val_1_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="buffer_val_0_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="1"/>
<pin id="746" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_val_0_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="icmp1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="3"/>
<pin id="752" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="or_cond6_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="4"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp6_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="1"/>
<pin id="761" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp7_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="1"/>
<pin id="766" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp9_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="1"/>
<pin id="771" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp10_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="1"/>
<pin id="776" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_12_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="94" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="3"/><net_sink comp="159" pin=4"/></net>

<net id="186"><net_src comp="140" pin="2"/><net_sink comp="171" pin=4"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="191" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="191" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="191" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="191" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="191" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="202" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="202" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="202" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="202" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="202" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="202" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="171" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="159" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="304" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="140" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="353"><net_src comp="323" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="326" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="344" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="354" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="335" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="341" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="329" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="329" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="329" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="332" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="365" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="365" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="409" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="335" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="338" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="338" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="435" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="358" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="344" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="74" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="344" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="465" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="347" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="358" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="497" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="365" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="494" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="372" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="559" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="82" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="596"><net_src comp="541" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="581" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="86" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="72" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="379" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="399" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="405" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="425" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="78" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="431" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="457" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="72" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="461" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="491" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="487" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="481" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="639"><net_src comp="631" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="643"><net_src comp="96" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="649"><net_src comp="100" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="655"><net_src comp="104" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="662"><net_src comp="108" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="668"><net_src comp="112" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="675"><net_src comp="116" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="681"><net_src comp="120" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="687"><net_src comp="124" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="694"><net_src comp="128" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="700"><net_src comp="209" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="215" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="709"><net_src comp="221" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="714"><net_src comp="237" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="719"><net_src comp="243" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="724"><net_src comp="249" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="255" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="733"><net_src comp="261" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="741"><net_src comp="153" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="747"><net_src comp="165" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="753"><net_src comp="283" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="758"><net_src comp="295" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="599" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="767"><net_src comp="607" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="772"><net_src comp="615" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="777"><net_src comp="623" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="782"><net_src comp="591" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_V | {7 }
 - Input state : 
	Port: rozmycie : img_in_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_1 : 1
		icmp : 2
		tmp_2 : 1
	State 3
		exitcond : 1
		j : 1
		StgValue_42 : 2
		tmp_4 : 1
		tmp_6 : 1
		buffer_val_1_addr : 2
		buffer_val_1_load : 3
		buffer_val_0_addr : 2
		buffer_val_0_load : 3
		tmp_13 : 1
		icmp1 : 2
		tmp_s : 1
		or_cond6 : 2
		StgValue_53 : 2
	State 4
		StgValue_56 : 1
		tmp1 : 1
		tmp2 : 1
		StgValue_59 : 2
		StgValue_60 : 2
		empty : 1
	State 5
		okno_val_2_0_1 : 1
		okno_val_1_0_1 : 1
		okno_val_2_0 : 2
		okno_val_1_0 : 2
		okno_val_0_0 : 1
		rhs_V_0_i_cast : 2
		ret_V_0_i : 3
		rhs_V_0_1_i_cast : 1
		tmp_14 : 1
		p_shl1 : 2
		ret_V_0_1_i : 3
		rhs_V_0_2_i_cast : 1
		ret_V_0_2_i : 2
		rhs_V_1_i_cast : 3
		tmp_15 : 3
		p_shl2 : 4
		ret_V_1_i : 5
		rhs_V_1_1_i_cast : 1
		ret_V_1_1_i : 2
		rhs_V_1_2_i_cast : 1
		tmp_16 : 1
		p_shl3 : 2
		ret_V_1_2_i : 3
		ret_V_1_2_i_cast : 4
		rhs_V_2_i_cast : 3
		ret_V_2_i : 4
		ret_V_2_i_cast : 5
		rhs_V_2_1_i_cast : 1
		tmp_17 : 1
		p_shl : 2
		ret_V_2_1_i : 3
		rhs_V_2_2_i_cast : 1
		ret_V_2_2_i : 2
		tmp6 : 4
		tmp7 : 6
		tmp9 : 5
		tmp11 : 4
		tmp11_cast : 5
		tmp10 : 6
		StgValue_120 : 1
		StgValue_121 : 3
		StgValue_122 : 1
		StgValue_123 : 3
		StgValue_124 : 1
		StgValue_125 : 2
	State 6
		tmp5 : 1
		tmp5_cast : 2
		tmp8 : 1
		acc_V_2_2_i : 3
		v0_assign : 4
		tmp_12 : 5
	State 7
		empty_10 : 1
		empty_11 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond3_fu_209     |    0    |    0    |    13   |
|          |         tmp_fu_221        |    0    |    0    |    13   |
|          |        icmp_fu_237        |    0    |    0    |    13   |
|   icmp   |        tmp_2_fu_243       |    0    |    0    |    13   |
|          |      exitcond_fu_249      |    0    |    0    |    13   |
|          |        tmp_4_fu_261       |    0    |    0    |    13   |
|          |        icmp1_fu_283       |    0    |    0    |    13   |
|          |        tmp_s_fu_289       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |         i_1_fu_215        |    0    |    0    |    14   |
|          |          j_fu_255         |    0    |    0    |    13   |
|    add   |        tmp5_fu_553        |    0    |    0    |    19   |
|          |        tmp8_fu_569        |    0    |    0    |    16   |
|          |     acc_V_2_2_i_fu_575    |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |     ret_V_0_1_i_fu_399    |    0    |    0    |    17   |
|    sub   |      ret_V_1_i_fu_425     |    0    |    0    |    17   |
|          |     ret_V_1_2_i_fu_451    |    0    |    0    |    17   |
|          |     ret_V_2_1_i_fu_481    |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |    okno_val_2_0_fu_358    |    0    |    0    |    8    |
|  select  |    okno_val_1_0_fu_365    |    0    |    0    |    8    |
|          |    okno_val_0_0_fu_372    |    0    |    0    |    8    |
|          |       tmp_12_fu_591       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      or_cond6_fu_295      |    0    |    0    |    2    |
|    and   |        tmp3_fu_533        |    0    |    0    |    2    |
|          |        tmp4_fu_537        |    0    |    0    |    2    |
|          |      or_cond5_fu_541      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_599        |    1    |    0    |    0    |
|          |         grp_fu_607        |    1    |    0    |    0    |
|  muladd  |         grp_fu_615        |    1    |    0    |    0    |
|          |         grp_fu_623        |    1    |    0    |    0    |
|          |         grp_fu_631        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |     tmp_18_read_fu_140    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_145_write_fu_146 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_227       |    0    |    0    |    0    |
|partselect|       tmp_13_fu_273       |    0    |    0    |    0    |
|          |      v0_assign_fu_581     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_267       |    0    |    0    |    0    |
|          |        tmp1_fu_300        |    0    |    0    |    0    |
|          |        tmp2_fu_304        |    0    |    0    |    0    |
|          |   rhs_V_0_i_cast_fu_379   |    0    |    0    |    0    |
|          |  rhs_V_0_1_i_cast_fu_383  |    0    |    0    |    0    |
|          |       p_shl1_fu_395       |    0    |    0    |    0    |
|          |  rhs_V_0_2_i_cast_fu_405  |    0    |    0    |    0    |
|          |   rhs_V_1_i_cast_fu_409   |    0    |    0    |    0    |
|          |       p_shl2_fu_421       |    0    |    0    |    0    |
|          |  rhs_V_1_1_i_cast_fu_431  |    0    |    0    |    0    |
|          |  rhs_V_1_2_i_cast_fu_435  |    0    |    0    |    0    |
|   zext   |       p_shl3_fu_447       |    0    |    0    |    0    |
|          |  ret_V_1_2_i_cast_fu_457  |    0    |    0    |    0    |
|          |   rhs_V_2_i_cast_fu_461   |    0    |    0    |    0    |
|          |  rhs_V_2_1_i_cast_fu_465  |    0    |    0    |    0    |
|          |        p_shl_fu_477       |    0    |    0    |    0    |
|          |  rhs_V_2_2_i_cast_fu_487  |    0    |    0    |    0    |
|          |     tmp11_cast_fu_491     |    0    |    0    |    0    |
|          |      tmp6_cast_fu_547     |    0    |    0    |    0    |
|          |      tmp7_cast_fu_550     |    0    |    0    |    0    |
|          |      tmp5_cast_fu_559     |    0    |    0    |    0    |
|          |      tmp9_cast_fu_563     |    0    |    0    |    0    |
|          |     tmp10_cast_fu_566     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |   okno_val_2_0_1_fu_350   |    0    |    0    |    0    |
|          |   okno_val_1_0_1_fu_354   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_14_fu_387       |    0    |    0    |    0    |
|bitconcatenate|       tmp_15_fu_413       |    0    |    0    |    0    |
|          |       tmp_16_fu_439       |    0    |    0    |    0    |
|          |       tmp_17_fu_469       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |    0    |   290   |
|----------|---------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|buffer_val_0|    1   |    0   |    0   |
|buffer_val_1|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|buffer_val_0_addr_reg_744|   11   |
|buffer_val_1_addr_reg_738|   11   |
|    col_assign_reg_198   |   11   |
|    exitcond3_reg_697    |    1   |
|     exitcond_reg_721    |    1   |
|       i_1_reg_701       |   10   |
|        i_reg_187        |   10   |
|      icmp1_reg_750      |    1   |
|       icmp_reg_711      |    1   |
|        j_reg_725        |   11   |
|  okno_val_0_0_1_reg_678 |    8   |
|  okno_val_0_0_s_reg_652 |    8   |
|  okno_val_0_1_s_reg_659 |    8   |
|  okno_val_1_0_s_reg_665 |    8   |
|  okno_val_1_1_s_reg_672 |    8   |
|  okno_val_2_0_s_reg_684 |    8   |
|  okno_val_2_1_s_reg_691 |    8   |
|     or_cond6_reg_755    |    1   |
|      tmp10_reg_774      |   15   |
|      tmp1_1_reg_646     |   32   |
|      tmp2_1_reg_640     |   32   |
|       tmp6_reg_759      |   14   |
|       tmp7_reg_764      |   14   |
|       tmp9_reg_769      |   15   |
|      tmp_12_reg_779     |    8   |
|      tmp_2_reg_716      |    1   |
|      tmp_4_reg_730      |    1   |
|       tmp_reg_706       |    1   |
+-------------------------+--------+
|          Total          |   258  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_171 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   290  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    3   |   258  |   308  |
+-----------+--------+--------+--------+--------+--------+
