

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1'
================================================================
* Date:           Tue Dec  6 21:01:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|        ?|  0.210 us|         ?|   21|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r"   --->   Operation 24 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fin_3_loc = alloca i64 1"   --->   Operation 25 'alloca' 'fin_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fin_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'fin_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fin_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'fin_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fin_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'fin_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fin_15_loc = alloca i64 1"   --->   Operation 29 'alloca' 'fin_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fin_14_loc = alloca i64 1"   --->   Operation 30 'alloca' 'fin_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fin_13_loc = alloca i64 1"   --->   Operation 31 'alloca' 'fin_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fin_12_loc = alloca i64 1"   --->   Operation 32 'alloca' 'fin_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fin_11_loc = alloca i64 1"   --->   Operation 33 'alloca' 'fin_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fin_10_loc = alloca i64 1"   --->   Operation 34 'alloca' 'fin_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fin_9_loc = alloca i64 1"   --->   Operation 35 'alloca' 'fin_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fin_8_loc = alloca i64 1"   --->   Operation 36 'alloca' 'fin_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fin_7_loc = alloca i64 1"   --->   Operation 37 'alloca' 'fin_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fin_6_loc = alloca i64 1"   --->   Operation 38 'alloca' 'fin_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fin_5_loc = alloca i64 1"   --->   Operation 39 'alloca' 'fin_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fin_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 'fin_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_read, i3 0" [clefia.c:432]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln432 = add i8 %shl_ln, i8 8" [clefia.c:432]   --->   Operation 42 'add' 'add_ln432' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i8 %add_ln432" [clefia.c:432]   --->   Operation 43 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rk_addr_65 = getelementptr i8 %rk, i64 0, i64 %zext_ln432" [clefia.c:432]   --->   Operation 44 'getelementptr' 'rk_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %shl_ln, i8 9" [clefia.c:124]   --->   Operation 45 'add' 'add_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 46 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rk_addr_66 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 47 'getelementptr' 'rk_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 49 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln124_84 = add i8 %shl_ln, i8 10" [clefia.c:124]   --->   Operation 51 'add' 'add_ln124_84' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln124_87 = zext i8 %add_ln124_84" [clefia.c:124]   --->   Operation 52 'zext' 'zext_ln124_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_87" [clefia.c:124]   --->   Operation 53 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 54 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln124_85 = add i8 %shl_ln, i8 11" [clefia.c:124]   --->   Operation 55 'add' 'add_ln124_85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln124_88 = zext i8 %add_ln124_85" [clefia.c:124]   --->   Operation 56 'zext' 'zext_ln124_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rk_addr_68 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_88" [clefia.c:124]   --->   Operation 57 'getelementptr' 'rk_addr_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 58 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 59 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 60 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 61 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln433 = add i8 %shl_ln, i8 12" [clefia.c:433]   --->   Operation 62 'add' 'add_ln433' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i8 %add_ln433" [clefia.c:433]   --->   Operation 63 'zext' 'zext_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%rk_addr_69 = getelementptr i8 %rk, i64 0, i64 %zext_ln433" [clefia.c:433]   --->   Operation 64 'getelementptr' 'rk_addr_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln124_86 = add i8 %shl_ln, i8 13" [clefia.c:124]   --->   Operation 65 'add' 'add_ln124_86' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln124_89 = zext i8 %add_ln124_86" [clefia.c:124]   --->   Operation 66 'zext' 'zext_ln124_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%rk_addr_70 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_89" [clefia.c:124]   --->   Operation 67 'getelementptr' 'rk_addr_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 68 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 69 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 70 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln124_87 = add i8 %shl_ln, i8 14" [clefia.c:124]   --->   Operation 71 'add' 'add_ln124_87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln124_90 = zext i8 %add_ln124_87" [clefia.c:124]   --->   Operation 72 'zext' 'zext_ln124_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rk_addr_71 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_90" [clefia.c:124]   --->   Operation 73 'getelementptr' 'rk_addr_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 74 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln124_88 = add i8 %shl_ln, i8 15" [clefia.c:124]   --->   Operation 75 'add' 'add_ln124_88' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln124_91 = zext i8 %add_ln124_88" [clefia.c:124]   --->   Operation 76 'zext' 'zext_ln124_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%rk_addr_72 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_91" [clefia.c:124]   --->   Operation 77 'getelementptr' 'rk_addr_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 78 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_72" [clefia.c:124]   --->   Operation 79 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 80 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_72" [clefia.c:124]   --->   Operation 81 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 2.95>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 82 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 83 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 84 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 85 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 86 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 87 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 88 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 89 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_read723 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 90 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_read622 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 91 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_read521 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 92 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_read420 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 93 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_read319 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 94 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_read218 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 95 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_read117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 96 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_read16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 97 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 0" [clefia.c:124]   --->   Operation 98 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.99ns)   --->   "%rin = xor i8 %rk_load_40, i8 %p_read420" [clefia.c:124]   --->   Operation 101 'xor' 'rin' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.99ns)   --->   "%rin_38 = xor i8 %rk_load_41, i8 %p_read521" [clefia.c:124]   --->   Operation 102 'xor' 'rin_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.99ns)   --->   "%rin_39 = xor i8 %rk_load_42, i8 %p_read622" [clefia.c:124]   --->   Operation 103 'xor' 'rin_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.99ns)   --->   "%rin_40 = xor i8 %rk_load_43, i8 %p_read723" [clefia.c:124]   --->   Operation 104 'xor' 'rin_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.99ns)   --->   "%rin_41 = xor i8 %rk_load_44, i8 %p_read_19" [clefia.c:124]   --->   Operation 105 'xor' 'rin_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.99ns)   --->   "%rin_42 = xor i8 %rk_load_45, i8 %p_read_18" [clefia.c:124]   --->   Operation 106 'xor' 'rin_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.99ns)   --->   "%rin_43 = xor i8 %rk_load_46, i8 %p_read_17" [clefia.c:124]   --->   Operation 107 'xor' 'rin_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.99ns)   --->   "%rin_44 = xor i8 %rk_load_47, i8 %p_read_16" [clefia.c:124]   --->   Operation 108 'xor' 'rin_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.36ns)   --->   "%icmp_ln230 = icmp_eq  i5 %r_read, i5 0" [clefia.c:230]   --->   Operation 109 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %while.body.i29.preheader, void %while.body.i76" [clefia.c:230]   --->   Operation 110 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.58ns)   --->   "%call_ln124 = call void @ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5, i8 %rin_44, i8 %rin_43, i8 %rin_42, i8 %rin_41, i8 %p_read_20, i8 %p_read_21, i8 %p_read_22, i8 %p_read_23, i8 %rin_40, i8 %rin_39, i8 %rin_38, i8 %rin, i8 %p_read319, i8 %p_read218, i8 %p_read117, i8 %p_read16, i5 %r_read, i8 %shl_ln, i8 %rk, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 111 'call' 'call_ln124' <Predicate = (!icmp_ln230)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.98>
ST_7 : Operation 112 [1/2] (1.98ns)   --->   "%call_ln124 = call void @ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5, i8 %rin_44, i8 %rin_43, i8 %rin_42, i8 %rin_41, i8 %p_read_20, i8 %p_read_21, i8 %p_read_22, i8 %p_read_23, i8 %rin_40, i8 %rin_39, i8 %rin_38, i8 %rin, i8 %p_read319, i8 %p_read218, i8 %p_read117, i8 %p_read16, i5 %r_read, i8 %shl_ln, i8 %rk, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 112 'call' 'call_ln124' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%fin_4_loc_load = load i8 %fin_4_loc"   --->   Operation 113 'load' 'fin_4_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%fin_5_loc_load = load i8 %fin_5_loc"   --->   Operation 114 'load' 'fin_5_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%fin_6_loc_load = load i8 %fin_6_loc"   --->   Operation 115 'load' 'fin_6_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%fin_7_loc_load = load i8 %fin_7_loc"   --->   Operation 116 'load' 'fin_7_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%fin_8_loc_load = load i8 %fin_8_loc"   --->   Operation 117 'load' 'fin_8_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%fin_9_loc_load = load i8 %fin_9_loc"   --->   Operation 118 'load' 'fin_9_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%fin_10_loc_load = load i8 %fin_10_loc"   --->   Operation 119 'load' 'fin_10_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%fin_11_loc_load = load i8 %fin_11_loc"   --->   Operation 120 'load' 'fin_11_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%fin_12_loc_load = load i8 %fin_12_loc"   --->   Operation 121 'load' 'fin_12_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%fin_13_loc_load = load i8 %fin_13_loc"   --->   Operation 122 'load' 'fin_13_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%fin_14_loc_load = load i8 %fin_14_loc"   --->   Operation 123 'load' 'fin_14_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%fin_15_loc_load = load i8 %fin_15_loc"   --->   Operation 124 'load' 'fin_15_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%fin_0_loc_load = load i8 %fin_0_loc"   --->   Operation 125 'load' 'fin_0_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%fin_1_loc_load = load i8 %fin_1_loc"   --->   Operation 126 'load' 'fin_1_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%fin_2_loc_load = load i8 %fin_2_loc"   --->   Operation 127 'load' 'fin_2_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%fin_3_loc_load = load i8 %fin_3_loc"   --->   Operation 128 'load' 'fin_3_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i76"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%fout_0_1 = phi i8 %fin_4_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 130 'phi' 'fout_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%Clefia_dec_addr = getelementptr i8 %Clefia_dec, i64 0, i64 0" [clefia.c:117]   --->   Operation 131 'getelementptr' 'Clefia_dec_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_0_1, i4 %Clefia_dec_addr" [clefia.c:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 133 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 133 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124)   --->   "%fout_4_1 = phi i8 %fin_8_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 134 'phi' 'fout_4_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%fout_1_1 = phi i8 %fin_5_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 135 'phi' 'fout_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_1 = getelementptr i8 %Clefia_dec, i64 0, i64 1" [clefia.c:117]   --->   Operation 136 'getelementptr' 'Clefia_dec_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_1_1, i4 %Clefia_dec_addr_1" [clefia.c:117]   --->   Operation 137 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 138 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 138 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %fout_4_1" [clefia.c:124]   --->   Operation 139 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%fout_2_1 = phi i8 %fin_6_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 140 'phi' 'fout_2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_2 = getelementptr i8 %Clefia_dec, i64 0, i64 2" [clefia.c:117]   --->   Operation 141 'getelementptr' 'Clefia_dec_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_2_1, i4 %Clefia_dec_addr_2" [clefia.c:117]   --->   Operation 142 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%fout_3_1 = phi i8 %fin_7_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 143 'phi' 'fout_3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_3 = getelementptr i8 %Clefia_dec, i64 0, i64 3" [clefia.c:117]   --->   Operation 144 'getelementptr' 'Clefia_dec_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_3_1, i4 %Clefia_dec_addr_3" [clefia.c:117]   --->   Operation 145 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%fout_8_1 = phi i8 %fin_12_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 146 'phi' 'fout_8_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_4 = getelementptr i8 %Clefia_dec, i64 0, i64 8" [clefia.c:117]   --->   Operation 147 'getelementptr' 'Clefia_dec_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_8_1, i4 %Clefia_dec_addr_4" [clefia.c:117]   --->   Operation 148 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%fout_9_1 = phi i8 %fin_13_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 149 'phi' 'fout_9_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_5 = getelementptr i8 %Clefia_dec, i64 0, i64 9" [clefia.c:117]   --->   Operation 150 'getelementptr' 'Clefia_dec_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_9_1, i4 %Clefia_dec_addr_5" [clefia.c:117]   --->   Operation 151 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%fout_10_1 = phi i8 %fin_14_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 152 'phi' 'fout_10_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_6 = getelementptr i8 %Clefia_dec, i64 0, i64 10" [clefia.c:117]   --->   Operation 153 'getelementptr' 'Clefia_dec_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_10_1, i4 %Clefia_dec_addr_6" [clefia.c:117]   --->   Operation 154 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%fout_11_1 = phi i8 %fin_15_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 155 'phi' 'fout_11_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_7 = getelementptr i8 %Clefia_dec, i64 0, i64 11" [clefia.c:117]   --->   Operation 156 'getelementptr' 'Clefia_dec_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_11_1, i4 %Clefia_dec_addr_7" [clefia.c:117]   --->   Operation 157 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%rk_addr_73 = getelementptr i8 %rk, i64 0, i64 1" [clefia.c:124]   --->   Operation 158 'getelementptr' 'rk_addr_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_8 = getelementptr i8 %Clefia_dec, i64 0, i64 4" [clefia.c:124]   --->   Operation 159 'getelementptr' 'Clefia_dec_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124, i4 %Clefia_dec_addr_8" [clefia.c:124]   --->   Operation 160 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 161 [2/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_73" [clefia.c:124]   --->   Operation 161 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 17 <SV = 16> <Delay = 6.56>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%fout_5_1 = phi i8 %fin_9_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 162 'phi' 'fout_5_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%rk_addr_74 = getelementptr i8 %rk, i64 0, i64 2" [clefia.c:124]   --->   Operation 163 'getelementptr' 'rk_addr_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_73" [clefia.c:124]   --->   Operation 164 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_52 = xor i8 %rk_load_48, i8 %fout_5_1" [clefia.c:124]   --->   Operation 165 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_9 = getelementptr i8 %Clefia_dec, i64 0, i64 5" [clefia.c:124]   --->   Operation 166 'getelementptr' 'Clefia_dec_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_52, i4 %Clefia_dec_addr_9" [clefia.c:124]   --->   Operation 167 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 168 [2/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_74" [clefia.c:124]   --->   Operation 168 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 18 <SV = 17> <Delay = 6.56>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%fout_6_1 = phi i8 %fin_10_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 169 'phi' 'fout_6_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%rk_addr_75 = getelementptr i8 %rk, i64 0, i64 3" [clefia.c:124]   --->   Operation 170 'getelementptr' 'rk_addr_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_74" [clefia.c:124]   --->   Operation 171 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_53 = xor i8 %rk_load_49, i8 %fout_6_1" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_10 = getelementptr i8 %Clefia_dec, i64 0, i64 6" [clefia.c:124]   --->   Operation 173 'getelementptr' 'Clefia_dec_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_53, i4 %Clefia_dec_addr_10" [clefia.c:124]   --->   Operation 174 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 175 [2/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_75" [clefia.c:124]   --->   Operation 175 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 6.56>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%fout_7_1 = phi i8 %fin_11_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 176 'phi' 'fout_7_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_75" [clefia.c:124]   --->   Operation 177 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_19 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_54 = xor i8 %rk_load_50, i8 %fout_7_1" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_11 = getelementptr i8 %Clefia_dec, i64 0, i64 7" [clefia.c:124]   --->   Operation 179 'getelementptr' 'Clefia_dec_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_54, i4 %Clefia_dec_addr_11" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%rk_addr_76 = getelementptr i8 %rk, i64 0, i64 4" [clefia.c:440]   --->   Operation 181 'getelementptr' 'rk_addr_76' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [2/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_76" [clefia.c:124]   --->   Operation 182 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 6.56>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%fout_12_1 = phi i8 %fin_0_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 183 'phi' 'fout_12_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%rk_addr_77 = getelementptr i8 %rk, i64 0, i64 5" [clefia.c:124]   --->   Operation 184 'getelementptr' 'rk_addr_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_76" [clefia.c:124]   --->   Operation 185 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_20 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_55 = xor i8 %rk_load_51, i8 %fout_12_1" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_12 = getelementptr i8 %Clefia_dec, i64 0, i64 12" [clefia.c:124]   --->   Operation 187 'getelementptr' 'Clefia_dec_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_55, i4 %Clefia_dec_addr_12" [clefia.c:124]   --->   Operation 188 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 189 [2/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_77" [clefia.c:124]   --->   Operation 189 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 21 <SV = 20> <Delay = 6.56>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%fout_13_1 = phi i8 %fin_1_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 190 'phi' 'fout_13_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%rk_addr_78 = getelementptr i8 %rk, i64 0, i64 6" [clefia.c:124]   --->   Operation 191 'getelementptr' 'rk_addr_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_77" [clefia.c:124]   --->   Operation 192 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_21 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_56 = xor i8 %rk_load_52, i8 %fout_13_1" [clefia.c:124]   --->   Operation 193 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_13 = getelementptr i8 %Clefia_dec, i64 0, i64 13" [clefia.c:124]   --->   Operation 194 'getelementptr' 'Clefia_dec_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_56, i4 %Clefia_dec_addr_13" [clefia.c:124]   --->   Operation 195 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 196 [2/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_78" [clefia.c:124]   --->   Operation 196 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 22 <SV = 21> <Delay = 6.56>
ST_22 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%fout_14_1 = phi i8 %fin_2_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 197 'phi' 'fout_14_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%rk_addr_79 = getelementptr i8 %rk, i64 0, i64 7" [clefia.c:124]   --->   Operation 198 'getelementptr' 'rk_addr_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_78" [clefia.c:124]   --->   Operation 199 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_22 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_57 = xor i8 %rk_load_53, i8 %fout_14_1" [clefia.c:124]   --->   Operation 200 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_14 = getelementptr i8 %Clefia_dec, i64 0, i64 14" [clefia.c:124]   --->   Operation 201 'getelementptr' 'Clefia_dec_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_57, i4 %Clefia_dec_addr_14" [clefia.c:124]   --->   Operation 202 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 203 [2/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_79" [clefia.c:124]   --->   Operation 203 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 23 <SV = 22> <Delay = 6.56>
ST_23 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%fout_15_1 = phi i8 %fin_3_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 204 'phi' 'fout_15_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_79" [clefia.c:124]   --->   Operation 205 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_23 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_58 = xor i8 %rk_load_54, i8 %fout_15_1" [clefia.c:124]   --->   Operation 206 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_15 = getelementptr i8 %Clefia_dec, i64 0, i64 15" [clefia.c:124]   --->   Operation 207 'getelementptr' 'Clefia_dec_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_58, i4 %Clefia_dec_addr_15" [clefia.c:124]   --->   Operation 208 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln441 = ret" [clefia.c:441]   --->   Operation 209 'ret' 'ret_ln441' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read operation ('r_read') on port 'r' [22]  (0 ns)
	'add' operation ('add_ln432', clefia.c:432) [59]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:432) [61]  (0 ns)
	'load' operation ('rk_load_40', clefia.c:124) on array 'rk' [65]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_84', clefia.c:124) [67]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [69]  (0 ns)
	'load' operation ('rk_load_42', clefia.c:124) on array 'rk' [75]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln433', clefia.c:433) [79]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:433) [81]  (0 ns)
	'load' operation ('rk_load_44', clefia.c:124) on array 'rk' [85]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_87', clefia.c:124) [87]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [89]  (0 ns)
	'load' operation ('rk_load_46', clefia.c:124) on array 'rk' [95]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load_46', clefia.c:124) on array 'rk' [95]  (3.25 ns)

 <State 6>: 2.95ns
The critical path consists of the following:
	wire read operation ('src') on port 'p_read15' [23]  (0 ns)
	'xor' operation ('rin', clefia.c:124) [98]  (0.99 ns)
	'call' operation ('call_ln124', clefia.c:124) to 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' [102]  (1.59 ns)
	blocking operation 0.374 ns on control path)

 <State 7>: 1.98ns
The critical path consists of the following:
	'call' operation ('call_ln124', clefia.c:124) to 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' [102]  (1.98 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('rk_load', clefia.c:124) on array 'rk' [154]  (3.25 ns)

 <State 9>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load', clefia.c:124) on array 'rk' [154]  (3.25 ns)
	'xor' operation ('xor_ln124', clefia.c:124) [155]  (0.99 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_2_1') with incoming values : ('fin_6_loc_load') [134]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_2_1' on array 'Clefia_dec' [142]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_3_1') with incoming values : ('fin_7_loc_load') [133]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_3_1' on array 'Clefia_dec' [144]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_8_1') with incoming values : ('fin_12_loc_load') [128]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_8_1' on array 'Clefia_dec' [146]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_9_1') with incoming values : ('fin_13_loc_load') [127]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_9_1' on array 'Clefia_dec' [148]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_10_1') with incoming values : ('fin_14_loc_load') [126]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_10_1' on array 'Clefia_dec' [150]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_11_1') with incoming values : ('fin_15_loc_load') [125]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_11_1' on array 'Clefia_dec' [152]  (2.32 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b', clefia.c:124) [153]  (0 ns)
	'load' operation ('rk_load_48', clefia.c:124) on array 'rk' [159]  (3.25 ns)

 <State 17>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_48', clefia.c:124) on array 'rk' [159]  (3.25 ns)
	'xor' operation ('xor_ln124_52', clefia.c:124) [160]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_52', clefia.c:124 on array 'Clefia_dec' [162]  (2.32 ns)

 <State 18>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_49', clefia.c:124) on array 'rk' [164]  (3.25 ns)
	'xor' operation ('xor_ln124_53', clefia.c:124) [165]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_53', clefia.c:124 on array 'Clefia_dec' [167]  (2.32 ns)

 <State 19>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_50', clefia.c:124) on array 'rk' [168]  (3.25 ns)
	'xor' operation ('xor_ln124_54', clefia.c:124) [169]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_54', clefia.c:124 on array 'Clefia_dec' [171]  (2.32 ns)

 <State 20>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_51', clefia.c:124) on array 'rk' [174]  (3.25 ns)
	'xor' operation ('xor_ln124_55', clefia.c:124) [175]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_55', clefia.c:124 on array 'Clefia_dec' [177]  (2.32 ns)

 <State 21>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_52', clefia.c:124) on array 'rk' [179]  (3.25 ns)
	'xor' operation ('xor_ln124_56', clefia.c:124) [180]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_56', clefia.c:124 on array 'Clefia_dec' [182]  (2.32 ns)

 <State 22>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_53', clefia.c:124) on array 'rk' [184]  (3.25 ns)
	'xor' operation ('xor_ln124_57', clefia.c:124) [185]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_57', clefia.c:124 on array 'Clefia_dec' [187]  (2.32 ns)

 <State 23>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load_54', clefia.c:124) on array 'rk' [188]  (3.25 ns)
	'xor' operation ('xor_ln124_58', clefia.c:124) [189]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_58', clefia.c:124 on array 'Clefia_dec' [191]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
