

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Thu Jul  6 15:24:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 7.113 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2003|     2003| 14.247 us | 14.247 us |  2003|  2003|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_J  |     2001|     2001|         4|          2|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      93|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      69|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      69|     147|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |hist_d0               |     +    |      0|  0|  39|          32|          32|
    |i_fu_97_p2            |     +    |      0|  0|  17|          10|           1|
    |icmp_ln102_fu_114_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln97_fu_91_p2    |   icmp   |      0|  0|  13|          10|           6|
    |ap_enable_pp0         |    xor   |      0|  0|   6|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  93|          85|          42|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_84_p4  |   9|          2|   10|         20|
    |i_0_reg_80                   |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         11|   22|         47|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |hist_addr_reg_150        |  10|   0|   10|          0|
    |i_0_reg_80               |  10|   0|   10|          0|
    |i_reg_130                |  10|   0|   10|          0|
    |icmp_ln97_reg_126        |   1|   0|    1|          0|
    |wt_reg_145               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start       |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready       | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|A_address0     | out |   10|  ap_memory |        A       |     array    |
|A_ce0          | out |    1|  ap_memory |        A       |     array    |
|A_q0           |  in |   32|  ap_memory |        A       |     array    |
|hist_address0  | out |   10|  ap_memory |      hist      |     array    |
|hist_ce0       | out |    1|  ap_memory |      hist      |     array    |
|hist_we0       | out |    1|  ap_memory |      hist      |     array    |
|hist_d0        | out |   32|  ap_memory |      hist      |     array    |
|hist_q0        |  in |   32|  ap_memory |      hist      |     array    |
|C_address0     | out |   10|  ap_memory |        C       |     array    |
|C_ce0          | out |    1|  ap_memory |        C       |     array    |
|C_q0           |  in |   32|  ap_memory |        C       |     array    |
+---------------+-----+-----+------------+----------------+--------------+

