.Volume I: RISC-V Unprivileged ISA Specification
* xref:unpriv-index.adoc[Unprivileged Architecture]
* xref:unpriv-contributors.adoc[Preamble]
* xref:colophon.adoc[Preface]
* xref:intro.adoc[Introduction]
    ** xref:intro.adoc#sec:terminology[Section 1.1 RISC-V Hardware Platform Terminology]
    ** xref:intro.adoc#sec:harts[Section 1.2 RISC-V Software Execution Environments and Harts]
    ** xref:intro.adoc#sec:isa-overview[Section 1.3 RISC-V ISA Overview]
    ** xref:intro.adoc#sec:memory[Section 1.4 Memory]
    ** xref:intro.adoc#sec:instlength[Section 1.5 Base Instruction-Length Encoding]
        *** xref:intro.adoc#sec:instlengthext[Section 1.5.1 Expanded Instruction-Length Encoding]
    ** xref:intro.adoc#sec:traps[Section 1.6 Exceptions, Traps, and Interrupts]
    ** xref:intro.adoc#sec:unspecifiedbehaviors[Section 1.7 UNSPECIFIED Behaviors and Values]
* xref:rv32.adoc[RV32I Base Integer Instruction Set, Version 2.1]
    ** xref:rv32.adoc#sec:rv32i-model[Section 2.1 RV32I Programmers' Model]
    ** xref:rv32.adoc#sec:instr[Section 2.2 RV32I Instruction Formats]
    ** xref:rv32.adoc#sec:imm-variants[Section 2.3 RV32I Immediate Value Variants]
    ** xref:rv32.adoc#sec:int-comp[Section 2.4 RV32I Integer Computational Instructions]
        *** xref:rv32.adoc:#sec:int-reg-imm[Section 2.4.1 RV32I Integer Register-Immediate Instructions]
        *** xref:rv32.adoc:#sec:int-reg-reg[Section 2.4.2 RV32I Integer Register-Register Instructions]
        *** xref:rv32.adoc:#sec:nop[Section 2.4.4 RV32I NOP Instruction]
    ** xref:rv32.adoc#sec:ctrl-flow[Section 2.5 RV32I Control Transfer Instructions]
        *** xref:rv32.adoc:#sec:jumps[Section 2.5.1 RV32I Unconditional Jump Instructions]
        *** xref:rv32.adoc:#sec:branches[Section 2.5.2 RV32I Conditional Branch Instructions]
    ** xref:rv32:adoc#sec:rv32i-load-store[Section 2.6 RV32I Load and Store Instructions]
    ** xref:rv32.adoc#sec:mem-order[Section 2.7 RV32I Memory Ordering Instructions]
    ** xref:rv32.adoc#sec:env-call-breakpoints[Section 2.8 RV32I Environment Call and Breakpoints]
    ** xref:rv32.adoc#sec:rv32i-hints[Section 2.9 RV32I HINT Instructions]
* xref:rv32e.adoc[RV32E and RV64E Base Integer Instruction Sets, Version 2.0]
* xref:rv64.adoc[RV64I Base Integer Instruction Set, Version 2.1]
* xref:zifencei.adoc["Zifencei" Extension for Instruction-Fetch Fence, Version 2.0]
* xref:zicsr.adoc["Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0]
* xref:counters.adoc["Zicntr" and "Zihpm" Extensions for Counters, Version 2.0]
* xref:zihintntl.adoc["Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0]
* xref:zihintpause.adoc["Zihintpause" Extension for Pause Hint, Version 2.0]
* xref:zimop.adoc["Zimop" Extension for May-Be-Operations, Version 1.0]
* xref:zicond.adoc["Zicond" Extension for Integer Conditional Operations, Version 1.0.0]
* xref:m-st-ext.adoc["M" Extension for Integer Multiplication and Division, Version 2.0]
* xref:a-st-ext.adoc["A" Extension for Atomic Instructions, Version 2.1]
* xref:zawrs.adoc["Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01]
* xref:zacas.adoc["Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0]
* xref:rvwmo.adoc[RVWMO Memory Consistency Model, Version 2.0]
* xref:ztso-st-ext.adoc["Ztso" Extension for Total Store Ordering, Version 1.0]
* xref:cmo.adoc["CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0]
* xref:f-st-ext.adoc["F" Extension for Single-Precision Floating-Point, Version 2.2]
* xref:d-st-ext.adoc["D" Extension for Double-Precision Floating-Point, Version 2.2]
* xref:q-st-ext.adoc["Q" Extension for Quad-Precision Floating-Point, Version 2.2]
* xref:zfh.adoc["Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0]
* xref:zfa.adoc["Zfa" Extension for Additional Floating-Point Instructions, Version 1.0]
* xref:zfinx.adoc["Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0]
* xref:c-st-ext.adoc["C" Extension for Compressed Instructions, Version 2.0]
* xref:zc.adoc["Zc*" Extension for Code Size Reduction, Version 1.0.0]
* xref:b-st-ext.adoc["B" Extension for Bit Manipulation, Version 1.0.0]
* xref:v-st-ext.adoc["V" Standard Extension for Vector Operations, Version 1.0]
* xref:scalar-crypto.adoc[Cryptography Extensions: Scalar & Entropy Source Instructions, Version 1.0.1]
* xref:vector-crypto.adoc[Cryptography Extensions: Vector Instructions, Version 1.0]
* xref:rv-32-64g.adoc[RV32/64G Instruction Set Listings]
* xref:naming.adoc[ISA Extension Naming Conventions]
* xref:mm-eplan.adoc[Appendix A: RVWMO Explanatory Material, Version 0.1]
* xref:mm-formal.adoc[Appendix B: Formal Memory Model Specifications, Version 0.1]
//Appendices for Vector
* xref:vector-examples.adoc[Appendix C: Vector Assembly Code Examples]
* xref:calling-convention.adoc[Appendix D: Calling Convention for Vector State (Not authoritative - Placeholder Only)]
//End of Vector appendices
//* xref:index.adoc[]
// this is generated generated from index markers.
//* xref:bibliography.adoc[Bibliography]