<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/locked_mem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">locked_mem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2locked__mem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013,2017 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Stephen Hines</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_LOCKED_MEM_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define __ARCH_ARM_LOCKED_MEM_HH__</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;debug/LLSC.hh&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> XC&gt;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a1eabb9ed957e61d358df15e0d1bd39c7">   65</a></span>&#160;<a class="code" href="namespaceArmISA.html#a1eabb9ed957e61d358df15e0d1bd39c7">handleLockedSnoop</a>(XC *xc, <a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// Should only every see invalidations / direct writes</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>());</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s:  handling snoop for address: %#x locked: %d\n&quot;</span>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            xc-&gt;getCpuPtr()-&gt;name(),pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> (!xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>))</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> locked_addr = xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>) &amp; cacheBlockMask;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// If no caches are attached, the snoop address always needs to be masked</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> snoop_addr = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() &amp; cacheBlockMask;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s:  handling snoop for address: %#x locked addr: %#x\n&quot;</span>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            xc-&gt;getCpuPtr()-&gt;name(),snoop_addr, locked_addr);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (locked_addr == snoop_addr) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s: address match, clearing lock and signaling sev\n&quot;</span>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                xc-&gt;getCpuPtr()-&gt;name());</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="comment">// Implement ARMv8 WFE/SEV semantics</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        xc-&gt;getCpuPtr()-&gt;wakeup(xc-&gt;threadId());</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> XC&gt;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abd14f970c1144c7cd233c2e46ba00289">   94</a></span>&#160;<a class="code" href="namespaceArmISA.html#abd14f970c1144c7cd233c2e46ba00289">handleLockedRead</a>(XC *xc, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>, req-&gt;getPaddr());</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s: Placing address %#x in monitor\n&quot;</span>, xc-&gt;getCpuPtr()-&gt;name(),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                 req-&gt;getPaddr());</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> XC&gt;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a47d7d9955c66eaa6aafebb9fde837486">  104</a></span>&#160;<a class="code" href="namespaceArmISA.html#a47d7d9955c66eaa6aafebb9fde837486">handleLockedSnoopHit</a>(XC *xc)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s:  handling snoop lock hit address: %#x\n&quot;</span>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            xc-&gt;getCpuPtr()-&gt;name(), xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> XC&gt;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a28cb69acf70026be92245cda3c2a0ae0">  114</a></span>&#160;<a class="code" href="namespaceArmISA.html#a28cb69acf70026be92245cda3c2a0ae0">handleLockedWrite</a>(XC *xc, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (req-&gt;isSwap())</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s: handling locked write for  address %#x in monitor\n&quot;</span>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            xc-&gt;getCpuPtr()-&gt;name(), req-&gt;getPaddr());</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// Verify that the lock flag is still set and the address</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// is correct</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">bool</span> lock_flag = xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> lock_addr = xc-&gt;readMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>) &amp; cacheBlockMask;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">if</span> (!lock_flag || (req-&gt;getPaddr() &amp; cacheBlockMask) != lock_addr) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="comment">// Lock flag not set or addr mismatch in CPU;</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="comment">// don&#39;t even bother sending to memory system</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        req-&gt;setExtraData(0);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;%s: clearing lock flag in handle locked write\n&quot;</span>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                xc-&gt;getCpuPtr()-&gt;name());</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">// the rest of this code is not architectural;</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="comment">// it&#39;s just a debugging aid to help detect</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="comment">// livelock by warning on long sequences of failed</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="comment">// store conditionals</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keywordtype">int</span> stCondFailures = xc-&gt;readStCondFailures();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        stCondFailures++;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        xc-&gt;setStCondFailures(stCondFailures);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">if</span> (stCondFailures % 100000 == 0) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;context %d: %d consecutive &quot;</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                 <span class="stringliteral">&quot;store conditional failures\n&quot;</span>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                 xc-&gt;contextId(), stCondFailures);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="comment">// store conditional failed already, so don&#39;t issue it to mem</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> XC&gt;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a4a9085929b23a44dad283cc64e0aab4b">  153</a></span>&#160;<a class="code" href="namespaceArmISA.html#a4a9085929b23a44dad283cc64e0aab4b">globalClearExclusive</a>(XC *xc)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// A spinlock would typically include a Wait For Event (WFE) to</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// conserve energy. The ARMv8 architecture specifies that an event</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// is automatically generated when clearing the exclusive monitor</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// to wake up the processor in WFE.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,<span class="stringliteral">&quot;Clearing lock and signaling sev\n&quot;</span>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Implement ARMv8 WFE/SEV semantics</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    xc-&gt;setMiscReg(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    xc-&gt;getCpuPtr()-&gt;wakeup(xc-&gt;threadId());</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;} <span class="comment">// namespace ArmISA</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceArmISA_html_a28cb69acf70026be92245cda3c2a0ae0"><div class="ttname"><a href="namespaceArmISA.html#a28cb69acf70026be92245cda3c2a0ae0">ArmISA::handleLockedWrite</a></div><div class="ttdeci">bool handleLockedWrite(XC *xc, const RequestPtr &amp;req, Addr cacheBlockMask)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2locked__mem_8hh_source.html#l00114">locked_mem.hh:114</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a47d7d9955c66eaa6aafebb9fde837486"><div class="ttname"><a href="namespaceArmISA.html#a47d7d9955c66eaa6aafebb9fde837486">ArmISA::handleLockedSnoopHit</a></div><div class="ttdeci">void handleLockedSnoopHit(XC *xc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2locked__mem_8hh_source.html#l00104">locked_mem.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a1eabb9ed957e61d358df15e0d1bd39c7"><div class="ttname"><a href="namespaceArmISA.html#a1eabb9ed957e61d358df15e0d1bd39c7">ArmISA::handleLockedSnoop</a></div><div class="ttdeci">void handleLockedSnoop(XC *xc, PacketPtr pkt, Addr cacheBlockMask)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2locked__mem_8hh_source.html#l00065">locked_mem.hh:65</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classPacket_html_ad9975fd49c410e40ac9b6c5ebc872caa"><div class="ttname"><a href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">Packet::isInvalidate</a></div><div class="ttdeci">bool isInvalidate() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00543">packet.hh:543</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4a9085929b23a44dad283cc64e0aab4b"><div class="ttname"><a href="namespaceArmISA.html#a4a9085929b23a44dad283cc64e0aab4b">ArmISA::globalClearExclusive</a></div><div class="ttdeci">void globalClearExclusive(XC *xc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2locked__mem_8hh_source.html#l00153">locked_mem.hh:153</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">ArmISA::MISCREG_LOCKADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00079">miscregs.hh:79</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">ArmISA::MISCREG_SEV_MAILBOX</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="arm_2isa__traits_8hh_html"><div class="ttname"><a href="arm_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abd14f970c1144c7cd233c2e46ba00289"><div class="ttname"><a href="namespaceArmISA.html#abd14f970c1144c7cd233c2e46ba00289">ArmISA::handleLockedRead</a></div><div class="ttdeci">void handleLockedRead(XC *xc, const RequestPtr &amp;req)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2locked__mem_8hh_source.html#l00094">locked_mem.hh:94</a></div></div>
<div class="ttc" id="arm_2miscregs_8hh_html"><div class="ttname"><a href="arm_2miscregs_8hh.html">miscregs.hh</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">ArmISA::MISCREG_LOCKFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00080">miscregs.hh:80</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
