<stg><name>read_inputs<ap_uint<256>, ap_int<8>, 32u></name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="21" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="32">
<![CDATA[
entry:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %COLS

]]></Node>
<StgValue><ssdm name="COLS_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ROWS

]]></Node>
<StgValue><ssdm name="ROWS_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %input_data_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr

]]></Node>
<StgValue><ssdm name="input_data_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs

]]></Node>
<StgValue><ssdm name="inputs_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %COLS_c10, i32 %COLS_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ROWS_c9, i32 %ROWS_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:10 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_data_addr_c, i32 %input_data_addr_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="64">
<![CDATA[
entry:14 %ram = alloca i64 1

]]></Node>
<StgValue><ssdm name="ram"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %mul_ln13 = mul i32 %COLS_read, i32 %ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %ram_depth = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln13, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="ram_depth"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:19 %shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %input_data_addr_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="37">
<![CDATA[
entry:20 %zext_ln15 = zext i37 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="64">
<![CDATA[
entry:21 %trunc_ln15 = trunc i64 %inputs_read

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %add_ln15 = add i64 %zext_ln15, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln15_1 = trunc i32 %mul_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln15, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:33 %store_ln0 = store i27 0, i27 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="27">
<![CDATA[
entry:18 %zext_ln13 = zext i27 %ram_depth

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="59">
<![CDATA[
entry:30 %p_cast_cast = sext i59 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
entry:31 %reshape_data_addr = getelementptr i256 %reshape_data, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="reshape_data_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in1, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reshape_data, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:15 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="32">
<![CDATA[
entry:23 %zext_ln15_1 = zext i32 %mul_ln13

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="33" op_0_bw="5">
<![CDATA[
entry:25 %zext_ln15_2 = zext i5 %trunc_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:26 %sub_ln15 = sub i33 %zext_ln15_1, i33 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="34" op_0_bw="33">
<![CDATA[
entry:27 %sub_ln15_cast5 = sext i33 %sub_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15_cast5"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="33">
<![CDATA[
entry:28 %empty = trunc i33 %sub_ln15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:32 %empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index_load = load i27 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="27">
<![CDATA[
loop-memcpy-expansion:1 %loop_index_cast = zext i27 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
loop-memcpy-expansion:2 %exitcond6 = icmp_eq  i27 %loop_index_load, i27 %ram_depth

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
loop-memcpy-expansion:3 %empty_110 = add i27 %loop_index_load, i27 1

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:4 %br_ln13 = br i1 %exitcond6, void %loop-memcpy-expansion.split, void %loop-memcpy-residual.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.split:3 %store_ln0 = store i27 %empty_110, i27 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:0 %residual_loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="residual_loop_index"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="33">
<![CDATA[
loop-memcpy-residual.preheader:1 %empty_111 = trunc i33 %sub_ln15

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual.preheader:2 %store_ln0 = store i5 0, i5 %residual_loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:3 %br_ln0 = br void %loop-memcpy-residual

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion.split:0 %reshape_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="reshape_data_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:1 %ram_addr = getelementptr i256 %ram, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="ram_addr"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="256" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:2 %store_ln15 = store void @_ssdm_op_Write.bram.i256, i5 %ram_addr, i256 %reshape_data_addr_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
loop-memcpy-residual:0 %residual_loop_index_load = load i5 %residual_loop_index

]]></Node>
<StgValue><ssdm name="residual_loop_index_load"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="34" op_0_bw="5">
<![CDATA[
loop-memcpy-residual:1 %residual_loop_index_cast6 = zext i5 %residual_loop_index_load

]]></Node>
<StgValue><ssdm name="residual_loop_index_cast6"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="5">
<![CDATA[
loop-memcpy-residual:2 %residual_loop_index_cast = zext i5 %residual_loop_index_load

]]></Node>
<StgValue><ssdm name="residual_loop_index_cast"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual:3 %exitcond5 = icmp_eq  i5 %residual_loop_index_load, i5 %trunc_ln15_1

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual:4 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 0

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual:5 %empty_113 = add i5 %residual_loop_index_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual:6 %br_ln15 = br i1 %exitcond5, void %loop-memcpy-residual.split, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop-memcpy-residual.split:0 %empty_114 = add i10 %empty, i10 %residual_loop_index_cast

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
loop-memcpy-residual.split:1 %tmp = add i34 %sub_ln15_cast5, i34 %residual_loop_index_cast6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="34">
<![CDATA[
loop-memcpy-residual.split:2 %tmp_cast = sext i34 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-residual.split:3 %empty_115 = add i64 %tmp_cast, i64 %add_ln15

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual.split:4 %p_cast4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_115, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual.split:9 %tmp1 = add i5 %trunc_ln15, i5 %residual_loop_index_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual.split:10 %empty_116 = add i5 %tmp1, i5 %empty_111

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual.split:16 %empty_119 = add i5 %residual_loop_index_load, i5 %empty_111

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual.split:22 %tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %empty_114, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:26 %store_ln0 = store i5 %empty_113, i5 %residual_loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="32">
<![CDATA[
for.inc.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.preheader:1 %store_ln17 = store i27 0, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:2 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-residual.split:5 %p_cast4_cast = sext i59 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-residual.split:6 %reshape_data_addr_32 = getelementptr i256 %reshape_data, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="reshape_data_addr_32"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="106" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="107" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:7 %reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="reshape_data_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual.split:8 %reshape_data_addr_32_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %reshape_data_addr_32

]]></Node>
<StgValue><ssdm name="reshape_data_addr_32_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="109" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-residual.split:11 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_116, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual.split:12 %p_cast11 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-residual.split:13 %empty_117 = lshr i256 %reshape_data_addr_32_read, i256 %p_cast11

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-residual.split:14 %empty_118 = trunc i256 %empty_117

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual.split:15 %p_cast6_cast = zext i8 %empty_118

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
loop-memcpy-residual.split:17 %p_cast12 = zext i5 %empty_119

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual.split:18 %empty_120 = shl i32 1, i32 %p_cast12

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-residual.split:19 %tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_119, i3 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual.split:20 %p_cast13 = zext i8 %tmp_31

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-residual.split:21 %empty_121 = shl i256 %p_cast6_cast, i256 %p_cast13

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
loop-memcpy-residual.split:23 %p_cast8_cast = zext i5 %tmp_32

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual.split:24 %ram_addr_1 = getelementptr i256 %ram, i64 0, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="ram_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="256" op_3_bw="32">
<![CDATA[
loop-memcpy-residual.split:25 %store_ln15 = store void @_ssdm_op_Write.bram.p0i256, i5 %ram_addr_1, i256 %empty_121, i32 %empty_120

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual.split:27 %br_ln0 = br void %loop-memcpy-residual

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i27 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="27">
<![CDATA[
for.inc:1 %zext_ln17 = zext i27 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:2 %icmp_ln17 = icmp_eq  i27 %i_1, i27 %ram_depth

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:3 %add_ln17 = add i27 %i_1, i27 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %ram_addr_2 = getelementptr i256 %ram, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="ram_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="5">
<![CDATA[
for.inc.split:2 %ram_load = load i5 %ram_addr_2

]]></Node>
<StgValue><ssdm name="ram_load"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln17 = store i27 %add_ln17, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
for.end.loopexit:0 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="5">
<![CDATA[
for.inc.split:2 %ram_load = load i5 %ram_addr_2

]]></Node>
<StgValue><ssdm name="ram_load"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc.split:3 %write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_in1, i256 %ram_load

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
