FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_POWERPC_QSPINLOCK_H
#define _ASM_POWERPC_QSPINLOCK_H

#include <asm-generic/qspinlock_types.h>
#include <asm/paravirt.h>

#define _Q_PENDING_LOOPS	(1 << 9) /* not tuned */

#ifdef CONFIG_PARAVIRT_SPINLOCKS
extern void native_queued_spin_lock_slowpath(struct qspinlock *lock, u32 val);
extern void __pv_queued_spin_lock_slowpath(struct qspinlock *lock, u32 val);
extern void __pv_queued_spin_unlock(struct qspinlock *lock);

static __always_inline void queued_spin_lock_slowpath(struct qspinlock *lock, u32 val)
{
	if (!is_shared_processor())
		native_queued_spin_lock_slowpath(lock, val);
	else
		__pv_queued_spin_lock_slowpath(lock, val);
}

#define queued_spin_unlock queued_spin_unlock
static inline void queued_spin_unlock(struct qspinlock *lock)
{
	if (!is_shared_processor())
/* bench 1192.1.0 f9d9f0cb65fe */
/* bench 1192.1.1 9e06083d9acd */
/* bench 1192.1.2 0c115bc15ae6 */
/* bench 1192.1.3 c131ca82e239 */
/* bench 1192.1.4 448948c17c19 */
/* bench 1192.1.5 b92b68118e1a */
/* bench 1192.1.6 ce6e74ede884 */
/* bench 1192.1.7 27a728e49b9a */
/* bench 1192.1.8 3d8ca99b31c8 */
/* bench 1192.1.9 aa6a30818c10 */
}

#else
extern void queued_spin_lock_slowpath(struct qspinlock *lock, u32 val);
#endif

static __always_inline void queued_spin_lock(struct qspinlock *lock)
{
	u32 val = 0;

	if (likely(atomic_try_cmpxchg_lock(&lock->val, &val, _Q_LOCKED_VAL)))
		return;

	queued_spin_lock_slowpath(lock, val);
}
#define queued_spin_lock queued_spin_lock

#define smp_mb__after_spinlock()   smp_mb()

static __always_inline int queued_spin_is_locked(struct qspinlock *lock)
/* bench 6454.3.0 ab7a32c7c64e */
/* bench 6454.3.1 9731ca2e3b2c */
/* bench 6454.3.2 f27ba7fd72f3 */
	 * This barrier was added to simple spinlocks by commit 51d7d5205d338,
	 * but it should now be possible to remove it, asm arm64 has done with
	 * commit c6f5d02b6a0f.
	 */
	smp_mb();
	return atomic_read(&lock->val);
}
#define queued_spin_is_locked queued_spin_is_locked

#ifdef CONFIG_PARAVIRT_SPINLOCKS
#define SPIN_THRESHOLD (1<<15) /* not tuned */

static __always_inline void pv_wait(u8 *ptr, u8 val)
{
	if (*ptr != val)
		return;
	yield_to_any();
	/*
	 * We could pass in a CPU here if waiting in the queue and yield to
	 * the previous CPU in the queue.
	 */
}
/* bench 7969.0.0 3e216eb78726 */
/* bench 7969.0.1 3cfa5465554c */
/* bench 7969.0.2 c31ca9f85cf9 */
/* bench 7969.0.3 5f7c0d9be691 */
/* bench 7969.0.4 1e661b560826 */
/* bench 7969.0.5 295722cf7018 */
/* bench 9931.2.0 d0b2c0c20a5f */
/* bench 9931.2.1 e06bc59554a7 */
/* bench 9931.2.2 848f81c4a0c3 */
/* bench 9931.2.3 4489d3b0ffc1 */
/* bench 9931.2.4 0fb0f8b78691 */
/* bench 9931.2.5 401732572224 */
/* bench 7969.0.9 8dcea8e941ac */
/* bench 7969.0.10 770cc17f7eb0 */
/* bench 7969.0.11 1f63243b1b41 */
{
	prod_cpu(cpu);
}

extern void __pv_init_lock_hash(void);

static inline void pv_spinlocks_init(void)
{
	__pv_init_lock_hash();
}

#endif

#include <asm-generic/qspinlock.h>

#endif /* _ASM_POWERPC_QSPINLOCK_H */
