{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701561047313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701561047314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 00:50:47 2023 " "Processing started: Sun Dec  3 00:50:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701561047314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701561047314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p_8_5 -c p_8_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p_8_5 -c p_8_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701561047314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701561047710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701561047710 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "p_8_5.sv(58) " "Verilog HDL Event Control warning at p_8_5.sv(58): Event Control contains a complex event expression" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 58 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1701561055931 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "p_8_5.sv(63) " "Verilog HDL Event Control warning at p_8_5.sv(63): Event Control contains a complex event expression" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 63 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1701561055931 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "p_8_5.sv(68) " "Verilog HDL Event Control warning at p_8_5.sv(68): Event Control contains a complex event expression" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 68 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1701561055931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_8_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_8_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_8_5 " "Found entity 1: p_8_5" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701561055932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701561055932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p_8_5 " "Elaborating entity \"p_8_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701561055960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_8_5.sv(56) " "Verilog HDL assignment warning at p_8_5.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701561055964 "|p_8_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_8_5.sv(61) " "Verilog HDL assignment warning at p_8_5.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701561055964 "|p_8_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_8_5.sv(66) " "Verilog HDL assignment warning at p_8_5.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701561055964 "|p_8_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_8_5.sv(71) " "Verilog HDL assignment warning at p_8_5.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701561055964 "|p_8_5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D0_SEG\[4\] GND " "Pin \"D0_SEG\[4\]\" is stuck at GND" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701561056328 "|p_8_5|D0_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0_SEG\[5\] GND " "Pin \"D0_SEG\[5\]\" is stuck at GND" {  } { { "p_8_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.5/p_8_5.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701561056328 "|p_8_5|D0_SEG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701561056328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701561056401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701561056628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701561056628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701561056679 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701561056679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701561056679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701561056679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701561056694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 00:50:56 2023 " "Processing ended: Sun Dec  3 00:50:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701561056694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701561056694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701561056694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701561056694 ""}
