{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586434494775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586434494780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 14:14:54 2020 " "Processing started: Thu Apr 09 14:14:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586434494780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434494780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Numpad_7seg -c Numpad_7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Numpad_7seg -c Numpad_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434494780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586434495179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586434495179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-rtl " "Found design unit 1: TestBench-rtl" {  } { { "TestBench.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/TestBench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503632 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/TestBench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434503632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-rtl " "Found design unit 1: Numpad-rtl" {  } { { "Numpad.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/Numpad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/Numpad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDisplay-rtl " "Found design unit 1: SevenSegmentDisplay-rtl" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503635 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434503635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434503635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegmentDisplay " "Elaborating entity \"SevenSegmentDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586434503670 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display SevenSegmentDisplay.vhd(11) " "VHDL Signal Declaration warning at SevenSegmentDisplay.vhd(11): used implicit default value for signal \"display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586434503672 "|SevenSegmentDisplay"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] GND " "Pin \"display\[7\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[8\] GND " "Pin \"display\[8\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[9\] GND " "Pin \"display\[9\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[10\] GND " "Pin \"display\[10\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[11\] GND " "Pin \"display\[11\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[12\] GND " "Pin \"display\[12\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[13\] GND " "Pin \"display\[13\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[14\] GND " "Pin \"display\[14\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[15\] GND " "Pin \"display\[15\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[16\] GND " "Pin \"display\[16\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[17\] GND " "Pin \"display\[17\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[18\] GND " "Pin \"display\[18\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[19\] GND " "Pin \"display\[19\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[20\] GND " "Pin \"display\[20\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[21\] GND " "Pin \"display\[21\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[22\] GND " "Pin \"display\[22\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[23\] GND " "Pin \"display\[23\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[24\] GND " "Pin \"display\[24\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[25\] GND " "Pin \"display\[25\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[26\] GND " "Pin \"display\[26\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[27\] GND " "Pin \"display\[27\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[28\] GND " "Pin \"display\[28\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[29\] GND " "Pin \"display\[29\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[30\] GND " "Pin \"display\[30\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[31\] GND " "Pin \"display\[31\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[32\] GND " "Pin \"display\[32\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[33\] GND " "Pin \"display\[33\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[34\] GND " "Pin \"display\[34\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[35\] GND " "Pin \"display\[35\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[36\] GND " "Pin \"display\[36\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[37\] GND " "Pin \"display\[37\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[38\] GND " "Pin \"display\[38\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[39\] GND " "Pin \"display\[39\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[40\] GND " "Pin \"display\[40\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[41\] GND " "Pin \"display\[41\]\" is stuck at GND" {  } { { "SevenSegmentDisplay.vhd" "" { Text "C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/Numpad_7seg/SevenSegmentDisplay.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586434504056 "|SevenSegmentDisplay|display[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586434504056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586434504193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434504193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586434504272 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586434504272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586434504272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586434504304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 14:15:04 2020 " "Processing ended: Thu Apr 09 14:15:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586434504304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586434504304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586434504304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434504304 ""}
