#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  9 09:16:47 2023
# Process ID: 32131
# Current directory: /home/ubuntu/123123/lab-caravel_fir/testbench/counter_la_fir
# Command line: vivado
# Log file: /home/ubuntu/123123/lab-caravel_fir/testbench/counter_la_fir/vivado.log
# Journal file: /home/ubuntu/123123/lab-caravel_fir/testbench/counter_la_fir/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2295.688 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ubuntu/123123/lab-caravel_fir/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7599.500 ; gain = 78.531 ; free physical = 2341 ; free virtual = 8293
update_compile_order -fileset sources_1
add_files -norecurse {/home/ubuntu/123123/lab-caravel_fir/rtl/user/wb_to_axi.v /home/ubuntu/123123/lab-caravel_fir/rtl/user/wb_to_ram.v /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_proj_example.counter.v}
update_compile_order -fileset sources_1
set_property top user_proj_example [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 2
[Thu Nov  9 09:19:14 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/runme.log
add_files -norecurse /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_project_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_project_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_project_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/123123/lab-caravel_fir/rtl/user/wb_to_ram.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/123123/lab-caravel_fir/rtl/user/wb_to_ram.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/sources_1/imports/user/bram.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/sources_1/imports/user/bram.v
add_files -norecurse /home/ubuntu/123123/lab-caravel_fir/rtl/user/wb_to_ram.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov  9 09:26:10 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_proj_example.counter.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_proj_example.counter.v
update_compile_order -fileset sources_1
add_files -norecurse /home/ubuntu/123123/lab-caravel_fir/rtl/user/user_proj_example.counter_1.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov  9 09:32:09 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/runme.log
add_files -norecurse /home/ubuntu/123123/lab-caravel_fir/rtl/user/bram.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov  9 09:35:29 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7956.672 ; gain = 0.000 ; free physical = 2206 ; free virtual = 8150
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/constrs_1/new/constraint_1.xdc]
Finished Parsing XDC File [/home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/constrs_1/new/constraint_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7964.676 ; gain = 0.000 ; free physical = 2101 ; free virtual = 8045
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7980.680 ; gain = 24.008 ; free physical = 2010 ; free virtual = 7954
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/123123/lab-caravel_fir/project_1/timing_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 2
[Thu Nov  9 09:38:51 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/123123/lab-caravel_fir/project_1/project_1.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/123123/lab-caravel_fir/project_1/timing_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 09:57:05 2023...
