
AVALON_App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014a70  080041e0  080041e0  000041e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08018c50  08018c50  00018c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018ea8  08018ea8  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08018ea8  08018ea8  00018ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018eb0  08018eb0  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018eb0  08018eb0  00018eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018eb4  08018eb4  00018eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08018eb8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005624  200001f0  080190a8  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005814  080190a8  00025814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   000353b9  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000076fa  00000000  00000000  00055691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002800  00000000  00000000  0005cd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ea4  00000000  00000000  0005f590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032fc2  00000000  00000000  00061434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00038e36  00000000  00000000  000943f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00128606  00000000  00000000  000cd22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ae20  00000000  00000000  001f5834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00200654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000010  00000000  00000000  002006c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080041e0 <__do_global_dtors_aux>:
 80041e0:	b510      	push	{r4, lr}
 80041e2:	4c05      	ldr	r4, [pc, #20]	; (80041f8 <__do_global_dtors_aux+0x18>)
 80041e4:	7823      	ldrb	r3, [r4, #0]
 80041e6:	b933      	cbnz	r3, 80041f6 <__do_global_dtors_aux+0x16>
 80041e8:	4b04      	ldr	r3, [pc, #16]	; (80041fc <__do_global_dtors_aux+0x1c>)
 80041ea:	b113      	cbz	r3, 80041f2 <__do_global_dtors_aux+0x12>
 80041ec:	4804      	ldr	r0, [pc, #16]	; (8004200 <__do_global_dtors_aux+0x20>)
 80041ee:	f3af 8000 	nop.w
 80041f2:	2301      	movs	r3, #1
 80041f4:	7023      	strb	r3, [r4, #0]
 80041f6:	bd10      	pop	{r4, pc}
 80041f8:	200001f0 	.word	0x200001f0
 80041fc:	00000000 	.word	0x00000000
 8004200:	08018c38 	.word	0x08018c38

08004204 <frame_dummy>:
 8004204:	b508      	push	{r3, lr}
 8004206:	4b03      	ldr	r3, [pc, #12]	; (8004214 <frame_dummy+0x10>)
 8004208:	b11b      	cbz	r3, 8004212 <frame_dummy+0xe>
 800420a:	4903      	ldr	r1, [pc, #12]	; (8004218 <frame_dummy+0x14>)
 800420c:	4803      	ldr	r0, [pc, #12]	; (800421c <frame_dummy+0x18>)
 800420e:	f3af 8000 	nop.w
 8004212:	bd08      	pop	{r3, pc}
 8004214:	00000000 	.word	0x00000000
 8004218:	200001f4 	.word	0x200001f4
 800421c:	08018c38 	.word	0x08018c38

08004220 <strcmp>:
 8004220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004228:	2a01      	cmp	r2, #1
 800422a:	bf28      	it	cs
 800422c:	429a      	cmpcs	r2, r3
 800422e:	d0f7      	beq.n	8004220 <strcmp>
 8004230:	1ad0      	subs	r0, r2, r3
 8004232:	4770      	bx	lr

08004234 <strlen>:
 8004234:	4603      	mov	r3, r0
 8004236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800423a:	2a00      	cmp	r2, #0
 800423c:	d1fb      	bne.n	8004236 <strlen+0x2>
 800423e:	1a18      	subs	r0, r3, r0
 8004240:	3801      	subs	r0, #1
 8004242:	4770      	bx	lr

08004244 <__aeabi_drsub>:
 8004244:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8004248:	e002      	b.n	8004250 <__adddf3>
 800424a:	bf00      	nop

0800424c <__aeabi_dsub>:
 800424c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08004250 <__adddf3>:
 8004250:	b530      	push	{r4, r5, lr}
 8004252:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004256:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800425a:	ea94 0f05 	teq	r4, r5
 800425e:	bf08      	it	eq
 8004260:	ea90 0f02 	teqeq	r0, r2
 8004264:	bf1f      	itttt	ne
 8004266:	ea54 0c00 	orrsne.w	ip, r4, r0
 800426a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800426e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004272:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004276:	f000 80e2 	beq.w	800443e <__adddf3+0x1ee>
 800427a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800427e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004282:	bfb8      	it	lt
 8004284:	426d      	neglt	r5, r5
 8004286:	dd0c      	ble.n	80042a2 <__adddf3+0x52>
 8004288:	442c      	add	r4, r5
 800428a:	ea80 0202 	eor.w	r2, r0, r2
 800428e:	ea81 0303 	eor.w	r3, r1, r3
 8004292:	ea82 0000 	eor.w	r0, r2, r0
 8004296:	ea83 0101 	eor.w	r1, r3, r1
 800429a:	ea80 0202 	eor.w	r2, r0, r2
 800429e:	ea81 0303 	eor.w	r3, r1, r3
 80042a2:	2d36      	cmp	r5, #54	; 0x36
 80042a4:	bf88      	it	hi
 80042a6:	bd30      	pophi	{r4, r5, pc}
 80042a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80042ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80042b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80042b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80042b8:	d002      	beq.n	80042c0 <__adddf3+0x70>
 80042ba:	4240      	negs	r0, r0
 80042bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80042c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80042c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80042c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80042cc:	d002      	beq.n	80042d4 <__adddf3+0x84>
 80042ce:	4252      	negs	r2, r2
 80042d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80042d4:	ea94 0f05 	teq	r4, r5
 80042d8:	f000 80a7 	beq.w	800442a <__adddf3+0x1da>
 80042dc:	f1a4 0401 	sub.w	r4, r4, #1
 80042e0:	f1d5 0e20 	rsbs	lr, r5, #32
 80042e4:	db0d      	blt.n	8004302 <__adddf3+0xb2>
 80042e6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80042ea:	fa22 f205 	lsr.w	r2, r2, r5
 80042ee:	1880      	adds	r0, r0, r2
 80042f0:	f141 0100 	adc.w	r1, r1, #0
 80042f4:	fa03 f20e 	lsl.w	r2, r3, lr
 80042f8:	1880      	adds	r0, r0, r2
 80042fa:	fa43 f305 	asr.w	r3, r3, r5
 80042fe:	4159      	adcs	r1, r3
 8004300:	e00e      	b.n	8004320 <__adddf3+0xd0>
 8004302:	f1a5 0520 	sub.w	r5, r5, #32
 8004306:	f10e 0e20 	add.w	lr, lr, #32
 800430a:	2a01      	cmp	r2, #1
 800430c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004310:	bf28      	it	cs
 8004312:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004316:	fa43 f305 	asr.w	r3, r3, r5
 800431a:	18c0      	adds	r0, r0, r3
 800431c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004320:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004324:	d507      	bpl.n	8004336 <__adddf3+0xe6>
 8004326:	f04f 0e00 	mov.w	lr, #0
 800432a:	f1dc 0c00 	rsbs	ip, ip, #0
 800432e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8004332:	eb6e 0101 	sbc.w	r1, lr, r1
 8004336:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800433a:	d31b      	bcc.n	8004374 <__adddf3+0x124>
 800433c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8004340:	d30c      	bcc.n	800435c <__adddf3+0x10c>
 8004342:	0849      	lsrs	r1, r1, #1
 8004344:	ea5f 0030 	movs.w	r0, r0, rrx
 8004348:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800434c:	f104 0401 	add.w	r4, r4, #1
 8004350:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004354:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004358:	f080 809a 	bcs.w	8004490 <__adddf3+0x240>
 800435c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8004360:	bf08      	it	eq
 8004362:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004366:	f150 0000 	adcs.w	r0, r0, #0
 800436a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800436e:	ea41 0105 	orr.w	r1, r1, r5
 8004372:	bd30      	pop	{r4, r5, pc}
 8004374:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004378:	4140      	adcs	r0, r0
 800437a:	eb41 0101 	adc.w	r1, r1, r1
 800437e:	3c01      	subs	r4, #1
 8004380:	bf28      	it	cs
 8004382:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8004386:	d2e9      	bcs.n	800435c <__adddf3+0x10c>
 8004388:	f091 0f00 	teq	r1, #0
 800438c:	bf04      	itt	eq
 800438e:	4601      	moveq	r1, r0
 8004390:	2000      	moveq	r0, #0
 8004392:	fab1 f381 	clz	r3, r1
 8004396:	bf08      	it	eq
 8004398:	3320      	addeq	r3, #32
 800439a:	f1a3 030b 	sub.w	r3, r3, #11
 800439e:	f1b3 0220 	subs.w	r2, r3, #32
 80043a2:	da0c      	bge.n	80043be <__adddf3+0x16e>
 80043a4:	320c      	adds	r2, #12
 80043a6:	dd08      	ble.n	80043ba <__adddf3+0x16a>
 80043a8:	f102 0c14 	add.w	ip, r2, #20
 80043ac:	f1c2 020c 	rsb	r2, r2, #12
 80043b0:	fa01 f00c 	lsl.w	r0, r1, ip
 80043b4:	fa21 f102 	lsr.w	r1, r1, r2
 80043b8:	e00c      	b.n	80043d4 <__adddf3+0x184>
 80043ba:	f102 0214 	add.w	r2, r2, #20
 80043be:	bfd8      	it	le
 80043c0:	f1c2 0c20 	rsble	ip, r2, #32
 80043c4:	fa01 f102 	lsl.w	r1, r1, r2
 80043c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80043cc:	bfdc      	itt	le
 80043ce:	ea41 010c 	orrle.w	r1, r1, ip
 80043d2:	4090      	lslle	r0, r2
 80043d4:	1ae4      	subs	r4, r4, r3
 80043d6:	bfa2      	ittt	ge
 80043d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80043dc:	4329      	orrge	r1, r5
 80043de:	bd30      	popge	{r4, r5, pc}
 80043e0:	ea6f 0404 	mvn.w	r4, r4
 80043e4:	3c1f      	subs	r4, #31
 80043e6:	da1c      	bge.n	8004422 <__adddf3+0x1d2>
 80043e8:	340c      	adds	r4, #12
 80043ea:	dc0e      	bgt.n	800440a <__adddf3+0x1ba>
 80043ec:	f104 0414 	add.w	r4, r4, #20
 80043f0:	f1c4 0220 	rsb	r2, r4, #32
 80043f4:	fa20 f004 	lsr.w	r0, r0, r4
 80043f8:	fa01 f302 	lsl.w	r3, r1, r2
 80043fc:	ea40 0003 	orr.w	r0, r0, r3
 8004400:	fa21 f304 	lsr.w	r3, r1, r4
 8004404:	ea45 0103 	orr.w	r1, r5, r3
 8004408:	bd30      	pop	{r4, r5, pc}
 800440a:	f1c4 040c 	rsb	r4, r4, #12
 800440e:	f1c4 0220 	rsb	r2, r4, #32
 8004412:	fa20 f002 	lsr.w	r0, r0, r2
 8004416:	fa01 f304 	lsl.w	r3, r1, r4
 800441a:	ea40 0003 	orr.w	r0, r0, r3
 800441e:	4629      	mov	r1, r5
 8004420:	bd30      	pop	{r4, r5, pc}
 8004422:	fa21 f004 	lsr.w	r0, r1, r4
 8004426:	4629      	mov	r1, r5
 8004428:	bd30      	pop	{r4, r5, pc}
 800442a:	f094 0f00 	teq	r4, #0
 800442e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8004432:	bf06      	itte	eq
 8004434:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004438:	3401      	addeq	r4, #1
 800443a:	3d01      	subne	r5, #1
 800443c:	e74e      	b.n	80042dc <__adddf3+0x8c>
 800443e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004442:	bf18      	it	ne
 8004444:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004448:	d029      	beq.n	800449e <__adddf3+0x24e>
 800444a:	ea94 0f05 	teq	r4, r5
 800444e:	bf08      	it	eq
 8004450:	ea90 0f02 	teqeq	r0, r2
 8004454:	d005      	beq.n	8004462 <__adddf3+0x212>
 8004456:	ea54 0c00 	orrs.w	ip, r4, r0
 800445a:	bf04      	itt	eq
 800445c:	4619      	moveq	r1, r3
 800445e:	4610      	moveq	r0, r2
 8004460:	bd30      	pop	{r4, r5, pc}
 8004462:	ea91 0f03 	teq	r1, r3
 8004466:	bf1e      	ittt	ne
 8004468:	2100      	movne	r1, #0
 800446a:	2000      	movne	r0, #0
 800446c:	bd30      	popne	{r4, r5, pc}
 800446e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004472:	d105      	bne.n	8004480 <__adddf3+0x230>
 8004474:	0040      	lsls	r0, r0, #1
 8004476:	4149      	adcs	r1, r1
 8004478:	bf28      	it	cs
 800447a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800447e:	bd30      	pop	{r4, r5, pc}
 8004480:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004484:	bf3c      	itt	cc
 8004486:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800448a:	bd30      	popcc	{r4, r5, pc}
 800448c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004490:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004494:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004498:	f04f 0000 	mov.w	r0, #0
 800449c:	bd30      	pop	{r4, r5, pc}
 800449e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044a2:	bf1a      	itte	ne
 80044a4:	4619      	movne	r1, r3
 80044a6:	4610      	movne	r0, r2
 80044a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80044ac:	bf1c      	itt	ne
 80044ae:	460b      	movne	r3, r1
 80044b0:	4602      	movne	r2, r0
 80044b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80044b6:	bf06      	itte	eq
 80044b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80044bc:	ea91 0f03 	teqeq	r1, r3
 80044c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80044c4:	bd30      	pop	{r4, r5, pc}
 80044c6:	bf00      	nop

080044c8 <__aeabi_ui2d>:
 80044c8:	f090 0f00 	teq	r0, #0
 80044cc:	bf04      	itt	eq
 80044ce:	2100      	moveq	r1, #0
 80044d0:	4770      	bxeq	lr
 80044d2:	b530      	push	{r4, r5, lr}
 80044d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80044d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80044dc:	f04f 0500 	mov.w	r5, #0
 80044e0:	f04f 0100 	mov.w	r1, #0
 80044e4:	e750      	b.n	8004388 <__adddf3+0x138>
 80044e6:	bf00      	nop

080044e8 <__aeabi_i2d>:
 80044e8:	f090 0f00 	teq	r0, #0
 80044ec:	bf04      	itt	eq
 80044ee:	2100      	moveq	r1, #0
 80044f0:	4770      	bxeq	lr
 80044f2:	b530      	push	{r4, r5, lr}
 80044f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80044f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80044fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004500:	bf48      	it	mi
 8004502:	4240      	negmi	r0, r0
 8004504:	f04f 0100 	mov.w	r1, #0
 8004508:	e73e      	b.n	8004388 <__adddf3+0x138>
 800450a:	bf00      	nop

0800450c <__aeabi_f2d>:
 800450c:	0042      	lsls	r2, r0, #1
 800450e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8004512:	ea4f 0131 	mov.w	r1, r1, rrx
 8004516:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800451a:	bf1f      	itttt	ne
 800451c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8004520:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004524:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004528:	4770      	bxne	lr
 800452a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800452e:	bf08      	it	eq
 8004530:	4770      	bxeq	lr
 8004532:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8004536:	bf04      	itt	eq
 8004538:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800453c:	4770      	bxeq	lr
 800453e:	b530      	push	{r4, r5, lr}
 8004540:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004544:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004548:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800454c:	e71c      	b.n	8004388 <__adddf3+0x138>
 800454e:	bf00      	nop

08004550 <__aeabi_ul2d>:
 8004550:	ea50 0201 	orrs.w	r2, r0, r1
 8004554:	bf08      	it	eq
 8004556:	4770      	bxeq	lr
 8004558:	b530      	push	{r4, r5, lr}
 800455a:	f04f 0500 	mov.w	r5, #0
 800455e:	e00a      	b.n	8004576 <__aeabi_l2d+0x16>

08004560 <__aeabi_l2d>:
 8004560:	ea50 0201 	orrs.w	r2, r0, r1
 8004564:	bf08      	it	eq
 8004566:	4770      	bxeq	lr
 8004568:	b530      	push	{r4, r5, lr}
 800456a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800456e:	d502      	bpl.n	8004576 <__aeabi_l2d+0x16>
 8004570:	4240      	negs	r0, r0
 8004572:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004576:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800457a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800457e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004582:	f43f aed8 	beq.w	8004336 <__adddf3+0xe6>
 8004586:	f04f 0203 	mov.w	r2, #3
 800458a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800458e:	bf18      	it	ne
 8004590:	3203      	addne	r2, #3
 8004592:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004596:	bf18      	it	ne
 8004598:	3203      	addne	r2, #3
 800459a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800459e:	f1c2 0320 	rsb	r3, r2, #32
 80045a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80045a6:	fa20 f002 	lsr.w	r0, r0, r2
 80045aa:	fa01 fe03 	lsl.w	lr, r1, r3
 80045ae:	ea40 000e 	orr.w	r0, r0, lr
 80045b2:	fa21 f102 	lsr.w	r1, r1, r2
 80045b6:	4414      	add	r4, r2
 80045b8:	e6bd      	b.n	8004336 <__adddf3+0xe6>
 80045ba:	bf00      	nop

080045bc <__aeabi_dmul>:
 80045bc:	b570      	push	{r4, r5, r6, lr}
 80045be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80045c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80045c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80045ca:	bf1d      	ittte	ne
 80045cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80045d0:	ea94 0f0c 	teqne	r4, ip
 80045d4:	ea95 0f0c 	teqne	r5, ip
 80045d8:	f000 f8de 	bleq	8004798 <__aeabi_dmul+0x1dc>
 80045dc:	442c      	add	r4, r5
 80045de:	ea81 0603 	eor.w	r6, r1, r3
 80045e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80045e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80045ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80045ee:	bf18      	it	ne
 80045f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80045f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80045f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045fc:	d038      	beq.n	8004670 <__aeabi_dmul+0xb4>
 80045fe:	fba0 ce02 	umull	ip, lr, r0, r2
 8004602:	f04f 0500 	mov.w	r5, #0
 8004606:	fbe1 e502 	umlal	lr, r5, r1, r2
 800460a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800460e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004612:	f04f 0600 	mov.w	r6, #0
 8004616:	fbe1 5603 	umlal	r5, r6, r1, r3
 800461a:	f09c 0f00 	teq	ip, #0
 800461e:	bf18      	it	ne
 8004620:	f04e 0e01 	orrne.w	lr, lr, #1
 8004624:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004628:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800462c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004630:	d204      	bcs.n	800463c <__aeabi_dmul+0x80>
 8004632:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004636:	416d      	adcs	r5, r5
 8004638:	eb46 0606 	adc.w	r6, r6, r6
 800463c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004640:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004644:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004648:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800464c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004650:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004654:	bf88      	it	hi
 8004656:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800465a:	d81e      	bhi.n	800469a <__aeabi_dmul+0xde>
 800465c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004660:	bf08      	it	eq
 8004662:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004666:	f150 0000 	adcs.w	r0, r0, #0
 800466a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800466e:	bd70      	pop	{r4, r5, r6, pc}
 8004670:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004674:	ea46 0101 	orr.w	r1, r6, r1
 8004678:	ea40 0002 	orr.w	r0, r0, r2
 800467c:	ea81 0103 	eor.w	r1, r1, r3
 8004680:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004684:	bfc2      	ittt	gt
 8004686:	ebd4 050c 	rsbsgt	r5, r4, ip
 800468a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800468e:	bd70      	popgt	{r4, r5, r6, pc}
 8004690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004694:	f04f 0e00 	mov.w	lr, #0
 8004698:	3c01      	subs	r4, #1
 800469a:	f300 80ab 	bgt.w	80047f4 <__aeabi_dmul+0x238>
 800469e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80046a2:	bfde      	ittt	le
 80046a4:	2000      	movle	r0, #0
 80046a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80046aa:	bd70      	pople	{r4, r5, r6, pc}
 80046ac:	f1c4 0400 	rsb	r4, r4, #0
 80046b0:	3c20      	subs	r4, #32
 80046b2:	da35      	bge.n	8004720 <__aeabi_dmul+0x164>
 80046b4:	340c      	adds	r4, #12
 80046b6:	dc1b      	bgt.n	80046f0 <__aeabi_dmul+0x134>
 80046b8:	f104 0414 	add.w	r4, r4, #20
 80046bc:	f1c4 0520 	rsb	r5, r4, #32
 80046c0:	fa00 f305 	lsl.w	r3, r0, r5
 80046c4:	fa20 f004 	lsr.w	r0, r0, r4
 80046c8:	fa01 f205 	lsl.w	r2, r1, r5
 80046cc:	ea40 0002 	orr.w	r0, r0, r2
 80046d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80046d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80046d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80046dc:	fa21 f604 	lsr.w	r6, r1, r4
 80046e0:	eb42 0106 	adc.w	r1, r2, r6
 80046e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80046e8:	bf08      	it	eq
 80046ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80046ee:	bd70      	pop	{r4, r5, r6, pc}
 80046f0:	f1c4 040c 	rsb	r4, r4, #12
 80046f4:	f1c4 0520 	rsb	r5, r4, #32
 80046f8:	fa00 f304 	lsl.w	r3, r0, r4
 80046fc:	fa20 f005 	lsr.w	r0, r0, r5
 8004700:	fa01 f204 	lsl.w	r2, r1, r4
 8004704:	ea40 0002 	orr.w	r0, r0, r2
 8004708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800470c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004710:	f141 0100 	adc.w	r1, r1, #0
 8004714:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004718:	bf08      	it	eq
 800471a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800471e:	bd70      	pop	{r4, r5, r6, pc}
 8004720:	f1c4 0520 	rsb	r5, r4, #32
 8004724:	fa00 f205 	lsl.w	r2, r0, r5
 8004728:	ea4e 0e02 	orr.w	lr, lr, r2
 800472c:	fa20 f304 	lsr.w	r3, r0, r4
 8004730:	fa01 f205 	lsl.w	r2, r1, r5
 8004734:	ea43 0302 	orr.w	r3, r3, r2
 8004738:	fa21 f004 	lsr.w	r0, r1, r4
 800473c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004740:	fa21 f204 	lsr.w	r2, r1, r4
 8004744:	ea20 0002 	bic.w	r0, r0, r2
 8004748:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800474c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004750:	bf08      	it	eq
 8004752:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004756:	bd70      	pop	{r4, r5, r6, pc}
 8004758:	f094 0f00 	teq	r4, #0
 800475c:	d10f      	bne.n	800477e <__aeabi_dmul+0x1c2>
 800475e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004762:	0040      	lsls	r0, r0, #1
 8004764:	eb41 0101 	adc.w	r1, r1, r1
 8004768:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800476c:	bf08      	it	eq
 800476e:	3c01      	subeq	r4, #1
 8004770:	d0f7      	beq.n	8004762 <__aeabi_dmul+0x1a6>
 8004772:	ea41 0106 	orr.w	r1, r1, r6
 8004776:	f095 0f00 	teq	r5, #0
 800477a:	bf18      	it	ne
 800477c:	4770      	bxne	lr
 800477e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004782:	0052      	lsls	r2, r2, #1
 8004784:	eb43 0303 	adc.w	r3, r3, r3
 8004788:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800478c:	bf08      	it	eq
 800478e:	3d01      	subeq	r5, #1
 8004790:	d0f7      	beq.n	8004782 <__aeabi_dmul+0x1c6>
 8004792:	ea43 0306 	orr.w	r3, r3, r6
 8004796:	4770      	bx	lr
 8004798:	ea94 0f0c 	teq	r4, ip
 800479c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80047a0:	bf18      	it	ne
 80047a2:	ea95 0f0c 	teqne	r5, ip
 80047a6:	d00c      	beq.n	80047c2 <__aeabi_dmul+0x206>
 80047a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80047ac:	bf18      	it	ne
 80047ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80047b2:	d1d1      	bne.n	8004758 <__aeabi_dmul+0x19c>
 80047b4:	ea81 0103 	eor.w	r1, r1, r3
 80047b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80047bc:	f04f 0000 	mov.w	r0, #0
 80047c0:	bd70      	pop	{r4, r5, r6, pc}
 80047c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80047c6:	bf06      	itte	eq
 80047c8:	4610      	moveq	r0, r2
 80047ca:	4619      	moveq	r1, r3
 80047cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80047d0:	d019      	beq.n	8004806 <__aeabi_dmul+0x24a>
 80047d2:	ea94 0f0c 	teq	r4, ip
 80047d6:	d102      	bne.n	80047de <__aeabi_dmul+0x222>
 80047d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80047dc:	d113      	bne.n	8004806 <__aeabi_dmul+0x24a>
 80047de:	ea95 0f0c 	teq	r5, ip
 80047e2:	d105      	bne.n	80047f0 <__aeabi_dmul+0x234>
 80047e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80047e8:	bf1c      	itt	ne
 80047ea:	4610      	movne	r0, r2
 80047ec:	4619      	movne	r1, r3
 80047ee:	d10a      	bne.n	8004806 <__aeabi_dmul+0x24a>
 80047f0:	ea81 0103 	eor.w	r1, r1, r3
 80047f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80047f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80047fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004800:	f04f 0000 	mov.w	r0, #0
 8004804:	bd70      	pop	{r4, r5, r6, pc}
 8004806:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800480a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800480e:	bd70      	pop	{r4, r5, r6, pc}

08004810 <__aeabi_ddiv>:
 8004810:	b570      	push	{r4, r5, r6, lr}
 8004812:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004816:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800481a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800481e:	bf1d      	ittte	ne
 8004820:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004824:	ea94 0f0c 	teqne	r4, ip
 8004828:	ea95 0f0c 	teqne	r5, ip
 800482c:	f000 f8a7 	bleq	800497e <__aeabi_ddiv+0x16e>
 8004830:	eba4 0405 	sub.w	r4, r4, r5
 8004834:	ea81 0e03 	eor.w	lr, r1, r3
 8004838:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800483c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004840:	f000 8088 	beq.w	8004954 <__aeabi_ddiv+0x144>
 8004844:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004848:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800484c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004850:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004854:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004858:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800485c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004860:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004864:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004868:	429d      	cmp	r5, r3
 800486a:	bf08      	it	eq
 800486c:	4296      	cmpeq	r6, r2
 800486e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004872:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004876:	d202      	bcs.n	800487e <__aeabi_ddiv+0x6e>
 8004878:	085b      	lsrs	r3, r3, #1
 800487a:	ea4f 0232 	mov.w	r2, r2, rrx
 800487e:	1ab6      	subs	r6, r6, r2
 8004880:	eb65 0503 	sbc.w	r5, r5, r3
 8004884:	085b      	lsrs	r3, r3, #1
 8004886:	ea4f 0232 	mov.w	r2, r2, rrx
 800488a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800488e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004892:	ebb6 0e02 	subs.w	lr, r6, r2
 8004896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800489a:	bf22      	ittt	cs
 800489c:	1ab6      	subcs	r6, r6, r2
 800489e:	4675      	movcs	r5, lr
 80048a0:	ea40 000c 	orrcs.w	r0, r0, ip
 80048a4:	085b      	lsrs	r3, r3, #1
 80048a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80048aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80048ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048b2:	bf22      	ittt	cs
 80048b4:	1ab6      	subcs	r6, r6, r2
 80048b6:	4675      	movcs	r5, lr
 80048b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80048bc:	085b      	lsrs	r3, r3, #1
 80048be:	ea4f 0232 	mov.w	r2, r2, rrx
 80048c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80048c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048ca:	bf22      	ittt	cs
 80048cc:	1ab6      	subcs	r6, r6, r2
 80048ce:	4675      	movcs	r5, lr
 80048d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80048d4:	085b      	lsrs	r3, r3, #1
 80048d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80048da:	ebb6 0e02 	subs.w	lr, r6, r2
 80048de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048e2:	bf22      	ittt	cs
 80048e4:	1ab6      	subcs	r6, r6, r2
 80048e6:	4675      	movcs	r5, lr
 80048e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80048ec:	ea55 0e06 	orrs.w	lr, r5, r6
 80048f0:	d018      	beq.n	8004924 <__aeabi_ddiv+0x114>
 80048f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80048f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80048fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80048fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004902:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004906:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800490a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800490e:	d1c0      	bne.n	8004892 <__aeabi_ddiv+0x82>
 8004910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004914:	d10b      	bne.n	800492e <__aeabi_ddiv+0x11e>
 8004916:	ea41 0100 	orr.w	r1, r1, r0
 800491a:	f04f 0000 	mov.w	r0, #0
 800491e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004922:	e7b6      	b.n	8004892 <__aeabi_ddiv+0x82>
 8004924:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004928:	bf04      	itt	eq
 800492a:	4301      	orreq	r1, r0
 800492c:	2000      	moveq	r0, #0
 800492e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004932:	bf88      	it	hi
 8004934:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004938:	f63f aeaf 	bhi.w	800469a <__aeabi_dmul+0xde>
 800493c:	ebb5 0c03 	subs.w	ip, r5, r3
 8004940:	bf04      	itt	eq
 8004942:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004946:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800494a:	f150 0000 	adcs.w	r0, r0, #0
 800494e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004952:	bd70      	pop	{r4, r5, r6, pc}
 8004954:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004958:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800495c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004960:	bfc2      	ittt	gt
 8004962:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004966:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800496a:	bd70      	popgt	{r4, r5, r6, pc}
 800496c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004970:	f04f 0e00 	mov.w	lr, #0
 8004974:	3c01      	subs	r4, #1
 8004976:	e690      	b.n	800469a <__aeabi_dmul+0xde>
 8004978:	ea45 0e06 	orr.w	lr, r5, r6
 800497c:	e68d      	b.n	800469a <__aeabi_dmul+0xde>
 800497e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004982:	ea94 0f0c 	teq	r4, ip
 8004986:	bf08      	it	eq
 8004988:	ea95 0f0c 	teqeq	r5, ip
 800498c:	f43f af3b 	beq.w	8004806 <__aeabi_dmul+0x24a>
 8004990:	ea94 0f0c 	teq	r4, ip
 8004994:	d10a      	bne.n	80049ac <__aeabi_ddiv+0x19c>
 8004996:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800499a:	f47f af34 	bne.w	8004806 <__aeabi_dmul+0x24a>
 800499e:	ea95 0f0c 	teq	r5, ip
 80049a2:	f47f af25 	bne.w	80047f0 <__aeabi_dmul+0x234>
 80049a6:	4610      	mov	r0, r2
 80049a8:	4619      	mov	r1, r3
 80049aa:	e72c      	b.n	8004806 <__aeabi_dmul+0x24a>
 80049ac:	ea95 0f0c 	teq	r5, ip
 80049b0:	d106      	bne.n	80049c0 <__aeabi_ddiv+0x1b0>
 80049b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80049b6:	f43f aefd 	beq.w	80047b4 <__aeabi_dmul+0x1f8>
 80049ba:	4610      	mov	r0, r2
 80049bc:	4619      	mov	r1, r3
 80049be:	e722      	b.n	8004806 <__aeabi_dmul+0x24a>
 80049c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80049c4:	bf18      	it	ne
 80049c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80049ca:	f47f aec5 	bne.w	8004758 <__aeabi_dmul+0x19c>
 80049ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80049d2:	f47f af0d 	bne.w	80047f0 <__aeabi_dmul+0x234>
 80049d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80049da:	f47f aeeb 	bne.w	80047b4 <__aeabi_dmul+0x1f8>
 80049de:	e712      	b.n	8004806 <__aeabi_dmul+0x24a>

080049e0 <__gedf2>:
 80049e0:	f04f 3cff 	mov.w	ip, #4294967295
 80049e4:	e006      	b.n	80049f4 <__cmpdf2+0x4>
 80049e6:	bf00      	nop

080049e8 <__ledf2>:
 80049e8:	f04f 0c01 	mov.w	ip, #1
 80049ec:	e002      	b.n	80049f4 <__cmpdf2+0x4>
 80049ee:	bf00      	nop

080049f0 <__cmpdf2>:
 80049f0:	f04f 0c01 	mov.w	ip, #1
 80049f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80049f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80049fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a04:	bf18      	it	ne
 8004a06:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004a0a:	d01b      	beq.n	8004a44 <__cmpdf2+0x54>
 8004a0c:	b001      	add	sp, #4
 8004a0e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004a12:	bf0c      	ite	eq
 8004a14:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004a18:	ea91 0f03 	teqne	r1, r3
 8004a1c:	bf02      	ittt	eq
 8004a1e:	ea90 0f02 	teqeq	r0, r2
 8004a22:	2000      	moveq	r0, #0
 8004a24:	4770      	bxeq	lr
 8004a26:	f110 0f00 	cmn.w	r0, #0
 8004a2a:	ea91 0f03 	teq	r1, r3
 8004a2e:	bf58      	it	pl
 8004a30:	4299      	cmppl	r1, r3
 8004a32:	bf08      	it	eq
 8004a34:	4290      	cmpeq	r0, r2
 8004a36:	bf2c      	ite	cs
 8004a38:	17d8      	asrcs	r0, r3, #31
 8004a3a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004a3e:	f040 0001 	orr.w	r0, r0, #1
 8004a42:	4770      	bx	lr
 8004a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a4c:	d102      	bne.n	8004a54 <__cmpdf2+0x64>
 8004a4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004a52:	d107      	bne.n	8004a64 <__cmpdf2+0x74>
 8004a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a5c:	d1d6      	bne.n	8004a0c <__cmpdf2+0x1c>
 8004a5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004a62:	d0d3      	beq.n	8004a0c <__cmpdf2+0x1c>
 8004a64:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop

08004a6c <__aeabi_cdrcmple>:
 8004a6c:	4684      	mov	ip, r0
 8004a6e:	4610      	mov	r0, r2
 8004a70:	4662      	mov	r2, ip
 8004a72:	468c      	mov	ip, r1
 8004a74:	4619      	mov	r1, r3
 8004a76:	4663      	mov	r3, ip
 8004a78:	e000      	b.n	8004a7c <__aeabi_cdcmpeq>
 8004a7a:	bf00      	nop

08004a7c <__aeabi_cdcmpeq>:
 8004a7c:	b501      	push	{r0, lr}
 8004a7e:	f7ff ffb7 	bl	80049f0 <__cmpdf2>
 8004a82:	2800      	cmp	r0, #0
 8004a84:	bf48      	it	mi
 8004a86:	f110 0f00 	cmnmi.w	r0, #0
 8004a8a:	bd01      	pop	{r0, pc}

08004a8c <__aeabi_dcmpeq>:
 8004a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004a90:	f7ff fff4 	bl	8004a7c <__aeabi_cdcmpeq>
 8004a94:	bf0c      	ite	eq
 8004a96:	2001      	moveq	r0, #1
 8004a98:	2000      	movne	r0, #0
 8004a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8004a9e:	bf00      	nop

08004aa0 <__aeabi_dcmplt>:
 8004aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004aa4:	f7ff ffea 	bl	8004a7c <__aeabi_cdcmpeq>
 8004aa8:	bf34      	ite	cc
 8004aaa:	2001      	movcc	r0, #1
 8004aac:	2000      	movcs	r0, #0
 8004aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ab2:	bf00      	nop

08004ab4 <__aeabi_dcmple>:
 8004ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ab8:	f7ff ffe0 	bl	8004a7c <__aeabi_cdcmpeq>
 8004abc:	bf94      	ite	ls
 8004abe:	2001      	movls	r0, #1
 8004ac0:	2000      	movhi	r0, #0
 8004ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ac6:	bf00      	nop

08004ac8 <__aeabi_dcmpge>:
 8004ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004acc:	f7ff ffce 	bl	8004a6c <__aeabi_cdrcmple>
 8004ad0:	bf94      	ite	ls
 8004ad2:	2001      	movls	r0, #1
 8004ad4:	2000      	movhi	r0, #0
 8004ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ada:	bf00      	nop

08004adc <__aeabi_dcmpgt>:
 8004adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ae0:	f7ff ffc4 	bl	8004a6c <__aeabi_cdrcmple>
 8004ae4:	bf34      	ite	cc
 8004ae6:	2001      	movcc	r0, #1
 8004ae8:	2000      	movcs	r0, #0
 8004aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8004aee:	bf00      	nop

08004af0 <__aeabi_dcmpun>:
 8004af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004af8:	d102      	bne.n	8004b00 <__aeabi_dcmpun+0x10>
 8004afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004afe:	d10a      	bne.n	8004b16 <__aeabi_dcmpun+0x26>
 8004b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b08:	d102      	bne.n	8004b10 <__aeabi_dcmpun+0x20>
 8004b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004b0e:	d102      	bne.n	8004b16 <__aeabi_dcmpun+0x26>
 8004b10:	f04f 0000 	mov.w	r0, #0
 8004b14:	4770      	bx	lr
 8004b16:	f04f 0001 	mov.w	r0, #1
 8004b1a:	4770      	bx	lr

08004b1c <__aeabi_d2f>:
 8004b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8004b24:	bf24      	itt	cs
 8004b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8004b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8004b2e:	d90d      	bls.n	8004b4c <__aeabi_d2f+0x30>
 8004b30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8004b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004b44:	bf08      	it	eq
 8004b46:	f020 0001 	biceq.w	r0, r0, #1
 8004b4a:	4770      	bx	lr
 8004b4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8004b50:	d121      	bne.n	8004b96 <__aeabi_d2f+0x7a>
 8004b52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8004b56:	bfbc      	itt	lt
 8004b58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8004b5c:	4770      	bxlt	lr
 8004b5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004b66:	f1c2 0218 	rsb	r2, r2, #24
 8004b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8004b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8004b72:	fa20 f002 	lsr.w	r0, r0, r2
 8004b76:	bf18      	it	ne
 8004b78:	f040 0001 	orrne.w	r0, r0, #1
 8004b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004b88:	ea40 000c 	orr.w	r0, r0, ip
 8004b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8004b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004b94:	e7cc      	b.n	8004b30 <__aeabi_d2f+0x14>
 8004b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004b9a:	d107      	bne.n	8004bac <__aeabi_d2f+0x90>
 8004b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004ba0:	bf1e      	ittt	ne
 8004ba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004ba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004baa:	4770      	bxne	lr
 8004bac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8004bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004bb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop

08004bbc <__aeabi_uldivmod>:
 8004bbc:	b953      	cbnz	r3, 8004bd4 <__aeabi_uldivmod+0x18>
 8004bbe:	b94a      	cbnz	r2, 8004bd4 <__aeabi_uldivmod+0x18>
 8004bc0:	2900      	cmp	r1, #0
 8004bc2:	bf08      	it	eq
 8004bc4:	2800      	cmpeq	r0, #0
 8004bc6:	bf1c      	itt	ne
 8004bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8004bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8004bd0:	f000 b970 	b.w	8004eb4 <__aeabi_idiv0>
 8004bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8004bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8004bdc:	f000 f806 	bl	8004bec <__udivmoddi4>
 8004be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004be8:	b004      	add	sp, #16
 8004bea:	4770      	bx	lr

08004bec <__udivmoddi4>:
 8004bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf0:	9e08      	ldr	r6, [sp, #32]
 8004bf2:	460d      	mov	r5, r1
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	460f      	mov	r7, r1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d14a      	bne.n	8004c92 <__udivmoddi4+0xa6>
 8004bfc:	428a      	cmp	r2, r1
 8004bfe:	4694      	mov	ip, r2
 8004c00:	d965      	bls.n	8004cce <__udivmoddi4+0xe2>
 8004c02:	fab2 f382 	clz	r3, r2
 8004c06:	b143      	cbz	r3, 8004c1a <__udivmoddi4+0x2e>
 8004c08:	fa02 fc03 	lsl.w	ip, r2, r3
 8004c0c:	f1c3 0220 	rsb	r2, r3, #32
 8004c10:	409f      	lsls	r7, r3
 8004c12:	fa20 f202 	lsr.w	r2, r0, r2
 8004c16:	4317      	orrs	r7, r2
 8004c18:	409c      	lsls	r4, r3
 8004c1a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8004c1e:	fa1f f58c 	uxth.w	r5, ip
 8004c22:	fbb7 f1fe 	udiv	r1, r7, lr
 8004c26:	0c22      	lsrs	r2, r4, #16
 8004c28:	fb0e 7711 	mls	r7, lr, r1, r7
 8004c2c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8004c30:	fb01 f005 	mul.w	r0, r1, r5
 8004c34:	4290      	cmp	r0, r2
 8004c36:	d90a      	bls.n	8004c4e <__udivmoddi4+0x62>
 8004c38:	eb1c 0202 	adds.w	r2, ip, r2
 8004c3c:	f101 37ff 	add.w	r7, r1, #4294967295
 8004c40:	f080 811c 	bcs.w	8004e7c <__udivmoddi4+0x290>
 8004c44:	4290      	cmp	r0, r2
 8004c46:	f240 8119 	bls.w	8004e7c <__udivmoddi4+0x290>
 8004c4a:	3902      	subs	r1, #2
 8004c4c:	4462      	add	r2, ip
 8004c4e:	1a12      	subs	r2, r2, r0
 8004c50:	b2a4      	uxth	r4, r4
 8004c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8004c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8004c5a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004c5e:	fb00 f505 	mul.w	r5, r0, r5
 8004c62:	42a5      	cmp	r5, r4
 8004c64:	d90a      	bls.n	8004c7c <__udivmoddi4+0x90>
 8004c66:	eb1c 0404 	adds.w	r4, ip, r4
 8004c6a:	f100 32ff 	add.w	r2, r0, #4294967295
 8004c6e:	f080 8107 	bcs.w	8004e80 <__udivmoddi4+0x294>
 8004c72:	42a5      	cmp	r5, r4
 8004c74:	f240 8104 	bls.w	8004e80 <__udivmoddi4+0x294>
 8004c78:	4464      	add	r4, ip
 8004c7a:	3802      	subs	r0, #2
 8004c7c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004c80:	1b64      	subs	r4, r4, r5
 8004c82:	2100      	movs	r1, #0
 8004c84:	b11e      	cbz	r6, 8004c8e <__udivmoddi4+0xa2>
 8004c86:	40dc      	lsrs	r4, r3
 8004c88:	2300      	movs	r3, #0
 8004c8a:	e9c6 4300 	strd	r4, r3, [r6]
 8004c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c92:	428b      	cmp	r3, r1
 8004c94:	d908      	bls.n	8004ca8 <__udivmoddi4+0xbc>
 8004c96:	2e00      	cmp	r6, #0
 8004c98:	f000 80ed 	beq.w	8004e76 <__udivmoddi4+0x28a>
 8004c9c:	2100      	movs	r1, #0
 8004c9e:	e9c6 0500 	strd	r0, r5, [r6]
 8004ca2:	4608      	mov	r0, r1
 8004ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca8:	fab3 f183 	clz	r1, r3
 8004cac:	2900      	cmp	r1, #0
 8004cae:	d149      	bne.n	8004d44 <__udivmoddi4+0x158>
 8004cb0:	42ab      	cmp	r3, r5
 8004cb2:	d302      	bcc.n	8004cba <__udivmoddi4+0xce>
 8004cb4:	4282      	cmp	r2, r0
 8004cb6:	f200 80f8 	bhi.w	8004eaa <__udivmoddi4+0x2be>
 8004cba:	1a84      	subs	r4, r0, r2
 8004cbc:	eb65 0203 	sbc.w	r2, r5, r3
 8004cc0:	2001      	movs	r0, #1
 8004cc2:	4617      	mov	r7, r2
 8004cc4:	2e00      	cmp	r6, #0
 8004cc6:	d0e2      	beq.n	8004c8e <__udivmoddi4+0xa2>
 8004cc8:	e9c6 4700 	strd	r4, r7, [r6]
 8004ccc:	e7df      	b.n	8004c8e <__udivmoddi4+0xa2>
 8004cce:	b902      	cbnz	r2, 8004cd2 <__udivmoddi4+0xe6>
 8004cd0:	deff      	udf	#255	; 0xff
 8004cd2:	fab2 f382 	clz	r3, r2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f040 8090 	bne.w	8004dfc <__udivmoddi4+0x210>
 8004cdc:	1a8a      	subs	r2, r1, r2
 8004cde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004ce2:	fa1f fe8c 	uxth.w	lr, ip
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	fbb2 f5f7 	udiv	r5, r2, r7
 8004cec:	fb07 2015 	mls	r0, r7, r5, r2
 8004cf0:	0c22      	lsrs	r2, r4, #16
 8004cf2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8004cf6:	fb0e f005 	mul.w	r0, lr, r5
 8004cfa:	4290      	cmp	r0, r2
 8004cfc:	d908      	bls.n	8004d10 <__udivmoddi4+0x124>
 8004cfe:	eb1c 0202 	adds.w	r2, ip, r2
 8004d02:	f105 38ff 	add.w	r8, r5, #4294967295
 8004d06:	d202      	bcs.n	8004d0e <__udivmoddi4+0x122>
 8004d08:	4290      	cmp	r0, r2
 8004d0a:	f200 80cb 	bhi.w	8004ea4 <__udivmoddi4+0x2b8>
 8004d0e:	4645      	mov	r5, r8
 8004d10:	1a12      	subs	r2, r2, r0
 8004d12:	b2a4      	uxth	r4, r4
 8004d14:	fbb2 f0f7 	udiv	r0, r2, r7
 8004d18:	fb07 2210 	mls	r2, r7, r0, r2
 8004d1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004d20:	fb0e fe00 	mul.w	lr, lr, r0
 8004d24:	45a6      	cmp	lr, r4
 8004d26:	d908      	bls.n	8004d3a <__udivmoddi4+0x14e>
 8004d28:	eb1c 0404 	adds.w	r4, ip, r4
 8004d2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8004d30:	d202      	bcs.n	8004d38 <__udivmoddi4+0x14c>
 8004d32:	45a6      	cmp	lr, r4
 8004d34:	f200 80bb 	bhi.w	8004eae <__udivmoddi4+0x2c2>
 8004d38:	4610      	mov	r0, r2
 8004d3a:	eba4 040e 	sub.w	r4, r4, lr
 8004d3e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8004d42:	e79f      	b.n	8004c84 <__udivmoddi4+0x98>
 8004d44:	f1c1 0720 	rsb	r7, r1, #32
 8004d48:	408b      	lsls	r3, r1
 8004d4a:	fa22 fc07 	lsr.w	ip, r2, r7
 8004d4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8004d52:	fa05 f401 	lsl.w	r4, r5, r1
 8004d56:	fa20 f307 	lsr.w	r3, r0, r7
 8004d5a:	40fd      	lsrs	r5, r7
 8004d5c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004d60:	4323      	orrs	r3, r4
 8004d62:	fbb5 f8f9 	udiv	r8, r5, r9
 8004d66:	fa1f fe8c 	uxth.w	lr, ip
 8004d6a:	fb09 5518 	mls	r5, r9, r8, r5
 8004d6e:	0c1c      	lsrs	r4, r3, #16
 8004d70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004d74:	fb08 f50e 	mul.w	r5, r8, lr
 8004d78:	42a5      	cmp	r5, r4
 8004d7a:	fa02 f201 	lsl.w	r2, r2, r1
 8004d7e:	fa00 f001 	lsl.w	r0, r0, r1
 8004d82:	d90b      	bls.n	8004d9c <__udivmoddi4+0x1b0>
 8004d84:	eb1c 0404 	adds.w	r4, ip, r4
 8004d88:	f108 3aff 	add.w	sl, r8, #4294967295
 8004d8c:	f080 8088 	bcs.w	8004ea0 <__udivmoddi4+0x2b4>
 8004d90:	42a5      	cmp	r5, r4
 8004d92:	f240 8085 	bls.w	8004ea0 <__udivmoddi4+0x2b4>
 8004d96:	f1a8 0802 	sub.w	r8, r8, #2
 8004d9a:	4464      	add	r4, ip
 8004d9c:	1b64      	subs	r4, r4, r5
 8004d9e:	b29d      	uxth	r5, r3
 8004da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8004da4:	fb09 4413 	mls	r4, r9, r3, r4
 8004da8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004dac:	fb03 fe0e 	mul.w	lr, r3, lr
 8004db0:	45a6      	cmp	lr, r4
 8004db2:	d908      	bls.n	8004dc6 <__udivmoddi4+0x1da>
 8004db4:	eb1c 0404 	adds.w	r4, ip, r4
 8004db8:	f103 35ff 	add.w	r5, r3, #4294967295
 8004dbc:	d26c      	bcs.n	8004e98 <__udivmoddi4+0x2ac>
 8004dbe:	45a6      	cmp	lr, r4
 8004dc0:	d96a      	bls.n	8004e98 <__udivmoddi4+0x2ac>
 8004dc2:	3b02      	subs	r3, #2
 8004dc4:	4464      	add	r4, ip
 8004dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004dca:	fba3 9502 	umull	r9, r5, r3, r2
 8004dce:	eba4 040e 	sub.w	r4, r4, lr
 8004dd2:	42ac      	cmp	r4, r5
 8004dd4:	46c8      	mov	r8, r9
 8004dd6:	46ae      	mov	lr, r5
 8004dd8:	d356      	bcc.n	8004e88 <__udivmoddi4+0x29c>
 8004dda:	d053      	beq.n	8004e84 <__udivmoddi4+0x298>
 8004ddc:	b156      	cbz	r6, 8004df4 <__udivmoddi4+0x208>
 8004dde:	ebb0 0208 	subs.w	r2, r0, r8
 8004de2:	eb64 040e 	sbc.w	r4, r4, lr
 8004de6:	fa04 f707 	lsl.w	r7, r4, r7
 8004dea:	40ca      	lsrs	r2, r1
 8004dec:	40cc      	lsrs	r4, r1
 8004dee:	4317      	orrs	r7, r2
 8004df0:	e9c6 7400 	strd	r7, r4, [r6]
 8004df4:	4618      	mov	r0, r3
 8004df6:	2100      	movs	r1, #0
 8004df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dfc:	f1c3 0120 	rsb	r1, r3, #32
 8004e00:	fa02 fc03 	lsl.w	ip, r2, r3
 8004e04:	fa20 f201 	lsr.w	r2, r0, r1
 8004e08:	fa25 f101 	lsr.w	r1, r5, r1
 8004e0c:	409d      	lsls	r5, r3
 8004e0e:	432a      	orrs	r2, r5
 8004e10:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004e14:	fa1f fe8c 	uxth.w	lr, ip
 8004e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8004e1c:	fb07 1510 	mls	r5, r7, r0, r1
 8004e20:	0c11      	lsrs	r1, r2, #16
 8004e22:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004e26:	fb00 f50e 	mul.w	r5, r0, lr
 8004e2a:	428d      	cmp	r5, r1
 8004e2c:	fa04 f403 	lsl.w	r4, r4, r3
 8004e30:	d908      	bls.n	8004e44 <__udivmoddi4+0x258>
 8004e32:	eb1c 0101 	adds.w	r1, ip, r1
 8004e36:	f100 38ff 	add.w	r8, r0, #4294967295
 8004e3a:	d22f      	bcs.n	8004e9c <__udivmoddi4+0x2b0>
 8004e3c:	428d      	cmp	r5, r1
 8004e3e:	d92d      	bls.n	8004e9c <__udivmoddi4+0x2b0>
 8004e40:	3802      	subs	r0, #2
 8004e42:	4461      	add	r1, ip
 8004e44:	1b49      	subs	r1, r1, r5
 8004e46:	b292      	uxth	r2, r2
 8004e48:	fbb1 f5f7 	udiv	r5, r1, r7
 8004e4c:	fb07 1115 	mls	r1, r7, r5, r1
 8004e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004e54:	fb05 f10e 	mul.w	r1, r5, lr
 8004e58:	4291      	cmp	r1, r2
 8004e5a:	d908      	bls.n	8004e6e <__udivmoddi4+0x282>
 8004e5c:	eb1c 0202 	adds.w	r2, ip, r2
 8004e60:	f105 38ff 	add.w	r8, r5, #4294967295
 8004e64:	d216      	bcs.n	8004e94 <__udivmoddi4+0x2a8>
 8004e66:	4291      	cmp	r1, r2
 8004e68:	d914      	bls.n	8004e94 <__udivmoddi4+0x2a8>
 8004e6a:	3d02      	subs	r5, #2
 8004e6c:	4462      	add	r2, ip
 8004e6e:	1a52      	subs	r2, r2, r1
 8004e70:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8004e74:	e738      	b.n	8004ce8 <__udivmoddi4+0xfc>
 8004e76:	4631      	mov	r1, r6
 8004e78:	4630      	mov	r0, r6
 8004e7a:	e708      	b.n	8004c8e <__udivmoddi4+0xa2>
 8004e7c:	4639      	mov	r1, r7
 8004e7e:	e6e6      	b.n	8004c4e <__udivmoddi4+0x62>
 8004e80:	4610      	mov	r0, r2
 8004e82:	e6fb      	b.n	8004c7c <__udivmoddi4+0x90>
 8004e84:	4548      	cmp	r0, r9
 8004e86:	d2a9      	bcs.n	8004ddc <__udivmoddi4+0x1f0>
 8004e88:	ebb9 0802 	subs.w	r8, r9, r2
 8004e8c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8004e90:	3b01      	subs	r3, #1
 8004e92:	e7a3      	b.n	8004ddc <__udivmoddi4+0x1f0>
 8004e94:	4645      	mov	r5, r8
 8004e96:	e7ea      	b.n	8004e6e <__udivmoddi4+0x282>
 8004e98:	462b      	mov	r3, r5
 8004e9a:	e794      	b.n	8004dc6 <__udivmoddi4+0x1da>
 8004e9c:	4640      	mov	r0, r8
 8004e9e:	e7d1      	b.n	8004e44 <__udivmoddi4+0x258>
 8004ea0:	46d0      	mov	r8, sl
 8004ea2:	e77b      	b.n	8004d9c <__udivmoddi4+0x1b0>
 8004ea4:	3d02      	subs	r5, #2
 8004ea6:	4462      	add	r2, ip
 8004ea8:	e732      	b.n	8004d10 <__udivmoddi4+0x124>
 8004eaa:	4608      	mov	r0, r1
 8004eac:	e70a      	b.n	8004cc4 <__udivmoddi4+0xd8>
 8004eae:	4464      	add	r4, ip
 8004eb0:	3802      	subs	r0, #2
 8004eb2:	e742      	b.n	8004d3a <__udivmoddi4+0x14e>

08004eb4 <__aeabi_idiv0>:
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop

08004eb8 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004ebe:	463b      	mov	r3, r7
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f012 fe8d 	bl	8017be4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004eca:	4b3a      	ldr	r3, [pc, #232]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ecc:	4a3a      	ldr	r2, [pc, #232]	; (8004fb8 <MX_ADC2_Init+0x100>)
 8004ece:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 8004ed0:	4b38      	ldr	r3, [pc, #224]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ed2:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 8004ed6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004ed8:	4b36      	ldr	r3, [pc, #216]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ede:	4b35      	ldr	r3, [pc, #212]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8004ee4:	4b33      	ldr	r3, [pc, #204]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004eea:	4b32      	ldr	r3, [pc, #200]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004eec:	2201      	movs	r2, #1
 8004eee:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ef0:	4b30      	ldr	r3, [pc, #192]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004ef6:	4b2f      	ldr	r3, [pc, #188]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004efc:	4b2d      	ldr	r3, [pc, #180]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004efe:	2201      	movs	r2, #1
 8004f00:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 3;
 8004f02:	4b2c      	ldr	r3, [pc, #176]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f04:	2203      	movs	r2, #3
 8004f06:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004f08:	4b2a      	ldr	r3, [pc, #168]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004f10:	4b28      	ldr	r3, [pc, #160]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004f16:	4b27      	ldr	r3, [pc, #156]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004f1c:	4b25      	ldr	r3, [pc, #148]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004f24:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f2a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8004f2c:	4b21      	ldr	r3, [pc, #132]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004f34:	481f      	ldr	r0, [pc, #124]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f36:	f003 fc2b 	bl	8008790 <HAL_ADC_Init>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8004f40:	f002 f9fe 	bl	8007340 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004f44:	4b1d      	ldr	r3, [pc, #116]	; (8004fbc <MX_ADC2_Init+0x104>)
 8004f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004f48:	2306      	movs	r3, #6
 8004f4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8004f4c:	2304      	movs	r3, #4
 8004f4e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8004f50:	4b1b      	ldr	r3, [pc, #108]	; (8004fc0 <MX_ADC2_Init+0x108>)
 8004f52:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004f54:	2304      	movs	r3, #4
 8004f56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004f5c:	463b      	mov	r3, r7
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4814      	ldr	r0, [pc, #80]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f62:	f003 fec9 	bl	8008cf8 <HAL_ADC_ConfigChannel>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 8004f6c:	f002 f9e8 	bl	8007340 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004f70:	4b14      	ldr	r3, [pc, #80]	; (8004fc4 <MX_ADC2_Init+0x10c>)
 8004f72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004f74:	230c      	movs	r3, #12
 8004f76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004f78:	463b      	mov	r3, r7
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	480d      	ldr	r0, [pc, #52]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f7e:	f003 febb 	bl	8008cf8 <HAL_ADC_ConfigChannel>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d001      	beq.n	8004f8c <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8004f88:	f002 f9da 	bl	8007340 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <MX_ADC2_Init+0x110>)
 8004f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004f90:	2312      	movs	r3, #18
 8004f92:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004f94:	237f      	movs	r3, #127	; 0x7f
 8004f96:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004f98:	463b      	mov	r3, r7
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4805      	ldr	r0, [pc, #20]	; (8004fb4 <MX_ADC2_Init+0xfc>)
 8004f9e:	f003 feab 	bl	8008cf8 <HAL_ADC_ConfigChannel>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <MX_ADC2_Init+0xf4>
  {
    Error_Handler();
 8004fa8:	f002 f9ca 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004fac:	bf00      	nop
 8004fae:	3720      	adds	r7, #32
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	2000020c 	.word	0x2000020c
 8004fb8:	50000100 	.word	0x50000100
 8004fbc:	04300002 	.word	0x04300002
 8004fc0:	407f0000 	.word	0x407f0000
 8004fc4:	19200040 	.word	0x19200040
 8004fc8:	2a000400 	.word	0x2a000400

08004fcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b0a0      	sub	sp, #128	; 0x80
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	609a      	str	r2, [r3, #8]
 8004fe0:	60da      	str	r2, [r3, #12]
 8004fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004fe4:	f107 0318 	add.w	r3, r7, #24
 8004fe8:	2254      	movs	r2, #84	; 0x54
 8004fea:	2100      	movs	r1, #0
 8004fec:	4618      	mov	r0, r3
 8004fee:	f012 fdf9 	bl	8017be4 <memset>
  if(adcHandle->Instance==ADC2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a4c      	ldr	r2, [pc, #304]	; (8005128 <HAL_ADC_MspInit+0x15c>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	f040 8090 	bne.w	800511e <HAL_ADC_MspInit+0x152>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004ffe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005002:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005004:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005008:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800500a:	f107 0318 	add.w	r3, r7, #24
 800500e:	4618      	mov	r0, r3
 8005010:	f008 fac8 	bl	800d5a4 <HAL_RCCEx_PeriphCLKConfig>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800501a:	f002 f991 	bl	8007340 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800501e:	4b43      	ldr	r3, [pc, #268]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005022:	4a42      	ldr	r2, [pc, #264]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005024:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800502a:	4b40      	ldr	r3, [pc, #256]	; (800512c <HAL_ADC_MspInit+0x160>)
 800502c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800502e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005036:	4b3d      	ldr	r3, [pc, #244]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800503a:	4a3c      	ldr	r2, [pc, #240]	; (800512c <HAL_ADC_MspInit+0x160>)
 800503c:	f043 0320 	orr.w	r3, r3, #32
 8005040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005042:	4b3a      	ldr	r3, [pc, #232]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005046:	f003 0320 	and.w	r3, r3, #32
 800504a:	613b      	str	r3, [r7, #16]
 800504c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800504e:	4b37      	ldr	r3, [pc, #220]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005052:	4a36      	ldr	r2, [pc, #216]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005054:	f043 0304 	orr.w	r3, r3, #4
 8005058:	64d3      	str	r3, [r2, #76]	; 0x4c
 800505a:	4b34      	ldr	r3, [pc, #208]	; (800512c <HAL_ADC_MspInit+0x160>)
 800505c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800505e:	f003 0304 	and.w	r3, r3, #4
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005066:	4b31      	ldr	r3, [pc, #196]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800506a:	4a30      	ldr	r2, [pc, #192]	; (800512c <HAL_ADC_MspInit+0x160>)
 800506c:	f043 0301 	orr.w	r3, r3, #1
 8005070:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005072:	4b2e      	ldr	r3, [pc, #184]	; (800512c <HAL_ADC_MspInit+0x160>)
 8005074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	60bb      	str	r3, [r7, #8]
 800507c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC2_IN6
    PC1     ------> ADC2_IN7
    PA0     ------> ADC2_IN1
    PA1     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800507e:	2302      	movs	r3, #2
 8005080:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005082:	2303      	movs	r3, #3
 8005084:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005086:	2300      	movs	r3, #0
 8005088:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800508a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800508e:	4619      	mov	r1, r3
 8005090:	4827      	ldr	r0, [pc, #156]	; (8005130 <HAL_ADC_MspInit+0x164>)
 8005092:	f004 ff79 	bl	8009f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005096:	2303      	movs	r3, #3
 8005098:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800509a:	2303      	movs	r3, #3
 800509c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050a2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80050a6:	4619      	mov	r1, r3
 80050a8:	4822      	ldr	r0, [pc, #136]	; (8005134 <HAL_ADC_MspInit+0x168>)
 80050aa:	f004 ff6d 	bl	8009f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80050ae:	2303      	movs	r3, #3
 80050b0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050b2:	2303      	movs	r3, #3
 80050b4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b6:	2300      	movs	r3, #0
 80050b8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80050be:	4619      	mov	r1, r3
 80050c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050c4:	f004 ff60 	bl	8009f88 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 80050c8:	4b1b      	ldr	r3, [pc, #108]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050ca:	4a1c      	ldr	r2, [pc, #112]	; (800513c <HAL_ADC_MspInit+0x170>)
 80050cc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80050ce:	4b1a      	ldr	r3, [pc, #104]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050d0:	2224      	movs	r2, #36	; 0x24
 80050d2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050d4:	4b18      	ldr	r3, [pc, #96]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80050da:	4b17      	ldr	r3, [pc, #92]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050dc:	2200      	movs	r2, #0
 80050de:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80050e0:	4b15      	ldr	r3, [pc, #84]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050e2:	2280      	movs	r2, #128	; 0x80
 80050e4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80050e6:	4b14      	ldr	r3, [pc, #80]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050ec:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80050ee:	4b12      	ldr	r3, [pc, #72]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050f4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80050f6:	4b10      	ldr	r3, [pc, #64]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050f8:	2220      	movs	r2, #32
 80050fa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80050fc:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 80050fe:	2200      	movs	r2, #0
 8005100:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005102:	480d      	ldr	r0, [pc, #52]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 8005104:	f004 fc0e 	bl	8009924 <HAL_DMA_Init>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 800510e:	f002 f917 	bl	8007340 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a08      	ldr	r2, [pc, #32]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 8005116:	655a      	str	r2, [r3, #84]	; 0x54
 8005118:	4a07      	ldr	r2, [pc, #28]	; (8005138 <HAL_ADC_MspInit+0x16c>)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800511e:	bf00      	nop
 8005120:	3780      	adds	r7, #128	; 0x80
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	50000100 	.word	0x50000100
 800512c:	40021000 	.word	0x40021000
 8005130:	48001400 	.word	0x48001400
 8005134:	48000800 	.word	0x48000800
 8005138:	20000278 	.word	0x20000278
 800513c:	40020008 	.word	0x40020008

08005140 <Battery_ReadBatteryVoltage>:

#include "adc_voltage_current_measurement.h"



void Battery_ReadBatteryVoltage(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	battery_struct->BatteryVoltage = (BatteryMonitoringData[BATTERY_VOLTAGE_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	3304      	adds	r3, #4
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff f9c9 	bl	80044e8 <__aeabi_i2d>
 8005156:	a30f      	add	r3, pc, #60	; (adr r3, 8005194 <Battery_ReadBatteryVoltage+0x54>)
 8005158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515c:	f7ff fa2e 	bl	80045bc <__aeabi_dmul>
 8005160:	4602      	mov	r2, r0
 8005162:	460b      	mov	r3, r1
 8005164:	4610      	mov	r0, r2
 8005166:	4619      	mov	r1, r3
 8005168:	f04f 0200 	mov.w	r2, #0
 800516c:	4b08      	ldr	r3, [pc, #32]	; (8005190 <Battery_ReadBatteryVoltage+0x50>)
 800516e:	f7ff fb4f 	bl	8004810 <__aeabi_ddiv>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4610      	mov	r0, r2
 8005178:	4619      	mov	r1, r3
 800517a:	f7ff fccf 	bl	8004b1c <__aeabi_d2f>
 800517e:	4602      	mov	r2, r0
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	601a      	str	r2, [r3, #0]
}
 8005184:	bf00      	nop
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	f3af 8000 	nop.w
 8005190:	40b00000 	.word	0x40b00000
 8005194:	66666666 	.word	0x66666666
 8005198:	400a6666 	.word	0x400a6666
 800519c:	00000000 	.word	0x00000000

080051a0 <Battery_ReadCurrent3V3>:

void Battery_ReadCurrent3V3(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
	float32_t shunt_resistor_voltage = (BatteryMonitoringData[BATTERY_3V3CURR_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	3302      	adds	r3, #2
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7ff f999 	bl	80044e8 <__aeabi_i2d>
 80051b6:	a319      	add	r3, pc, #100	; (adr r3, 800521c <Battery_ReadCurrent3V3+0x7c>)
 80051b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051bc:	f7ff f9fe 	bl	80045bc <__aeabi_dmul>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4610      	mov	r0, r2
 80051c6:	4619      	mov	r1, r3
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	4b12      	ldr	r3, [pc, #72]	; (8005218 <Battery_ReadCurrent3V3+0x78>)
 80051ce:	f7ff fb1f 	bl	8004810 <__aeabi_ddiv>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4610      	mov	r0, r2
 80051d8:	4619      	mov	r1, r3
 80051da:	f7ff fc9f 	bl	8004b1c <__aeabi_d2f>
 80051de:	4603      	mov	r3, r0
 80051e0:	60fb      	str	r3, [r7, #12]
	battery_struct->CurrentConsumption3V3 = shunt_resistor_voltage/SHUNT_RESISTOR_VALUE;
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f7ff f992 	bl	800450c <__aeabi_f2d>
 80051e8:	a309      	add	r3, pc, #36	; (adr r3, 8005210 <Battery_ReadCurrent3V3+0x70>)
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	f7ff fb0f 	bl	8004810 <__aeabi_ddiv>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4610      	mov	r0, r2
 80051f8:	4619      	mov	r1, r3
 80051fa:	f7ff fc8f 	bl	8004b1c <__aeabi_d2f>
 80051fe:	4602      	mov	r2, r0
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	605a      	str	r2, [r3, #4]
}
 8005204:	bf00      	nop
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	f3af 8000 	nop.w
 8005210:	d2f1a9fc 	.word	0xd2f1a9fc
 8005214:	3f60624d 	.word	0x3f60624d
 8005218:	40b00000 	.word	0x40b00000
 800521c:	66666666 	.word	0x66666666
 8005220:	400a6666 	.word	0x400a6666
 8005224:	00000000 	.word	0x00000000

08005228 <Battery_ReadCurrent5V>:

void Battery_ReadCurrent5V(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
	float32_t shunt_resistor_voltage = (BatteryMonitoringData[BATTERY_5VCURR_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	881b      	ldrh	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff f956 	bl	80044e8 <__aeabi_i2d>
 800523c:	a319      	add	r3, pc, #100	; (adr r3, 80052a4 <Battery_ReadCurrent5V+0x7c>)
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f7ff f9bb 	bl	80045bc <__aeabi_dmul>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	f04f 0200 	mov.w	r2, #0
 8005252:	4b13      	ldr	r3, [pc, #76]	; (80052a0 <Battery_ReadCurrent5V+0x78>)
 8005254:	f7ff fadc 	bl	8004810 <__aeabi_ddiv>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4610      	mov	r0, r2
 800525e:	4619      	mov	r1, r3
 8005260:	f7ff fc5c 	bl	8004b1c <__aeabi_d2f>
 8005264:	4603      	mov	r3, r0
 8005266:	60fb      	str	r3, [r7, #12]
	battery_struct->CurrentConsumption5V = shunt_resistor_voltage/SHUNT_RESISTOR_VALUE;
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f7ff f94f 	bl	800450c <__aeabi_f2d>
 800526e:	a30a      	add	r3, pc, #40	; (adr r3, 8005298 <Battery_ReadCurrent5V+0x70>)
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f7ff facc 	bl	8004810 <__aeabi_ddiv>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4610      	mov	r0, r2
 800527e:	4619      	mov	r1, r3
 8005280:	f7ff fc4c 	bl	8004b1c <__aeabi_d2f>
 8005284:	4602      	mov	r2, r0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	609a      	str	r2, [r3, #8]
}
 800528a:	bf00      	nop
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	f3af 8000 	nop.w
 8005298:	d2f1a9fc 	.word	0xd2f1a9fc
 800529c:	3f60624d 	.word	0x3f60624d
 80052a0:	40b00000 	.word	0x40b00000
 80052a4:	66666666 	.word	0x66666666
 80052a8:	400a6666 	.word	0x400a6666
 80052ac:	00000000 	.word	0x00000000

080052b0 <Battery_RemaningTime>:

void Battery_RemaningTime(Battery_t * battery_struct){
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]

	float32_t current_average = battery_struct->CurrentConsumption3V3 + battery_struct->CurrentConsumption5V;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	ed93 7a01 	vldr	s14, [r3, #4]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80052c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052c8:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t battery_remaining_hour = BATTERRY_CAPACITY/current_average;
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f7ff f91d 	bl	800450c <__aeabi_f2d>
 80052d2:	4602      	mov	r2, r0
 80052d4:	460b      	mov	r3, r1
 80052d6:	a10f      	add	r1, pc, #60	; (adr r1, 8005314 <Battery_RemaningTime+0x64>)
 80052d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052dc:	f7ff fa98 	bl	8004810 <__aeabi_ddiv>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4610      	mov	r0, r2
 80052e6:	4619      	mov	r1, r3
 80052e8:	f7ff fc18 	bl	8004b1c <__aeabi_d2f>
 80052ec:	4603      	mov	r3, r0
 80052ee:	60bb      	str	r3, [r7, #8]
	battery_struct->battery_left_ms = (battery_remaining_hour*3600000);
 80052f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80052f4:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005310 <Battery_RemaningTime+0x60>
 80052f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005300:	ee17 2a90 	vmov	r2, s15
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	60da      	str	r2, [r3, #12]
}
 8005308:	bf00      	nop
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	4a5bba00 	.word	0x4a5bba00
 8005314:	9999999a 	.word	0x9999999a
 8005318:	40019999 	.word	0x40019999

0800531c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800531c:	b5b0      	push	{r4, r5, r7, lr}
 800531e:	b0b8      	sub	sp, #224	; 0xe0
 8005320:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN Init */

	/*Configure output for timer*/
	PropulsionAndControl_Init(&HDW_CONTROLLER_struct, ESC_GPIO_PIN, ESC_GPIO_PORT, SERVO_LEFT_GPIO_PIN, SERVO_LEFT_GPIO_PORT, SERVO_RIGHT_GPIO_PIN, SERVO_RIGHT_GPIO_PORT, ESC_TIMER_CHANNEL_NBR, SERVO_LEFT_TIMER_CHANNEL_NBR, SERVO_RIGHT_TIMER_CHANNEL_NBR, &htim4);
 8005322:	4b6b      	ldr	r3, [pc, #428]	; (80054d0 <MX_FREERTOS_Init+0x1b4>)
 8005324:	9306      	str	r3, [sp, #24]
 8005326:	2302      	movs	r3, #2
 8005328:	9305      	str	r3, [sp, #20]
 800532a:	2301      	movs	r3, #1
 800532c:	9304      	str	r3, [sp, #16]
 800532e:	2304      	movs	r3, #4
 8005330:	9303      	str	r3, [sp, #12]
 8005332:	4b68      	ldr	r3, [pc, #416]	; (80054d4 <MX_FREERTOS_Init+0x1b8>)
 8005334:	9302      	str	r3, [sp, #8]
 8005336:	2380      	movs	r3, #128	; 0x80
 8005338:	9301      	str	r3, [sp, #4]
 800533a:	4b66      	ldr	r3, [pc, #408]	; (80054d4 <MX_FREERTOS_Init+0x1b8>)
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	2340      	movs	r3, #64	; 0x40
 8005340:	4a64      	ldr	r2, [pc, #400]	; (80054d4 <MX_FREERTOS_Init+0x1b8>)
 8005342:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005346:	4864      	ldr	r0, [pc, #400]	; (80054d8 <MX_FREERTOS_Init+0x1bc>)
 8005348:	f002 fa70 	bl	800782c <PropulsionAndControl_Init>

	/*Init for IMU sensors*/
	BNO055_Init(&hi2c2, &IMU_BNO055_struct);
 800534c:	4963      	ldr	r1, [pc, #396]	; (80054dc <MX_FREERTOS_Init+0x1c0>)
 800534e:	4864      	ldr	r0, [pc, #400]	; (80054e0 <MX_FREERTOS_Init+0x1c4>)
 8005350:	f000 fe2d 	bl	8005fae <BNO055_Init>


  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of I2C_Controller */
  osMutexDef(I2C_Controller);
 8005354:	2300      	movs	r3, #0
 8005356:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  I2C_ControllerHandle = osMutexCreate(osMutex(I2C_Controller));
 800535a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800535e:	4618      	mov	r0, r3
 8005360:	f00f fe81 	bl	8015066 <osMutexCreate>
 8005364:	4603      	mov	r3, r0
 8005366:	4a5f      	ldr	r2, [pc, #380]	; (80054e4 <MX_FREERTOS_Init+0x1c8>)
 8005368:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of GPS_UART_Semaphore */
  osSemaphoreDef(GPS_UART_Semaphore);
 800536a:	2300      	movs	r3, #0
 800536c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  GPS_UART_SemaphoreHandle = osSemaphoreCreate(osSemaphore(GPS_UART_Semaphore), 1);
 8005370:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005374:	2101      	movs	r1, #1
 8005376:	4618      	mov	r0, r3
 8005378:	f00f fe81 	bl	801507e <osSemaphoreCreate>
 800537c:	4603      	mov	r3, r0
 800537e:	4a5a      	ldr	r2, [pc, #360]	; (80054e8 <MX_FREERTOS_Init+0x1cc>)
 8005380:	6013      	str	r3, [r2, #0]

  /* definition and creation of HG_PROTECTION_SEM */
  osSemaphoreDef(HG_PROTECTION_SEM);
 8005382:	2300      	movs	r3, #0
 8005384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  HG_PROTECTION_SEMHandle = osSemaphoreCreate(osSemaphore(HG_PROTECTION_SEM), 1);
 8005388:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800538c:	2101      	movs	r1, #1
 800538e:	4618      	mov	r0, r3
 8005390:	f00f fe75 	bl	801507e <osSemaphoreCreate>
 8005394:	4603      	mov	r3, r0
 8005396:	4a55      	ldr	r2, [pc, #340]	; (80054ec <MX_FREERTOS_Init+0x1d0>)
 8005398:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of LedTask */
  osThreadDef(LedTask, StartLedTask, osPriorityNormal, 0, 128);
 800539a:	4b55      	ldr	r3, [pc, #340]	; (80054f0 <MX_FREERTOS_Init+0x1d4>)
 800539c:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 80053a0:	461d      	mov	r5, r3
 80053a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053a6:	682b      	ldr	r3, [r5, #0]
 80053a8:	6023      	str	r3, [r4, #0]
  LedTaskHandle = osThreadCreate(osThread(LedTask), NULL);
 80053aa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80053ae:	2100      	movs	r1, #0
 80053b0:	4618      	mov	r0, r3
 80053b2:	f00f fe1d 	bl	8014ff0 <osThreadCreate>
 80053b6:	4603      	mov	r3, r0
 80053b8:	4a4e      	ldr	r2, [pc, #312]	; (80054f4 <MX_FREERTOS_Init+0x1d8>)
 80053ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of Roll_PID */
  osThreadDef(Roll_PID, StartRoll_PID, osPriorityLow, 0, 128);
 80053bc:	4b4e      	ldr	r3, [pc, #312]	; (80054f8 <MX_FREERTOS_Init+0x1dc>)
 80053be:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80053c2:	461d      	mov	r5, r3
 80053c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053c8:	682b      	ldr	r3, [r5, #0]
 80053ca:	6023      	str	r3, [r4, #0]
  Roll_PIDHandle = osThreadCreate(osThread(Roll_PID), NULL);
 80053cc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80053d0:	2100      	movs	r1, #0
 80053d2:	4618      	mov	r0, r3
 80053d4:	f00f fe0c 	bl	8014ff0 <osThreadCreate>
 80053d8:	4603      	mov	r3, r0
 80053da:	4a48      	ldr	r2, [pc, #288]	; (80054fc <MX_FREERTOS_Init+0x1e0>)
 80053dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of Pitch_PID */
  osThreadDef(Pitch_PID, StartPitch_PID, osPriorityLow, 0, 128);
 80053de:	4b48      	ldr	r3, [pc, #288]	; (8005500 <MX_FREERTOS_Init+0x1e4>)
 80053e0:	f107 0478 	add.w	r4, r7, #120	; 0x78
 80053e4:	461d      	mov	r5, r3
 80053e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053ea:	682b      	ldr	r3, [r5, #0]
 80053ec:	6023      	str	r3, [r4, #0]
  Pitch_PIDHandle = osThreadCreate(osThread(Pitch_PID), NULL);
 80053ee:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80053f2:	2100      	movs	r1, #0
 80053f4:	4618      	mov	r0, r3
 80053f6:	f00f fdfb 	bl	8014ff0 <osThreadCreate>
 80053fa:	4603      	mov	r3, r0
 80053fc:	4a41      	ldr	r2, [pc, #260]	; (8005504 <MX_FREERTOS_Init+0x1e8>)
 80053fe:	6013      	str	r3, [r2, #0]

  /* definition and creation of Yaw_PID */
  osThreadDef(Yaw_PID, StartYaw_PID, osPriorityLow, 0, 128);
 8005400:	4b41      	ldr	r3, [pc, #260]	; (8005508 <MX_FREERTOS_Init+0x1ec>)
 8005402:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8005406:	461d      	mov	r5, r3
 8005408:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800540a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	6023      	str	r3, [r4, #0]
  Yaw_PIDHandle = osThreadCreate(osThread(Yaw_PID), NULL);
 8005410:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005414:	2100      	movs	r1, #0
 8005416:	4618      	mov	r0, r3
 8005418:	f00f fdea 	bl	8014ff0 <osThreadCreate>
 800541c:	4603      	mov	r3, r0
 800541e:	4a3b      	ldr	r2, [pc, #236]	; (800550c <MX_FREERTOS_Init+0x1f0>)
 8005420:	6013      	str	r3, [r2, #0]

  /* definition and creation of PressureMonitor */
  osThreadDef(PressureMonitor, StartPressureMonitor, osPriorityLow, 0, 128);
 8005422:	4b3b      	ldr	r3, [pc, #236]	; (8005510 <MX_FREERTOS_Init+0x1f4>)
 8005424:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8005428:	461d      	mov	r5, r3
 800542a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800542c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800542e:	682b      	ldr	r3, [r5, #0]
 8005430:	6023      	str	r3, [r4, #0]
  PressureMonitorHandle = osThreadCreate(osThread(PressureMonitor), NULL);
 8005432:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005436:	2100      	movs	r1, #0
 8005438:	4618      	mov	r0, r3
 800543a:	f00f fdd9 	bl	8014ff0 <osThreadCreate>
 800543e:	4603      	mov	r3, r0
 8005440:	4a34      	ldr	r2, [pc, #208]	; (8005514 <MX_FREERTOS_Init+0x1f8>)
 8005442:	6013      	str	r3, [r2, #0]

  /* definition and creation of GPS */
  osThreadDef(GPS, StartGPS, osPriorityLow, 0, 128);
 8005444:	4b34      	ldr	r3, [pc, #208]	; (8005518 <MX_FREERTOS_Init+0x1fc>)
 8005446:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800544a:	461d      	mov	r5, r3
 800544c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800544e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005450:	682b      	ldr	r3, [r5, #0]
 8005452:	6023      	str	r3, [r4, #0]
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 8005454:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005458:	2100      	movs	r1, #0
 800545a:	4618      	mov	r0, r3
 800545c:	f00f fdc8 	bl	8014ff0 <osThreadCreate>
 8005460:	4603      	mov	r3, r0
 8005462:	4a2e      	ldr	r2, [pc, #184]	; (800551c <MX_FREERTOS_Init+0x200>)
 8005464:	6013      	str	r3, [r2, #0]

  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityLow, 0, 256);
 8005466:	4b2e      	ldr	r3, [pc, #184]	; (8005520 <MX_FREERTOS_Init+0x204>)
 8005468:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800546c:	461d      	mov	r5, r3
 800546e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005470:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005472:	682b      	ldr	r3, [r5, #0]
 8005474:	6023      	str	r3, [r4, #0]
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 8005476:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800547a:	2100      	movs	r1, #0
 800547c:	4618      	mov	r0, r3
 800547e:	f00f fdb7 	bl	8014ff0 <osThreadCreate>
 8005482:	4603      	mov	r3, r0
 8005484:	4a27      	ldr	r2, [pc, #156]	; (8005524 <MX_FREERTOS_Init+0x208>)
 8005486:	6013      	str	r3, [r2, #0]

  /* definition and creation of BatteryMonitori */
  osThreadDef(BatteryMonitori, StartBatteryMonitoring, osPriorityLow, 0, 128);
 8005488:	4b27      	ldr	r3, [pc, #156]	; (8005528 <MX_FREERTOS_Init+0x20c>)
 800548a:	f107 0414 	add.w	r4, r7, #20
 800548e:	461d      	mov	r5, r3
 8005490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	6023      	str	r3, [r4, #0]
  BatteryMonitoriHandle = osThreadCreate(osThread(BatteryMonitori), NULL);
 8005498:	f107 0314 	add.w	r3, r7, #20
 800549c:	2100      	movs	r1, #0
 800549e:	4618      	mov	r0, r3
 80054a0:	f00f fda6 	bl	8014ff0 <osThreadCreate>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4a21      	ldr	r2, [pc, #132]	; (800552c <MX_FREERTOS_Init+0x210>)
 80054a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Telemetry */
  osThreadDef(Telemetry, StartTelemetry, osPriorityIdle, 0, 256);
 80054aa:	4b21      	ldr	r3, [pc, #132]	; (8005530 <MX_FREERTOS_Init+0x214>)
 80054ac:	463c      	mov	r4, r7
 80054ae:	461d      	mov	r5, r3
 80054b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	6023      	str	r3, [r4, #0]
  TelemetryHandle = osThreadCreate(osThread(Telemetry), NULL);
 80054b8:	463b      	mov	r3, r7
 80054ba:	2100      	movs	r1, #0
 80054bc:	4618      	mov	r0, r3
 80054be:	f00f fd97 	bl	8014ff0 <osThreadCreate>
 80054c2:	4603      	mov	r3, r0
 80054c4:	4a1b      	ldr	r2, [pc, #108]	; (8005534 <MX_FREERTOS_Init+0x218>)
 80054c6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80054c8:	bf00      	nop
 80054ca:	37c0      	adds	r7, #192	; 0xc0
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bdb0      	pop	{r4, r5, r7, pc}
 80054d0:	20000a28 	.word	0x20000a28
 80054d4:	48000400 	.word	0x48000400
 80054d8:	2000047c 	.word	0x2000047c
 80054dc:	200003c0 	.word	0x200003c0
 80054e0:	20000374 	.word	0x20000374
 80054e4:	20000368 	.word	0x20000368
 80054e8:	2000036c 	.word	0x2000036c
 80054ec:	20000370 	.word	0x20000370
 80054f0:	08018c58 	.word	0x08018c58
 80054f4:	20000344 	.word	0x20000344
 80054f8:	08018c78 	.word	0x08018c78
 80054fc:	20000348 	.word	0x20000348
 8005500:	08018c98 	.word	0x08018c98
 8005504:	2000034c 	.word	0x2000034c
 8005508:	08018cb4 	.word	0x08018cb4
 800550c:	20000350 	.word	0x20000350
 8005510:	08018cd8 	.word	0x08018cd8
 8005514:	20000354 	.word	0x20000354
 8005518:	08018cf0 	.word	0x08018cf0
 800551c:	20000358 	.word	0x20000358
 8005520:	08018d10 	.word	0x08018d10
 8005524:	2000035c 	.word	0x2000035c
 8005528:	08018d34 	.word	0x08018d34
 800552c:	20000360 	.word	0x20000360
 8005530:	08018d54 	.word	0x08018d54
 8005534:	20000364 	.word	0x20000364

08005538 <StartLedTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	/*htim3.Instance->CCR1 = 1000;
	vTaskDelay(100);
	htim3.Instance->CCR1 = 0;*/
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8005540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005544:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005548:	f004 feb8 	bl	800a2bc <HAL_GPIO_TogglePin>
    vTaskDelay(5000);
 800554c:	f241 3088 	movw	r0, #5000	; 0x1388
 8005550:	f010 fc00 	bl	8015d54 <vTaskDelay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8005554:	e7f4      	b.n	8005540 <StartLedTask+0x8>
	...

08005558 <StartRoll_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRoll_PID */
void StartRoll_PID(void const * argument)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRoll_PID */


	/*PID factor init*/
	Pid_Init(&hpid_roll, PID_KP_ROLL, PID_KI_ROLL, PID_KD_ROLL);
 8005560:	ed9f 1a11 	vldr	s2, [pc, #68]	; 80055a8 <StartRoll_PID+0x50>
 8005564:	eddf 0a11 	vldr	s1, [pc, #68]	; 80055ac <StartRoll_PID+0x54>
 8005568:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80055b0 <StartRoll_PID+0x58>
 800556c:	4811      	ldr	r0, [pc, #68]	; (80055b4 <StartRoll_PID+0x5c>)
 800556e:	f001 ff37 	bl	80073e0 <Pid_Init>

  /* Infinite loop */
	for(;;)
	{	/*Read roll axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 8005572:	4b11      	ldr	r3, [pc, #68]	; (80055b8 <StartRoll_PID+0x60>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2119      	movs	r1, #25
 8005578:	4618      	mov	r0, r3
 800557a:	f010 f8a9 	bl	80156d0 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Roll(&hi2c2, &IMU_BNO055_struct);
 800557e:	490f      	ldr	r1, [pc, #60]	; (80055bc <StartRoll_PID+0x64>)
 8005580:	480f      	ldr	r0, [pc, #60]	; (80055c0 <StartRoll_PID+0x68>)
 8005582:	f000 fe8f 	bl	80062a4 <BNO055_ReadEuler_Roll>
		xSemaphoreGive(I2C_ControllerHandle);
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <StartRoll_PID+0x60>)
 8005588:	6818      	ldr	r0, [r3, #0]
 800558a:	2300      	movs	r3, #0
 800558c:	2200      	movs	r2, #0
 800558e:	2100      	movs	r1, #0
 8005590:	f00f ff2a 	bl	80153e8 <xQueueGenericSend>

		/*Compensate PID*/
		Pid_CompensateRoll(&hpid_roll, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 8005594:	4b0b      	ldr	r3, [pc, #44]	; (80055c4 <StartRoll_PID+0x6c>)
 8005596:	4a09      	ldr	r2, [pc, #36]	; (80055bc <StartRoll_PID+0x64>)
 8005598:	490b      	ldr	r1, [pc, #44]	; (80055c8 <StartRoll_PID+0x70>)
 800559a:	4806      	ldr	r0, [pc, #24]	; (80055b4 <StartRoll_PID+0x5c>)
 800559c:	f001 ff7e 	bl	800749c <Pid_CompensateRoll>
		vTaskDelay(150);
 80055a0:	2096      	movs	r0, #150	; 0x96
 80055a2:	f010 fbd7 	bl	8015d54 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 80055a6:	e7e4      	b.n	8005572 <StartRoll_PID+0x1a>
 80055a8:	bdb15662 	.word	0xbdb15662
 80055ac:	bce59984 	.word	0xbce59984
 80055b0:	be07bf5a 	.word	0xbe07bf5a
 80055b4:	20000320 	.word	0x20000320
 80055b8:	20000368 	.word	0x20000368
 80055bc:	200003c0 	.word	0x200003c0
 80055c0:	20000374 	.word	0x20000374
 80055c4:	2000047c 	.word	0x2000047c
 80055c8:	20000468 	.word	0x20000468

080055cc <StartPitch_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPitch_PID */
void StartPitch_PID(void const * argument)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPitch_PID */
	Pid_Init(&hpid_pitch, PID_KP_PITCH, PID_KI_PITCH, PID_KD_PITCH);
 80055d4:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80055d8:	eddf 0a10 	vldr	s1, [pc, #64]	; 800561c <StartPitch_PID+0x50>
 80055dc:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8005620 <StartPitch_PID+0x54>
 80055e0:	4810      	ldr	r0, [pc, #64]	; (8005624 <StartPitch_PID+0x58>)
 80055e2:	f001 fefd 	bl	80073e0 <Pid_Init>
  /* Infinite loop */
  for(;;)
  {
	  	/*Read pitch axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 80055e6:	4b10      	ldr	r3, [pc, #64]	; (8005628 <StartPitch_PID+0x5c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2119      	movs	r1, #25
 80055ec:	4618      	mov	r0, r3
 80055ee:	f010 f86f 	bl	80156d0 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Pitch(&hi2c2, &IMU_BNO055_struct);
 80055f2:	490e      	ldr	r1, [pc, #56]	; (800562c <StartPitch_PID+0x60>)
 80055f4:	480e      	ldr	r0, [pc, #56]	; (8005630 <StartPitch_PID+0x64>)
 80055f6:	f000 fea7 	bl	8006348 <BNO055_ReadEuler_Pitch>
		xSemaphoreGive(I2C_ControllerHandle);
 80055fa:	4b0b      	ldr	r3, [pc, #44]	; (8005628 <StartPitch_PID+0x5c>)
 80055fc:	6818      	ldr	r0, [r3, #0]
 80055fe:	2300      	movs	r3, #0
 8005600:	2200      	movs	r2, #0
 8005602:	2100      	movs	r1, #0
 8005604:	f00f fef0 	bl	80153e8 <xQueueGenericSend>

		/*Compensate PID */
		Pid_CompensatePitch(&hpid_pitch, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 8005608:	4b0a      	ldr	r3, [pc, #40]	; (8005634 <StartPitch_PID+0x68>)
 800560a:	4a08      	ldr	r2, [pc, #32]	; (800562c <StartPitch_PID+0x60>)
 800560c:	490a      	ldr	r1, [pc, #40]	; (8005638 <StartPitch_PID+0x6c>)
 800560e:	4805      	ldr	r0, [pc, #20]	; (8005624 <StartPitch_PID+0x58>)
 8005610:	f002 f80a 	bl	8007628 <Pid_CompensatePitch>
		vTaskDelay(150);
 8005614:	2096      	movs	r0, #150	; 0x96
 8005616:	f010 fb9d 	bl	8015d54 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 800561a:	e7e4      	b.n	80055e6 <StartPitch_PID+0x1a>
 800561c:	3ccccccd 	.word	0x3ccccccd
 8005620:	42c80000 	.word	0x42c80000
 8005624:	200002d8 	.word	0x200002d8
 8005628:	20000368 	.word	0x20000368
 800562c:	200003c0 	.word	0x200003c0
 8005630:	20000374 	.word	0x20000374
 8005634:	2000047c 	.word	0x2000047c
 8005638:	20000468 	.word	0x20000468

0800563c <StartYaw_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartYaw_PID */
void StartYaw_PID(void const * argument)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartYaw_PID */
	Pid_Init(&hpid_yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW);
 8005644:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 8005648:	eddf 0a10 	vldr	s1, [pc, #64]	; 800568c <StartYaw_PID+0x50>
 800564c:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8005690 <StartYaw_PID+0x54>
 8005650:	4810      	ldr	r0, [pc, #64]	; (8005694 <StartYaw_PID+0x58>)
 8005652:	f001 fec5 	bl	80073e0 <Pid_Init>
  /* Infinite loop */
  for(;;)
  {
	  	/*Read yaw axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 8005656:	4b10      	ldr	r3, [pc, #64]	; (8005698 <StartYaw_PID+0x5c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2119      	movs	r1, #25
 800565c:	4618      	mov	r0, r3
 800565e:	f010 f837 	bl	80156d0 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Yaw(&hi2c2, &IMU_BNO055_struct);
 8005662:	490e      	ldr	r1, [pc, #56]	; (800569c <StartYaw_PID+0x60>)
 8005664:	480e      	ldr	r0, [pc, #56]	; (80056a0 <StartYaw_PID+0x64>)
 8005666:	f000 fec1 	bl	80063ec <BNO055_ReadEuler_Yaw>
		xSemaphoreGive(I2C_ControllerHandle);
 800566a:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <StartYaw_PID+0x5c>)
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	2300      	movs	r3, #0
 8005670:	2200      	movs	r2, #0
 8005672:	2100      	movs	r1, #0
 8005674:	f00f feb8 	bl	80153e8 <xQueueGenericSend>

		/*Compensate PID step 1 - error calculation */
		Pid_CompensateYaw(&hpid_yaw, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 8005678:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <StartYaw_PID+0x68>)
 800567a:	4a08      	ldr	r2, [pc, #32]	; (800569c <StartYaw_PID+0x60>)
 800567c:	490a      	ldr	r1, [pc, #40]	; (80056a8 <StartYaw_PID+0x6c>)
 800567e:	4805      	ldr	r0, [pc, #20]	; (8005694 <StartYaw_PID+0x58>)
 8005680:	f001 fec9 	bl	8007416 <Pid_CompensateYaw>
		vTaskDelay(150);
 8005684:	2096      	movs	r0, #150	; 0x96
 8005686:	f010 fb65 	bl	8015d54 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 800568a:	e7e4      	b.n	8005656 <StartYaw_PID+0x1a>
 800568c:	3ccccccd 	.word	0x3ccccccd
 8005690:	42c80000 	.word	0x42c80000
 8005694:	200002fc 	.word	0x200002fc
 8005698:	20000368 	.word	0x20000368
 800569c:	200003c0 	.word	0x200003c0
 80056a0:	20000374 	.word	0x20000374
 80056a4:	2000047c 	.word	0x2000047c
 80056a8:	20000468 	.word	0x20000468

080056ac <StartPressureMonitor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPressureMonitor */
void StartPressureMonitor(void const * argument)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPressureMonitor */
	BMP390_Init(&hi2c2);
 80056b4:	480f      	ldr	r0, [pc, #60]	; (80056f4 <StartPressureMonitor+0x48>)
 80056b6:	f000 f9ed 	bl	8005a94 <BMP390_Init>

	/*Barometer calibration*/
	BMP390_GetP0Pressure(&hi2c2, &ALTIMETER_struct, I2C_ControllerHandle);
 80056ba:	4b0f      	ldr	r3, [pc, #60]	; (80056f8 <StartPressureMonitor+0x4c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	490e      	ldr	r1, [pc, #56]	; (80056fc <StartPressureMonitor+0x50>)
 80056c2:	480c      	ldr	r0, [pc, #48]	; (80056f4 <StartPressureMonitor+0x48>)
 80056c4:	f000 fa30 	bl	8005b28 <BMP390_GetP0Pressure>

  /* Infinite loop */
  for(;;)
  {
	  BMP390_ReadPress(&hi2c2,&ALTIMETER_struct, I2C_ControllerHandle);
 80056c8:	4b0b      	ldr	r3, [pc, #44]	; (80056f8 <StartPressureMonitor+0x4c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	461a      	mov	r2, r3
 80056ce:	490b      	ldr	r1, [pc, #44]	; (80056fc <StartPressureMonitor+0x50>)
 80056d0:	4808      	ldr	r0, [pc, #32]	; (80056f4 <StartPressureMonitor+0x48>)
 80056d2:	f000 f979 	bl	80059c8 <BMP390_ReadPress>
	  BMP390_ReadTemp(&hi2c2, &ALTIMETER_struct, I2C_ControllerHandle);
 80056d6:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <StartPressureMonitor+0x4c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	461a      	mov	r2, r3
 80056dc:	4907      	ldr	r1, [pc, #28]	; (80056fc <StartPressureMonitor+0x50>)
 80056de:	4805      	ldr	r0, [pc, #20]	; (80056f4 <StartPressureMonitor+0x48>)
 80056e0:	f000 f91c 	bl	800591c <BMP390_ReadTemp>
	  BMP390_GetRelativeAltitude(&ALTIMETER_struct);
 80056e4:	4805      	ldr	r0, [pc, #20]	; (80056fc <StartPressureMonitor+0x50>)
 80056e6:	f000 fa4b 	bl	8005b80 <BMP390_GetRelativeAltitude>
	  /*Recalibrate sensor if gps data move too much*/
	  vTaskDelay(500);
 80056ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80056ee:	f010 fb31 	bl	8015d54 <vTaskDelay>
	  BMP390_ReadPress(&hi2c2,&ALTIMETER_struct, I2C_ControllerHandle);
 80056f2:	e7e9      	b.n	80056c8 <StartPressureMonitor+0x1c>
 80056f4:	20000374 	.word	0x20000374
 80056f8:	20000368 	.word	0x20000368
 80056fc:	200004ac 	.word	0x200004ac

08005700 <StartGPS>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGPS */
void StartGPS(void const * argument)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  /*TO BE DONE marche pas trop */
	  /*When UART IT then block task until IT*/
	  HAL_UART_Receive_IT(&huart4, &gps_receive_rx, BUFFER_SIZE_NMEA);
 8005708:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800570c:	4909      	ldr	r1, [pc, #36]	; (8005734 <StartGPS+0x34>)
 800570e:	480a      	ldr	r0, [pc, #40]	; (8005738 <StartGPS+0x38>)
 8005710:	f009 fdce 	bl	800f2b0 <HAL_UART_Receive_IT>
	  xSemaphoreTake(GPS_UART_SemaphoreHandle,100000);
 8005714:	4b09      	ldr	r3, [pc, #36]	; (800573c <StartGPS+0x3c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4909      	ldr	r1, [pc, #36]	; (8005740 <StartGPS+0x40>)
 800571a:	4618      	mov	r0, r3
 800571c:	f00f ffd8 	bl	80156d0 <xQueueSemaphoreTake>
	  gps_ReadNMEA(gps_receive_rx,&GPS_struct);
 8005720:	4908      	ldr	r1, [pc, #32]	; (8005744 <StartGPS+0x44>)
 8005722:	4804      	ldr	r0, [pc, #16]	; (8005734 <StartGPS+0x34>)
 8005724:	f001 f82a 	bl	800677c <gps_ReadNMEA>
	  vTaskDelay(1000);
 8005728:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800572c:	f010 fb12 	bl	8015d54 <vTaskDelay>
	  HAL_UART_Receive_IT(&huart4, &gps_receive_rx, BUFFER_SIZE_NMEA);
 8005730:	e7ea      	b.n	8005708 <StartGPS+0x8>
 8005732:	bf00      	nop
 8005734:	200004f0 	.word	0x200004f0
 8005738:	20000a74 	.word	0x20000a74
 800573c:	2000036c 	.word	0x2000036c
 8005740:	000186a0 	.word	0x000186a0
 8005744:	200004c0 	.word	0x200004c0

08005748 <StartMainTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b09c      	sub	sp, #112	; 0x70
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMainTask */
	  xSemaphoreTake(HG_PROTECTION_SEMHandle,9999999999999999);
 8005750:	4b19      	ldr	r3, [pc, #100]	; (80057b8 <StartMainTask+0x70>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4919      	ldr	r1, [pc, #100]	; (80057bc <StartMainTask+0x74>)
 8005756:	4618      	mov	r0, r3
 8005758:	f00f ffba 	bl	80156d0 <xQueueSemaphoreTake>
	  xSemaphoreTake(HG_PROTECTION_SEMHandle,9999999999999999);
 800575c:	4b16      	ldr	r3, [pc, #88]	; (80057b8 <StartMainTask+0x70>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4916      	ldr	r1, [pc, #88]	; (80057bc <StartMainTask+0x74>)
 8005762:	4618      	mov	r0, r3
 8005764:	f00f ffb4 	bl	80156d0 <xQueueSemaphoreTake>
	for(int i=0;i<5;i++){
 8005768:	2300      	movs	r3, #0
 800576a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800576c:	e011      	b.n	8005792 <StartMainTask+0x4a>
		htim3.Instance->CCR1 = 1000;
 800576e:	4b14      	ldr	r3, [pc, #80]	; (80057c0 <StartMainTask+0x78>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005776:	635a      	str	r2, [r3, #52]	; 0x34
		vTaskDelay(100);
 8005778:	2064      	movs	r0, #100	; 0x64
 800577a:	f010 faeb 	bl	8015d54 <vTaskDelay>
		htim3.Instance->CCR1 = 0;
 800577e:	4b10      	ldr	r3, [pc, #64]	; (80057c0 <StartMainTask+0x78>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2200      	movs	r2, #0
 8005784:	635a      	str	r2, [r3, #52]	; 0x34
		vTaskDelay(100);
 8005786:	2064      	movs	r0, #100	; 0x64
 8005788:	f010 fae4 	bl	8015d54 <vTaskDelay>
	for(int i=0;i<5;i++){
 800578c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800578e:	3301      	adds	r3, #1
 8005790:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005794:	2b04      	cmp	r3, #4
 8005796:	ddea      	ble.n	800576e <StartMainTask+0x26>
  /* Infinite loop */
  for(;;)
  {

//	  BNO055_ReadLina(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
	  BNO055_ReadAccel(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
 8005798:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <StartMainTask+0x7c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	461a      	mov	r2, r3
 800579e:	490a      	ldr	r1, [pc, #40]	; (80057c8 <StartMainTask+0x80>)
 80057a0:	480a      	ldr	r0, [pc, #40]	; (80057cc <StartMainTask+0x84>)
 80057a2:	f000 fc61 	bl	8006068 <BNO055_ReadAccel>
	  BNO055_ComputeSpeed(&hi2c2, &IMU_BNO055_struct);
 80057a6:	4908      	ldr	r1, [pc, #32]	; (80057c8 <StartMainTask+0x80>)
 80057a8:	4808      	ldr	r0, [pc, #32]	; (80057cc <StartMainTask+0x84>)
 80057aa:	f000 fe59 	bl	8006460 <BNO055_ComputeSpeed>


	  vTaskDelay(500);
 80057ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80057b2:	f010 facf 	bl	8015d54 <vTaskDelay>
	  BNO055_ReadAccel(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
 80057b6:	e7ef      	b.n	8005798 <StartMainTask+0x50>
 80057b8:	20000370 	.word	0x20000370
 80057bc:	6fc0ffff 	.word	0x6fc0ffff
 80057c0:	200009dc 	.word	0x200009dc
 80057c4:	20000368 	.word	0x20000368
 80057c8:	200003c0 	.word	0x200003c0
 80057cc:	20000374 	.word	0x20000374

080057d0 <StartBatteryMonitoring>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBatteryMonitoring */
void StartBatteryMonitoring(void const * argument)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBatteryMonitoring */
  /* Infinite loop */
  for(;;)
  {
	Battery_ReadBatteryVoltage(&BATTERY_Struct,BatteryMonitoringData);
 80057d8:	4909      	ldr	r1, [pc, #36]	; (8005800 <StartBatteryMonitoring+0x30>)
 80057da:	480a      	ldr	r0, [pc, #40]	; (8005804 <StartBatteryMonitoring+0x34>)
 80057dc:	f7ff fcb0 	bl	8005140 <Battery_ReadBatteryVoltage>
	Battery_ReadCurrent5V(&BATTERY_Struct, BatteryMonitoringData);
 80057e0:	4907      	ldr	r1, [pc, #28]	; (8005800 <StartBatteryMonitoring+0x30>)
 80057e2:	4808      	ldr	r0, [pc, #32]	; (8005804 <StartBatteryMonitoring+0x34>)
 80057e4:	f7ff fd20 	bl	8005228 <Battery_ReadCurrent5V>
	Battery_ReadCurrent3V3(&BATTERY_Struct, BatteryMonitoringData);
 80057e8:	4905      	ldr	r1, [pc, #20]	; (8005800 <StartBatteryMonitoring+0x30>)
 80057ea:	4806      	ldr	r0, [pc, #24]	; (8005804 <StartBatteryMonitoring+0x34>)
 80057ec:	f7ff fcd8 	bl	80051a0 <Battery_ReadCurrent3V3>
	Battery_RemaningTime(&BATTERY_Struct);
 80057f0:	4804      	ldr	r0, [pc, #16]	; (8005804 <StartBatteryMonitoring+0x34>)
 80057f2:	f7ff fd5d 	bl	80052b0 <Battery_RemaningTime>
    vTaskDelay(5000);
 80057f6:	f241 3088 	movw	r0, #5000	; 0x1388
 80057fa:	f010 faab 	bl	8015d54 <vTaskDelay>
	Battery_ReadBatteryVoltage(&BATTERY_Struct,BatteryMonitoringData);
 80057fe:	e7eb      	b.n	80057d8 <StartBatteryMonitoring+0x8>
 8005800:	200008d8 	.word	0x200008d8
 8005804:	200004e0 	.word	0x200004e0

08005808 <StartTelemetry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry */
void StartTelemetry(void const * argument)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry */
	WIOE5_Init(&huart5);
 8005810:	4803      	ldr	r0, [pc, #12]	; (8005820 <StartTelemetry+0x18>)
 8005812:	f001 fb71 	bl	8006ef8 <WIOE5_Init>
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelay(1000);
 8005816:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800581a:	f010 fa9b 	bl	8015d54 <vTaskDelay>
 800581e:	e7fa      	b.n	8005816 <StartTelemetry+0xe>
 8005820:	20000b04 	.word	0x20000b04

08005824 <BMP390_EnablePressureSensor>:
	//Clearing the register is done by reading it
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, STATUS_REG, 1, &data, 1, 10);
}

void BMP390_EnablePressureSensor(I2C_HandleTypeDef *I2C){
 8005824:	b580      	push	{r7, lr}
 8005826:	b088      	sub	sp, #32
 8005828:	af04      	add	r7, sp, #16
 800582a:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 800582c:	230a      	movs	r3, #10
 800582e:	9302      	str	r3, [sp, #8]
 8005830:	2301      	movs	r3, #1
 8005832:	9301      	str	r3, [sp, #4]
 8005834:	f107 030f 	add.w	r3, r7, #15
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	2301      	movs	r3, #1
 800583c:	221b      	movs	r2, #27
 800583e:	21ec      	movs	r1, #236	; 0xec
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f004 ff1b 	bl	800a67c <HAL_I2C_Mem_Read>
	data = (reg_value&0x32) + 0x01;
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	f003 0332 	and.w	r3, r3, #50	; 0x32
 800584c:	b2db      	uxtb	r3, r3
 800584e:	3301      	adds	r3, #1
 8005850:	b2db      	uxtb	r3, r3
 8005852:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 8005854:	230a      	movs	r3, #10
 8005856:	9302      	str	r3, [sp, #8]
 8005858:	2301      	movs	r3, #1
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	f107 030e 	add.w	r3, r7, #14
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	2301      	movs	r3, #1
 8005864:	221b      	movs	r2, #27
 8005866:	21ec      	movs	r1, #236	; 0xec
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f004 fdf3 	bl	800a454 <HAL_I2C_Mem_Write>
}
 800586e:	bf00      	nop
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}

08005876 <BMP390_EnableTempSensor>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x31);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
}

void BMP390_EnableTempSensor(I2C_HandleTypeDef *I2C){
 8005876:	b580      	push	{r7, lr}
 8005878:	b088      	sub	sp, #32
 800587a:	af04      	add	r7, sp, #16
 800587c:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 800587e:	230a      	movs	r3, #10
 8005880:	9302      	str	r3, [sp, #8]
 8005882:	2301      	movs	r3, #1
 8005884:	9301      	str	r3, [sp, #4]
 8005886:	f107 030f 	add.w	r3, r7, #15
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	2301      	movs	r3, #1
 800588e:	221b      	movs	r2, #27
 8005890:	21ec      	movs	r1, #236	; 0xec
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f004 fef2 	bl	800a67c <HAL_I2C_Mem_Read>
	data = (reg_value&0x31) + 0x01;
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	f003 0331 	and.w	r3, r3, #49	; 0x31
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	3301      	adds	r3, #1
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 80058a6:	230a      	movs	r3, #10
 80058a8:	9302      	str	r3, [sp, #8]
 80058aa:	2301      	movs	r3, #1
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	f107 030e 	add.w	r3, r7, #14
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	2301      	movs	r3, #1
 80058b6:	221b      	movs	r2, #27
 80058b8:	21ec      	movs	r1, #236	; 0xec
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f004 fdca 	bl	800a454 <HAL_I2C_Mem_Write>
}
 80058c0:	bf00      	nop
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <BMP390_WakeUp>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x03);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
}

void BMP390_WakeUp(I2C_HandleTypeDef *I2C){
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b088      	sub	sp, #32
 80058cc:	af04      	add	r7, sp, #16
 80058ce:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 80058d0:	230a      	movs	r3, #10
 80058d2:	9302      	str	r3, [sp, #8]
 80058d4:	2301      	movs	r3, #1
 80058d6:	9301      	str	r3, [sp, #4]
 80058d8:	f107 030f 	add.w	r3, r7, #15
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	2301      	movs	r3, #1
 80058e0:	221b      	movs	r2, #27
 80058e2:	21ec      	movs	r1, #236	; 0xec
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f004 fec9 	bl	800a67c <HAL_I2C_Mem_Read>
	data = (reg_value&0x03) + 0x30;
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
 80058ec:	f003 0303 	and.w	r3, r3, #3
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	3330      	adds	r3, #48	; 0x30
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 80058f8:	230a      	movs	r3, #10
 80058fa:	9302      	str	r3, [sp, #8]
 80058fc:	2301      	movs	r3, #1
 80058fe:	9301      	str	r3, [sp, #4]
 8005900:	f107 030e 	add.w	r3, r7, #14
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	2301      	movs	r3, #1
 8005908:	221b      	movs	r2, #27
 800590a:	21ec      	movs	r1, #236	; 0xec
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f004 fda1 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005912:	bf00      	nop
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <BMP390_ReadTemp>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, CONFIG_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x01) + (value<<1);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, OSR_REG, 1, &data, 1, 10);
}

void BMP390_ReadTemp(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 800591c:	b580      	push	{r7, lr}
 800591e:	b08a      	sub	sp, #40	; 0x28
 8005920:	af04      	add	r7, sp, #16
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
	uint8_t XLSB;
	uint8_t LSB;
	uint8_t MSB;
	uint32_t temp;

	xSemaphoreTake(I2CControllerProtect, 35);
 8005928:	2123      	movs	r1, #35	; 0x23
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f00f fed0 	bl	80156d0 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_XLSB_REG, 1, &XLSB, 1, 10);
 8005930:	230a      	movs	r3, #10
 8005932:	9302      	str	r3, [sp, #8]
 8005934:	2301      	movs	r3, #1
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	f107 0313 	add.w	r3, r7, #19
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	2301      	movs	r3, #1
 8005940:	2207      	movs	r2, #7
 8005942:	21ec      	movs	r1, #236	; 0xec
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f004 fe99 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_LSB_REG, 1, &LSB, 1, 10);
 800594a:	230a      	movs	r3, #10
 800594c:	9302      	str	r3, [sp, #8]
 800594e:	2301      	movs	r3, #1
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	f107 0312 	add.w	r3, r7, #18
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	2301      	movs	r3, #1
 800595a:	2208      	movs	r2, #8
 800595c:	21ec      	movs	r1, #236	; 0xec
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f004 fe8c 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_MSB_REG, 1, &MSB, 1, 10);
 8005964:	230a      	movs	r3, #10
 8005966:	9302      	str	r3, [sp, #8]
 8005968:	2301      	movs	r3, #1
 800596a:	9301      	str	r3, [sp, #4]
 800596c:	f107 0311 	add.w	r3, r7, #17
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	2301      	movs	r3, #1
 8005974:	2209      	movs	r2, #9
 8005976:	21ec      	movs	r1, #236	; 0xec
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f004 fe7f 	bl	800a67c <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800597e:	2300      	movs	r3, #0
 8005980:	2200      	movs	r2, #0
 8005982:	2100      	movs	r1, #0
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f00f fd2f 	bl	80153e8 <xQueueGenericSend>
	temp = XLSB + (LSB<<8) + (MSB<<16);
 800598a:	7cfb      	ldrb	r3, [r7, #19]
 800598c:	461a      	mov	r2, r3
 800598e:	7cbb      	ldrb	r3, [r7, #18]
 8005990:	021b      	lsls	r3, r3, #8
 8005992:	441a      	add	r2, r3
 8005994:	7c7b      	ldrb	r3, [r7, #17]
 8005996:	041b      	lsls	r3, r3, #16
 8005998:	4413      	add	r3, r2
 800599a:	617b      	str	r3, [r7, #20]
	altimeter->temp_data = (temp/258111);
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	4b09      	ldr	r3, [pc, #36]	; (80059c4 <BMP390_ReadTemp+0xa8>)
 80059a0:	fba3 1302 	umull	r1, r3, r3, r2
 80059a4:	1ad2      	subs	r2, r2, r3
 80059a6:	0852      	lsrs	r2, r2, #1
 80059a8:	4413      	add	r3, r2
 80059aa:	0c5b      	lsrs	r3, r3, #17
 80059ac:	ee07 3a90 	vmov	s15, r3
 80059b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80059ba:	bf00      	nop
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	04000105 	.word	0x04000105

080059c8 <BMP390_ReadPress>:

void BMP390_ReadPress(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b08a      	sub	sp, #40	; 0x28
 80059cc:	af04      	add	r7, sp, #16
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
	uint8_t XLSB;
	uint8_t LSB;
	uint8_t MSB;
	uint32_t press;

	xSemaphoreTake(I2CControllerProtect, 35);
 80059d4:	2123      	movs	r1, #35	; 0x23
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f00f fe7a 	bl	80156d0 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_XLSB_REG, 1, &XLSB, 1, 10);
 80059dc:	230a      	movs	r3, #10
 80059de:	9302      	str	r3, [sp, #8]
 80059e0:	2301      	movs	r3, #1
 80059e2:	9301      	str	r3, [sp, #4]
 80059e4:	f107 0313 	add.w	r3, r7, #19
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	2301      	movs	r3, #1
 80059ec:	2204      	movs	r2, #4
 80059ee:	21ec      	movs	r1, #236	; 0xec
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f004 fe43 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_LSB_REG, 1, &LSB, 1, 10);
 80059f6:	230a      	movs	r3, #10
 80059f8:	9302      	str	r3, [sp, #8]
 80059fa:	2301      	movs	r3, #1
 80059fc:	9301      	str	r3, [sp, #4]
 80059fe:	f107 0312 	add.w	r3, r7, #18
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	2301      	movs	r3, #1
 8005a06:	2205      	movs	r2, #5
 8005a08:	21ec      	movs	r1, #236	; 0xec
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f004 fe36 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_MSB_REG, 1, &MSB, 1, 10);
 8005a10:	230a      	movs	r3, #10
 8005a12:	9302      	str	r3, [sp, #8]
 8005a14:	2301      	movs	r3, #1
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	f107 0311 	add.w	r3, r7, #17
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	2301      	movs	r3, #1
 8005a20:	2206      	movs	r2, #6
 8005a22:	21ec      	movs	r1, #236	; 0xec
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f004 fe29 	bl	800a67c <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2100      	movs	r1, #0
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f00f fcd9 	bl	80153e8 <xQueueGenericSend>
	press = XLSB + (LSB<<8) + (MSB<<16);
 8005a36:	7cfb      	ldrb	r3, [r7, #19]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	7cbb      	ldrb	r3, [r7, #18]
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	441a      	add	r2, r3
 8005a40:	7c7b      	ldrb	r3, [r7, #17]
 8005a42:	041b      	lsls	r3, r3, #16
 8005a44:	4413      	add	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
	altimeter->pressure_hpa = (press*PRESS_STEP)+300;
 8005a48:	6978      	ldr	r0, [r7, #20]
 8005a4a:	f7fe fd3d 	bl	80044c8 <__aeabi_ui2d>
 8005a4e:	f04f 0200 	mov.w	r2, #0
 8005a52:	4b0f      	ldr	r3, [pc, #60]	; (8005a90 <BMP390_ReadPress+0xc8>)
 8005a54:	f7fe fdb2 	bl	80045bc <__aeabi_dmul>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	4619      	mov	r1, r3
 8005a60:	a309      	add	r3, pc, #36	; (adr r3, 8005a88 <BMP390_ReadPress+0xc0>)
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	f7fe fbf3 	bl	8004250 <__adddf3>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	4610      	mov	r0, r2
 8005a70:	4619      	mov	r1, r3
 8005a72:	f7ff f853 	bl	8004b1c <__aeabi_d2f>
 8005a76:	4602      	mov	r2, r0
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	601a      	str	r2, [r3, #0]

}
 8005a7c:	bf00      	nop
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	f3af 8000 	nop.w
 8005a88:	00000000 	.word	0x00000000
 8005a8c:	4072c000 	.word	0x4072c000
 8005a90:	3f0db000 	.word	0x3f0db000

08005a94 <BMP390_Init>:
	xSemaphoreGive(I2CControllerProtect);
	time = XLSB + (LSB<<8) + (MSB<<16);
	altimeter->time_data = time;
}

uint8_t BMP390_Init(I2C_HandleTypeDef *I2C){
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af04      	add	r7, sp, #16
 8005a9a:	6078      	str	r0, [r7, #4]

	uint8_t data;
	uint8_t res = 0;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	73fb      	strb	r3, [r7, #15]

	//Start by checking dev ID and REV iD
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, CHIP_ID_REG, 1, &data, 1, 10);
 8005aa0:	230a      	movs	r3, #10
 8005aa2:	9302      	str	r3, [sp, #8]
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	9301      	str	r3, [sp, #4]
 8005aa8:	f107 030e 	add.w	r3, r7, #14
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	2301      	movs	r3, #1
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	21ec      	movs	r1, #236	; 0xec
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f004 fde1 	bl	800a67c <HAL_I2C_Mem_Read>
	if(data!=0x60){
 8005aba:	7bbb      	ldrb	r3, [r7, #14]
 8005abc:	2b60      	cmp	r3, #96	; 0x60
 8005abe:	d001      	beq.n	8005ac4 <BMP390_Init+0x30>
		res = 1;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	73fb      	strb	r3, [r7, #15]
	}
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, REV_ID_REG, 1, &data, 1, 10);
 8005ac4:	230a      	movs	r3, #10
 8005ac6:	9302      	str	r3, [sp, #8]
 8005ac8:	2301      	movs	r3, #1
 8005aca:	9301      	str	r3, [sp, #4]
 8005acc:	f107 030e 	add.w	r3, r7, #14
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	21ec      	movs	r1, #236	; 0xec
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f004 fdcf 	bl	800a67c <HAL_I2C_Mem_Read>
	if(data!=0x01){
 8005ade:	7bbb      	ldrb	r3, [r7, #14]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d001      	beq.n	8005ae8 <BMP390_Init+0x54>
		res = 1;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
	}

	//Enable all sensors
	BMP390_EnableTempSensor(I2C);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7ff fec4 	bl	8005876 <BMP390_EnableTempSensor>
	BMP390_EnablePressureSensor(I2C);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fe98 	bl	8005824 <BMP390_EnablePressureSensor>

	BMP390_WakeUp(I2C);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f7ff fee7 	bl	80058c8 <BMP390_WakeUp>
	/*Wait until sensor wake up */
	HAL_Delay(5);
 8005afa:	2005      	movs	r0, #5
 8005afc:	f002 fc04 	bl	8008308 <HAL_Delay>

	//Set the IT pin on high level and enable with pressure/temp sensor
	data = 0x42;
 8005b00:	2342      	movs	r3, #66	; 0x42
 8005b02:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, INT_CTRL_REG, 1, &data, 1, 10);
 8005b04:	230a      	movs	r3, #10
 8005b06:	9302      	str	r3, [sp, #8]
 8005b08:	2301      	movs	r3, #1
 8005b0a:	9301      	str	r3, [sp, #4]
 8005b0c:	f107 030e 	add.w	r3, r7, #14
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	2301      	movs	r3, #1
 8005b14:	2219      	movs	r2, #25
 8005b16:	21ec      	movs	r1, #236	; 0xec
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f004 fc9b 	bl	800a454 <HAL_I2C_Mem_Write>

	//Set Filter value
	//BMP390_SetFilter(I2C, 0x02);


	return res;
 8005b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <BMP390_GetP0Pressure>:

void BMP390_GetP0Pressure(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
	float P0;
	for(int i=0;i<STARTUP_PRESSURE_AVERAGE_COUNT;i++){
 8005b34:	2300      	movs	r3, #0
 8005b36:	613b      	str	r3, [r7, #16]
 8005b38:	e010      	b.n	8005b5c <BMP390_GetP0Pressure+0x34>
		BMP390_ReadPress(I2C, altimeter, I2CControllerProtect);
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	68b9      	ldr	r1, [r7, #8]
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f7ff ff42 	bl	80059c8 <BMP390_ReadPress>
		P0 += altimeter->pressure_hpa;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	edd3 7a00 	vldr	s15, [r3]
 8005b4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8005b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b52:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<STARTUP_PRESSURE_AVERAGE_COUNT;i++){
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	613b      	str	r3, [r7, #16]
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b09      	cmp	r3, #9
 8005b60:	ddeb      	ble.n	8005b3a <BMP390_GetP0Pressure+0x12>
	}
	altimeter->calibration_pressure = (P0/STARTUP_PRESSURE_AVERAGE_COUNT);
 8005b62:	ed97 7a05 	vldr	s14, [r7, #20]
 8005b66:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8005b74:	bf00      	nop
 8005b76:	3718      	adds	r7, #24
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	0000      	movs	r0, r0
	...

08005b80 <BMP390_GetRelativeAltitude>:

/*Function use to calculate relative altitude. In order to work properly it should'nt be call before a calibration*/
void BMP390_GetRelativeAltitude(ALTIMETER_t *altimeter){
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
	altimeter->differential_altitude = 44330.0 * (1.0 - pow(altimeter->pressure_hpa / altimeter->calibration_pressure, 0.1903));
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	ed93 7a00 	vldr	s14, [r3]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	edd3 7a03 	vldr	s15, [r3, #12]
 8005b94:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005b98:	ee16 0a90 	vmov	r0, s13
 8005b9c:	f7fe fcb6 	bl	800450c <__aeabi_f2d>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8005bf0 <BMP390_GetRelativeAltitude+0x70>
 8005ba8:	ec43 2b10 	vmov	d0, r2, r3
 8005bac:	f012 f90a 	bl	8017dc4 <pow>
 8005bb0:	ec53 2b10 	vmov	r2, r3, d0
 8005bb4:	f04f 0000 	mov.w	r0, #0
 8005bb8:	4911      	ldr	r1, [pc, #68]	; (8005c00 <BMP390_GetRelativeAltitude+0x80>)
 8005bba:	f7fe fb47 	bl	800424c <__aeabi_dsub>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4610      	mov	r0, r2
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	a30c      	add	r3, pc, #48	; (adr r3, 8005bf8 <BMP390_GetRelativeAltitude+0x78>)
 8005bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bcc:	f7fe fcf6 	bl	80045bc <__aeabi_dmul>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4610      	mov	r0, r2
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	f7fe ffa0 	bl	8004b1c <__aeabi_d2f>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	611a      	str	r2, [r3, #16]
}
 8005be2:	bf00      	nop
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	f3af 8000 	nop.w
 8005bf0:	1a36e2eb 	.word	0x1a36e2eb
 8005bf4:	3fc85bc0 	.word	0x3fc85bc0
 8005bf8:	00000000 	.word	0x00000000
 8005bfc:	40e5a540 	.word	0x40e5a540
 8005c00:	3ff00000 	.word	0x3ff00000

08005c04 <BNO055_SetPage>:
 * Method use to switch page in IMU memory
 * param: I2C --> pointer on I2C handle struct
 * param: page --> integer value range 0 to 1 include
 * note: If a page value is bigger than 1 then no error will be raise so be carefull
 */
void BNO055_SetPage(I2C_HandleTypeDef *I2C,uint8_t page){
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af04      	add	r7, sp, #16
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_PAGE_ID, 1, &page, 1, 10);
 8005c10:	230a      	movs	r3, #10
 8005c12:	9302      	str	r3, [sp, #8]
 8005c14:	2301      	movs	r3, #1
 8005c16:	9301      	str	r3, [sp, #4]
 8005c18:	1cfb      	adds	r3, r7, #3
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	2207      	movs	r2, #7
 8005c20:	2150      	movs	r1, #80	; 0x50
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f004 fc16 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005c28:	bf00      	nop
 8005c2a:	3708      	adds	r7, #8
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <BNO055_SetOperationMode>:
 * Method use to switch operation mode of IMU
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 * param: mode --> operation mode already define in <bno055.h>
 */
void BNO055_SetOperationMode(I2C_HandleTypeDef *I2C,bno055_opmode_t mode,BNO055_t *BNO055){
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b088      	sub	sp, #32
 8005c34:	af04      	add	r7, sp, #16
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	607a      	str	r2, [r7, #4]
 8005c3c:	72fb      	strb	r3, [r7, #11]
	BNO055->operational_mode = mode;
 8005c3e:	7afa      	ldrb	r2, [r7, #11]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_OPR_MODE, 1, &mode, 1, 10);
 8005c46:	230a      	movs	r3, #10
 8005c48:	9302      	str	r3, [sp, #8]
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	9301      	str	r3, [sp, #4]
 8005c4e:	f107 030b 	add.w	r3, r7, #11
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	2301      	movs	r3, #1
 8005c56:	223d      	movs	r2, #61	; 0x3d
 8005c58:	2150      	movs	r1, #80	; 0x50
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f004 fbfa 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005c60:	bf00      	nop
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <BNO055_ReadSystemReg>:

/*
 * Function use read the system register
 * param: I2C --> pointer on I2C handle struct
 */
uint8_t BNO055_ReadSystemReg(I2C_HandleTypeDef *I2C){
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b088      	sub	sp, #32
 8005c6c:	af04      	add	r7, sp, #16
 8005c6e:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 100);
 8005c70:	2364      	movs	r3, #100	; 0x64
 8005c72:	9302      	str	r3, [sp, #8]
 8005c74:	2301      	movs	r3, #1
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	f107 030f 	add.w	r3, r7, #15
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	2301      	movs	r3, #1
 8005c80:	223f      	movs	r2, #63	; 0x3f
 8005c82:	2150      	movs	r1, #80	; 0x50
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f004 fcf9 	bl	800a67c <HAL_I2C_Mem_Read>
	return system_reg;
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <BNO055_ReadITStatus>:

/*
 * Function use to read interrupt register
 * param: I2C --> pointer on I2C handle struct
 */
uint8_t BNO055_ReadITStatus(I2C_HandleTypeDef * I2C){
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af04      	add	r7, sp, #16
 8005c9a:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_STATUS, 1, &system_reg, 1, 100);
 8005c9c:	2364      	movs	r3, #100	; 0x64
 8005c9e:	9302      	str	r3, [sp, #8]
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	9301      	str	r3, [sp, #4]
 8005ca4:	f107 030f 	add.w	r3, r7, #15
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	2301      	movs	r3, #1
 8005cac:	2237      	movs	r2, #55	; 0x37
 8005cae:	2150      	movs	r1, #80	; 0x50
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f004 fce3 	bl	800a67c <HAL_I2C_Mem_Read>
	return system_reg;
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <BNO055_EnableAccHighG>:
/*
 * Method use to set high G acceleration interrupt
 * param: I2C --> pointer on I2C handle struct
 * note: This method should only be call after a SetPage(1)
 */
void BNO055_EnableAccHighG(I2C_HandleTypeDef *I2C){
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af04      	add	r7, sp, #16
 8005cc6:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_EN, 1, &system_reg, 1, 100);
 8005cc8:	2364      	movs	r3, #100	; 0x64
 8005cca:	9302      	str	r3, [sp, #8]
 8005ccc:	2301      	movs	r3, #1
 8005cce:	9301      	str	r3, [sp, #4]
 8005cd0:	f107 030f 	add.w	r3, r7, #15
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	2210      	movs	r2, #16
 8005cda:	2150      	movs	r1, #80	; 0x50
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f004 fccd 	bl	800a67c <HAL_I2C_Mem_Read>
	system_reg|=1<<5;
 8005ce2:	7bfb      	ldrb	r3, [r7, #15]
 8005ce4:	f043 0320 	orr.w	r3, r3, #32
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_INT_EN, 1, &system_reg, 1, 10);
 8005cec:	230a      	movs	r3, #10
 8005cee:	9302      	str	r3, [sp, #8]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	f107 030f 	add.w	r3, r7, #15
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	2210      	movs	r2, #16
 8005cfe:	2150      	movs	r1, #80	; 0x50
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f004 fba7 	bl	800a454 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_MSK, 1, &system_reg, 1, 100);
 8005d06:	2364      	movs	r3, #100	; 0x64
 8005d08:	9302      	str	r3, [sp, #8]
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	f107 030f 	add.w	r3, r7, #15
 8005d12:	9300      	str	r3, [sp, #0]
 8005d14:	2301      	movs	r3, #1
 8005d16:	220f      	movs	r2, #15
 8005d18:	2150      	movs	r1, #80	; 0x50
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f004 fcae 	bl	800a67c <HAL_I2C_Mem_Read>
	system_reg|=1<<5;
 8005d20:	7bfb      	ldrb	r3, [r7, #15]
 8005d22:	f043 0320 	orr.w	r3, r3, #32
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_INT_MSK, 1, &system_reg, 1, 10);
 8005d2a:	230a      	movs	r3, #10
 8005d2c:	9302      	str	r3, [sp, #8]
 8005d2e:	2301      	movs	r3, #1
 8005d30:	9301      	str	r3, [sp, #4]
 8005d32:	f107 030f 	add.w	r3, r7, #15
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	2301      	movs	r3, #1
 8005d3a:	220f      	movs	r2, #15
 8005d3c:	2150      	movs	r1, #80	; 0x50
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f004 fb88 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005d44:	bf00      	nop
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <BNO055_EnableHighGAcc>:
/*
 * Method use to set high G acceleration interrupt for each axis
 * param: I2C --> pointer on I2C handle struct
 * axis: --> char use to define an axis Eg: 'X' or 'Y' or 'Z'
 */
void BNO055_EnableHighGAcc(I2C_HandleTypeDef *I2C,char axis){
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b088      	sub	sp, #32
 8005d50:	af04      	add	r7, sp, #16
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	460b      	mov	r3, r1
 8005d56:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 100);
 8005d58:	2364      	movs	r3, #100	; 0x64
 8005d5a:	9302      	str	r3, [sp, #8]
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	9301      	str	r3, [sp, #4]
 8005d60:	f107 030f 	add.w	r3, r7, #15
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	2301      	movs	r3, #1
 8005d68:	2212      	movs	r2, #18
 8005d6a:	2150      	movs	r1, #80	; 0x50
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f004 fc85 	bl	800a67c <HAL_I2C_Mem_Read>
	switch (axis) {
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	2b5a      	cmp	r3, #90	; 0x5a
 8005d76:	d012      	beq.n	8005d9e <BNO055_EnableHighGAcc+0x52>
 8005d78:	2b5a      	cmp	r3, #90	; 0x5a
 8005d7a:	dc16      	bgt.n	8005daa <BNO055_EnableHighGAcc+0x5e>
 8005d7c:	2b58      	cmp	r3, #88	; 0x58
 8005d7e:	d002      	beq.n	8005d86 <BNO055_EnableHighGAcc+0x3a>
 8005d80:	2b59      	cmp	r3, #89	; 0x59
 8005d82:	d006      	beq.n	8005d92 <BNO055_EnableHighGAcc+0x46>
 8005d84:	e011      	b.n	8005daa <BNO055_EnableHighGAcc+0x5e>
		case 'X':
			system_reg|=1<<5;
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	f043 0320 	orr.w	r3, r3, #32
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	73fb      	strb	r3, [r7, #15]
			break;
 8005d90:	e00b      	b.n	8005daa <BNO055_EnableHighGAcc+0x5e>
		case 'Y':
			system_reg|=1<<6;
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
 8005d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	73fb      	strb	r3, [r7, #15]
			break;
 8005d9c:	e005      	b.n	8005daa <BNO055_EnableHighGAcc+0x5e>
		case 'Z':
			system_reg|=1<<7;
 8005d9e:	7bfb      	ldrb	r3, [r7, #15]
 8005da0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	73fb      	strb	r3, [r7, #15]
			break;
 8005da8:	bf00      	nop
	}
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 10);
 8005daa:	230a      	movs	r3, #10
 8005dac:	9302      	str	r3, [sp, #8]
 8005dae:	2301      	movs	r3, #1
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	f107 030f 	add.w	r3, r7, #15
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2301      	movs	r3, #1
 8005dba:	2212      	movs	r2, #18
 8005dbc:	2150      	movs	r1, #80	; 0x50
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f004 fb48 	bl	800a454 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 100);
 8005dc4:	2364      	movs	r3, #100	; 0x64
 8005dc6:	9302      	str	r3, [sp, #8]
 8005dc8:	2301      	movs	r3, #1
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	f107 030f 	add.w	r3, r7, #15
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	2212      	movs	r2, #18
 8005dd6:	2150      	movs	r1, #80	; 0x50
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f004 fc4f 	bl	800a67c <HAL_I2C_Mem_Read>
}
 8005dde:	bf00      	nop
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <BNO055_ClearIntFlag>:
/*
 * Method use to clear interrupt flag set by hardware
 * param: I2C --> pointer on I2C handle struct
 * note: if call in interrupt, you can find SPI pointer in IMU struct
 */
void BNO055_ClearIntFlag(I2C_HandleTypeDef *I2C){
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b088      	sub	sp, #32
 8005dea:	af04      	add	r7, sp, #16
 8005dec:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 100);
 8005dee:	2364      	movs	r3, #100	; 0x64
 8005df0:	9302      	str	r3, [sp, #8]
 8005df2:	2301      	movs	r3, #1
 8005df4:	9301      	str	r3, [sp, #4]
 8005df6:	f107 030f 	add.w	r3, r7, #15
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	223f      	movs	r2, #63	; 0x3f
 8005e00:	2150      	movs	r1, #80	; 0x50
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f004 fc3a 	bl	800a67c <HAL_I2C_Mem_Read>
	system_reg|=1<<6;
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
 8005e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 10);
 8005e12:	230a      	movs	r3, #10
 8005e14:	9302      	str	r3, [sp, #8]
 8005e16:	2301      	movs	r3, #1
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	f107 030f 	add.w	r3, r7, #15
 8005e1e:	9300      	str	r3, [sp, #0]
 8005e20:	2301      	movs	r3, #1
 8005e22:	223f      	movs	r2, #63	; 0x3f
 8005e24:	2150      	movs	r1, #80	; 0x50
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f004 fb14 	bl	800a454 <HAL_I2C_Mem_Write>
	BNO055_ReadITStatus(I2C);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff ff31 	bl	8005c94 <BNO055_ReadITStatus>
}
 8005e32:	bf00      	nop
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <BNO055_EnableExtClock>:
/*
 * Method use to enable external clock for IMU
 * param: I2C --> pointer on I2C handle struct
 * note: If not clock selected then work with LSI else LSE
 */
void BNO055_EnableExtClock(I2C_HandleTypeDef *I2C){
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b088      	sub	sp, #32
 8005e3e:	af04      	add	r7, sp, #16
 8005e40:	6078      	str	r0, [r7, #4]
	uint8_t actual_reg_value = BNO055_ReadSystemReg(I2C);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7ff ff10 	bl	8005c68 <BNO055_ReadSystemReg>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	73fb      	strb	r3, [r7, #15]
	//Change the 7th bit of this reg --> activate external clock
	uint8_t sys_reg_value = (actual_reg_value&0x7F) + (0x01<<7);
 8005e4c:	7bfb      	ldrb	r3, [r7, #15]
 8005e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	3b80      	subs	r3, #128	; 0x80
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &sys_reg_value, 1, 10);
 8005e5a:	230a      	movs	r3, #10
 8005e5c:	9302      	str	r3, [sp, #8]
 8005e5e:	2301      	movs	r3, #1
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	f107 030e 	add.w	r3, r7, #14
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	2301      	movs	r3, #1
 8005e6a:	223f      	movs	r2, #63	; 0x3f
 8005e6c:	2150      	movs	r1, #80	; 0x50
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f004 faf0 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005e74:	bf00      	nop
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <BNO055_TriggerSelfTest>:

/*
 * Method use to start a self test
 * param: I2C --> pointer on I2C handle struct
 */
void BNO055_TriggerSelfTest(I2C_HandleTypeDef *I2C){
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af04      	add	r7, sp, #16
 8005e82:	6078      	str	r0, [r7, #4]
	uint8_t actual_reg_value = BNO055_ReadSystemReg(I2C);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f7ff feef 	bl	8005c68 <BNO055_ReadSystemReg>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	73fb      	strb	r3, [r7, #15]
	//Change the 7th bit of this reg --> activate external clock
	uint8_t sys_reg_value = (actual_reg_value&0xFE) + 0x01;
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	f023 0301 	bic.w	r3, r3, #1
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	3301      	adds	r3, #1
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &sys_reg_value, 1, 10);
 8005e9c:	230a      	movs	r3, #10
 8005e9e:	9302      	str	r3, [sp, #8]
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	f107 030e 	add.w	r3, r7, #14
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	2301      	movs	r3, #1
 8005eac:	223f      	movs	r2, #63	; 0x3f
 8005eae:	2150      	movs	r1, #80	; 0x50
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f004 facf 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005eb6:	bf00      	nop
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <BNO055_CheckSelfTestResult>:
/*
 * Method use to check self test result
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 */
uint8_t BNO055_CheckSelfTestResult(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b088      	sub	sp, #32
 8005ec2:	af04      	add	r7, sp, #16
 8005ec4:	6078      	str	r0, [r7, #4]
 8005ec6:	6039      	str	r1, [r7, #0]
	uint8_t res = 0;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_value;
	//Checking all self power on test result
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ST_RESULT, 1, &reg_value, 1, 10);
 8005ecc:	230a      	movs	r3, #10
 8005ece:	9302      	str	r3, [sp, #8]
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	9301      	str	r3, [sp, #4]
 8005ed4:	f107 030e 	add.w	r3, r7, #14
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	2301      	movs	r3, #1
 8005edc:	2236      	movs	r2, #54	; 0x36
 8005ede:	2150      	movs	r1, #80	; 0x50
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f004 fbcb 	bl	800a67c <HAL_I2C_Mem_Read>
	if((reg_value&0x0F)!=0x0F){
 8005ee6:	7bbb      	ldrb	r3, [r7, #14]
 8005ee8:	f003 030f 	and.w	r3, r3, #15
 8005eec:	2b0f      	cmp	r3, #15
 8005eee:	d001      	beq.n	8005ef4 <BNO055_CheckSelfTestResult+0x36>
		res = 1;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	73fb      	strb	r3, [r7, #15]
	}
	//Trigger a test to ensure sensor is working properly
	BNO055_TriggerSelfTest(I2C);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7ff ffc1 	bl	8005e7c <BNO055_TriggerSelfTest>
	//Wait some time to ensure test is done (made with hal delay because task hasn't started yet)
	osDelay(500);
 8005efa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005efe:	f00f f89e 	bl	801503e <osDelay>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_ERR, 1, &reg_value, 1, 10);
 8005f02:	230a      	movs	r3, #10
 8005f04:	9302      	str	r3, [sp, #8]
 8005f06:	2301      	movs	r3, #1
 8005f08:	9301      	str	r3, [sp, #4]
 8005f0a:	f107 030e 	add.w	r3, r7, #14
 8005f0e:	9300      	str	r3, [sp, #0]
 8005f10:	2301      	movs	r3, #1
 8005f12:	223a      	movs	r2, #58	; 0x3a
 8005f14:	2150      	movs	r1, #80	; 0x50
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f004 fbb0 	bl	800a67c <HAL_I2C_Mem_Read>
	if(reg_value!=0x00){
 8005f1c:	7bbb      	ldrb	r3, [r7, #14]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d001      	beq.n	8005f26 <BNO055_CheckSelfTestResult+0x68>
		res = 1;
 8005f22:	2301      	movs	r3, #1
 8005f24:	73fb      	strb	r3, [r7, #15]
	}
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_STATUS, 1, &reg_value, 1, 10);
 8005f26:	230a      	movs	r3, #10
 8005f28:	9302      	str	r3, [sp, #8]
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	9301      	str	r3, [sp, #4]
 8005f2e:	f107 030e 	add.w	r3, r7, #14
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	2301      	movs	r3, #1
 8005f36:	2239      	movs	r2, #57	; 0x39
 8005f38:	2150      	movs	r1, #80	; 0x50
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f004 fb9e 	bl	800a67c <HAL_I2C_Mem_Read>

	return res;
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <BNO055_SetHighGThreshold>:
 * Method use to set the high g interrupt threshold
 * param: I2C --> pointer on I2C handle struct
 * param: threshold --> threshold in LSB (15.81mg = 1LSB)
 *  * note: need to be call after page(1)
 */
void BNO055_SetHighGThreshold(I2C_HandleTypeDef *I2C,uint8_t threshold){
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b088      	sub	sp, #32
 8005f4e:	af04      	add	r7, sp, #16
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	460b      	mov	r3, r1
 8005f54:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	system_reg = threshold;
 8005f56:	78fb      	ldrb	r3, [r7, #3]
 8005f58:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_HG_THRESH, 1, &system_reg, 1, 10);
 8005f5a:	230a      	movs	r3, #10
 8005f5c:	9302      	str	r3, [sp, #8]
 8005f5e:	2301      	movs	r3, #1
 8005f60:	9301      	str	r3, [sp, #4]
 8005f62:	f107 030f 	add.w	r3, r7, #15
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	2301      	movs	r3, #1
 8005f6a:	2214      	movs	r2, #20
 8005f6c:	2150      	movs	r1, #80	; 0x50
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f004 fa70 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005f74:	bf00      	nop
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <BNO055_SetHighGDuration>:
 * Method use to set the high g interrupt duration
 * param: I2C --> pointer on I2C handle struct
 * param: duration --> duration in ms (1LSB = 2ms)
 *  * note: need to be call after page(1)
 */
void BNO055_SetHighGDuration(I2C_HandleTypeDef *I2C,uint8_t duration){
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b088      	sub	sp, #32
 8005f80:	af04      	add	r7, sp, #16
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	system_reg = duration;
 8005f88:	78fb      	ldrb	r3, [r7, #3]
 8005f8a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_HG_DURATION, 1, &system_reg, 1, 10);
 8005f8c:	230a      	movs	r3, #10
 8005f8e:	9302      	str	r3, [sp, #8]
 8005f90:	2301      	movs	r3, #1
 8005f92:	9301      	str	r3, [sp, #4]
 8005f94:	f107 030f 	add.w	r3, r7, #15
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	2213      	movs	r2, #19
 8005f9e:	2150      	movs	r1, #80	; 0x50
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f004 fa57 	bl	800a454 <HAL_I2C_Mem_Write>
}
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <BNO055_Init>:
/*
 * Init function for IMU, it enable it run self test
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 */
uint8_t BNO055_Init(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b088      	sub	sp, #32
 8005fb2:	af04      	add	r7, sp, #16
 8005fb4:	6078      	str	r0, [r7, #4]
 8005fb6:	6039      	str	r1, [r7, #0]

	uint8_t res = 0;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	73fb      	strb	r3, [r7, #15]
	uint8_t reg;

	//Reset the IMU error counter
	BNO055->self_test_error = 0;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

	//Add pointer into IMU struct
	BNO055->I2C_pt = I2C;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	//We need to select the page 1
	BNO055_SetPage(I2C,1);
 8005fcc:	2101      	movs	r1, #1
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff fe18 	bl	8005c04 <BNO055_SetPage>

	//Enable High G accelerometer interrupt
	BNO055_EnableAccHighG(I2C);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f7ff fe73 	bl	8005cc0 <BNO055_EnableAccHighG>

	//Enable HIGH G for axis X/Y/Z
	BNO055_EnableHighGAcc(I2C, 'X');
 8005fda:	2158      	movs	r1, #88	; 0x58
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff feb5 	bl	8005d4c <BNO055_EnableHighGAcc>
	BNO055_EnableHighGAcc(I2C, 'Y');
 8005fe2:	2159      	movs	r1, #89	; 0x59
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7ff feb1 	bl	8005d4c <BNO055_EnableHighGAcc>
	BNO055_EnableHighGAcc(I2C, 'Z');
 8005fea:	215a      	movs	r1, #90	; 0x5a
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7ff fead 	bl	8005d4c <BNO055_EnableHighGAcc>

	//Set threshold
	BNO055_SetHighGThreshold(I2C, BNO055_HG_THRESHOLD);
 8005ff2:	2150      	movs	r1, #80	; 0x50
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff ffa8 	bl	8005f4a <BNO055_SetHighGThreshold>

	//Set the duration
	BNO055_SetHighGDuration(I2C, BNO055_HG_DURATION);
 8005ffa:	2140      	movs	r1, #64	; 0x40
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ffbd 	bl	8005f7c <BNO055_SetHighGDuration>

	//We need to select the page 0
	BNO055_SetPage(I2C,0);
 8006002:	2100      	movs	r1, #0
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff fdfd 	bl	8005c04 <BNO055_SetPage>

	//As the board have external 32.756 khz clock we use it
	BNO055_EnableExtClock(I2C);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7ff ff15 	bl	8005e3a <BNO055_EnableExtClock>
	/*Make BIST and power up test*/
	osDelay(200);
 8006010:	20c8      	movs	r0, #200	; 0xc8
 8006012:	f00f f814 	bl	801503e <osDelay>
	reg = BNO055_CheckSelfTestResult(I2C, BNO055);
 8006016:	6839      	ldr	r1, [r7, #0]
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7ff ff50 	bl	8005ebe <BNO055_CheckSelfTestResult>
 800601e:	4603      	mov	r3, r0
 8006020:	73bb      	strb	r3, [r7, #14]
	if(reg != 0x00){
 8006022:	7bbb      	ldrb	r3, [r7, #14]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <BNO055_Init+0x7e>
		res = 1;
 8006028:	2301      	movs	r3, #1
 800602a:	73fb      	strb	r3, [r7, #15]
	}

	//Select the operation mode (the NDOF use all 3 sensor and will calculate data using absolute orientation (USE BNO055_OPERATION_MODE_IMU if you want to have relative orientation)
	BNO055_SetOperationMode(I2C, BNO055_OPERATION_MODE_NDOF, BNO055);
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	210c      	movs	r1, #12
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f7ff fdfd 	bl	8005c30 <BNO055_SetOperationMode>

	/*Check for writing problem of OPR_MODE_REG*/
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_OPR_MODE, 1, &reg, 1, 10);
 8006036:	230a      	movs	r3, #10
 8006038:	9302      	str	r3, [sp, #8]
 800603a:	2301      	movs	r3, #1
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	f107 030e 	add.w	r3, r7, #14
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	2301      	movs	r3, #1
 8006046:	223d      	movs	r2, #61	; 0x3d
 8006048:	2150      	movs	r1, #80	; 0x50
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f004 fb16 	bl	800a67c <HAL_I2C_Mem_Read>
	if( reg != BNO055_OPERATION_MODE_NDOF){
 8006050:	7bbb      	ldrb	r3, [r7, #14]
 8006052:	2b0c      	cmp	r3, #12
 8006054:	d001      	beq.n	800605a <BNO055_Init+0xac>
		res = 1;
 8006056:	2301      	movs	r3, #1
 8006058:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800605a:	7bfb      	ldrb	r3, [r7, #15]
}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	0000      	movs	r0, r0
	...

08006068 <BNO055_ReadAccel>:
 * Function use to read accelerometer data from IMU
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 * param: I2CControllerProtect --> Semaphore use to protect I2C hardware from being modified by more than one task at the same time
 */
void BNO055_ReadAccel(I2C_HandleTypeDef *I2C,BNO055_t *BNO055,osMutexId I2CControllerProtect){
 8006068:	b580      	push	{r7, lr}
 800606a:	b08a      	sub	sp, #40	; 0x28
 800606c:	af04      	add	r7, sp, #16
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
	//Read gyroscope value
	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;


	xSemaphoreTake(I2CControllerProtect,25);
 8006074:	2119      	movs	r1, #25
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f00f fb2a 	bl	80156d0 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_X_LSB, 1, &reg_value_lsb, 1, 10);
 800607c:	230a      	movs	r3, #10
 800607e:	9302      	str	r3, [sp, #8]
 8006080:	2301      	movs	r3, #1
 8006082:	9301      	str	r3, [sp, #4]
 8006084:	f107 0317 	add.w	r3, r7, #23
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	2301      	movs	r3, #1
 800608c:	2208      	movs	r2, #8
 800608e:	2150      	movs	r1, #80	; 0x50
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f004 faf3 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_X_MSB, 1, &reg_value_msb, 1, 10);
 8006096:	230a      	movs	r3, #10
 8006098:	9302      	str	r3, [sp, #8]
 800609a:	2301      	movs	r3, #1
 800609c:	9301      	str	r3, [sp, #4]
 800609e:	f107 0316 	add.w	r3, r7, #22
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	2301      	movs	r3, #1
 80060a6:	2209      	movs	r2, #9
 80060a8:	2150      	movs	r1, #80	; 0x50
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f004 fae6 	bl	800a67c <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 80060b0:	2300      	movs	r3, #0
 80060b2:	2200      	movs	r2, #0
 80060b4:	2100      	movs	r1, #0
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f00f f996 	bl	80153e8 <xQueueGenericSend>
	BNO055->raw_data.accelerometer.x = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);	//The minus sign is only use to sync axis value to board schematic
 80060bc:	7dfb      	ldrb	r3, [r7, #23]
 80060be:	461a      	mov	r2, r3
 80060c0:	7dbb      	ldrb	r3, [r7, #22]
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	4413      	add	r3, r2
 80060c6:	ee07 3a90 	vmov	s15, r3
 80060ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80060ce:	4b74      	ldr	r3, [pc, #464]	; (80062a0 <BNO055_ReadAccel+0x238>)
 80060d0:	881b      	ldrh	r3, [r3, #0]
 80060d2:	ee07 3a90 	vmov	s15, r3
 80060d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	edc3 7a03 	vstr	s15, [r3, #12]

	/*In order to scale the acceleration correclty on -327m/s^2 to +327m/s^2*/
	if(BNO055->raw_data.accelerometer.x > 327.68){
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fe fa0f 	bl	800450c <__aeabi_f2d>
 80060ee:	a368      	add	r3, pc, #416	; (adr r3, 8006290 <BNO055_ReadAccel+0x228>)
 80060f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f4:	f7fe fcf2 	bl	8004adc <__aeabi_dcmpgt>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d012      	beq.n	8006124 <BNO055_ReadAccel+0xbc>
		BNO055->raw_data.accelerometer.x = BNO055->raw_data.accelerometer.x - 655.36;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	4618      	mov	r0, r3
 8006104:	f7fe fa02 	bl	800450c <__aeabi_f2d>
 8006108:	a363      	add	r3, pc, #396	; (adr r3, 8006298 <BNO055_ReadAccel+0x230>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f7fe f89d 	bl	800424c <__aeabi_dsub>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4610      	mov	r0, r2
 8006118:	4619      	mov	r1, r3
 800611a:	f7fe fcff 	bl	8004b1c <__aeabi_d2f>
 800611e:	4602      	mov	r2, r0
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	60da      	str	r2, [r3, #12]
	}

	xSemaphoreTake(I2CControllerProtect,25);
 8006124:	2119      	movs	r1, #25
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f00f fad2 	bl	80156d0 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Y_LSB, 1, &reg_value_lsb, 1, 10);
 800612c:	230a      	movs	r3, #10
 800612e:	9302      	str	r3, [sp, #8]
 8006130:	2301      	movs	r3, #1
 8006132:	9301      	str	r3, [sp, #4]
 8006134:	f107 0317 	add.w	r3, r7, #23
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	2301      	movs	r3, #1
 800613c:	220a      	movs	r2, #10
 800613e:	2150      	movs	r1, #80	; 0x50
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f004 fa9b 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Y_MSB, 1, &reg_value_msb, 1, 10);
 8006146:	230a      	movs	r3, #10
 8006148:	9302      	str	r3, [sp, #8]
 800614a:	2301      	movs	r3, #1
 800614c:	9301      	str	r3, [sp, #4]
 800614e:	f107 0316 	add.w	r3, r7, #22
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	2301      	movs	r3, #1
 8006156:	220b      	movs	r2, #11
 8006158:	2150      	movs	r1, #80	; 0x50
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f004 fa8e 	bl	800a67c <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 8006160:	2300      	movs	r3, #0
 8006162:	2200      	movs	r2, #0
 8006164:	2100      	movs	r1, #0
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f00f f93e 	bl	80153e8 <xQueueGenericSend>
	BNO055->raw_data.accelerometer.y = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);
 800616c:	7dfb      	ldrb	r3, [r7, #23]
 800616e:	461a      	mov	r2, r3
 8006170:	7dbb      	ldrb	r3, [r7, #22]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	4413      	add	r3, r2
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800617e:	4b48      	ldr	r3, [pc, #288]	; (80062a0 <BNO055_ReadAccel+0x238>)
 8006180:	881b      	ldrh	r3, [r3, #0]
 8006182:	ee07 3a90 	vmov	s15, r3
 8006186:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800618a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	edc3 7a04 	vstr	s15, [r3, #16]

	if(BNO055->raw_data.accelerometer.y > 327.68){
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	4618      	mov	r0, r3
 800619a:	f7fe f9b7 	bl	800450c <__aeabi_f2d>
 800619e:	a33c      	add	r3, pc, #240	; (adr r3, 8006290 <BNO055_ReadAccel+0x228>)
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f7fe fc9a 	bl	8004adc <__aeabi_dcmpgt>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d012      	beq.n	80061d4 <BNO055_ReadAccel+0x16c>
		BNO055->raw_data.accelerometer.y = BNO055->raw_data.accelerometer.y - 655.36;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fe f9aa 	bl	800450c <__aeabi_f2d>
 80061b8:	a337      	add	r3, pc, #220	; (adr r3, 8006298 <BNO055_ReadAccel+0x230>)
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	f7fe f845 	bl	800424c <__aeabi_dsub>
 80061c2:	4602      	mov	r2, r0
 80061c4:	460b      	mov	r3, r1
 80061c6:	4610      	mov	r0, r2
 80061c8:	4619      	mov	r1, r3
 80061ca:	f7fe fca7 	bl	8004b1c <__aeabi_d2f>
 80061ce:	4602      	mov	r2, r0
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	611a      	str	r2, [r3, #16]
	}


	xSemaphoreTake(I2CControllerProtect,25);
 80061d4:	2119      	movs	r1, #25
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f00f fa7a 	bl	80156d0 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Z_LSB, 1, &reg_value_lsb, 1, 10);
 80061dc:	230a      	movs	r3, #10
 80061de:	9302      	str	r3, [sp, #8]
 80061e0:	2301      	movs	r3, #1
 80061e2:	9301      	str	r3, [sp, #4]
 80061e4:	f107 0317 	add.w	r3, r7, #23
 80061e8:	9300      	str	r3, [sp, #0]
 80061ea:	2301      	movs	r3, #1
 80061ec:	220c      	movs	r2, #12
 80061ee:	2150      	movs	r1, #80	; 0x50
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f004 fa43 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Z_MSB, 1, &reg_value_msb, 1, 10);
 80061f6:	230a      	movs	r3, #10
 80061f8:	9302      	str	r3, [sp, #8]
 80061fa:	2301      	movs	r3, #1
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	f107 0316 	add.w	r3, r7, #22
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	2301      	movs	r3, #1
 8006206:	220d      	movs	r2, #13
 8006208:	2150      	movs	r1, #80	; 0x50
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f004 fa36 	bl	800a67c <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 8006210:	2300      	movs	r3, #0
 8006212:	2200      	movs	r2, #0
 8006214:	2100      	movs	r1, #0
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f00f f8e6 	bl	80153e8 <xQueueGenericSend>
	BNO055->raw_data.accelerometer.z = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);
 800621c:	7dfb      	ldrb	r3, [r7, #23]
 800621e:	461a      	mov	r2, r3
 8006220:	7dbb      	ldrb	r3, [r7, #22]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	4413      	add	r3, r2
 8006226:	ee07 3a90 	vmov	s15, r3
 800622a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800622e:	4b1c      	ldr	r3, [pc, #112]	; (80062a0 <BNO055_ReadAccel+0x238>)
 8006230:	881b      	ldrh	r3, [r3, #0]
 8006232:	ee07 3a90 	vmov	s15, r3
 8006236:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800623a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	edc3 7a05 	vstr	s15, [r3, #20]

	if(BNO055->raw_data.accelerometer.z > 327.68){
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe f95f 	bl	800450c <__aeabi_f2d>
 800624e:	a310      	add	r3, pc, #64	; (adr r3, 8006290 <BNO055_ReadAccel+0x228>)
 8006250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006254:	f7fe fc42 	bl	8004adc <__aeabi_dcmpgt>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d100      	bne.n	8006260 <BNO055_ReadAccel+0x1f8>
		BNO055->raw_data.accelerometer.z = BNO055->raw_data.accelerometer.z - 655.36;
	}
}
 800625e:	e012      	b.n	8006286 <BNO055_ReadAccel+0x21e>
		BNO055->raw_data.accelerometer.z = BNO055->raw_data.accelerometer.z - 655.36;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe f951 	bl	800450c <__aeabi_f2d>
 800626a:	a30b      	add	r3, pc, #44	; (adr r3, 8006298 <BNO055_ReadAccel+0x230>)
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	f7fd ffec 	bl	800424c <__aeabi_dsub>
 8006274:	4602      	mov	r2, r0
 8006276:	460b      	mov	r3, r1
 8006278:	4610      	mov	r0, r2
 800627a:	4619      	mov	r1, r3
 800627c:	f7fe fc4e 	bl	8004b1c <__aeabi_d2f>
 8006280:	4602      	mov	r2, r0
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	615a      	str	r2, [r3, #20]
}
 8006286:	bf00      	nop
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	47ae147b 	.word	0x47ae147b
 8006294:	40747ae1 	.word	0x40747ae1
 8006298:	47ae147b 	.word	0x47ae147b
 800629c:	40847ae1 	.word	0x40847ae1
 80062a0:	20000000 	.word	0x20000000

080062a4 <BNO055_ReadEuler_Roll>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struc
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Roll(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b088      	sub	sp, #32
 80062a8:	af04      	add	r7, sp, #16
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_ROLL_LSB, 1, &reg_value_lsb, 1, 10);
 80062ae:	230a      	movs	r3, #10
 80062b0:	9302      	str	r3, [sp, #8]
 80062b2:	2301      	movs	r3, #1
 80062b4:	9301      	str	r3, [sp, #4]
 80062b6:	f107 030f 	add.w	r3, r7, #15
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	2301      	movs	r3, #1
 80062be:	221c      	movs	r2, #28
 80062c0:	2150      	movs	r1, #80	; 0x50
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f004 f9da 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_ROLL_MSB, 1, &reg_value_msb, 1, 10);
 80062c8:	230a      	movs	r3, #10
 80062ca:	9302      	str	r3, [sp, #8]
 80062cc:	2301      	movs	r3, #1
 80062ce:	9301      	str	r3, [sp, #4]
 80062d0:	f107 030e 	add.w	r3, r7, #14
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	2301      	movs	r3, #1
 80062d8:	221d      	movs	r2, #29
 80062da:	2150      	movs	r1, #80	; 0x50
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f004 f9cd 	bl	800a67c <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.y = (float) ((reg_value_lsb + (reg_value_msb<<8))/ (float) eulerScale);
 80062e2:	7bfb      	ldrb	r3, [r7, #15]
 80062e4:	461a      	mov	r2, r3
 80062e6:	7bbb      	ldrb	r3, [r7, #14]
 80062e8:	021b      	lsls	r3, r3, #8
 80062ea:	4413      	add	r3, r2
 80062ec:	ee07 3a90 	vmov	s15, r3
 80062f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80062f4:	4b11      	ldr	r3, [pc, #68]	; (800633c <BNO055_ReadEuler_Roll+0x98>)
 80062f6:	881b      	ldrh	r3, [r3, #0]
 80062f8:	ee07 3a90 	vmov	s15, r3
 80062fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	/*Make sure the data are rotating clockwise*/
	if(BNO055->processed_data.euler_angles.y > 2000){
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006310:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006340 <BNO055_ReadEuler_Roll+0x9c>
 8006314:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800631c:	dc00      	bgt.n	8006320 <BNO055_ReadEuler_Roll+0x7c>
		BNO055->processed_data.euler_angles.y = BNO055->processed_data.euler_angles.y - 4096;
	}
}
 800631e:	e009      	b.n	8006334 <BNO055_ReadEuler_Roll+0x90>
		BNO055->processed_data.euler_angles.y = BNO055->processed_data.euler_angles.y - 4096;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006326:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8006344 <BNO055_ReadEuler_Roll+0xa0>
 800632a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8006334:	bf00      	nop
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	20000002 	.word	0x20000002
 8006340:	44fa0000 	.word	0x44fa0000
 8006344:	45800000 	.word	0x45800000

08006348 <BNO055_ReadEuler_Pitch>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struc
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Pitch(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 8006348:	b580      	push	{r7, lr}
 800634a:	b088      	sub	sp, #32
 800634c:	af04      	add	r7, sp, #16
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_PITCH_LSB, 1, &reg_value_lsb, 1, 10);
 8006352:	230a      	movs	r3, #10
 8006354:	9302      	str	r3, [sp, #8]
 8006356:	2301      	movs	r3, #1
 8006358:	9301      	str	r3, [sp, #4]
 800635a:	f107 030f 	add.w	r3, r7, #15
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	2301      	movs	r3, #1
 8006362:	221e      	movs	r2, #30
 8006364:	2150      	movs	r1, #80	; 0x50
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f004 f988 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_PITCH_MSB, 1, &reg_value_msb, 1, 10);
 800636c:	230a      	movs	r3, #10
 800636e:	9302      	str	r3, [sp, #8]
 8006370:	2301      	movs	r3, #1
 8006372:	9301      	str	r3, [sp, #4]
 8006374:	f107 030e 	add.w	r3, r7, #14
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	2301      	movs	r3, #1
 800637c:	221f      	movs	r2, #31
 800637e:	2150      	movs	r1, #80	; 0x50
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f004 f97b 	bl	800a67c <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.x = (float) ((reg_value_lsb + (reg_value_msb<<8))/(float) eulerScale);
 8006386:	7bfb      	ldrb	r3, [r7, #15]
 8006388:	461a      	mov	r2, r3
 800638a:	7bbb      	ldrb	r3, [r7, #14]
 800638c:	021b      	lsls	r3, r3, #8
 800638e:	4413      	add	r3, r2
 8006390:	ee07 3a90 	vmov	s15, r3
 8006394:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006398:	4b11      	ldr	r3, [pc, #68]	; (80063e0 <BNO055_ReadEuler_Pitch+0x98>)
 800639a:	881b      	ldrh	r3, [r3, #0]
 800639c:	ee07 3a90 	vmov	s15, r3
 80063a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	/*Make sure the data are rotating clockwise*/
	if(BNO055->processed_data.euler_angles.x > 2000){
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80063b4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80063e4 <BNO055_ReadEuler_Pitch+0x9c>
 80063b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c0:	dc00      	bgt.n	80063c4 <BNO055_ReadEuler_Pitch+0x7c>
		BNO055->processed_data.euler_angles.x = BNO055->processed_data.euler_angles.x - 4096;
	}
}
 80063c2:	e009      	b.n	80063d8 <BNO055_ReadEuler_Pitch+0x90>
		BNO055->processed_data.euler_angles.x = BNO055->processed_data.euler_angles.x - 4096;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80063ca:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80063e8 <BNO055_ReadEuler_Pitch+0xa0>
 80063ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 80063d8:	bf00      	nop
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	20000002 	.word	0x20000002
 80063e4:	44fa0000 	.word	0x44fa0000
 80063e8:	45800000 	.word	0x45800000

080063ec <BNO055_ReadEuler_Yaw>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struct
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Yaw(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b088      	sub	sp, #32
 80063f0:	af04      	add	r7, sp, #16
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_HEADING_LSB, 1, &reg_value_lsb, 1, 10);
 80063f6:	230a      	movs	r3, #10
 80063f8:	9302      	str	r3, [sp, #8]
 80063fa:	2301      	movs	r3, #1
 80063fc:	9301      	str	r3, [sp, #4]
 80063fe:	f107 030f 	add.w	r3, r7, #15
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	2301      	movs	r3, #1
 8006406:	221a      	movs	r2, #26
 8006408:	2150      	movs	r1, #80	; 0x50
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f004 f936 	bl	800a67c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_HEADING_MSB, 1, &reg_value_msb, 1, 10);
 8006410:	230a      	movs	r3, #10
 8006412:	9302      	str	r3, [sp, #8]
 8006414:	2301      	movs	r3, #1
 8006416:	9301      	str	r3, [sp, #4]
 8006418:	f107 030e 	add.w	r3, r7, #14
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	2301      	movs	r3, #1
 8006420:	221b      	movs	r2, #27
 8006422:	2150      	movs	r1, #80	; 0x50
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f004 f929 	bl	800a67c <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.z = (float) ((reg_value_lsb + (reg_value_msb<<8))/ (float) eulerScale);
 800642a:	7bfb      	ldrb	r3, [r7, #15]
 800642c:	461a      	mov	r2, r3
 800642e:	7bbb      	ldrb	r3, [r7, #14]
 8006430:	021b      	lsls	r3, r3, #8
 8006432:	4413      	add	r3, r2
 8006434:	ee07 3a90 	vmov	s15, r3
 8006438:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800643c:	4b07      	ldr	r3, [pc, #28]	; (800645c <BNO055_ReadEuler_Yaw+0x70>)
 800643e:	881b      	ldrh	r3, [r3, #0]
 8006440:	ee07 3a90 	vmov	s15, r3
 8006444:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	20000002 	.word	0x20000002

08006460 <BNO055_ComputeSpeed>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struct
 * @INFORMATIONS - Need to be call after a ReadAccel function in order to work correctly
 * Tick should be increment every ms in order to gather correct data
 */
void BNO055_ComputeSpeed(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 8006460:	b580      	push	{r7, lr}
 8006462:	b088      	sub	sp, #32
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]

	float speed_vector_x;
	float current_acceleration =BNO055->raw_data.accelerometer.x;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	61fb      	str	r3, [r7, #28]
	uint32_t current_tick = HAL_GetTick();
 8006470:	f001 ff3e 	bl	80082f0 <HAL_GetTick>
 8006474:	61b8      	str	r0, [r7, #24]
	float delta_acceleration = (current_acceleration - BNO055->reserved_for_operation.previous_acceleration.x);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800647c:	ed97 7a07 	vldr	s14, [r7, #28]
 8006480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006484:	edc7 7a05 	vstr	s15, [r7, #20]
	uint32_t delta_tick = (current_tick - BNO055->reserved_for_operation.last_call_tick.x);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	613b      	str	r3, [r7, #16]


	speed_vector_x = (float)(delta_tick/1000)*current_acceleration;
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	4a0a      	ldr	r2, [pc, #40]	; (80064c0 <BNO055_ComputeSpeed+0x60>)
 8006498:	fba2 2303 	umull	r2, r3, r2, r3
 800649c:	099b      	lsrs	r3, r3, #6
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80064aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ae:	edc7 7a03 	vstr	s15, [r7, #12]
	BNO055->processed_data.speed_vector.x = speed_vector_x;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80064b8:	bf00      	nop
 80064ba:	3720      	adds	r7, #32
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	10624dd3 	.word	0x10624dd3

080064c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80064ca:	4b12      	ldr	r3, [pc, #72]	; (8006514 <MX_DMA_Init+0x50>)
 80064cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ce:	4a11      	ldr	r2, [pc, #68]	; (8006514 <MX_DMA_Init+0x50>)
 80064d0:	f043 0304 	orr.w	r3, r3, #4
 80064d4:	6493      	str	r3, [r2, #72]	; 0x48
 80064d6:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <MX_DMA_Init+0x50>)
 80064d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064da:	f003 0304 	and.w	r3, r3, #4
 80064de:	607b      	str	r3, [r7, #4]
 80064e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80064e2:	4b0c      	ldr	r3, [pc, #48]	; (8006514 <MX_DMA_Init+0x50>)
 80064e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064e6:	4a0b      	ldr	r2, [pc, #44]	; (8006514 <MX_DMA_Init+0x50>)
 80064e8:	f043 0301 	orr.w	r3, r3, #1
 80064ec:	6493      	str	r3, [r2, #72]	; 0x48
 80064ee:	4b09      	ldr	r3, [pc, #36]	; (8006514 <MX_DMA_Init+0x50>)
 80064f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	603b      	str	r3, [r7, #0]
 80064f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80064fa:	2200      	movs	r2, #0
 80064fc:	2105      	movs	r1, #5
 80064fe:	200b      	movs	r0, #11
 8006500:	f003 f9e8 	bl	80098d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006504:	200b      	movs	r0, #11
 8006506:	f003 f9ff 	bl	8009908 <HAL_NVIC_EnableIRQ>

}
 800650a:	bf00      	nop
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40021000 	.word	0x40021000

08006518 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b08a      	sub	sp, #40	; 0x28
 800651c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800651e:	f107 0314 	add.w	r3, r7, #20
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	605a      	str	r2, [r3, #4]
 8006528:	609a      	str	r2, [r3, #8]
 800652a:	60da      	str	r2, [r3, #12]
 800652c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800652e:	4b37      	ldr	r3, [pc, #220]	; (800660c <MX_GPIO_Init+0xf4>)
 8006530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006532:	4a36      	ldr	r2, [pc, #216]	; (800660c <MX_GPIO_Init+0xf4>)
 8006534:	f043 0320 	orr.w	r3, r3, #32
 8006538:	64d3      	str	r3, [r2, #76]	; 0x4c
 800653a:	4b34      	ldr	r3, [pc, #208]	; (800660c <MX_GPIO_Init+0xf4>)
 800653c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	613b      	str	r3, [r7, #16]
 8006544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006546:	4b31      	ldr	r3, [pc, #196]	; (800660c <MX_GPIO_Init+0xf4>)
 8006548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800654a:	4a30      	ldr	r2, [pc, #192]	; (800660c <MX_GPIO_Init+0xf4>)
 800654c:	f043 0304 	orr.w	r3, r3, #4
 8006550:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006552:	4b2e      	ldr	r3, [pc, #184]	; (800660c <MX_GPIO_Init+0xf4>)
 8006554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	60fb      	str	r3, [r7, #12]
 800655c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800655e:	4b2b      	ldr	r3, [pc, #172]	; (800660c <MX_GPIO_Init+0xf4>)
 8006560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006562:	4a2a      	ldr	r2, [pc, #168]	; (800660c <MX_GPIO_Init+0xf4>)
 8006564:	f043 0301 	orr.w	r3, r3, #1
 8006568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800656a:	4b28      	ldr	r3, [pc, #160]	; (800660c <MX_GPIO_Init+0xf4>)
 800656c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	60bb      	str	r3, [r7, #8]
 8006574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006576:	4b25      	ldr	r3, [pc, #148]	; (800660c <MX_GPIO_Init+0xf4>)
 8006578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800657a:	4a24      	ldr	r2, [pc, #144]	; (800660c <MX_GPIO_Init+0xf4>)
 800657c:	f043 0308 	orr.w	r3, r3, #8
 8006580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006582:	4b22      	ldr	r3, [pc, #136]	; (800660c <MX_GPIO_Init+0xf4>)
 8006584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	607b      	str	r3, [r7, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800658e:	4b1f      	ldr	r3, [pc, #124]	; (800660c <MX_GPIO_Init+0xf4>)
 8006590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006592:	4a1e      	ldr	r2, [pc, #120]	; (800660c <MX_GPIO_Init+0xf4>)
 8006594:	f043 0302 	orr.w	r3, r3, #2
 8006598:	64d3      	str	r3, [r2, #76]	; 0x4c
 800659a:	4b1c      	ldr	r3, [pc, #112]	; (800660c <MX_GPIO_Init+0xf4>)
 800659c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80065a6:	2200      	movs	r2, #0
 80065a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80065ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065b0:	f003 fe6c 	bl	800a28c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80065b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065ba:	2301      	movs	r3, #1
 80065bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065c2:	2300      	movs	r3, #0
 80065c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80065c6:	f107 0314 	add.w	r3, r7, #20
 80065ca:	4619      	mov	r1, r3
 80065cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065d0:	f003 fcda 	bl	8009f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_IT_Pin;
 80065d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80065da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80065de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065e0:	2300      	movs	r3, #0
 80065e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_IT_GPIO_Port, &GPIO_InitStruct);
 80065e4:	f107 0314 	add.w	r3, r7, #20
 80065e8:	4619      	mov	r1, r3
 80065ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065ee:	f003 fccb 	bl	8009f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80065f2:	2200      	movs	r2, #0
 80065f4:	2105      	movs	r1, #5
 80065f6:	2028      	movs	r0, #40	; 0x28
 80065f8:	f003 f96c 	bl	80098d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80065fc:	2028      	movs	r0, #40	; 0x28
 80065fe:	f003 f983 	bl	8009908 <HAL_NVIC_EnableIRQ>

}
 8006602:	bf00      	nop
 8006604:	3728      	adds	r7, #40	; 0x28
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40021000 	.word	0x40021000

08006610 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006614:	4b1b      	ldr	r3, [pc, #108]	; (8006684 <MX_I2C2_Init+0x74>)
 8006616:	4a1c      	ldr	r2, [pc, #112]	; (8006688 <MX_I2C2_Init+0x78>)
 8006618:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20C0EDFF;
 800661a:	4b1a      	ldr	r3, [pc, #104]	; (8006684 <MX_I2C2_Init+0x74>)
 800661c:	4a1b      	ldr	r2, [pc, #108]	; (800668c <MX_I2C2_Init+0x7c>)
 800661e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006620:	4b18      	ldr	r3, [pc, #96]	; (8006684 <MX_I2C2_Init+0x74>)
 8006622:	2200      	movs	r2, #0
 8006624:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006626:	4b17      	ldr	r3, [pc, #92]	; (8006684 <MX_I2C2_Init+0x74>)
 8006628:	2201      	movs	r2, #1
 800662a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800662c:	4b15      	ldr	r3, [pc, #84]	; (8006684 <MX_I2C2_Init+0x74>)
 800662e:	2200      	movs	r2, #0
 8006630:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006632:	4b14      	ldr	r3, [pc, #80]	; (8006684 <MX_I2C2_Init+0x74>)
 8006634:	2200      	movs	r2, #0
 8006636:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006638:	4b12      	ldr	r3, [pc, #72]	; (8006684 <MX_I2C2_Init+0x74>)
 800663a:	2200      	movs	r2, #0
 800663c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800663e:	4b11      	ldr	r3, [pc, #68]	; (8006684 <MX_I2C2_Init+0x74>)
 8006640:	2200      	movs	r2, #0
 8006642:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006644:	4b0f      	ldr	r3, [pc, #60]	; (8006684 <MX_I2C2_Init+0x74>)
 8006646:	2200      	movs	r2, #0
 8006648:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800664a:	480e      	ldr	r0, [pc, #56]	; (8006684 <MX_I2C2_Init+0x74>)
 800664c:	f003 fe73 	bl	800a336 <HAL_I2C_Init>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d001      	beq.n	800665a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8006656:	f000 fe73 	bl	8007340 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800665a:	2100      	movs	r1, #0
 800665c:	4809      	ldr	r0, [pc, #36]	; (8006684 <MX_I2C2_Init+0x74>)
 800665e:	f004 fbcd 	bl	800adfc <HAL_I2CEx_ConfigAnalogFilter>
 8006662:	4603      	mov	r3, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d001      	beq.n	800666c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8006668:	f000 fe6a 	bl	8007340 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800666c:	2100      	movs	r1, #0
 800666e:	4805      	ldr	r0, [pc, #20]	; (8006684 <MX_I2C2_Init+0x74>)
 8006670:	f004 fc0f 	bl	800ae92 <HAL_I2CEx_ConfigDigitalFilter>
 8006674:	4603      	mov	r3, r0
 8006676:	2b00      	cmp	r3, #0
 8006678:	d001      	beq.n	800667e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800667a:	f000 fe61 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800667e:	bf00      	nop
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000374 	.word	0x20000374
 8006688:	40005800 	.word	0x40005800
 800668c:	20c0edff 	.word	0x20c0edff

08006690 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b0a0      	sub	sp, #128	; 0x80
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006698:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800669c:	2200      	movs	r2, #0
 800669e:	601a      	str	r2, [r3, #0]
 80066a0:	605a      	str	r2, [r3, #4]
 80066a2:	609a      	str	r2, [r3, #8]
 80066a4:	60da      	str	r2, [r3, #12]
 80066a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80066a8:	f107 0318 	add.w	r3, r7, #24
 80066ac:	2254      	movs	r2, #84	; 0x54
 80066ae:	2100      	movs	r1, #0
 80066b0:	4618      	mov	r0, r3
 80066b2:	f011 fa97 	bl	8017be4 <memset>
  if(i2cHandle->Instance==I2C2)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a2c      	ldr	r2, [pc, #176]	; (800676c <HAL_I2C_MspInit+0xdc>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d151      	bne.n	8006764 <HAL_I2C_MspInit+0xd4>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80066c0:	2380      	movs	r3, #128	; 0x80
 80066c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80066c4:	2300      	movs	r3, #0
 80066c6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80066c8:	f107 0318 	add.w	r3, r7, #24
 80066cc:	4618      	mov	r0, r3
 80066ce:	f006 ff69 	bl	800d5a4 <HAL_RCCEx_PeriphCLKConfig>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80066d8:	f000 fe32 	bl	8007340 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80066dc:	4b24      	ldr	r3, [pc, #144]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 80066de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066e0:	4a23      	ldr	r2, [pc, #140]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 80066e2:	f043 0320 	orr.w	r3, r3, #32
 80066e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066e8:	4b21      	ldr	r3, [pc, #132]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 80066ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ec:	f003 0320 	and.w	r3, r3, #32
 80066f0:	617b      	str	r3, [r7, #20]
 80066f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80066f4:	4b1e      	ldr	r3, [pc, #120]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 80066f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066f8:	4a1d      	ldr	r2, [pc, #116]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 80066fa:	f043 0304 	orr.w	r3, r3, #4
 80066fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006700:	4b1b      	ldr	r3, [pc, #108]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 8006702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	613b      	str	r3, [r7, #16]
 800670a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0-OSC_IN     ------> I2C2_SDA
    PC4     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800670c:	2301      	movs	r3, #1
 800670e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006710:	2312      	movs	r3, #18
 8006712:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006714:	2300      	movs	r3, #0
 8006716:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006718:	2300      	movs	r3, #0
 800671a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800671c:	2304      	movs	r3, #4
 800671e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006720:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006724:	4619      	mov	r1, r3
 8006726:	4813      	ldr	r0, [pc, #76]	; (8006774 <HAL_I2C_MspInit+0xe4>)
 8006728:	f003 fc2e 	bl	8009f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800672c:	2310      	movs	r3, #16
 800672e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006730:	2312      	movs	r3, #18
 8006732:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006734:	2300      	movs	r3, #0
 8006736:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006738:	2300      	movs	r3, #0
 800673a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800673c:	2304      	movs	r3, #4
 800673e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006740:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006744:	4619      	mov	r1, r3
 8006746:	480c      	ldr	r0, [pc, #48]	; (8006778 <HAL_I2C_MspInit+0xe8>)
 8006748:	f003 fc1e 	bl	8009f88 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800674c:	4b08      	ldr	r3, [pc, #32]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 800674e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006750:	4a07      	ldr	r2, [pc, #28]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 8006752:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006756:	6593      	str	r3, [r2, #88]	; 0x58
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <HAL_I2C_MspInit+0xe0>)
 800675a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006760:	60fb      	str	r3, [r7, #12]
 8006762:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8006764:	bf00      	nop
 8006766:	3780      	adds	r7, #128	; 0x80
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40005800 	.word	0x40005800
 8006770:	40021000 	.word	0x40021000
 8006774:	48001400 	.word	0x48001400
 8006778:	48000800 	.word	0x48000800

0800677c <gps_ReadNMEA>:
 */

#include "l80-m39.h"


void gps_ReadNMEA(uint8_t nmea_data[],GPS_t *gps_struct){
 800677c:	b580      	push	{r7, lr}
 800677e:	b08e      	sub	sp, #56	; 0x38
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]

	uint8_t string_nmea[6];
	uint8_t gpgga_nmea[6] = "GPGGA\0";
 8006786:	4a70      	ldr	r2, [pc, #448]	; (8006948 <gps_ReadNMEA+0x1cc>)
 8006788:	f107 0318 	add.w	r3, r7, #24
 800678c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006790:	6018      	str	r0, [r3, #0]
 8006792:	3304      	adds	r3, #4
 8006794:	8019      	strh	r1, [r3, #0]
	uint8_t readed_data[12];
	uint8_t delta;
	uint8_t begin_offset;
	uint8_t processing_offset = 0;
 8006796:	2300      	movs	r3, #0
 8006798:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	//Loop for all the nmea data
	for(int i=0;i<BUFFER_SIZE_NMEA;i++){
 800679c:	2300      	movs	r3, #0
 800679e:	633b      	str	r3, [r7, #48]	; 0x30
 80067a0:	e0c8      	b.n	8006934 <gps_ReadNMEA+0x1b8>
		/*only look for a data beginin symbol = $ */
		if(nmea_data[i] == '$'){
 80067a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	4413      	add	r3, r2
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b24      	cmp	r3, #36	; 0x24
 80067ac:	f040 80bf 	bne.w	800692e <gps_ReadNMEA+0x1b2>
			/*Check if we have $GPGGA*/
			for(int j=0;j<5;j++){
 80067b0:	2300      	movs	r3, #0
 80067b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067b4:	e00f      	b.n	80067d6 <gps_ReadNMEA+0x5a>
				string_nmea[j] = nmea_data[(i+j+1)];
 80067b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ba:	4413      	add	r3, r2
 80067bc:	3301      	adds	r3, #1
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	4413      	add	r3, r2
 80067c2:	7819      	ldrb	r1, [r3, #0]
 80067c4:	f107 0220 	add.w	r2, r7, #32
 80067c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ca:	4413      	add	r3, r2
 80067cc:	460a      	mov	r2, r1
 80067ce:	701a      	strb	r2, [r3, #0]
			for(int j=0;j<5;j++){
 80067d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d2:	3301      	adds	r3, #1
 80067d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d8:	2b04      	cmp	r3, #4
 80067da:	ddec      	ble.n	80067b6 <gps_ReadNMEA+0x3a>
			}
			string_nmea[5] = 0;
 80067dc:	2300      	movs	r3, #0
 80067de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			/*Be aware that input string of strcmp need to end on \0 If not the result will probably be random value*/
			if(strcmp(string_nmea,gpgga_nmea) == 0){
 80067e2:	f107 0218 	add.w	r2, r7, #24
 80067e6:	f107 0320 	add.w	r3, r7, #32
 80067ea:	4611      	mov	r1, r2
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fd fd17 	bl	8004220 <strcmp>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f040 809a 	bne.w	800692e <gps_ReadNMEA+0x1b2>
				i+=6;	/*Skip GPGGA,*/
 80067fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fc:	3306      	adds	r3, #6
 80067fe:	633b      	str	r3, [r7, #48]	; 0x30
				for(int k=0;k<12;k++){
 8006800:	2300      	movs	r3, #0
 8006802:	62bb      	str	r3, [r7, #40]	; 0x28
 8006804:	e08e      	b.n	8006924 <gps_ReadNMEA+0x1a8>

					/*Read a part of the incomming data*/
					i++;	/*skip ','*/
 8006806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006808:	3301      	adds	r3, #1
 800680a:	633b      	str	r3, [r7, #48]	; 0x30
					begin_offset = i;
 800680c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					delta = 0;
 8006812:	2300      	movs	r3, #0
 8006814:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

					while((nmea_data[i] !='\0' )&&( nmea_data[i] != ',')){
 8006818:	e013      	b.n	8006842 <gps_ReadNMEA+0xc6>
						readed_data[delta] = nmea_data[i];
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	441a      	add	r2, r3
 8006820:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006824:	7812      	ldrb	r2, [r2, #0]
 8006826:	3338      	adds	r3, #56	; 0x38
 8006828:	443b      	add	r3, r7
 800682a:	f803 2c2c 	strb.w	r2, [r3, #-44]
						i++;
 800682e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006830:	3301      	adds	r3, #1
 8006832:	633b      	str	r3, [r7, #48]	; 0x30
						delta = i - begin_offset;
 8006834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006836:	b2da      	uxtb	r2, r3
 8006838:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					while((nmea_data[i] !='\0' )&&( nmea_data[i] != ',')){
 8006842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	4413      	add	r3, r2
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d005      	beq.n	800685a <gps_ReadNMEA+0xde>
 800684e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	4413      	add	r3, r2
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	2b2c      	cmp	r3, #44	; 0x2c
 8006858:	d1df      	bne.n	800681a <gps_ReadNMEA+0x9e>
					}
					processing_offset++;
 800685a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800685e:	3301      	adds	r3, #1
 8006860:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					/*Process incomming data*/
					switch (processing_offset) {
 8006864:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006868:	3b01      	subs	r3, #1
 800686a:	2b0a      	cmp	r3, #10
 800686c:	d857      	bhi.n	800691e <gps_ReadNMEA+0x1a2>
 800686e:	a201      	add	r2, pc, #4	; (adr r2, 8006874 <gps_ReadNMEA+0xf8>)
 8006870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006874:	080068a1 	.word	0x080068a1
 8006878:	080068af 	.word	0x080068af
 800687c:	080068bd 	.word	0x080068bd
 8006880:	080068cb 	.word	0x080068cb
 8006884:	080068d9 	.word	0x080068d9
 8006888:	080068e7 	.word	0x080068e7
 800688c:	080068f5 	.word	0x080068f5
 8006890:	0800691f 	.word	0x0800691f
 8006894:	08006903 	.word	0x08006903
 8006898:	0800691f 	.word	0x0800691f
 800689c:	08006911 	.word	0x08006911
						/*UTC*/
						case 1:
							gps_ProcessUTC(readed_data, gps_struct);
 80068a0:	f107 030c 	add.w	r3, r7, #12
 80068a4:	6839      	ldr	r1, [r7, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 f850 	bl	800694c <gps_ProcessUTC>
							break;
 80068ac:	e037      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*LATITUDE*/
						case 2:
							gps_ProcessLatitude(readed_data, gps_struct);
 80068ae:	f107 030c 	add.w	r3, r7, #12
 80068b2:	6839      	ldr	r1, [r7, #0]
 80068b4:	4618      	mov	r0, r3
 80068b6:	f000 f887 	bl	80069c8 <gps_ProcessLatitude>
							break;
 80068ba:	e030      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*NORTH - SOUTH*/
						case 3:
							gps_ProcessNorthSouth(readed_data, gps_struct);
 80068bc:	f107 030c 	add.w	r3, r7, #12
 80068c0:	6839      	ldr	r1, [r7, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 f9fa 	bl	8006cbc <gps_ProcessNorthSouth>
							break;
 80068c8:	e029      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*LONGITUDE*/
						case 4:
							gps_ProcessLongitude(readed_data, gps_struct);
 80068ca:	f107 030c 	add.w	r3, r7, #12
 80068ce:	6839      	ldr	r1, [r7, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f000 f935 	bl	8006b40 <gps_ProcessLongitude>
							break;
 80068d6:	e022      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*EAST - WEST*/
						case 5:
							gps_ProcessEastWest(readed_data,gps_struct);
 80068d8:	f107 030c 	add.w	r3, r7, #12
 80068dc:	6839      	ldr	r1, [r7, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fa02 	bl	8006ce8 <gps_ProcessEastWest>
							break;
 80068e4:	e01b      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*FIX QUALIFICATION*/
						case 6:
							gps_ProcessFix(readed_data, gps_struct);
 80068e6:	f107 030c 	add.w	r3, r7, #12
 80068ea:	6839      	ldr	r1, [r7, #0]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 fa11 	bl	8006d14 <gps_ProcessFix>
							break;
 80068f2:	e014      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*SATELLITES COUNT */
						case 7:
							gps_ProcessSatelliteCount(readed_data, gps_struct);
 80068f4:	f107 030c 	add.w	r3, r7, #12
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 fa28 	bl	8006d50 <gps_ProcessSatelliteCount>
							break;
 8006900:	e00d      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*MSL ALTITUDE*/
						case 9:
							gps_ProcessAltitude(readed_data, gps_struct);
 8006902:	f107 030c 	add.w	r3, r7, #12
 8006906:	6839      	ldr	r1, [r7, #0]
 8006908:	4618      	mov	r0, r3
 800690a:	f000 fa3d 	bl	8006d88 <gps_ProcessAltitude>
							break;
 800690e:	e006      	b.n	800691e <gps_ReadNMEA+0x1a2>

						/*ELLIPTICAL CORRECTION */
						case 11:
							gps_ProcessAltitudeCorre(readed_data, gps_struct);	//Can be use to process altitude correction as well
 8006910:	f107 030c 	add.w	r3, r7, #12
 8006914:	6839      	ldr	r1, [r7, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fa92 	bl	8006e40 <gps_ProcessAltitudeCorre>
							break;
 800691c:	bf00      	nop
				for(int k=0;k<12;k++){
 800691e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006920:	3301      	adds	r3, #1
 8006922:	62bb      	str	r3, [r7, #40]	; 0x28
 8006924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006926:	2b0b      	cmp	r3, #11
 8006928:	f77f af6d 	ble.w	8006806 <gps_ReadNMEA+0x8a>
					}
				}
				/*After the first $GPGGA read we need to quit the current reading process*/
				break;
 800692c:	e008      	b.n	8006940 <gps_ReadNMEA+0x1c4>
	for(int i=0;i<BUFFER_SIZE_NMEA;i++){
 800692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006930:	3301      	adds	r3, #1
 8006932:	633b      	str	r3, [r7, #48]	; 0x30
 8006934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800693a:	f6ff af32 	blt.w	80067a2 <gps_ReadNMEA+0x26>

			}
		}
	}
}
 800693e:	bf00      	nop
 8006940:	bf00      	nop
 8006942:	3738      	adds	r7, #56	; 0x38
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	08018d68 	.word	0x08018d68

0800694c <gps_ProcessUTC>:

void gps_ProcessUTC(uint8_t utc_incomming[],GPS_t *gps_struct){
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
	gps_struct->utc_time.hour = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	461a      	mov	r2, r3
 800695c:	0092      	lsls	r2, r2, #2
 800695e:	4413      	add	r3, r2
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	b2da      	uxtb	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3301      	adds	r3, #1
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	4413      	add	r3, r2
 800696c:	b2db      	uxtb	r3, r3
 800696e:	3b10      	subs	r3, #16
 8006970:	b2da      	uxtb	r2, r3
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	761a      	strb	r2, [r3, #24]
	gps_struct->utc_time.minute = ((utc_incomming[2] - '0')*10) + (utc_incomming[3] - '0');
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3302      	adds	r3, #2
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	0092      	lsls	r2, r2, #2
 8006980:	4413      	add	r3, r2
 8006982:	005b      	lsls	r3, r3, #1
 8006984:	b2da      	uxtb	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	3303      	adds	r3, #3
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	4413      	add	r3, r2
 800698e:	b2db      	uxtb	r3, r3
 8006990:	3b10      	subs	r3, #16
 8006992:	b2da      	uxtb	r2, r3
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	765a      	strb	r2, [r3, #25]
	gps_struct->utc_time.second = ((utc_incomming[4] - '0')*10) + (utc_incomming[5] - '0');
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	3304      	adds	r3, #4
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	0092      	lsls	r2, r2, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	3305      	adds	r3, #5
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	4413      	add	r3, r2
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	3b10      	subs	r3, #16
 80069b4:	b2da      	uxtb	r2, r3
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	769a      	strb	r2, [r3, #26]
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
	...

080069c8 <gps_ProcessLatitude>:

void gps_ProcessLatitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 80069c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]

	int8_t degree_DMm = 0;
 80069d4:	2300      	movs	r3, #0
 80069d6:	73fb      	strb	r3, [r7, #15]
	float minute_DMm = 0;
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	60bb      	str	r3, [r7, #8]

	/*Add reader degree*/
	degree_DMm = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	3b30      	subs	r3, #48	; 0x30
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	461a      	mov	r2, r3
 80069e8:	0092      	lsls	r2, r2, #2
 80069ea:	4413      	add	r3, r2
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	3301      	adds	r3, #1
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	4413      	add	r3, r2
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	3b30      	subs	r3, #48	; 0x30
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	73fb      	strb	r3, [r7, #15]
	/*Add first part of minutes*/
	minute_DMm = ((utc_incomming[2] - '0')*10) + (utc_incomming[3] - '0');
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3302      	adds	r3, #2
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	005b      	lsls	r3, r3, #1
 8006a12:	461a      	mov	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3303      	adds	r3, #3
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	3b30      	subs	r3, #48	; 0x30
 8006a1c:	4413      	add	r3, r2
 8006a1e:	ee07 3a90 	vmov	s15, r3
 8006a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a26:	edc7 7a02 	vstr	s15, [r7, #8]
	minute_DMm += ((utc_incomming[5] - '0')*0.1) + ((utc_incomming[6] - '0')*0.01) + ((utc_incomming[7] - '0')*0.001) + ((utc_incomming[8] - '0')*0.0001);
 8006a2a:	68b8      	ldr	r0, [r7, #8]
 8006a2c:	f7fd fd6e 	bl	800450c <__aeabi_f2d>
 8006a30:	4604      	mov	r4, r0
 8006a32:	460d      	mov	r5, r1
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3305      	adds	r3, #5
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	3b30      	subs	r3, #48	; 0x30
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7fd fd53 	bl	80044e8 <__aeabi_i2d>
 8006a42:	a336      	add	r3, pc, #216	; (adr r3, 8006b1c <gps_ProcessLatitude+0x154>)
 8006a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a48:	f7fd fdb8 	bl	80045bc <__aeabi_dmul>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	4690      	mov	r8, r2
 8006a52:	4699      	mov	r9, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3306      	adds	r3, #6
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	3b30      	subs	r3, #48	; 0x30
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7fd fd43 	bl	80044e8 <__aeabi_i2d>
 8006a62:	a330      	add	r3, pc, #192	; (adr r3, 8006b24 <gps_ProcessLatitude+0x15c>)
 8006a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a68:	f7fd fda8 	bl	80045bc <__aeabi_dmul>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7fd fbec 	bl	8004250 <__adddf3>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4690      	mov	r8, r2
 8006a7e:	4699      	mov	r9, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3307      	adds	r3, #7
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	3b30      	subs	r3, #48	; 0x30
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7fd fd2d 	bl	80044e8 <__aeabi_i2d>
 8006a8e:	a327      	add	r3, pc, #156	; (adr r3, 8006b2c <gps_ProcessLatitude+0x164>)
 8006a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a94:	f7fd fd92 	bl	80045bc <__aeabi_dmul>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4640      	mov	r0, r8
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	f7fd fbd6 	bl	8004250 <__adddf3>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4690      	mov	r8, r2
 8006aaa:	4699      	mov	r9, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	3308      	adds	r3, #8
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	3b30      	subs	r3, #48	; 0x30
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7fd fd17 	bl	80044e8 <__aeabi_i2d>
 8006aba:	a31e      	add	r3, pc, #120	; (adr r3, 8006b34 <gps_ProcessLatitude+0x16c>)
 8006abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac0:	f7fd fd7c 	bl	80045bc <__aeabi_dmul>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	4640      	mov	r0, r8
 8006aca:	4649      	mov	r1, r9
 8006acc:	f7fd fbc0 	bl	8004250 <__adddf3>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	460b      	mov	r3, r1
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	f7fd fbba 	bl	8004250 <__adddf3>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	f7fe f81a 	bl	8004b1c <__aeabi_d2f>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	60bb      	str	r3, [r7, #8]

	gps_struct->latitude_deg_s = (degree_DMm + (minute_DMm/60));
 8006aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006af0:	ee07 3a90 	vmov	s15, r3
 8006af4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006af8:	edd7 6a02 	vldr	s13, [r7, #8]
 8006afc:	ed9f 6a06 	vldr	s12, [pc, #24]	; 8006b18 <gps_ProcessLatitude+0x150>
 8006b00:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8006b04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	edc3 7a00 	vstr	s15, [r3]
}
 8006b0e:	bf00      	nop
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006b18:	42700000 	.word	0x42700000
 8006b1c:	9999999a 	.word	0x9999999a
 8006b20:	3fb99999 	.word	0x3fb99999
 8006b24:	47ae147b 	.word	0x47ae147b
 8006b28:	3f847ae1 	.word	0x3f847ae1
 8006b2c:	d2f1a9fc 	.word	0xd2f1a9fc
 8006b30:	3f50624d 	.word	0x3f50624d
 8006b34:	eb1c432d 	.word	0xeb1c432d
 8006b38:	3f1a36e2 	.word	0x3f1a36e2
 8006b3c:	00000000 	.word	0x00000000

08006b40 <gps_ProcessLongitude>:

void gps_ProcessLongitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006b40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006b44:	b084      	sub	sp, #16
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	6039      	str	r1, [r7, #0]

	int8_t degree_DMm = 0;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	73fb      	strb	r3, [r7, #15]
	float minute_DMm = 0;
 8006b50:	f04f 0300 	mov.w	r3, #0
 8006b54:	60bb      	str	r3, [r7, #8]

	/*Add reader degree*/
	degree_DMm = ((utc_incomming[1] - '0')*10) + (utc_incomming[2] - '0');
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3301      	adds	r3, #1
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	3b30      	subs	r3, #48	; 0x30
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	0092      	lsls	r2, r2, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3302      	adds	r3, #2
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	4413      	add	r3, r2
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	3b30      	subs	r3, #48	; 0x30
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	73fb      	strb	r3, [r7, #15]
	/*Add first part of minutes*/
	minute_DMm = ((utc_incomming[3] - '0')*10) + (utc_incomming[4] - '0');
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	3303      	adds	r3, #3
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006b84:	4613      	mov	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	005b      	lsls	r3, r3, #1
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	3304      	adds	r3, #4
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	3b30      	subs	r3, #48	; 0x30
 8006b96:	4413      	add	r3, r2
 8006b98:	ee07 3a90 	vmov	s15, r3
 8006b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ba0:	edc7 7a02 	vstr	s15, [r7, #8]
	minute_DMm += ((utc_incomming[5] - '0')*0.1) + ((utc_incomming[6] - '0')*0.01) + ((utc_incomming[7] - '0')*0.001) + ((utc_incomming[8] - '0')*0.0001);
 8006ba4:	68b8      	ldr	r0, [r7, #8]
 8006ba6:	f7fd fcb1 	bl	800450c <__aeabi_f2d>
 8006baa:	4604      	mov	r4, r0
 8006bac:	460d      	mov	r5, r1
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	3305      	adds	r3, #5
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	3b30      	subs	r3, #48	; 0x30
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7fd fc96 	bl	80044e8 <__aeabi_i2d>
 8006bbc:	a337      	add	r3, pc, #220	; (adr r3, 8006c9c <gps_ProcessLongitude+0x15c>)
 8006bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc2:	f7fd fcfb 	bl	80045bc <__aeabi_dmul>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4690      	mov	r8, r2
 8006bcc:	4699      	mov	r9, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	3306      	adds	r3, #6
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	3b30      	subs	r3, #48	; 0x30
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fd fc86 	bl	80044e8 <__aeabi_i2d>
 8006bdc:	a331      	add	r3, pc, #196	; (adr r3, 8006ca4 <gps_ProcessLongitude+0x164>)
 8006bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be2:	f7fd fceb 	bl	80045bc <__aeabi_dmul>
 8006be6:	4602      	mov	r2, r0
 8006be8:	460b      	mov	r3, r1
 8006bea:	4640      	mov	r0, r8
 8006bec:	4649      	mov	r1, r9
 8006bee:	f7fd fb2f 	bl	8004250 <__adddf3>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	4690      	mov	r8, r2
 8006bf8:	4699      	mov	r9, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	3307      	adds	r3, #7
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	3b30      	subs	r3, #48	; 0x30
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fd fc70 	bl	80044e8 <__aeabi_i2d>
 8006c08:	a328      	add	r3, pc, #160	; (adr r3, 8006cac <gps_ProcessLongitude+0x16c>)
 8006c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0e:	f7fd fcd5 	bl	80045bc <__aeabi_dmul>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4640      	mov	r0, r8
 8006c18:	4649      	mov	r1, r9
 8006c1a:	f7fd fb19 	bl	8004250 <__adddf3>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4690      	mov	r8, r2
 8006c24:	4699      	mov	r9, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	3308      	adds	r3, #8
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	3b30      	subs	r3, #48	; 0x30
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fd fc5a 	bl	80044e8 <__aeabi_i2d>
 8006c34:	a31f      	add	r3, pc, #124	; (adr r3, 8006cb4 <gps_ProcessLongitude+0x174>)
 8006c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3a:	f7fd fcbf 	bl	80045bc <__aeabi_dmul>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4640      	mov	r0, r8
 8006c44:	4649      	mov	r1, r9
 8006c46:	f7fd fb03 	bl	8004250 <__adddf3>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	4620      	mov	r0, r4
 8006c50:	4629      	mov	r1, r5
 8006c52:	f7fd fafd 	bl	8004250 <__adddf3>
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	f7fd ff5d 	bl	8004b1c <__aeabi_d2f>
 8006c62:	4603      	mov	r3, r0
 8006c64:	60bb      	str	r3, [r7, #8]

	gps_struct->longitude_deg_s = (degree_DMm + (minute_DMm/60));
 8006c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c72:	edd7 6a02 	vldr	s13, [r7, #8]
 8006c76:	ed9f 6a08 	vldr	s12, [pc, #32]	; 8006c98 <gps_ProcessLongitude+0x158>
 8006c7a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8006c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8006c88:	bf00      	nop
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006c92:	bf00      	nop
 8006c94:	f3af 8000 	nop.w
 8006c98:	42700000 	.word	0x42700000
 8006c9c:	9999999a 	.word	0x9999999a
 8006ca0:	3fb99999 	.word	0x3fb99999
 8006ca4:	47ae147b 	.word	0x47ae147b
 8006ca8:	3f847ae1 	.word	0x3f847ae1
 8006cac:	d2f1a9fc 	.word	0xd2f1a9fc
 8006cb0:	3f50624d 	.word	0x3f50624d
 8006cb4:	eb1c432d 	.word	0xeb1c432d
 8006cb8:	3f1a36e2 	.word	0x3f1a36e2

08006cbc <gps_ProcessNorthSouth>:

void gps_ProcessNorthSouth(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == 'N'){
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	2b4e      	cmp	r3, #78	; 0x4e
 8006ccc:	d103      	bne.n	8006cd6 <gps_ProcessNorthSouth+0x1a>
		gps_struct->north_south = north;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	741a      	strb	r2, [r3, #16]
	}
	else{
		gps_struct->north_south = south;
	}
}
 8006cd4:	e002      	b.n	8006cdc <gps_ProcessNorthSouth+0x20>
		gps_struct->north_south = south;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	741a      	strb	r2, [r3, #16]
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <gps_ProcessEastWest>:

void gps_ProcessEastWest(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == 'E'){
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	2b45      	cmp	r3, #69	; 0x45
 8006cf8:	d103      	bne.n	8006d02 <gps_ProcessEastWest+0x1a>
		gps_struct->east_west = east;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	745a      	strb	r2, [r3, #17]
	}
	else{
		gps_struct->east_west = west;
	}
}
 8006d00:	e002      	b.n	8006d08 <gps_ProcessEastWest+0x20>
		gps_struct->east_west = west;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2203      	movs	r2, #3
 8006d06:	745a      	strb	r2, [r3, #17]
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <gps_ProcessFix>:

void gps_ProcessFix(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == '1'){
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	2b31      	cmp	r3, #49	; 0x31
 8006d24:	d103      	bne.n	8006d2e <gps_ProcessFix+0x1a>
		gps_struct->qualification = fix_gps;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	771a      	strb	r2, [r3, #28]
		}
		else{
			gps_struct->qualification = unvalid;
		}
	}
}
 8006d2c:	e00a      	b.n	8006d44 <gps_ProcessFix+0x30>
		if(utc_incomming[0] == '2'){
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	2b32      	cmp	r3, #50	; 0x32
 8006d34:	d103      	bne.n	8006d3e <gps_ProcessFix+0x2a>
			gps_struct->qualification = fix_dgps;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	771a      	strb	r2, [r3, #28]
}
 8006d3c:	e002      	b.n	8006d44 <gps_ProcessFix+0x30>
			gps_struct->qualification = unvalid;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	2200      	movs	r2, #0
 8006d42:	771a      	strb	r2, [r3, #28]
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <gps_ProcessSatelliteCount>:

void gps_ProcessSatelliteCount(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]

	gps_struct->satelite_number = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	0092      	lsls	r2, r2, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	4413      	add	r3, r2
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	3b10      	subs	r3, #16
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	76da      	strb	r2, [r3, #27]
}
 8006d7a:	bf00      	nop
 8006d7c:	370c      	adds	r7, #12
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
	...

08006d88 <gps_ProcessAltitude>:

void gps_ProcessAltitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]

	float altitude = 0;
 8006d92:	f04f 0300 	mov.w	r3, #0
 8006d96:	617b      	str	r3, [r7, #20]
	uint8_t dot_find = 0;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	74fb      	strb	r3, [r7, #19]
	for(int i=0;i<sizeof(utc_incomming);i++){
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e03f      	b.n	8006e22 <gps_ProcessAltitude+0x9a>

		if(utc_incomming[i] == '.'){
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	4413      	add	r3, r2
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	2b2e      	cmp	r3, #46	; 0x2e
 8006dac:	d104      	bne.n	8006db8 <gps_ProcessAltitude+0x30>
			dot_find = 1;
 8006dae:	2301      	movs	r3, #1
 8006db0:	74fb      	strb	r3, [r7, #19]
			i++;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3301      	adds	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]
		}

		if(dot_find){
 8006db8:	7cfb      	ldrb	r3, [r7, #19]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d01b      	beq.n	8006df6 <gps_ProcessAltitude+0x6e>
			altitude +=  (float)((utc_incomming[i] - '0')*0.1);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	3b30      	subs	r3, #48	; 0x30
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fd fb8d 	bl	80044e8 <__aeabi_i2d>
 8006dce:	a31a      	add	r3, pc, #104	; (adr r3, 8006e38 <gps_ProcessAltitude+0xb0>)
 8006dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd4:	f7fd fbf2 	bl	80045bc <__aeabi_dmul>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4610      	mov	r0, r2
 8006dde:	4619      	mov	r1, r3
 8006de0:	f7fd fe9c 	bl	8004b1c <__aeabi_d2f>
 8006de4:	ee07 0a10 	vmov	s14, r0
 8006de8:	edd7 7a05 	vldr	s15, [r7, #20]
 8006dec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006df0:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8006df4:	e018      	b.n	8006e28 <gps_ProcessAltitude+0xa0>

		}
		else{
			altitude = (altitude*10) + (utc_incomming[i] - '0');
 8006df6:	edd7 7a05 	vldr	s15, [r7, #20]
 8006dfa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006dfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	4413      	add	r3, r2
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	3b30      	subs	r3, #48	; 0x30
 8006e0c:	ee07 3a90 	vmov	s15, r3
 8006e10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e18:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<sizeof(utc_incomming);i++){
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	3301      	adds	r3, #1
 8006e20:	60fb      	str	r3, [r7, #12]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2b03      	cmp	r3, #3
 8006e26:	d9bc      	bls.n	8006da2 <gps_ProcessAltitude+0x1a>
		}

	}
	gps_struct->altitude_deg_s = altitude;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	609a      	str	r2, [r3, #8]
}
 8006e2e:	bf00      	nop
 8006e30:	3718      	adds	r7, #24
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	9999999a 	.word	0x9999999a
 8006e3c:	3fb99999 	.word	0x3fb99999

08006e40 <gps_ProcessAltitudeCorre>:

void gps_ProcessAltitudeCorre(uint8_t utc_incomming[],GPS_t *gps_struct){
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]

	float altitude = 0;
 8006e4a:	f04f 0300 	mov.w	r3, #0
 8006e4e:	617b      	str	r3, [r7, #20]
	uint8_t dot_find = 0;
 8006e50:	2300      	movs	r3, #0
 8006e52:	74fb      	strb	r3, [r7, #19]
	for(int i=0;i<sizeof(utc_incomming);i++){
 8006e54:	2300      	movs	r3, #0
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	e03f      	b.n	8006eda <gps_ProcessAltitudeCorre+0x9a>

		if(utc_incomming[i] == '.'){
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	4413      	add	r3, r2
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	2b2e      	cmp	r3, #46	; 0x2e
 8006e64:	d104      	bne.n	8006e70 <gps_ProcessAltitudeCorre+0x30>
			dot_find = 1;
 8006e66:	2301      	movs	r3, #1
 8006e68:	74fb      	strb	r3, [r7, #19]
			i++;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	60fb      	str	r3, [r7, #12]
		}

		if(dot_find){
 8006e70:	7cfb      	ldrb	r3, [r7, #19]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d01b      	beq.n	8006eae <gps_ProcessAltitudeCorre+0x6e>
			altitude +=  (float)((utc_incomming[i] - '0')*0.1);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	3b30      	subs	r3, #48	; 0x30
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fd fb31 	bl	80044e8 <__aeabi_i2d>
 8006e86:	a31a      	add	r3, pc, #104	; (adr r3, 8006ef0 <gps_ProcessAltitudeCorre+0xb0>)
 8006e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8c:	f7fd fb96 	bl	80045bc <__aeabi_dmul>
 8006e90:	4602      	mov	r2, r0
 8006e92:	460b      	mov	r3, r1
 8006e94:	4610      	mov	r0, r2
 8006e96:	4619      	mov	r1, r3
 8006e98:	f7fd fe40 	bl	8004b1c <__aeabi_d2f>
 8006e9c:	ee07 0a10 	vmov	s14, r0
 8006ea0:	edd7 7a05 	vldr	s15, [r7, #20]
 8006ea4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ea8:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8006eac:	e018      	b.n	8006ee0 <gps_ProcessAltitudeCorre+0xa0>

		}
		else{
			altitude = (altitude*10) + (utc_incomming[i] - '0');
 8006eae:	edd7 7a05 	vldr	s15, [r7, #20]
 8006eb2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006eb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	3b30      	subs	r3, #48	; 0x30
 8006ec4:	ee07 3a90 	vmov	s15, r3
 8006ec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ed0:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<sizeof(utc_incomming);i++){
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	60fb      	str	r3, [r7, #12]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b03      	cmp	r3, #3
 8006ede:	d9bc      	bls.n	8006e5a <gps_ProcessAltitudeCorre+0x1a>
		}

	}
	gps_struct->altitude_correction = altitude;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	697a      	ldr	r2, [r7, #20]
 8006ee4:	60da      	str	r2, [r3, #12]
}
 8006ee6:	bf00      	nop
 8006ee8:	3718      	adds	r7, #24
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	9999999a 	.word	0x9999999a
 8006ef4:	3fb99999 	.word	0x3fb99999

08006ef8 <WIOE5_Init>:
 *    @huart is a pointer on uart handdle
 *
 * OUTPUT:
 * 	  @res is an integer use to count the number of error reported during initialisation
 * */
uint8_t WIOE5_Init(UART_HandleTypeDef *huart){
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b0a0      	sub	sp, #128	; 0x80
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]

	uint8_t res = 0;
 8006f00:	2300      	movs	r3, #0
 8006f02:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t string[100] = {0};
 8006f06:	2300      	movs	r3, #0
 8006f08:	61bb      	str	r3, [r7, #24]
 8006f0a:	f107 031c 	add.w	r3, r7, #28
 8006f0e:	2260      	movs	r2, #96	; 0x60
 8006f10:	2100      	movs	r1, #0
 8006f12:	4618      	mov	r0, r3
 8006f14:	f010 fe66 	bl	8017be4 <memset>
	uint8_t firmware_version[10] = {0};
 8006f18:	2300      	movs	r3, #0
 8006f1a:	60fb      	str	r3, [r7, #12]
 8006f1c:	f107 0310 	add.w	r3, r7, #16
 8006f20:	2200      	movs	r2, #0
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	809a      	strh	r2, [r3, #4]

	/*Check for correct wiring*/
	HAL_UART_Transmit(huart, "AT\r\n", 8, 100);
 8006f26:	2364      	movs	r3, #100	; 0x64
 8006f28:	2208      	movs	r2, #8
 8006f2a:	4919      	ldr	r1, [pc, #100]	; (8006f90 <WIOE5_Init+0x98>)
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f008 f855 	bl	800efdc <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 8006f32:	f107 0118 	add.w	r1, r7, #24
 8006f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f3a:	2264      	movs	r2, #100	; 0x64
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f008 f8e3 	bl	800f108 <HAL_UART_Receive>
	if(strcmp(string,"+AT: OK\r\n") != 0x0){
 8006f42:	f107 0318 	add.w	r3, r7, #24
 8006f46:	4913      	ldr	r1, [pc, #76]	; (8006f94 <WIOE5_Init+0x9c>)
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7fd f969 	bl	8004220 <strcmp>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d004      	beq.n	8006f5e <WIOE5_Init+0x66>
		res++;
 8006f54:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006f58:	3301      	adds	r3, #1
 8006f5a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	}

	WIOE5_ReadFirmwareVersion(firmware_version, huart);
 8006f5e:	f107 030c 	add.w	r3, r7, #12
 8006f62:	6879      	ldr	r1, [r7, #4]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f000 f869 	bl	800703c <WIOE5_ReadFirmwareVersion>

	/*Set lora channel*/
	WIOE5_ChannelSwitch(LORA_CHANNEL_INIT,huart);
 8006f6a:	6879      	ldr	r1, [r7, #4]
 8006f6c:	2003      	movs	r0, #3
 8006f6e:	f000 f813 	bl	8006f98 <WIOE5_ChannelSwitch>
	/*Set data rate*/
	WIOE5_SetDataRate(LORA_868Mhz_FSK_50000BPS,huart);
 8006f72:	6879      	ldr	r1, [r7, #4]
 8006f74:	2007      	movs	r0, #7
 8006f76:	f000 f89d 	bl	80070b4 <WIOE5_SetDataRate>
	/*Set transmit power*/
	WIOE5_SetTxPower(LORA_868Mhz_16dBm, huart);
 8006f7a:	6879      	ldr	r1, [r7, #4]
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	f000 f8eb 	bl	8007158 <WIOE5_SetTxPower>

	return res;
 8006f82:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3780      	adds	r7, #128	; 0x80
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	08018d70 	.word	0x08018d70
 8006f94:	08018d78 	.word	0x08018d78

08006f98 <WIOE5_ChannelSwitch>:
 *    @channel is an integer that define the channel number (Should be between 0 and 2 for EU868 Mhz version
 *	  @huart is a pointer on uart handdle
 * OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_ChannelSwitch(uint8_t channel,UART_HandleTypeDef *huart){
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b0a2      	sub	sp, #136	; 0x88
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	6039      	str	r1, [r7, #0]
 8006fa2:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+CH=";
 8006fa4:	4a23      	ldr	r2, [pc, #140]	; (8007034 <WIOE5_ChannelSwitch+0x9c>)
 8006fa6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006faa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006fae:	6018      	str	r0, [r3, #0]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	8019      	strh	r1, [r3, #0]
 8006fb4:	3302      	adds	r3, #2
 8006fb6:	0c0a      	lsrs	r2, r1, #16
 8006fb8:	701a      	strb	r2, [r3, #0]
 8006fba:	f107 0373 	add.w	r3, r7, #115	; 0x73
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	601a      	str	r2, [r3, #0]
 8006fc2:	605a      	str	r2, [r3, #4]
 8006fc4:	609a      	str	r2, [r3, #8]
 8006fc6:	60da      	str	r2, [r3, #12]
 8006fc8:	821a      	strh	r2, [r3, #16]
	querry[6] =  (channel+'0');
 8006fca:	79fb      	ldrb	r3, [r7, #7]
 8006fcc:	3330      	adds	r3, #48	; 0x30
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t string[100];
	uint8_t res = 0;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	strcat(querry, "\r\n");
 8006fda:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7fd f928 	bl	8004234 <strlen>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006fec:	4413      	add	r3, r2
 8006fee:	4a12      	ldr	r2, [pc, #72]	; (8007038 <WIOE5_ChannelSwitch+0xa0>)
 8006ff0:	8811      	ldrh	r1, [r2, #0]
 8006ff2:	7892      	ldrb	r2, [r2, #2]
 8006ff4:	8019      	strh	r1, [r3, #0]
 8006ff6:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 8006ff8:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8006ffc:	2364      	movs	r3, #100	; 0x64
 8006ffe:	2219      	movs	r2, #25
 8007000:	6838      	ldr	r0, [r7, #0]
 8007002:	f007 ffeb 	bl	800efdc <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 8007006:	f107 0108 	add.w	r1, r7, #8
 800700a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800700e:	2264      	movs	r2, #100	; 0x64
 8007010:	6838      	ldr	r0, [r7, #0]
 8007012:	f008 f879 	bl	800f108 <HAL_UART_Receive>
	if(string[0]!='+'){
 8007016:	7a3b      	ldrb	r3, [r7, #8]
 8007018:	2b2b      	cmp	r3, #43	; 0x2b
 800701a:	d004      	beq.n	8007026 <WIOE5_ChannelSwitch+0x8e>
		res++;
 800701c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8007020:	3301      	adds	r3, #1
 8007022:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 8007026:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800702a:	4618      	mov	r0, r3
 800702c:	3788      	adds	r7, #136	; 0x88
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	08018d88 	.word	0x08018d88
 8007038:	08018d84 	.word	0x08018d84

0800703c <WIOE5_ReadFirmwareVersion>:
/* Function use to read WIOE5 firmware version
 * INPUT:
 *    @version_output is an array of
 *	  @huart is a pointer on uart handdle
 * */
void WIOE5_ReadFirmwareVersion(uint8_t version_output[],UART_HandleTypeDef *huart){
 800703c:	b580      	push	{r7, lr}
 800703e:	b09c      	sub	sp, #112	; 0x70
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]

	uint8_t string[100];
	uint8_t index = 6;
 8007046:	2306      	movs	r3, #6
 8007048:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	HAL_UART_Transmit(huart, "AT+VER\r\n", sizeof("AT+VER\r\n"), 100);
 800704c:	2364      	movs	r3, #100	; 0x64
 800704e:	2209      	movs	r2, #9
 8007050:	4917      	ldr	r1, [pc, #92]	; (80070b0 <WIOE5_ReadFirmwareVersion+0x74>)
 8007052:	6838      	ldr	r0, [r7, #0]
 8007054:	f007 ffc2 	bl	800efdc <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 8007058:	f107 0108 	add.w	r1, r7, #8
 800705c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007060:	2264      	movs	r2, #100	; 0x64
 8007062:	6838      	ldr	r0, [r7, #0]
 8007064:	f008 f850 	bl	800f108 <HAL_UART_Receive>

	while((string[index] != '\r') || (index > sizeof(string))){
 8007068:	e010      	b.n	800708c <WIOE5_ReadFirmwareVersion+0x50>
		version_output[index-5] = string[index];
 800706a:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800706e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007072:	3b05      	subs	r3, #5
 8007074:	6879      	ldr	r1, [r7, #4]
 8007076:	440b      	add	r3, r1
 8007078:	3270      	adds	r2, #112	; 0x70
 800707a:	443a      	add	r2, r7
 800707c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8007080:	701a      	strb	r2, [r3, #0]
		index++;
 8007082:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007086:	3301      	adds	r3, #1
 8007088:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	while((string[index] != '\r') || (index > sizeof(string))){
 800708c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007090:	3370      	adds	r3, #112	; 0x70
 8007092:	443b      	add	r3, r7
 8007094:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8007098:	2b0d      	cmp	r3, #13
 800709a:	d1e6      	bne.n	800706a <WIOE5_ReadFirmwareVersion+0x2e>
 800709c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80070a0:	2b64      	cmp	r3, #100	; 0x64
 80070a2:	d8e2      	bhi.n	800706a <WIOE5_ReadFirmwareVersion+0x2e>
	}
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop
 80070a8:	3770      	adds	r7, #112	; 0x70
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	08018da4 	.word	0x08018da4

080070b4 <WIOE5_SetDataRate>:
 *    @dr is an integer use to set data rate
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SetDataRate(uint8_t dr,UART_HandleTypeDef *huart){
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b0a2      	sub	sp, #136	; 0x88
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	4603      	mov	r3, r0
 80070bc:	6039      	str	r1, [r7, #0]
 80070be:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+DR=";
 80070c0:	4a23      	ldr	r2, [pc, #140]	; (8007150 <WIOE5_SetDataRate+0x9c>)
 80070c2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80070c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80070ca:	6018      	str	r0, [r3, #0]
 80070cc:	3304      	adds	r3, #4
 80070ce:	8019      	strh	r1, [r3, #0]
 80070d0:	3302      	adds	r3, #2
 80070d2:	0c0a      	lsrs	r2, r1, #16
 80070d4:	701a      	strb	r2, [r3, #0]
 80070d6:	f107 0373 	add.w	r3, r7, #115	; 0x73
 80070da:	2200      	movs	r2, #0
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	605a      	str	r2, [r3, #4]
 80070e0:	609a      	str	r2, [r3, #8]
 80070e2:	60da      	str	r2, [r3, #12]
 80070e4:	821a      	strh	r2, [r3, #16]
	querry[6] =  (dr+'0');
 80070e6:	79fb      	ldrb	r3, [r7, #7]
 80070e8:	3330      	adds	r3, #48	; 0x30
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t string[100];
	uint8_t res = 0;
 80070f0:	2300      	movs	r3, #0
 80070f2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	strcat(querry, "\r\n");
 80070f6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7fd f89a 	bl	8004234 <strlen>
 8007100:	4603      	mov	r3, r0
 8007102:	461a      	mov	r2, r3
 8007104:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8007108:	4413      	add	r3, r2
 800710a:	4a12      	ldr	r2, [pc, #72]	; (8007154 <WIOE5_SetDataRate+0xa0>)
 800710c:	8811      	ldrh	r1, [r2, #0]
 800710e:	7892      	ldrb	r2, [r2, #2]
 8007110:	8019      	strh	r1, [r3, #0]
 8007112:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 8007114:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8007118:	2364      	movs	r3, #100	; 0x64
 800711a:	2219      	movs	r2, #25
 800711c:	6838      	ldr	r0, [r7, #0]
 800711e:	f007 ff5d 	bl	800efdc <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 8007122:	f107 0108 	add.w	r1, r7, #8
 8007126:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800712a:	2264      	movs	r2, #100	; 0x64
 800712c:	6838      	ldr	r0, [r7, #0]
 800712e:	f007 ffeb 	bl	800f108 <HAL_UART_Receive>
	if(string[0]!='+'){
 8007132:	7a3b      	ldrb	r3, [r7, #8]
 8007134:	2b2b      	cmp	r3, #43	; 0x2b
 8007136:	d004      	beq.n	8007142 <WIOE5_SetDataRate+0x8e>
		res++;
 8007138:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800713c:	3301      	adds	r3, #1
 800713e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 8007142:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8007146:	4618      	mov	r0, r3
 8007148:	3788      	adds	r7, #136	; 0x88
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	08018db0 	.word	0x08018db0
 8007154:	08018d84 	.word	0x08018d84

08007158 <WIOE5_SetTxPower>:
 *    @tx_power is an integer use to set data rate
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SetTxPower(uint8_t tx_power,UART_HandleTypeDef *huart){
 8007158:	b580      	push	{r7, lr}
 800715a:	b0a2      	sub	sp, #136	; 0x88
 800715c:	af00      	add	r7, sp, #0
 800715e:	4603      	mov	r3, r0
 8007160:	6039      	str	r1, [r7, #0]
 8007162:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+POWER=";
 8007164:	4a20      	ldr	r2, [pc, #128]	; (80071e8 <WIOE5_SetTxPower+0x90>)
 8007166:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800716a:	ca07      	ldmia	r2, {r0, r1, r2}
 800716c:	c303      	stmia	r3!, {r0, r1}
 800716e:	801a      	strh	r2, [r3, #0]
 8007170:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007174:	2200      	movs	r2, #0
 8007176:	601a      	str	r2, [r3, #0]
 8007178:	605a      	str	r2, [r3, #4]
 800717a:	609a      	str	r2, [r3, #8]
 800717c:	f8c3 200b 	str.w	r2, [r3, #11]
	querry[6] =  (tx_power+'0');
 8007180:	79fb      	ldrb	r3, [r7, #7]
 8007182:	3330      	adds	r3, #48	; 0x30
 8007184:	b2db      	uxtb	r3, r3
 8007186:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t string[100];
	uint8_t res = 0;
 800718a:	2300      	movs	r3, #0
 800718c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	strcat(querry, "\r\n");
 8007190:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8007194:	4618      	mov	r0, r3
 8007196:	f7fd f84d 	bl	8004234 <strlen>
 800719a:	4603      	mov	r3, r0
 800719c:	461a      	mov	r2, r3
 800719e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80071a2:	4413      	add	r3, r2
 80071a4:	4a11      	ldr	r2, [pc, #68]	; (80071ec <WIOE5_SetTxPower+0x94>)
 80071a6:	8811      	ldrh	r1, [r2, #0]
 80071a8:	7892      	ldrb	r2, [r2, #2]
 80071aa:	8019      	strh	r1, [r3, #0]
 80071ac:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 80071ae:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 80071b2:	2364      	movs	r3, #100	; 0x64
 80071b4:	2219      	movs	r2, #25
 80071b6:	6838      	ldr	r0, [r7, #0]
 80071b8:	f007 ff10 	bl	800efdc <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 80071bc:	f107 0108 	add.w	r1, r7, #8
 80071c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80071c4:	2264      	movs	r2, #100	; 0x64
 80071c6:	6838      	ldr	r0, [r7, #0]
 80071c8:	f007 ff9e 	bl	800f108 <HAL_UART_Receive>
	if(string[0]!='+'){
 80071cc:	7a3b      	ldrb	r3, [r7, #8]
 80071ce:	2b2b      	cmp	r3, #43	; 0x2b
 80071d0:	d004      	beq.n	80071dc <WIOE5_SetTxPower+0x84>
		res++;
 80071d2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80071d6:	3301      	adds	r3, #1
 80071d8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 80071dc:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3788      	adds	r7, #136	; 0x88
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	08018dcc 	.word	0x08018dcc
 80071ec:	08018d84 	.word	0x08018d84

080071f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = 0x08004000;
 80071f4:	4b1c      	ldr	r3, [pc, #112]	; (8007268 <main+0x78>)
 80071f6:	4a1d      	ldr	r2, [pc, #116]	; (800726c <main+0x7c>)
 80071f8:	609a      	str	r2, [r3, #8]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80071fa:	b662      	cpsie	i
}
 80071fc:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80071fe:	f001 f84c 	bl	800829a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007202:	f000 f83d 	bl	8007280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007206:	f7ff f987 	bl	8006518 <MX_GPIO_Init>
  MX_DMA_Init();
 800720a:	f7ff f95b 	bl	80064c4 <MX_DMA_Init>
  MX_I2C2_Init();
 800720e:	f7ff f9ff 	bl	8006610 <MX_I2C2_Init>
  MX_TIM2_Init();
 8007212:	f000 fcf3 	bl	8007bfc <MX_TIM2_Init>
  MX_TIM3_Init();
 8007216:	f000 fd49 	bl	8007cac <MX_TIM3_Init>
  MX_TIM4_Init();
 800721a:	f000 fda1 	bl	8007d60 <MX_TIM4_Init>
  MX_UART4_Init();
 800721e:	f000 feb7 	bl	8007f90 <MX_UART4_Init>
  MX_UART5_Init();
 8007222:	f000 ff01 	bl	8008028 <MX_UART5_Init>
  MX_ADC2_Init();
 8007226:	f7fd fe47 	bl	8004eb8 <MX_ADC2_Init>
  MX_USB_Device_Init();
 800722a:	f00f ffd7 	bl	80171dc <MX_USB_Device_Init>
  MX_SPI1_Init();
 800722e:	f000 fb5f 	bl	80078f0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /*Timer start flaps and throttle + buzzer*/
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8007232:	2100      	movs	r1, #0
 8007234:	480e      	ldr	r0, [pc, #56]	; (8007270 <main+0x80>)
 8007236:	f006 fddf 	bl	800ddf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800723a:	2100      	movs	r1, #0
 800723c:	480d      	ldr	r0, [pc, #52]	; (8007274 <main+0x84>)
 800723e:	f006 fddb 	bl	800ddf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8007242:	2104      	movs	r1, #4
 8007244:	480b      	ldr	r0, [pc, #44]	; (8007274 <main+0x84>)
 8007246:	f006 fdd7 	bl	800ddf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800724a:	210c      	movs	r1, #12
 800724c:	4809      	ldr	r0, [pc, #36]	; (8007274 <main+0x84>)
 800724e:	f006 fdd3 	bl	800ddf8 <HAL_TIM_PWM_Start>

  /*Start ADC conversion with DMA request*/
  HAL_ADC_Start_DMA(&hadc2, &BatteryMonitoringData, CONVERSION_COUNT);
 8007252:	2203      	movs	r2, #3
 8007254:	4908      	ldr	r1, [pc, #32]	; (8007278 <main+0x88>)
 8007256:	4809      	ldr	r0, [pc, #36]	; (800727c <main+0x8c>)
 8007258:	f001 fc5c 	bl	8008b14 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800725c:	f7fe f85e 	bl	800531c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8007260:	f00d febf 	bl	8014fe2 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007264:	e7fe      	b.n	8007264 <main+0x74>
 8007266:	bf00      	nop
 8007268:	e000ed00 	.word	0xe000ed00
 800726c:	08004000 	.word	0x08004000
 8007270:	200009dc 	.word	0x200009dc
 8007274:	20000a28 	.word	0x20000a28
 8007278:	200008d8 	.word	0x200008d8
 800727c:	2000020c 	.word	0x2000020c

08007280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b094      	sub	sp, #80	; 0x50
 8007284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007286:	f107 0318 	add.w	r3, r7, #24
 800728a:	2238      	movs	r2, #56	; 0x38
 800728c:	2100      	movs	r1, #0
 800728e:	4618      	mov	r0, r3
 8007290:	f010 fca8 	bl	8017be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007294:	1d3b      	adds	r3, r7, #4
 8007296:	2200      	movs	r2, #0
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	605a      	str	r2, [r3, #4]
 800729c:	609a      	str	r2, [r3, #8]
 800729e:	60da      	str	r2, [r3, #12]
 80072a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80072a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80072a6:	f005 fb73 	bl	800c990 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80072aa:	2322      	movs	r3, #34	; 0x22
 80072ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80072ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072b2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80072b4:	2340      	movs	r3, #64	; 0x40
 80072b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80072b8:	2301      	movs	r3, #1
 80072ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80072bc:	2302      	movs	r3, #2
 80072be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80072c0:	2302      	movs	r3, #2
 80072c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80072c4:	2304      	movs	r3, #4
 80072c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 80072c8:	234b      	movs	r3, #75	; 0x4b
 80072ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80072cc:	2302      	movs	r3, #2
 80072ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80072d0:	2302      	movs	r3, #2
 80072d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80072d4:	2302      	movs	r3, #2
 80072d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80072d8:	f107 0318 	add.w	r3, r7, #24
 80072dc:	4618      	mov	r0, r3
 80072de:	f005 fbfb 	bl	800cad8 <HAL_RCC_OscConfig>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d001      	beq.n	80072ec <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80072e8:	f000 f82a 	bl	8007340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80072ec:	230f      	movs	r3, #15
 80072ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80072f0:	2303      	movs	r3, #3
 80072f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80072f4:	2300      	movs	r3, #0
 80072f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80072f8:	2300      	movs	r3, #0
 80072fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80072fc:	2300      	movs	r3, #0
 80072fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007300:	1d3b      	adds	r3, r7, #4
 8007302:	2104      	movs	r1, #4
 8007304:	4618      	mov	r0, r3
 8007306:	f005 feff 	bl	800d108 <HAL_RCC_ClockConfig>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8007310:	f000 f816 	bl	8007340 <Error_Handler>
  }
}
 8007314:	bf00      	nop
 8007316:	3750      	adds	r7, #80	; 0x50
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a04      	ldr	r2, [pc, #16]	; (800733c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d101      	bne.n	8007332 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800732e:	f000 ffcd 	bl	80082cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40012c00 	.word	0x40012c00

08007340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007340:	b480      	push	{r7}
 8007342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007344:	b672      	cpsid	i
}
 8007346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007348:	e7fe      	b.n	8007348 <Error_Handler+0x8>

0800734a <Pid_CalculatePitchError>:
DESCRIPTION - Basic driver for the mpu6050 accelerometer.
*******************************************************)*/
#include "main.h"

//As the gyro got the front at x axis then rotation on X mean roll / rotation on Y mean pitch and rotation on Z mean yaw
float32_t Pid_CalculatePitchError(COMMAND_t *command,BNO055_t *Accelerometer){
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.x)-(command->pitch_angle);
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	edd3 7a02 	vldr	s15, [r3, #8]
 8007360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007364:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	ee07 3a90 	vmov	s15, r3
}
 800736e:	eeb0 0a67 	vmov.f32	s0, s15
 8007372:	3714      	adds	r7, #20
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <Pid_CalculateYawError>:

float32_t Pid_CalculateYawError(COMMAND_t *command,BNO055_t *Accelerometer){
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.z)-(command->yaw_angle);
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007396:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	ee07 3a90 	vmov	s15, r3
}
 80073a0:	eeb0 0a67 	vmov.f32	s0, s15
 80073a4:	3714      	adds	r7, #20
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr

080073ae <Pid_CalculateRollError>:

float32_t Pid_CalculateRollError(COMMAND_t *command,BNO055_t *Accelerometer){
 80073ae:	b480      	push	{r7}
 80073b0:	b085      	sub	sp, #20
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.y)-(command->roll_angle);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80073c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073c8:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	ee07 3a90 	vmov	s15, r3
}
 80073d2:	eeb0 0a67 	vmov.f32	s0, s15
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <Pid_Init>:

void Pid_Init(arm_pid_instance_f32 *PID,float32_t KP,float32_t KI,float32_t KD){
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80073ec:	edc7 0a01 	vstr	s1, [r7, #4]
 80073f0:	ed87 1a00 	vstr	s2, [r7]

	//Set PID gain
	PID->Kp = KP;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	619a      	str	r2, [r3, #24]
	PID->Ki = KI;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	61da      	str	r2, [r3, #28]
	PID->Kd = KD;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	621a      	str	r2, [r3, #32]

	//Set the PID
	arm_pid_init_f32(PID, 1);
 8007406:	2101      	movs	r1, #1
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f010 fbcd 	bl	8017ba8 <arm_pid_init_f32>

}
 800740e:	bf00      	nop
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <Pid_CompensateYaw>:

//Function use to compensate a roatation on yaw axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensateYaw(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 8007416:	b580      	push	{r7, lr}
 8007418:	b08a      	sub	sp, #40	; 0x28
 800741a:	af00      	add	r7, sp, #0
 800741c:	60f8      	str	r0, [r7, #12]
 800741e:	60b9      	str	r1, [r7, #8]
 8007420:	607a      	str	r2, [r7, #4]
 8007422:	603b      	str	r3, [r7, #0]
	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculateYawError(command, Accelerometer);
 8007424:	6879      	ldr	r1, [r7, #4]
 8007426:	68b8      	ldr	r0, [r7, #8]
 8007428:	f7ff ffa8 	bl	800737c <Pid_CalculateYawError>
 800742c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	61fb      	str	r3, [r7, #28]
 8007434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007436:	61bb      	str	r3, [r7, #24]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	ed93 7a00 	vldr	s14, [r3]
 800743e:	edd7 7a06 	vldr	s15, [r7, #24]
 8007442:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	edd3 6a01 	vldr	s13, [r3, #4]
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007452:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8007456:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	edd3 6a02 	vldr	s13, [r3, #8]
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	edd3 7a04 	vldr	s15, [r3, #16]
 8007466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800746a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8007474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007478:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Update state */
    S->state[1] = S->state[0];
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	68da      	ldr	r2, [r3, #12]
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	69ba      	ldr	r2, [r7, #24]
 8007488:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8007490:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 8007492:	623b      	str	r3, [r7, #32]

	//Ase the plane is a fixed wing we can't compensate move on yaw axis ...
	//If you have different plane make sure to create a thing to do here
}
 8007494:	bf00      	nop
 8007496:	3728      	adds	r7, #40	; 0x28
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <Pid_CompensateRoll>:

//Function use to compensate a roatation on Roll axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensateRoll(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 800749c:	b580      	push	{r7, lr}
 800749e:	b08a      	sub	sp, #40	; 0x28
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
 80074a8:	603b      	str	r3, [r7, #0]

	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculateRollError(command, Accelerometer);
 80074aa:	6879      	ldr	r1, [r7, #4]
 80074ac:	68b8      	ldr	r0, [r7, #8]
 80074ae:	f7ff ff7e 	bl	80073ae <Pid_CalculateRollError>
 80074b2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	61fb      	str	r3, [r7, #28]
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	61bb      	str	r3, [r7, #24]
    out = (S->A0 * in) +
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	ed93 7a00 	vldr	s14, [r3]
 80074c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80074c8:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	edd3 6a01 	vldr	s13, [r3, #4]
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80074d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80074dc:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	edd3 6a02 	vldr	s13, [r3, #8]
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80074ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80074f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80074fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074fe:	edc7 7a05 	vstr	s15, [r7, #20]
    S->state[1] = S->state[0];
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	615a      	str	r2, [r3, #20]
    return (out);
 8007516:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 8007518:	623b      	str	r3, [r7, #32]

	/*Left flaps up and right flaps down*/


#ifndef SERVO_LEFT_REVERSED
	if((propulsion->servo_left_timer_val + pid_value)>MAX_LEFT_EXTENSION){
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751e:	ee07 3a90 	vmov	s15, r3
 8007522:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007526:	edd7 7a08 	vldr	s15, [r7, #32]
 800752a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800752e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8007620 <Pid_CompensateRoll+0x184>
 8007532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800753a:	dd04      	ble.n	8007546 <Pid_CompensateRoll+0xaa>
		propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	f640 52ac 	movw	r2, #3500	; 0xdac
 8007542:	625a      	str	r2, [r3, #36]	; 0x24
 8007544:	e025      	b.n	8007592 <Pid_CompensateRoll+0xf6>
	}
	else{
		if((propulsion->servo_left_timer_val + pid_value)<MIN_LEFT_EXTENSION){
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754a:	ee07 3a90 	vmov	s15, r3
 800754e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007552:	edd7 7a08 	vldr	s15, [r7, #32]
 8007556:	ee77 7a27 	vadd.f32	s15, s14, s15
 800755a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8007624 <Pid_CompensateRoll+0x188>
 800755e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007566:	d504      	bpl.n	8007572 <Pid_CompensateRoll+0xd6>
			propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	f240 5214 	movw	r2, #1300	; 0x514
 800756e:	625a      	str	r2, [r3, #36]	; 0x24
 8007570:	e00f      	b.n	8007592 <Pid_CompensateRoll+0xf6>
		}
		else{
			propulsion->servo_left_timer_val += pid_value;
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007576:	ee07 3a90 	vmov	s15, r3
 800757a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800757e:	edd7 7a08 	vldr	s15, [r7, #32]
 8007582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800758a:	ee17 2a90 	vmov	r2, s15
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	625a      	str	r2, [r3, #36]	; 0x24
			propulsion->servo_right_timer_val -= pid_value;
		}
	}
#endif
#ifdef SERVO_RIGHT_REVERSED
	if((propulsion->servo_right_timer_val + pid_value)>MIN_RIGHT_EXTENSION){
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007596:	ee07 3a90 	vmov	s15, r3
 800759a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800759e:	edd7 7a08 	vldr	s15, [r7, #32]
 80075a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075a6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007620 <Pid_CompensateRoll+0x184>
 80075aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80075ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b2:	dd04      	ble.n	80075be <Pid_CompensateRoll+0x122>
		propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	f640 52ac 	movw	r2, #3500	; 0xdac
 80075ba:	629a      	str	r2, [r3, #40]	; 0x28
 80075bc:	e025      	b.n	800760a <Pid_CompensateRoll+0x16e>
	}
	else{
		if((propulsion->servo_right_timer_val + pid_value)<MAX_RIGHT_EXTENSION){
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c2:	ee07 3a90 	vmov	s15, r3
 80075c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80075ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80075ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075d2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8007624 <Pid_CompensateRoll+0x188>
 80075d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80075da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075de:	d504      	bpl.n	80075ea <Pid_CompensateRoll+0x14e>
			propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	f240 5214 	movw	r2, #1300	; 0x514
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
 80075e8:	e00f      	b.n	800760a <Pid_CompensateRoll+0x16e>
		}
		else{
			propulsion->servo_right_timer_val += pid_value;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ee:	ee07 3a90 	vmov	s15, r3
 80075f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80075f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80075fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007602:	ee17 2a90 	vmov	r2, s15
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	629a      	str	r2, [r3, #40]	; 0x28
			propulsion->servo_left_timer_val -= pid_value;
		}
	}
#endif

	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800760a:	6838      	ldr	r0, [r7, #0]
 800760c:	f000 f8d2 	bl	80077b4 <PropulsionAndControl_UpdateLeftFlaps>
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 8007610:	6838      	ldr	r0, [r7, #0]
 8007612:	f000 f8ed 	bl	80077f0 <PropulsionAndControl_UpdateRightFlaps>

}
 8007616:	bf00      	nop
 8007618:	3728      	adds	r7, #40	; 0x28
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	455ac000 	.word	0x455ac000
 8007624:	44a28000 	.word	0x44a28000

08007628 <Pid_CompensatePitch>:
//Function use to compensate a roatation on Pitch axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensatePitch(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 8007628:	b580      	push	{r7, lr}
 800762a:	b08a      	sub	sp, #40	; 0x28
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	607a      	str	r2, [r7, #4]
 8007634:	603b      	str	r3, [r7, #0]

	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculatePitchError(command, Accelerometer);
 8007636:	6879      	ldr	r1, [r7, #4]
 8007638:	68b8      	ldr	r0, [r7, #8]
 800763a:	f7ff fe86 	bl	800734a <Pid_CalculatePitchError>
 800763e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	61fb      	str	r3, [r7, #28]
 8007646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007648:	61bb      	str	r3, [r7, #24]
    out = (S->A0 * in) +
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	ed93 7a00 	vldr	s14, [r3]
 8007650:	edd7 7a06 	vldr	s15, [r7, #24]
 8007654:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	edd3 6a01 	vldr	s13, [r3, #4]
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	edd3 7a03 	vldr	s15, [r3, #12]
 8007664:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8007668:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	edd3 6a02 	vldr	s13, [r3, #8]
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	edd3 7a04 	vldr	s15, [r3, #16]
 8007678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800767c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8007686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800768a:	edc7 7a05 	vstr	s15, [r7, #20]
    S->state[1] = S->state[0];
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	68da      	ldr	r2, [r3, #12]
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	69ba      	ldr	r2, [r7, #24]
 800769a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	615a      	str	r2, [r3, #20]
    return (out);
 80076a2:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 80076a4:	623b      	str	r3, [r7, #32]


#ifndef SERVO_LEFT_REVERSED
	if((propulsion->servo_left_timer_val + pid_value)>MAX_LEFT_EXTENSION){
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076b2:	edd7 7a08 	vldr	s15, [r7, #32]
 80076b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80076ba:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80077ac <Pid_CompensatePitch+0x184>
 80076be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076c6:	dd04      	ble.n	80076d2 <Pid_CompensatePitch+0xaa>
		propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	f640 52ac 	movw	r2, #3500	; 0xdac
 80076ce:	625a      	str	r2, [r3, #36]	; 0x24
 80076d0:	e025      	b.n	800771e <Pid_CompensatePitch+0xf6>
	}
	else{
		if((propulsion->servo_left_timer_val + pid_value)<MIN_LEFT_EXTENSION){
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d6:	ee07 3a90 	vmov	s15, r3
 80076da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076de:	edd7 7a08 	vldr	s15, [r7, #32]
 80076e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80076e6:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80077b0 <Pid_CompensatePitch+0x188>
 80076ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076f2:	d504      	bpl.n	80076fe <Pid_CompensatePitch+0xd6>
			propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	f240 5214 	movw	r2, #1300	; 0x514
 80076fa:	625a      	str	r2, [r3, #36]	; 0x24
 80076fc:	e00f      	b.n	800771e <Pid_CompensatePitch+0xf6>
		}
		else{
			propulsion->servo_left_timer_val += pid_value;
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	ee07 3a90 	vmov	s15, r3
 8007706:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800770a:	edd7 7a08 	vldr	s15, [r7, #32]
 800770e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007712:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007716:	ee17 2a90 	vmov	r2, s15
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	625a      	str	r2, [r3, #36]	; 0x24
			propulsion->servo_right_timer_val += pid_value;
		}
	}
#endif
#ifdef SERVO_RIGHT_REVERSED
	if((propulsion->servo_right_timer_val - pid_value)>MIN_RIGHT_EXTENSION){
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007722:	ee07 3a90 	vmov	s15, r3
 8007726:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800772a:	edd7 7a08 	vldr	s15, [r7, #32]
 800772e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007732:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80077ac <Pid_CompensatePitch+0x184>
 8007736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800773a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800773e:	dd04      	ble.n	800774a <Pid_CompensatePitch+0x122>
		propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	f640 52ac 	movw	r2, #3500	; 0xdac
 8007746:	629a      	str	r2, [r3, #40]	; 0x28
 8007748:	e025      	b.n	8007796 <Pid_CompensatePitch+0x16e>
	}
	else{
		if((propulsion->servo_right_timer_val - pid_value)<MAX_RIGHT_EXTENSION){
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774e:	ee07 3a90 	vmov	s15, r3
 8007752:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007756:	edd7 7a08 	vldr	s15, [r7, #32]
 800775a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800775e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80077b0 <Pid_CompensatePitch+0x188>
 8007762:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800776a:	d504      	bpl.n	8007776 <Pid_CompensatePitch+0x14e>
			propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	f240 5214 	movw	r2, #1300	; 0x514
 8007772:	629a      	str	r2, [r3, #40]	; 0x28
 8007774:	e00f      	b.n	8007796 <Pid_CompensatePitch+0x16e>
		}
		else{
			propulsion->servo_right_timer_val -= pid_value;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800777a:	ee07 3a90 	vmov	s15, r3
 800777e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007782:	edd7 7a08 	vldr	s15, [r7, #32]
 8007786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800778a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800778e:	ee17 2a90 	vmov	r2, s15
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	629a      	str	r2, [r3, #40]	; 0x28
		}
	}
#endif


	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 8007796:	6838      	ldr	r0, [r7, #0]
 8007798:	f000 f80c 	bl	80077b4 <PropulsionAndControl_UpdateLeftFlaps>
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800779c:	6838      	ldr	r0, [r7, #0]
 800779e:	f000 f827 	bl	80077f0 <PropulsionAndControl_UpdateRightFlaps>

}
 80077a2:	bf00      	nop
 80077a4:	3728      	adds	r7, #40	; 0x28
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	455ac000 	.word	0x455ac000
 80077b0:	44a28000 	.word	0x44a28000

080077b4 <PropulsionAndControl_UpdateLeftFlaps>:
void PropulsionAndControl_UpdateESC(PROPULSION_t *propulsion){
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
	*(timer_base_addr_ptr + ((propulsion->esc_timer_channel-1))) = propulsion->esc_timer_val;
	propulsion->update_timer = 0x01;
}
void PropulsionAndControl_UpdateLeftFlaps(PROPULSION_t *propulsion){
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3334      	adds	r3, #52	; 0x34
 80077c4:	60fb      	str	r3, [r7, #12]
	*(timer_base_addr_ptr + ((propulsion->servo_left_timer_channel-1))) = propulsion->servo_left_timer_val;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	7f5b      	ldrb	r3, [r3, #29]
 80077ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80077ce:	3b01      	subs	r3, #1
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	4413      	add	r3, r2
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80077da:	601a      	str	r2, [r3, #0]
	propulsion->update_timer = 0x01;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80077e4:	bf00      	nop
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <PropulsionAndControl_UpdateRightFlaps>:
void PropulsionAndControl_UpdateRightFlaps(PROPULSION_t *propulsion){
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	3334      	adds	r3, #52	; 0x34
 8007800:	60fb      	str	r3, [r7, #12]
	*(timer_base_addr_ptr + ((propulsion->servo_right_timer_channel-1))) = propulsion->servo_right_timer_val;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	7f9b      	ldrb	r3, [r3, #30]
 8007806:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800780a:	3b01      	subs	r3, #1
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	4413      	add	r3, r2
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007816:	601a      	str	r2, [r3, #0]
	propulsion->update_timer = 0x01;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8007820:	bf00      	nop
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <PropulsionAndControl_Init>:

void PropulsionAndControl_Init(PROPULSION_t *propulsion,uint32_t esc_pin,GPIO_TypeDef *esc_port,uint32_t servo_left_pin,GPIO_TypeDef *servo_left_port,uint32_t servo_right_pin,GPIO_TypeDef *servo_right_port,uint32_t esc_channel,uint32_t servo_left_channel,uint32_t servo_right_channel,TIM_HandleTypeDef *timer_entity){
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
 8007838:	603b      	str	r3, [r7, #0]

	//Store all pins into the struct
	propulsion->esc_pin = esc_pin;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	611a      	str	r2, [r3, #16]
	propulsion->esc_port = esc_port;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	615a      	str	r2, [r3, #20]
	propulsion->esc_timer_channel = esc_channel;
 8007846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007848:	b2da      	uxtb	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	771a      	strb	r2, [r3, #28]

	propulsion->servo_left_pin = servo_left_pin;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	601a      	str	r2, [r3, #0]
	propulsion->servo_left_port = servo_left_port;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	69ba      	ldr	r2, [r7, #24]
 8007858:	605a      	str	r2, [r3, #4]
	propulsion->servo_left_timer_channel = servo_left_channel;
 800785a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785c:	b2da      	uxtb	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	775a      	strb	r2, [r3, #29]

	propulsion->servo_right_pin = servo_right_pin;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	69fa      	ldr	r2, [r7, #28]
 8007866:	609a      	str	r2, [r3, #8]
	propulsion->servo_right_port = servo_right_port;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a3a      	ldr	r2, [r7, #32]
 800786c:	60da      	str	r2, [r3, #12]
	propulsion->servo_right_timer_channel = servo_right_channel;
 800786e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007870:	b2da      	uxtb	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	779a      	strb	r2, [r3, #30]

	propulsion->timer = timer_entity;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800787a:	619a      	str	r2, [r3, #24]

	//put the flaps at minimum
	HAL_Delay(20);
 800787c:	2014      	movs	r0, #20
 800787e:	f000 fd43 	bl	8008308 <HAL_Delay>
	propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f240 5214 	movw	r2, #1300	; 0x514
 8007888:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f7ff ff92 	bl	80077b4 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at minimum
	propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f640 52ac 	movw	r2, #3500	; 0xdac
 8007896:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f7ff ffa9 	bl	80077f0 <PropulsionAndControl_UpdateRightFlaps>

	//put the flaps at maximum
	HAL_Delay(1500);
 800789e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80078a2:	f000 fd31 	bl	8008308 <HAL_Delay>
	propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f640 52ac 	movw	r2, #3500	; 0xdac
 80078ac:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f7ff ff80 	bl	80077b4 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at maximum
	propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f240 5214 	movw	r2, #1300	; 0x514
 80078ba:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 80078bc:	68f8      	ldr	r0, [r7, #12]
 80078be:	f7ff ff97 	bl	80077f0 <PropulsionAndControl_UpdateRightFlaps>

	HAL_Delay(1500);
 80078c2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80078c6:	f000 fd1f 	bl	8008308 <HAL_Delay>
	propulsion->servo_left_timer_val = (MAX_LEFT_EXTENSION+MIN_LEFT_EXTENSION)/2;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80078d0:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 80078d2:	68f8      	ldr	r0, [r7, #12]
 80078d4:	f7ff ff6e 	bl	80077b4 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at minimum
	propulsion->servo_right_timer_val = (MAX_RIGHT_EXTENSION+MIN_RIGHT_EXTENSION)/2;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80078de:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f7ff ff85 	bl	80077f0 <PropulsionAndControl_UpdateRightFlaps>
}
 80078e6:	bf00      	nop
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
	...

080078f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80078f4:	4b1b      	ldr	r3, [pc, #108]	; (8007964 <MX_SPI1_Init+0x74>)
 80078f6:	4a1c      	ldr	r2, [pc, #112]	; (8007968 <MX_SPI1_Init+0x78>)
 80078f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80078fa:	4b1a      	ldr	r3, [pc, #104]	; (8007964 <MX_SPI1_Init+0x74>)
 80078fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007900:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007902:	4b18      	ldr	r3, [pc, #96]	; (8007964 <MX_SPI1_Init+0x74>)
 8007904:	2200      	movs	r2, #0
 8007906:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007908:	4b16      	ldr	r3, [pc, #88]	; (8007964 <MX_SPI1_Init+0x74>)
 800790a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800790e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007910:	4b14      	ldr	r3, [pc, #80]	; (8007964 <MX_SPI1_Init+0x74>)
 8007912:	2200      	movs	r2, #0
 8007914:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007916:	4b13      	ldr	r3, [pc, #76]	; (8007964 <MX_SPI1_Init+0x74>)
 8007918:	2201      	movs	r2, #1
 800791a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800791c:	4b11      	ldr	r3, [pc, #68]	; (8007964 <MX_SPI1_Init+0x74>)
 800791e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007922:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8007924:	4b0f      	ldr	r3, [pc, #60]	; (8007964 <MX_SPI1_Init+0x74>)
 8007926:	2228      	movs	r2, #40	; 0x28
 8007928:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800792a:	4b0e      	ldr	r3, [pc, #56]	; (8007964 <MX_SPI1_Init+0x74>)
 800792c:	2200      	movs	r2, #0
 800792e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007930:	4b0c      	ldr	r3, [pc, #48]	; (8007964 <MX_SPI1_Init+0x74>)
 8007932:	2200      	movs	r2, #0
 8007934:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007936:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <MX_SPI1_Init+0x74>)
 8007938:	2200      	movs	r2, #0
 800793a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800793c:	4b09      	ldr	r3, [pc, #36]	; (8007964 <MX_SPI1_Init+0x74>)
 800793e:	2207      	movs	r2, #7
 8007940:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <MX_SPI1_Init+0x74>)
 8007944:	2200      	movs	r2, #0
 8007946:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007948:	4b06      	ldr	r3, [pc, #24]	; (8007964 <MX_SPI1_Init+0x74>)
 800794a:	2200      	movs	r2, #0
 800794c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800794e:	4805      	ldr	r0, [pc, #20]	; (8007964 <MX_SPI1_Init+0x74>)
 8007950:	f006 f876 	bl	800da40 <HAL_SPI_Init>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d001      	beq.n	800795e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800795a:	f7ff fcf1 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800795e:	bf00      	nop
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	200008e0 	.word	0x200008e0
 8007968:	40013000 	.word	0x40013000

0800796c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b08a      	sub	sp, #40	; 0x28
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007974:	f107 0314 	add.w	r3, r7, #20
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	605a      	str	r2, [r3, #4]
 800797e:	609a      	str	r2, [r3, #8]
 8007980:	60da      	str	r2, [r3, #12]
 8007982:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a17      	ldr	r2, [pc, #92]	; (80079e8 <HAL_SPI_MspInit+0x7c>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d128      	bne.n	80079e0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800798e:	4b17      	ldr	r3, [pc, #92]	; (80079ec <HAL_SPI_MspInit+0x80>)
 8007990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007992:	4a16      	ldr	r2, [pc, #88]	; (80079ec <HAL_SPI_MspInit+0x80>)
 8007994:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007998:	6613      	str	r3, [r2, #96]	; 0x60
 800799a:	4b14      	ldr	r3, [pc, #80]	; (80079ec <HAL_SPI_MspInit+0x80>)
 800799c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800799e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079a2:	613b      	str	r3, [r7, #16]
 80079a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80079a6:	4b11      	ldr	r3, [pc, #68]	; (80079ec <HAL_SPI_MspInit+0x80>)
 80079a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079aa:	4a10      	ldr	r2, [pc, #64]	; (80079ec <HAL_SPI_MspInit+0x80>)
 80079ac:	f043 0301 	orr.w	r3, r3, #1
 80079b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079b2:	4b0e      	ldr	r3, [pc, #56]	; (80079ec <HAL_SPI_MspInit+0x80>)
 80079b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80079be:	23e0      	movs	r3, #224	; 0xe0
 80079c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079c2:	2302      	movs	r3, #2
 80079c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079c6:	2300      	movs	r3, #0
 80079c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ca:	2300      	movs	r3, #0
 80079cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80079ce:	2305      	movs	r3, #5
 80079d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80079d2:	f107 0314 	add.w	r3, r7, #20
 80079d6:	4619      	mov	r1, r3
 80079d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80079dc:	f002 fad4 	bl	8009f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80079e0:	bf00      	nop
 80079e2:	3728      	adds	r7, #40	; 0x28
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	40013000 	.word	0x40013000
 80079ec:	40021000 	.word	0x40021000

080079f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079f6:	4b11      	ldr	r3, [pc, #68]	; (8007a3c <HAL_MspInit+0x4c>)
 80079f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079fa:	4a10      	ldr	r2, [pc, #64]	; (8007a3c <HAL_MspInit+0x4c>)
 80079fc:	f043 0301 	orr.w	r3, r3, #1
 8007a00:	6613      	str	r3, [r2, #96]	; 0x60
 8007a02:	4b0e      	ldr	r3, [pc, #56]	; (8007a3c <HAL_MspInit+0x4c>)
 8007a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	607b      	str	r3, [r7, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	; (8007a3c <HAL_MspInit+0x4c>)
 8007a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a12:	4a0a      	ldr	r2, [pc, #40]	; (8007a3c <HAL_MspInit+0x4c>)
 8007a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a18:	6593      	str	r3, [r2, #88]	; 0x58
 8007a1a:	4b08      	ldr	r3, [pc, #32]	; (8007a3c <HAL_MspInit+0x4c>)
 8007a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a22:	603b      	str	r3, [r7, #0]
 8007a24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007a26:	2200      	movs	r2, #0
 8007a28:	210f      	movs	r1, #15
 8007a2a:	f06f 0001 	mvn.w	r0, #1
 8007a2e:	f001 ff51 	bl	80098d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007a32:	bf00      	nop
 8007a34:	3708      	adds	r7, #8
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	40021000 	.word	0x40021000

08007a40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b08c      	sub	sp, #48	; 0x30
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007a50:	4b2c      	ldr	r3, [pc, #176]	; (8007b04 <HAL_InitTick+0xc4>)
 8007a52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a54:	4a2b      	ldr	r2, [pc, #172]	; (8007b04 <HAL_InitTick+0xc4>)
 8007a56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007a5a:	6613      	str	r3, [r2, #96]	; 0x60
 8007a5c:	4b29      	ldr	r3, [pc, #164]	; (8007b04 <HAL_InitTick+0xc4>)
 8007a5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a64:	60bb      	str	r3, [r7, #8]
 8007a66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007a68:	f107 020c 	add.w	r2, r7, #12
 8007a6c:	f107 0310 	add.w	r3, r7, #16
 8007a70:	4611      	mov	r1, r2
 8007a72:	4618      	mov	r0, r3
 8007a74:	f005 fd1e 	bl	800d4b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8007a78:	f005 fd06 	bl	800d488 <HAL_RCC_GetPCLK2Freq>
 8007a7c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a80:	4a21      	ldr	r2, [pc, #132]	; (8007b08 <HAL_InitTick+0xc8>)
 8007a82:	fba2 2303 	umull	r2, r3, r2, r3
 8007a86:	0c9b      	lsrs	r3, r3, #18
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007a8c:	4b1f      	ldr	r3, [pc, #124]	; (8007b0c <HAL_InitTick+0xcc>)
 8007a8e:	4a20      	ldr	r2, [pc, #128]	; (8007b10 <HAL_InitTick+0xd0>)
 8007a90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8007a92:	4b1e      	ldr	r3, [pc, #120]	; (8007b0c <HAL_InitTick+0xcc>)
 8007a94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007a98:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8007a9a:	4a1c      	ldr	r2, [pc, #112]	; (8007b0c <HAL_InitTick+0xcc>)
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8007aa0:	4b1a      	ldr	r3, [pc, #104]	; (8007b0c <HAL_InitTick+0xcc>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007aa6:	4b19      	ldr	r3, [pc, #100]	; (8007b0c <HAL_InitTick+0xcc>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8007aac:	4817      	ldr	r0, [pc, #92]	; (8007b0c <HAL_InitTick+0xcc>)
 8007aae:	f006 f872 	bl	800db96 <HAL_TIM_Base_Init>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8007ab8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d11b      	bne.n	8007af8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8007ac0:	4812      	ldr	r0, [pc, #72]	; (8007b0c <HAL_InitTick+0xcc>)
 8007ac2:	f006 f8c9 	bl	800dc58 <HAL_TIM_Base_Start_IT>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8007acc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d111      	bne.n	8007af8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007ad4:	2019      	movs	r0, #25
 8007ad6:	f001 ff17 	bl	8009908 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b0f      	cmp	r3, #15
 8007ade:	d808      	bhi.n	8007af2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	6879      	ldr	r1, [r7, #4]
 8007ae4:	2019      	movs	r0, #25
 8007ae6:	f001 fef5 	bl	80098d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007aea:	4a0a      	ldr	r2, [pc, #40]	; (8007b14 <HAL_InitTick+0xd4>)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6013      	str	r3, [r2, #0]
 8007af0:	e002      	b.n	8007af8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007af8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3730      	adds	r7, #48	; 0x30
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	40021000 	.word	0x40021000
 8007b08:	431bde83 	.word	0x431bde83
 8007b0c:	20000944 	.word	0x20000944
 8007b10:	40012c00 	.word	0x40012c00
 8007b14:	20000008 	.word	0x20000008

08007b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007b1c:	e7fe      	b.n	8007b1c <NMI_Handler+0x4>

08007b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007b1e:	b480      	push	{r7}
 8007b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007b22:	e7fe      	b.n	8007b22 <HardFault_Handler+0x4>

08007b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007b24:	b480      	push	{r7}
 8007b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007b28:	e7fe      	b.n	8007b28 <MemManage_Handler+0x4>

08007b2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007b2e:	e7fe      	b.n	8007b2e <BusFault_Handler+0x4>

08007b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007b30:	b480      	push	{r7}
 8007b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007b34:	e7fe      	b.n	8007b34 <UsageFault_Handler+0x4>

08007b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007b36:	b480      	push	{r7}
 8007b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007b3a:	bf00      	nop
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007b48:	4802      	ldr	r0, [pc, #8]	; (8007b54 <DMA1_Channel1_IRQHandler+0x10>)
 8007b4a:	f002 f8ce 	bl	8009cea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007b4e:	bf00      	nop
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	20000278 	.word	0x20000278

08007b58 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8007b5c:	4802      	ldr	r0, [pc, #8]	; (8007b68 <USB_LP_IRQHandler+0x10>)
 8007b5e:	f003 faeb 	bl	800b138 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8007b62:	bf00      	nop
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	200051c0 	.word	0x200051c0

08007b6c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007b70:	4802      	ldr	r0, [pc, #8]	; (8007b7c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8007b72:	f006 fa53 	bl	800e01c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007b76:	bf00      	nop
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20000944 	.word	0x20000944

08007b80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_IT_Pin);
 8007b84:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8007b88:	f002 fbb2 	bl	800a2f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  BNO055_ClearIntFlag(&hi2c2);
 8007b8c:	4805      	ldr	r0, [pc, #20]	; (8007ba4 <EXTI15_10_IRQHandler+0x24>)
 8007b8e:	f7fe f92a 	bl	8005de6 <BNO055_ClearIntFlag>
  xSemaphoreGiveFromISR(HG_PROTECTION_SEMHandle,1);
 8007b92:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <EXTI15_10_IRQHandler+0x28>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2101      	movs	r1, #1
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f00d fd0b 	bl	80155b4 <xQueueGiveFromISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007b9e:	bf00      	nop
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20000374 	.word	0x20000374
 8007ba8:	20000370 	.word	0x20000370

08007bac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007bb0:	4805      	ldr	r0, [pc, #20]	; (8007bc8 <UART4_IRQHandler+0x1c>)
 8007bb2:	f007 fbd3 	bl	800f35c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  xSemaphoreGiveFromISR(GPS_UART_SemaphoreHandle,pdFALSE);
 8007bb6:	4b05      	ldr	r3, [pc, #20]	; (8007bcc <UART4_IRQHandler+0x20>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2100      	movs	r1, #0
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f00d fcf9 	bl	80155b4 <xQueueGiveFromISR>

  /* USER CODE END UART4_IRQn 1 */
}
 8007bc2:	bf00      	nop
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000a74 	.word	0x20000a74
 8007bcc:	2000036c 	.word	0x2000036c

08007bd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007bd4:	4b08      	ldr	r3, [pc, #32]	; (8007bf8 <SystemInit+0x28>)
 8007bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bda:	4a07      	ldr	r2, [pc, #28]	; (8007bf8 <SystemInit+0x28>)
 8007bdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007be0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8007be4:	4b04      	ldr	r3, [pc, #16]	; (8007bf8 <SystemInit+0x28>)
 8007be6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007bea:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007bec:	bf00      	nop
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	e000ed00 	.word	0xe000ed00

08007bfc <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b08a      	sub	sp, #40	; 0x28
 8007c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c02:	f107 031c 	add.w	r3, r7, #28
 8007c06:	2200      	movs	r2, #0
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	605a      	str	r2, [r3, #4]
 8007c0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007c0e:	463b      	mov	r3, r7
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
 8007c14:	605a      	str	r2, [r3, #4]
 8007c16:	609a      	str	r2, [r3, #8]
 8007c18:	60da      	str	r2, [r3, #12]
 8007c1a:	611a      	str	r2, [r3, #16]
 8007c1c:	615a      	str	r2, [r3, #20]
 8007c1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007c20:	4b20      	ldr	r3, [pc, #128]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007c26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007c28:	4b1e      	ldr	r3, [pc, #120]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1440000;
 8007c34:	4b1b      	ldr	r3, [pc, #108]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c36:	4a1c      	ldr	r2, [pc, #112]	; (8007ca8 <MX_TIM2_Init+0xac>)
 8007c38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c3a:	4b1a      	ldr	r3, [pc, #104]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c40:	4b18      	ldr	r3, [pc, #96]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c42:	2200      	movs	r2, #0
 8007c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007c46:	4817      	ldr	r0, [pc, #92]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c48:	f006 f87e 	bl	800dd48 <HAL_TIM_PWM_Init>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d001      	beq.n	8007c56 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8007c52:	f7ff fb75 	bl	8007340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c56:	2300      	movs	r3, #0
 8007c58:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c5e:	f107 031c 	add.w	r3, r7, #28
 8007c62:	4619      	mov	r1, r3
 8007c64:	480f      	ldr	r0, [pc, #60]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c66:	f007 f88d 	bl	800ed84 <HAL_TIMEx_MasterConfigSynchronization>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d001      	beq.n	8007c74 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8007c70:	f7ff fb66 	bl	8007340 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007c74:	2360      	movs	r3, #96	; 0x60
 8007c76:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007c80:	2300      	movs	r3, #0
 8007c82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007c84:	463b      	mov	r3, r7
 8007c86:	2208      	movs	r2, #8
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4806      	ldr	r0, [pc, #24]	; (8007ca4 <MX_TIM2_Init+0xa8>)
 8007c8c:	f006 fb46 	bl	800e31c <HAL_TIM_PWM_ConfigChannel>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d001      	beq.n	8007c9a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8007c96:	f7ff fb53 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007c9a:	bf00      	nop
 8007c9c:	3728      	adds	r7, #40	; 0x28
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	20000990 	.word	0x20000990
 8007ca8:	0015f900 	.word	0x0015f900

08007cac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b08a      	sub	sp, #40	; 0x28
 8007cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cb2:	f107 031c 	add.w	r3, r7, #28
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	605a      	str	r2, [r3, #4]
 8007cbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007cbe:	463b      	mov	r3, r7
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	605a      	str	r2, [r3, #4]
 8007cc6:	609a      	str	r2, [r3, #8]
 8007cc8:	60da      	str	r2, [r3, #12]
 8007cca:	611a      	str	r2, [r3, #16]
 8007ccc:	615a      	str	r2, [r3, #20]
 8007cce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007cd0:	4b21      	ldr	r3, [pc, #132]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cd2:	4a22      	ldr	r2, [pc, #136]	; (8007d5c <MX_TIM3_Init+0xb0>)
 8007cd4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50;
 8007cd6:	4b20      	ldr	r3, [pc, #128]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cd8:	2232      	movs	r2, #50	; 0x32
 8007cda:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cdc:	4b1e      	ldr	r3, [pc, #120]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cde:	2200      	movs	r2, #0
 8007ce0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7200;
 8007ce2:	4b1d      	ldr	r3, [pc, #116]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007ce4:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8007ce8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007cea:	4b1b      	ldr	r3, [pc, #108]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007cf0:	4b19      	ldr	r3, [pc, #100]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007cf6:	4818      	ldr	r0, [pc, #96]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007cf8:	f006 f826 	bl	800dd48 <HAL_TIM_PWM_Init>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8007d02:	f7ff fb1d 	bl	8007340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d06:	2300      	movs	r3, #0
 8007d08:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007d0e:	f107 031c 	add.w	r3, r7, #28
 8007d12:	4619      	mov	r1, r3
 8007d14:	4810      	ldr	r0, [pc, #64]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007d16:	f007 f835 	bl	800ed84 <HAL_TIMEx_MasterConfigSynchronization>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8007d20:	f7ff fb0e 	bl	8007340 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007d24:	2360      	movs	r3, #96	; 0x60
 8007d26:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007d30:	2300      	movs	r3, #0
 8007d32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007d34:	463b      	mov	r3, r7
 8007d36:	2200      	movs	r2, #0
 8007d38:	4619      	mov	r1, r3
 8007d3a:	4807      	ldr	r0, [pc, #28]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007d3c:	f006 faee 	bl	800e31c <HAL_TIM_PWM_ConfigChannel>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d001      	beq.n	8007d4a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8007d46:	f7ff fafb 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8007d4a:	4803      	ldr	r0, [pc, #12]	; (8007d58 <MX_TIM3_Init+0xac>)
 8007d4c:	f000 f8c2 	bl	8007ed4 <HAL_TIM_MspPostInit>

}
 8007d50:	bf00      	nop
 8007d52:	3728      	adds	r7, #40	; 0x28
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	200009dc 	.word	0x200009dc
 8007d5c:	40000400 	.word	0x40000400

08007d60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08a      	sub	sp, #40	; 0x28
 8007d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d66:	f107 031c 	add.w	r3, r7, #28
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	601a      	str	r2, [r3, #0]
 8007d6e:	605a      	str	r2, [r3, #4]
 8007d70:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007d72:	463b      	mov	r3, r7
 8007d74:	2200      	movs	r2, #0
 8007d76:	601a      	str	r2, [r3, #0]
 8007d78:	605a      	str	r2, [r3, #4]
 8007d7a:	609a      	str	r2, [r3, #8]
 8007d7c:	60da      	str	r2, [r3, #12]
 8007d7e:	611a      	str	r2, [r3, #16]
 8007d80:	615a      	str	r2, [r3, #20]
 8007d82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007d84:	4b2e      	ldr	r3, [pc, #184]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007d86:	4a2f      	ldr	r2, [pc, #188]	; (8007e44 <MX_TIM4_Init+0xe4>)
 8007d88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50;
 8007d8a:	4b2d      	ldr	r3, [pc, #180]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007d8c:	2232      	movs	r2, #50	; 0x32
 8007d8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d90:	4b2b      	ldr	r3, [pc, #172]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000;
 8007d96:	4b2a      	ldr	r3, [pc, #168]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007d98:	f64e 2260 	movw	r2, #60000	; 0xea60
 8007d9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d9e:	4b28      	ldr	r3, [pc, #160]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007da4:	4b26      	ldr	r3, [pc, #152]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007daa:	4825      	ldr	r0, [pc, #148]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007dac:	f005 ffcc 	bl	800dd48 <HAL_TIM_PWM_Init>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8007db6:	f7ff fac3 	bl	8007340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007dc2:	f107 031c 	add.w	r3, r7, #28
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	481d      	ldr	r0, [pc, #116]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007dca:	f006 ffdb 	bl	800ed84 <HAL_TIMEx_MasterConfigSynchronization>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8007dd4:	f7ff fab4 	bl	8007340 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007dd8:	2360      	movs	r3, #96	; 0x60
 8007dda:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2880;
 8007ddc:	f44f 6334 	mov.w	r3, #2880	; 0xb40
 8007de0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007de2:	2300      	movs	r3, #0
 8007de4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007de6:	2300      	movs	r3, #0
 8007de8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007dea:	463b      	mov	r3, r7
 8007dec:	2200      	movs	r2, #0
 8007dee:	4619      	mov	r1, r3
 8007df0:	4813      	ldr	r0, [pc, #76]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007df2:	f006 fa93 	bl	800e31c <HAL_TIM_PWM_ConfigChannel>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d001      	beq.n	8007e00 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8007dfc:	f7ff faa0 	bl	8007340 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007e00:	463b      	mov	r3, r7
 8007e02:	2204      	movs	r2, #4
 8007e04:	4619      	mov	r1, r3
 8007e06:	480e      	ldr	r0, [pc, #56]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007e08:	f006 fa88 	bl	800e31c <HAL_TIM_PWM_ConfigChannel>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 8007e12:	f7ff fa95 	bl	8007340 <Error_Handler>
  }
  sConfigOC.Pulse = 6000;
 8007e16:	f241 7370 	movw	r3, #6000	; 0x1770
 8007e1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007e1c:	463b      	mov	r3, r7
 8007e1e:	220c      	movs	r2, #12
 8007e20:	4619      	mov	r1, r3
 8007e22:	4807      	ldr	r0, [pc, #28]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007e24:	f006 fa7a 	bl	800e31c <HAL_TIM_PWM_ConfigChannel>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8007e2e:	f7ff fa87 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8007e32:	4803      	ldr	r0, [pc, #12]	; (8007e40 <MX_TIM4_Init+0xe0>)
 8007e34:	f000 f84e 	bl	8007ed4 <HAL_TIM_MspPostInit>

}
 8007e38:	bf00      	nop
 8007e3a:	3728      	adds	r7, #40	; 0x28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	20000a28 	.word	0x20000a28
 8007e44:	40000800 	.word	0x40000800

08007e48 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e58:	d10c      	bne.n	8007e74 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e5a:	4b1b      	ldr	r3, [pc, #108]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e5e:	4a1a      	ldr	r2, [pc, #104]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e60:	f043 0301 	orr.w	r3, r3, #1
 8007e64:	6593      	str	r3, [r2, #88]	; 0x58
 8007e66:	4b18      	ldr	r3, [pc, #96]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007e72:	e022      	b.n	8007eba <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a14      	ldr	r2, [pc, #80]	; (8007ecc <HAL_TIM_PWM_MspInit+0x84>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d10c      	bne.n	8007e98 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007e7e:	4b12      	ldr	r3, [pc, #72]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e82:	4a11      	ldr	r2, [pc, #68]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e84:	f043 0302 	orr.w	r3, r3, #2
 8007e88:	6593      	str	r3, [r2, #88]	; 0x58
 8007e8a:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e8e:	f003 0302 	and.w	r3, r3, #2
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	693b      	ldr	r3, [r7, #16]
}
 8007e96:	e010      	b.n	8007eba <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a0c      	ldr	r2, [pc, #48]	; (8007ed0 <HAL_TIM_PWM_MspInit+0x88>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d10b      	bne.n	8007eba <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007ea2:	4b09      	ldr	r3, [pc, #36]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ea6:	4a08      	ldr	r2, [pc, #32]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007ea8:	f043 0304 	orr.w	r3, r3, #4
 8007eac:	6593      	str	r3, [r2, #88]	; 0x58
 8007eae:	4b06      	ldr	r3, [pc, #24]	; (8007ec8 <HAL_TIM_PWM_MspInit+0x80>)
 8007eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eb2:	f003 0304 	and.w	r3, r3, #4
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
}
 8007eba:	bf00      	nop
 8007ebc:	371c      	adds	r7, #28
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	40021000 	.word	0x40021000
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800

08007ed4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b08a      	sub	sp, #40	; 0x28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007edc:	f107 0314 	add.w	r3, r7, #20
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	601a      	str	r2, [r3, #0]
 8007ee4:	605a      	str	r2, [r3, #4]
 8007ee6:	609a      	str	r2, [r3, #8]
 8007ee8:	60da      	str	r2, [r3, #12]
 8007eea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a22      	ldr	r2, [pc, #136]	; (8007f7c <HAL_TIM_MspPostInit+0xa8>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d11c      	bne.n	8007f30 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ef6:	4b22      	ldr	r3, [pc, #136]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007efa:	4a21      	ldr	r2, [pc, #132]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007efc:	f043 0304 	orr.w	r3, r3, #4
 8007f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f02:	4b1f      	ldr	r3, [pc, #124]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f06:	f003 0304 	and.w	r3, r3, #4
 8007f0a:	613b      	str	r3, [r7, #16]
 8007f0c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007f0e:	2340      	movs	r3, #64	; 0x40
 8007f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f12:	2302      	movs	r3, #2
 8007f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f16:	2300      	movs	r3, #0
 8007f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f1e:	2302      	movs	r3, #2
 8007f20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f22:	f107 0314 	add.w	r3, r7, #20
 8007f26:	4619      	mov	r1, r3
 8007f28:	4816      	ldr	r0, [pc, #88]	; (8007f84 <HAL_TIM_MspPostInit+0xb0>)
 8007f2a:	f002 f82d 	bl	8009f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8007f2e:	e021      	b.n	8007f74 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM4)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a14      	ldr	r2, [pc, #80]	; (8007f88 <HAL_TIM_MspPostInit+0xb4>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d11c      	bne.n	8007f74 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f3a:	4b11      	ldr	r3, [pc, #68]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f3e:	4a10      	ldr	r2, [pc, #64]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007f40:	f043 0302 	orr.w	r3, r3, #2
 8007f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f46:	4b0e      	ldr	r3, [pc, #56]	; (8007f80 <HAL_TIM_MspPostInit+0xac>)
 8007f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f4a:	f003 0302 	and.w	r3, r3, #2
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 8007f52:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8007f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f58:	2302      	movs	r3, #2
 8007f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f60:	2300      	movs	r3, #0
 8007f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007f64:	2302      	movs	r3, #2
 8007f66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f68:	f107 0314 	add.w	r3, r7, #20
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4807      	ldr	r0, [pc, #28]	; (8007f8c <HAL_TIM_MspPostInit+0xb8>)
 8007f70:	f002 f80a 	bl	8009f88 <HAL_GPIO_Init>
}
 8007f74:	bf00      	nop
 8007f76:	3728      	adds	r7, #40	; 0x28
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	40000400 	.word	0x40000400
 8007f80:	40021000 	.word	0x40021000
 8007f84:	48000800 	.word	0x48000800
 8007f88:	40000800 	.word	0x40000800
 8007f8c:	48000400 	.word	0x48000400

08007f90 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8007f94:	4b22      	ldr	r3, [pc, #136]	; (8008020 <MX_UART4_Init+0x90>)
 8007f96:	4a23      	ldr	r2, [pc, #140]	; (8008024 <MX_UART4_Init+0x94>)
 8007f98:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8007f9a:	4b21      	ldr	r3, [pc, #132]	; (8008020 <MX_UART4_Init+0x90>)
 8007f9c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8007fa0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8007fa2:	4b1f      	ldr	r3, [pc, #124]	; (8008020 <MX_UART4_Init+0x90>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8007fa8:	4b1d      	ldr	r3, [pc, #116]	; (8008020 <MX_UART4_Init+0x90>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8007fae:	4b1c      	ldr	r3, [pc, #112]	; (8008020 <MX_UART4_Init+0x90>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8007fb4:	4b1a      	ldr	r3, [pc, #104]	; (8008020 <MX_UART4_Init+0x90>)
 8007fb6:	220c      	movs	r2, #12
 8007fb8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007fba:	4b19      	ldr	r3, [pc, #100]	; (8008020 <MX_UART4_Init+0x90>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8007fc0:	4b17      	ldr	r3, [pc, #92]	; (8008020 <MX_UART4_Init+0x90>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007fc6:	4b16      	ldr	r3, [pc, #88]	; (8008020 <MX_UART4_Init+0x90>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007fcc:	4b14      	ldr	r3, [pc, #80]	; (8008020 <MX_UART4_Init+0x90>)
 8007fce:	2200      	movs	r2, #0
 8007fd0:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007fd2:	4b13      	ldr	r3, [pc, #76]	; (8008020 <MX_UART4_Init+0x90>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8007fd8:	4811      	ldr	r0, [pc, #68]	; (8008020 <MX_UART4_Init+0x90>)
 8007fda:	f006 ffaf 	bl	800ef3c <HAL_UART_Init>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8007fe4:	f7ff f9ac 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007fe8:	2100      	movs	r1, #0
 8007fea:	480d      	ldr	r0, [pc, #52]	; (8008020 <MX_UART4_Init+0x90>)
 8007fec:	f009 f82f 	bl	801104e <HAL_UARTEx_SetTxFifoThreshold>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d001      	beq.n	8007ffa <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8007ff6:	f7ff f9a3 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4808      	ldr	r0, [pc, #32]	; (8008020 <MX_UART4_Init+0x90>)
 8007ffe:	f009 f864 	bl	80110ca <HAL_UARTEx_SetRxFifoThreshold>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d001      	beq.n	800800c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8008008:	f7ff f99a 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <MX_UART4_Init+0x90>)
 800800e:	f008 ffe5 	bl	8010fdc <HAL_UARTEx_DisableFifoMode>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d001      	beq.n	800801c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8008018:	f7ff f992 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800801c:	bf00      	nop
 800801e:	bd80      	pop	{r7, pc}
 8008020:	20000a74 	.word	0x20000a74
 8008024:	40004c00 	.word	0x40004c00

08008028 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800802c:	4b22      	ldr	r3, [pc, #136]	; (80080b8 <MX_UART5_Init+0x90>)
 800802e:	4a23      	ldr	r2, [pc, #140]	; (80080bc <MX_UART5_Init+0x94>)
 8008030:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8008032:	4b21      	ldr	r3, [pc, #132]	; (80080b8 <MX_UART5_Init+0x90>)
 8008034:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008038:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800803a:	4b1f      	ldr	r3, [pc, #124]	; (80080b8 <MX_UART5_Init+0x90>)
 800803c:	2200      	movs	r2, #0
 800803e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8008040:	4b1d      	ldr	r3, [pc, #116]	; (80080b8 <MX_UART5_Init+0x90>)
 8008042:	2200      	movs	r2, #0
 8008044:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8008046:	4b1c      	ldr	r3, [pc, #112]	; (80080b8 <MX_UART5_Init+0x90>)
 8008048:	2200      	movs	r2, #0
 800804a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800804c:	4b1a      	ldr	r3, [pc, #104]	; (80080b8 <MX_UART5_Init+0x90>)
 800804e:	220c      	movs	r2, #12
 8008050:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008052:	4b19      	ldr	r3, [pc, #100]	; (80080b8 <MX_UART5_Init+0x90>)
 8008054:	2200      	movs	r2, #0
 8008056:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8008058:	4b17      	ldr	r3, [pc, #92]	; (80080b8 <MX_UART5_Init+0x90>)
 800805a:	2200      	movs	r2, #0
 800805c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800805e:	4b16      	ldr	r3, [pc, #88]	; (80080b8 <MX_UART5_Init+0x90>)
 8008060:	2200      	movs	r2, #0
 8008062:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008064:	4b14      	ldr	r3, [pc, #80]	; (80080b8 <MX_UART5_Init+0x90>)
 8008066:	2200      	movs	r2, #0
 8008068:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800806a:	4b13      	ldr	r3, [pc, #76]	; (80080b8 <MX_UART5_Init+0x90>)
 800806c:	2200      	movs	r2, #0
 800806e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8008070:	4811      	ldr	r0, [pc, #68]	; (80080b8 <MX_UART5_Init+0x90>)
 8008072:	f006 ff63 	bl	800ef3c <HAL_UART_Init>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d001      	beq.n	8008080 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 800807c:	f7ff f960 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008080:	2100      	movs	r1, #0
 8008082:	480d      	ldr	r0, [pc, #52]	; (80080b8 <MX_UART5_Init+0x90>)
 8008084:	f008 ffe3 	bl	801104e <HAL_UARTEx_SetTxFifoThreshold>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800808e:	f7ff f957 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008092:	2100      	movs	r1, #0
 8008094:	4808      	ldr	r0, [pc, #32]	; (80080b8 <MX_UART5_Init+0x90>)
 8008096:	f009 f818 	bl	80110ca <HAL_UARTEx_SetRxFifoThreshold>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d001      	beq.n	80080a4 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80080a0:	f7ff f94e 	bl	8007340 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80080a4:	4804      	ldr	r0, [pc, #16]	; (80080b8 <MX_UART5_Init+0x90>)
 80080a6:	f008 ff99 	bl	8010fdc <HAL_UARTEx_DisableFifoMode>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d001      	beq.n	80080b4 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80080b0:	f7ff f946 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80080b4:	bf00      	nop
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	20000b04 	.word	0x20000b04
 80080bc:	40005000 	.word	0x40005000

080080c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b0a2      	sub	sp, #136	; 0x88
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80080cc:	2200      	movs	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]
 80080d0:	605a      	str	r2, [r3, #4]
 80080d2:	609a      	str	r2, [r3, #8]
 80080d4:	60da      	str	r2, [r3, #12]
 80080d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80080d8:	f107 0320 	add.w	r3, r7, #32
 80080dc:	2254      	movs	r2, #84	; 0x54
 80080de:	2100      	movs	r1, #0
 80080e0:	4618      	mov	r0, r3
 80080e2:	f00f fd7f 	bl	8017be4 <memset>
  if(uartHandle->Instance==UART4)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a52      	ldr	r2, [pc, #328]	; (8008234 <HAL_UART_MspInit+0x174>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d141      	bne.n	8008174 <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80080f0:	2308      	movs	r3, #8
 80080f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80080f4:	2300      	movs	r3, #0
 80080f6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80080f8:	f107 0320 	add.w	r3, r7, #32
 80080fc:	4618      	mov	r0, r3
 80080fe:	f005 fa51 	bl	800d5a4 <HAL_RCCEx_PeriphCLKConfig>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d001      	beq.n	800810c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008108:	f7ff f91a 	bl	8007340 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800810c:	4b4a      	ldr	r3, [pc, #296]	; (8008238 <HAL_UART_MspInit+0x178>)
 800810e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008110:	4a49      	ldr	r2, [pc, #292]	; (8008238 <HAL_UART_MspInit+0x178>)
 8008112:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008116:	6593      	str	r3, [r2, #88]	; 0x58
 8008118:	4b47      	ldr	r3, [pc, #284]	; (8008238 <HAL_UART_MspInit+0x178>)
 800811a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800811c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008120:	61fb      	str	r3, [r7, #28]
 8008122:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008124:	4b44      	ldr	r3, [pc, #272]	; (8008238 <HAL_UART_MspInit+0x178>)
 8008126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008128:	4a43      	ldr	r2, [pc, #268]	; (8008238 <HAL_UART_MspInit+0x178>)
 800812a:	f043 0304 	orr.w	r3, r3, #4
 800812e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008130:	4b41      	ldr	r3, [pc, #260]	; (8008238 <HAL_UART_MspInit+0x178>)
 8008132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008134:	f003 0304 	and.w	r3, r3, #4
 8008138:	61bb      	str	r3, [r7, #24]
 800813a:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800813c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008140:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008142:	2302      	movs	r3, #2
 8008144:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008146:	2300      	movs	r3, #0
 8008148:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800814a:	2300      	movs	r3, #0
 800814c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8008150:	2305      	movs	r3, #5
 8008152:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008156:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800815a:	4619      	mov	r1, r3
 800815c:	4837      	ldr	r0, [pc, #220]	; (800823c <HAL_UART_MspInit+0x17c>)
 800815e:	f001 ff13 	bl	8009f88 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8008162:	2200      	movs	r2, #0
 8008164:	2105      	movs	r1, #5
 8008166:	2034      	movs	r0, #52	; 0x34
 8008168:	f001 fbb4 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800816c:	2034      	movs	r0, #52	; 0x34
 800816e:	f001 fbcb 	bl	8009908 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8008172:	e05b      	b.n	800822c <HAL_UART_MspInit+0x16c>
  else if(uartHandle->Instance==UART5)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a31      	ldr	r2, [pc, #196]	; (8008240 <HAL_UART_MspInit+0x180>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d156      	bne.n	800822c <HAL_UART_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800817e:	2310      	movs	r3, #16
 8008180:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8008182:	2300      	movs	r3, #0
 8008184:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008186:	f107 0320 	add.w	r3, r7, #32
 800818a:	4618      	mov	r0, r3
 800818c:	f005 fa0a 	bl	800d5a4 <HAL_RCCEx_PeriphCLKConfig>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <HAL_UART_MspInit+0xda>
      Error_Handler();
 8008196:	f7ff f8d3 	bl	8007340 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800819a:	4b27      	ldr	r3, [pc, #156]	; (8008238 <HAL_UART_MspInit+0x178>)
 800819c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800819e:	4a26      	ldr	r2, [pc, #152]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081a4:	6593      	str	r3, [r2, #88]	; 0x58
 80081a6:	4b24      	ldr	r3, [pc, #144]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081ae:	617b      	str	r3, [r7, #20]
 80081b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80081b2:	4b21      	ldr	r3, [pc, #132]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081b6:	4a20      	ldr	r2, [pc, #128]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081b8:	f043 0304 	orr.w	r3, r3, #4
 80081bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80081be:	4b1e      	ldr	r3, [pc, #120]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081c2:	f003 0304 	and.w	r3, r3, #4
 80081c6:	613b      	str	r3, [r7, #16]
 80081c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80081ca:	4b1b      	ldr	r3, [pc, #108]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081ce:	4a1a      	ldr	r2, [pc, #104]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081d0:	f043 0308 	orr.w	r3, r3, #8
 80081d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80081d6:	4b18      	ldr	r3, [pc, #96]	; (8008238 <HAL_UART_MspInit+0x178>)
 80081d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081da:	f003 0308 	and.w	r3, r3, #8
 80081de:	60fb      	str	r3, [r7, #12]
 80081e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80081e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081e6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081e8:	2302      	movs	r3, #2
 80081ea:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081ec:	2300      	movs	r3, #0
 80081ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081f0:	2300      	movs	r3, #0
 80081f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80081f6:	2305      	movs	r3, #5
 80081f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80081fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008200:	4619      	mov	r1, r3
 8008202:	480e      	ldr	r0, [pc, #56]	; (800823c <HAL_UART_MspInit+0x17c>)
 8008204:	f001 fec0 	bl	8009f88 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8008208:	2304      	movs	r3, #4
 800820a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800820c:	2302      	movs	r3, #2
 800820e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008210:	2300      	movs	r3, #0
 8008212:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008214:	2300      	movs	r3, #0
 8008216:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800821a:	2305      	movs	r3, #5
 800821c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008220:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008224:	4619      	mov	r1, r3
 8008226:	4807      	ldr	r0, [pc, #28]	; (8008244 <HAL_UART_MspInit+0x184>)
 8008228:	f001 feae 	bl	8009f88 <HAL_GPIO_Init>
}
 800822c:	bf00      	nop
 800822e:	3788      	adds	r7, #136	; 0x88
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	40004c00 	.word	0x40004c00
 8008238:	40021000 	.word	0x40021000
 800823c:	48000800 	.word	0x48000800
 8008240:	40005000 	.word	0x40005000
 8008244:	48000c00 	.word	0x48000c00

08008248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008248:	480d      	ldr	r0, [pc, #52]	; (8008280 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800824a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800824c:	480d      	ldr	r0, [pc, #52]	; (8008284 <LoopForever+0x6>)
  ldr r1, =_edata
 800824e:	490e      	ldr	r1, [pc, #56]	; (8008288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008250:	4a0e      	ldr	r2, [pc, #56]	; (800828c <LoopForever+0xe>)
  movs r3, #0
 8008252:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008254:	e002      	b.n	800825c <LoopCopyDataInit>

08008256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800825a:	3304      	adds	r3, #4

0800825c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800825c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800825e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008260:	d3f9      	bcc.n	8008256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008262:	4a0b      	ldr	r2, [pc, #44]	; (8008290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008264:	4c0b      	ldr	r4, [pc, #44]	; (8008294 <LoopForever+0x16>)
  movs r3, #0
 8008266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008268:	e001      	b.n	800826e <LoopFillZerobss>

0800826a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800826a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800826c:	3204      	adds	r2, #4

0800826e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800826e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008270:	d3fb      	bcc.n	800826a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008272:	f7ff fcad 	bl	8007bd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008276:	f00f fd19 	bl	8017cac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800827a:	f7fe ffb9 	bl	80071f0 <main>

0800827e <LoopForever>:

LoopForever:
    b LoopForever
 800827e:	e7fe      	b.n	800827e <LoopForever>
  ldr   r0, =_estack
 8008280:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008288:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800828c:	08018eb8 	.word	0x08018eb8
  ldr r2, =_sbss
 8008290:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8008294:	20005814 	.word	0x20005814

08008298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008298:	e7fe      	b.n	8008298 <ADC1_2_IRQHandler>

0800829a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b082      	sub	sp, #8
 800829e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082a4:	2003      	movs	r0, #3
 80082a6:	f001 fb0a 	bl	80098be <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80082aa:	200f      	movs	r0, #15
 80082ac:	f7ff fbc8 	bl	8007a40 <HAL_InitTick>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	71fb      	strb	r3, [r7, #7]
 80082ba:	e001      	b.n	80082c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80082bc:	f7ff fb98 	bl	80079f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80082c0:	79fb      	ldrb	r3, [r7, #7]

}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
	...

080082cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80082cc:	b480      	push	{r7}
 80082ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80082d0:	4b05      	ldr	r3, [pc, #20]	; (80082e8 <HAL_IncTick+0x1c>)
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	4b05      	ldr	r3, [pc, #20]	; (80082ec <HAL_IncTick+0x20>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4413      	add	r3, r2
 80082da:	4a03      	ldr	r2, [pc, #12]	; (80082e8 <HAL_IncTick+0x1c>)
 80082dc:	6013      	str	r3, [r2, #0]
}
 80082de:	bf00      	nop
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	20000b94 	.word	0x20000b94
 80082ec:	2000000c 	.word	0x2000000c

080082f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80082f0:	b480      	push	{r7}
 80082f2:	af00      	add	r7, sp, #0
  return uwTick;
 80082f4:	4b03      	ldr	r3, [pc, #12]	; (8008304 <HAL_GetTick+0x14>)
 80082f6:	681b      	ldr	r3, [r3, #0]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	20000b94 	.word	0x20000b94

08008308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008310:	f7ff ffee 	bl	80082f0 <HAL_GetTick>
 8008314:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008320:	d004      	beq.n	800832c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008322:	4b09      	ldr	r3, [pc, #36]	; (8008348 <HAL_Delay+0x40>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68fa      	ldr	r2, [r7, #12]
 8008328:	4413      	add	r3, r2
 800832a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800832c:	bf00      	nop
 800832e:	f7ff ffdf 	bl	80082f0 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	429a      	cmp	r2, r3
 800833c:	d8f7      	bhi.n	800832e <HAL_Delay+0x26>
  {
  }
}
 800833e:	bf00      	nop
 8008340:	bf00      	nop
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}
 8008348:	2000000c 	.word	0x2000000c

0800834c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	431a      	orrs	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	609a      	str	r2, [r3, #8]
}
 8008366:	bf00      	nop
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008372:	b480      	push	{r7}
 8008374:	b083      	sub	sp, #12
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	431a      	orrs	r2, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	609a      	str	r2, [r3, #8]
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
 80083c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3360      	adds	r3, #96	; 0x60
 80083c6:	461a      	mov	r2, r3
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	4b08      	ldr	r3, [pc, #32]	; (80083f8 <LL_ADC_SetOffset+0x44>)
 80083d6:	4013      	ands	r3, r2
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80083de:	683a      	ldr	r2, [r7, #0]
 80083e0:	430a      	orrs	r2, r1
 80083e2:	4313      	orrs	r3, r2
 80083e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80083ec:	bf00      	nop
 80083ee:	371c      	adds	r7, #28
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	03fff000 	.word	0x03fff000

080083fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	3360      	adds	r3, #96	; 0x60
 800840a:	461a      	mov	r2, r3
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800841c:	4618      	mov	r0, r3
 800841e:	3714      	adds	r7, #20
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008428:	b480      	push	{r7}
 800842a:	b087      	sub	sp, #28
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3360      	adds	r3, #96	; 0x60
 8008438:	461a      	mov	r2, r3
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	431a      	orrs	r2, r3
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008452:	bf00      	nop
 8008454:	371c      	adds	r7, #28
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800845e:	b480      	push	{r7}
 8008460:	b087      	sub	sp, #28
 8008462:	af00      	add	r7, sp, #0
 8008464:	60f8      	str	r0, [r7, #12]
 8008466:	60b9      	str	r1, [r7, #8]
 8008468:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	3360      	adds	r3, #96	; 0x60
 800846e:	461a      	mov	r2, r3
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4413      	add	r3, r2
 8008476:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	431a      	orrs	r2, r3
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008488:	bf00      	nop
 800848a:	371c      	adds	r7, #28
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008494:	b480      	push	{r7}
 8008496:	b087      	sub	sp, #28
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	3360      	adds	r3, #96	; 0x60
 80084a4:	461a      	mov	r2, r3
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	431a      	orrs	r2, r3
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80084be:	bf00      	nop
 80084c0:	371c      	adds	r7, #28
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	695b      	ldr	r3, [r3, #20]
 80084d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	431a      	orrs	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	615a      	str	r2, [r3, #20]
}
 80084e4:	bf00      	nop
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008500:	2b00      	cmp	r3, #0
 8008502:	d101      	bne.n	8008508 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008504:	2301      	movs	r3, #1
 8008506:	e000      	b.n	800850a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	370c      	adds	r7, #12
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr

08008516 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008516:	b480      	push	{r7}
 8008518:	b087      	sub	sp, #28
 800851a:	af00      	add	r7, sp, #0
 800851c:	60f8      	str	r0, [r7, #12]
 800851e:	60b9      	str	r1, [r7, #8]
 8008520:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	3330      	adds	r3, #48	; 0x30
 8008526:	461a      	mov	r2, r3
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	f003 030c 	and.w	r3, r3, #12
 8008532:	4413      	add	r3, r2
 8008534:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	f003 031f 	and.w	r3, r3, #31
 8008540:	211f      	movs	r1, #31
 8008542:	fa01 f303 	lsl.w	r3, r1, r3
 8008546:	43db      	mvns	r3, r3
 8008548:	401a      	ands	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	0e9b      	lsrs	r3, r3, #26
 800854e:	f003 011f 	and.w	r1, r3, #31
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	f003 031f 	and.w	r3, r3, #31
 8008558:	fa01 f303 	lsl.w	r3, r1, r3
 800855c:	431a      	orrs	r2, r3
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008562:	bf00      	nop
 8008564:	371c      	adds	r7, #28
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800856e:	b480      	push	{r7}
 8008570:	b087      	sub	sp, #28
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	3314      	adds	r3, #20
 800857e:	461a      	mov	r2, r3
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	0e5b      	lsrs	r3, r3, #25
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	f003 0304 	and.w	r3, r3, #4
 800858a:	4413      	add	r3, r2
 800858c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	0d1b      	lsrs	r3, r3, #20
 8008596:	f003 031f 	and.w	r3, r3, #31
 800859a:	2107      	movs	r1, #7
 800859c:	fa01 f303 	lsl.w	r3, r1, r3
 80085a0:	43db      	mvns	r3, r3
 80085a2:	401a      	ands	r2, r3
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	0d1b      	lsrs	r3, r3, #20
 80085a8:	f003 031f 	and.w	r3, r3, #31
 80085ac:	6879      	ldr	r1, [r7, #4]
 80085ae:	fa01 f303 	lsl.w	r3, r1, r3
 80085b2:	431a      	orrs	r2, r3
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80085b8:	bf00      	nop
 80085ba:	371c      	adds	r7, #28
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a0f      	ldr	r2, [pc, #60]	; (8008610 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d10a      	bne.n	80085ee <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085e4:	431a      	orrs	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80085ec:	e00a      	b.n	8008604 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085fa:	43db      	mvns	r3, r3
 80085fc:	401a      	ands	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8008604:	bf00      	nop
 8008606:	3714      	adds	r7, #20
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr
 8008610:	407f0000 	.word	0x407f0000

08008614 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008614:	b480      	push	{r7}
 8008616:	b083      	sub	sp, #12
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f003 031f 	and.w	r3, r3, #31
}
 8008624:	4618      	mov	r0, r3
 8008626:	370c      	adds	r7, #12
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008640:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6093      	str	r3, [r2, #8]
}
 8008648:	bf00      	nop
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008664:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008668:	d101      	bne.n	800866e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800866a:	2301      	movs	r3, #1
 800866c:	e000      	b.n	8008670 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800868c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008690:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008698:	bf00      	nop
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086b8:	d101      	bne.n	80086be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80086e0:	f043 0201 	orr.w	r2, r3, #1
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	2b01      	cmp	r3, #1
 8008706:	d101      	bne.n	800870c <LL_ADC_IsEnabled+0x18>
 8008708:	2301      	movs	r3, #1
 800870a:	e000      	b.n	800870e <LL_ADC_IsEnabled+0x1a>
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800871a:	b480      	push	{r7}
 800871c:	b083      	sub	sp, #12
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800872a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800872e:	f043 0204 	orr.w	r2, r3, #4
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008736:	bf00      	nop
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008742:	b480      	push	{r7}
 8008744:	b083      	sub	sp, #12
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	f003 0304 	and.w	r3, r3, #4
 8008752:	2b04      	cmp	r3, #4
 8008754:	d101      	bne.n	800875a <LL_ADC_REG_IsConversionOngoing+0x18>
 8008756:	2301      	movs	r3, #1
 8008758:	e000      	b.n	800875c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800875a:	2300      	movs	r3, #0
}
 800875c:	4618      	mov	r0, r3
 800875e:	370c      	adds	r7, #12
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	f003 0308 	and.w	r3, r3, #8
 8008778:	2b08      	cmp	r3, #8
 800877a:	d101      	bne.n	8008780 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800877c:	2301      	movs	r3, #1
 800877e:	e000      	b.n	8008782 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
	...

08008790 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008790:	b590      	push	{r4, r7, lr}
 8008792:	b089      	sub	sp, #36	; 0x24
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008798:	2300      	movs	r3, #0
 800879a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800879c:	2300      	movs	r3, #0
 800879e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d101      	bne.n	80087aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e1af      	b.n	8008b0a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d109      	bne.n	80087cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f7fc fc07 	bl	8004fcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7ff ff3f 	bl	8008654 <LL_ADC_IsDeepPowerDownEnabled>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d004      	beq.n	80087e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4618      	mov	r0, r3
 80087e2:	f7ff ff25 	bl	8008630 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4618      	mov	r0, r3
 80087ec:	f7ff ff5a 	bl	80086a4 <LL_ADC_IsInternalRegulatorEnabled>
 80087f0:	4603      	mov	r3, r0
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d115      	bne.n	8008822 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff ff3e 	bl	800867c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008800:	4b9f      	ldr	r3, [pc, #636]	; (8008a80 <HAL_ADC_Init+0x2f0>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	099b      	lsrs	r3, r3, #6
 8008806:	4a9f      	ldr	r2, [pc, #636]	; (8008a84 <HAL_ADC_Init+0x2f4>)
 8008808:	fba2 2303 	umull	r2, r3, r2, r3
 800880c:	099b      	lsrs	r3, r3, #6
 800880e:	3301      	adds	r3, #1
 8008810:	005b      	lsls	r3, r3, #1
 8008812:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008814:	e002      	b.n	800881c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	3b01      	subs	r3, #1
 800881a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1f9      	bne.n	8008816 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff ff3c 	bl	80086a4 <LL_ADC_IsInternalRegulatorEnabled>
 800882c:	4603      	mov	r3, r0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10d      	bne.n	800884e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008836:	f043 0210 	orr.w	r2, r3, #16
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008842:	f043 0201 	orr.w	r2, r3, #1
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4618      	mov	r0, r3
 8008854:	f7ff ff75 	bl	8008742 <LL_ADC_REG_IsConversionOngoing>
 8008858:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800885e:	f003 0310 	and.w	r3, r3, #16
 8008862:	2b00      	cmp	r3, #0
 8008864:	f040 8148 	bne.w	8008af8 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2b00      	cmp	r3, #0
 800886c:	f040 8144 	bne.w	8008af8 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008874:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008878:	f043 0202 	orr.w	r2, r3, #2
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4618      	mov	r0, r3
 8008886:	f7ff ff35 	bl	80086f4 <LL_ADC_IsEnabled>
 800888a:	4603      	mov	r3, r0
 800888c:	2b00      	cmp	r3, #0
 800888e:	d141      	bne.n	8008914 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008898:	d004      	beq.n	80088a4 <HAL_ADC_Init+0x114>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a7a      	ldr	r2, [pc, #488]	; (8008a88 <HAL_ADC_Init+0x2f8>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d10f      	bne.n	80088c4 <HAL_ADC_Init+0x134>
 80088a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80088a8:	f7ff ff24 	bl	80086f4 <LL_ADC_IsEnabled>
 80088ac:	4604      	mov	r4, r0
 80088ae:	4876      	ldr	r0, [pc, #472]	; (8008a88 <HAL_ADC_Init+0x2f8>)
 80088b0:	f7ff ff20 	bl	80086f4 <LL_ADC_IsEnabled>
 80088b4:	4603      	mov	r3, r0
 80088b6:	4323      	orrs	r3, r4
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	bf0c      	ite	eq
 80088bc:	2301      	moveq	r3, #1
 80088be:	2300      	movne	r3, #0
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	e012      	b.n	80088ea <HAL_ADC_Init+0x15a>
 80088c4:	4871      	ldr	r0, [pc, #452]	; (8008a8c <HAL_ADC_Init+0x2fc>)
 80088c6:	f7ff ff15 	bl	80086f4 <LL_ADC_IsEnabled>
 80088ca:	4604      	mov	r4, r0
 80088cc:	4870      	ldr	r0, [pc, #448]	; (8008a90 <HAL_ADC_Init+0x300>)
 80088ce:	f7ff ff11 	bl	80086f4 <LL_ADC_IsEnabled>
 80088d2:	4603      	mov	r3, r0
 80088d4:	431c      	orrs	r4, r3
 80088d6:	486f      	ldr	r0, [pc, #444]	; (8008a94 <HAL_ADC_Init+0x304>)
 80088d8:	f7ff ff0c 	bl	80086f4 <LL_ADC_IsEnabled>
 80088dc:	4603      	mov	r3, r0
 80088de:	4323      	orrs	r3, r4
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	bf0c      	ite	eq
 80088e4:	2301      	moveq	r3, #1
 80088e6:	2300      	movne	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d012      	beq.n	8008914 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80088f6:	d004      	beq.n	8008902 <HAL_ADC_Init+0x172>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a62      	ldr	r2, [pc, #392]	; (8008a88 <HAL_ADC_Init+0x2f8>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d101      	bne.n	8008906 <HAL_ADC_Init+0x176>
 8008902:	4a65      	ldr	r2, [pc, #404]	; (8008a98 <HAL_ADC_Init+0x308>)
 8008904:	e000      	b.n	8008908 <HAL_ADC_Init+0x178>
 8008906:	4a65      	ldr	r2, [pc, #404]	; (8008a9c <HAL_ADC_Init+0x30c>)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	4619      	mov	r1, r3
 800890e:	4610      	mov	r0, r2
 8008910:	f7ff fd1c 	bl	800834c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	7f5b      	ldrb	r3, [r3, #29]
 8008918:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800891e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008924:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800892a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008932:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008934:	4313      	orrs	r3, r2
 8008936:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800893e:	2b01      	cmp	r3, #1
 8008940:	d106      	bne.n	8008950 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008946:	3b01      	subs	r3, #1
 8008948:	045b      	lsls	r3, r3, #17
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	4313      	orrs	r3, r2
 800894e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008954:	2b00      	cmp	r3, #0
 8008956:	d009      	beq.n	800896c <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008964:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008966:	69ba      	ldr	r2, [r7, #24]
 8008968:	4313      	orrs	r3, r2
 800896a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68da      	ldr	r2, [r3, #12]
 8008972:	4b4b      	ldr	r3, [pc, #300]	; (8008aa0 <HAL_ADC_Init+0x310>)
 8008974:	4013      	ands	r3, r2
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	6812      	ldr	r2, [r2, #0]
 800897a:	69b9      	ldr	r1, [r7, #24]
 800897c:	430b      	orrs	r3, r1
 800897e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4618      	mov	r0, r3
 800899c:	f7ff fed1 	bl	8008742 <LL_ADC_REG_IsConversionOngoing>
 80089a0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7ff fede 	bl	8008768 <LL_ADC_INJ_IsConversionOngoing>
 80089ac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d17f      	bne.n	8008ab4 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d17c      	bne.n	8008ab4 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80089be:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80089c6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80089c8:	4313      	orrs	r3, r2
 80089ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089d6:	f023 0302 	bic.w	r3, r3, #2
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	6812      	ldr	r2, [r2, #0]
 80089de:	69b9      	ldr	r1, [r7, #24]
 80089e0:	430b      	orrs	r3, r1
 80089e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d017      	beq.n	8008a1c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	691a      	ldr	r2, [r3, #16]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80089fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008a04:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008a08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	6911      	ldr	r1, [r2, #16]
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	6812      	ldr	r2, [r2, #0]
 8008a14:	430b      	orrs	r3, r1
 8008a16:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008a1a:	e013      	b.n	8008a44 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	691a      	ldr	r2, [r3, #16]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a2a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	6812      	ldr	r2, [r2, #0]
 8008a38:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008a3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008a40:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d12a      	bne.n	8008aa4 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	691b      	ldr	r3, [r3, #16]
 8008a54:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008a58:	f023 0304 	bic.w	r3, r3, #4
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008a64:	4311      	orrs	r1, r2
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008a6a:	4311      	orrs	r1, r2
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008a70:	430a      	orrs	r2, r1
 8008a72:	431a      	orrs	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f042 0201 	orr.w	r2, r2, #1
 8008a7c:	611a      	str	r2, [r3, #16]
 8008a7e:	e019      	b.n	8008ab4 <HAL_ADC_Init+0x324>
 8008a80:	20000004 	.word	0x20000004
 8008a84:	053e2d63 	.word	0x053e2d63
 8008a88:	50000100 	.word	0x50000100
 8008a8c:	50000400 	.word	0x50000400
 8008a90:	50000500 	.word	0x50000500
 8008a94:	50000600 	.word	0x50000600
 8008a98:	50000300 	.word	0x50000300
 8008a9c:	50000700 	.word	0x50000700
 8008aa0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	691a      	ldr	r2, [r3, #16]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f022 0201 	bic.w	r2, r2, #1
 8008ab2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	695b      	ldr	r3, [r3, #20]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d10c      	bne.n	8008ad6 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ac2:	f023 010f 	bic.w	r1, r3, #15
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6a1b      	ldr	r3, [r3, #32]
 8008aca:	1e5a      	subs	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	430a      	orrs	r2, r1
 8008ad2:	631a      	str	r2, [r3, #48]	; 0x30
 8008ad4:	e007      	b.n	8008ae6 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f022 020f 	bic.w	r2, r2, #15
 8008ae4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aea:	f023 0303 	bic.w	r3, r3, #3
 8008aee:	f043 0201 	orr.w	r2, r3, #1
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	65da      	str	r2, [r3, #92]	; 0x5c
 8008af6:	e007      	b.n	8008b08 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008afc:	f043 0210 	orr.w	r2, r3, #16
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008b08:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3724      	adds	r7, #36	; 0x24
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd90      	pop	{r4, r7, pc}
 8008b12:	bf00      	nop

08008b14 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b086      	sub	sp, #24
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b28:	d004      	beq.n	8008b34 <HAL_ADC_Start_DMA+0x20>
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a5a      	ldr	r2, [pc, #360]	; (8008c98 <HAL_ADC_Start_DMA+0x184>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d101      	bne.n	8008b38 <HAL_ADC_Start_DMA+0x24>
 8008b34:	4b59      	ldr	r3, [pc, #356]	; (8008c9c <HAL_ADC_Start_DMA+0x188>)
 8008b36:	e000      	b.n	8008b3a <HAL_ADC_Start_DMA+0x26>
 8008b38:	4b59      	ldr	r3, [pc, #356]	; (8008ca0 <HAL_ADC_Start_DMA+0x18c>)
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7ff fd6a 	bl	8008614 <LL_ADC_GetMultimode>
 8008b40:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f7ff fdfb 	bl	8008742 <LL_ADC_REG_IsConversionOngoing>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f040 809b 	bne.w	8008c8a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d101      	bne.n	8008b62 <HAL_ADC_Start_DMA+0x4e>
 8008b5e:	2302      	movs	r3, #2
 8008b60:	e096      	b.n	8008c90 <HAL_ADC_Start_DMA+0x17c>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a4d      	ldr	r2, [pc, #308]	; (8008ca4 <HAL_ADC_Start_DMA+0x190>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d008      	beq.n	8008b86 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d005      	beq.n	8008b86 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	2b05      	cmp	r3, #5
 8008b7e:	d002      	beq.n	8008b86 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	2b09      	cmp	r3, #9
 8008b84:	d17a      	bne.n	8008c7c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f000 fcf6 	bl	8009578 <ADC_Enable>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008b90:	7dfb      	ldrb	r3, [r7, #23]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d16d      	bne.n	8008c72 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b9a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008b9e:	f023 0301 	bic.w	r3, r3, #1
 8008ba2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a3a      	ldr	r2, [pc, #232]	; (8008c98 <HAL_ADC_Start_DMA+0x184>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d009      	beq.n	8008bc8 <HAL_ADC_Start_DMA+0xb4>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a3b      	ldr	r2, [pc, #236]	; (8008ca8 <HAL_ADC_Start_DMA+0x194>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d002      	beq.n	8008bc4 <HAL_ADC_Start_DMA+0xb0>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	e003      	b.n	8008bcc <HAL_ADC_Start_DMA+0xb8>
 8008bc4:	4b39      	ldr	r3, [pc, #228]	; (8008cac <HAL_ADC_Start_DMA+0x198>)
 8008bc6:	e001      	b.n	8008bcc <HAL_ADC_Start_DMA+0xb8>
 8008bc8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	6812      	ldr	r2, [r2, #0]
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d002      	beq.n	8008bda <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d105      	bne.n	8008be6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d006      	beq.n	8008c00 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bf6:	f023 0206 	bic.w	r2, r3, #6
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	661a      	str	r2, [r3, #96]	; 0x60
 8008bfe:	e002      	b.n	8008c06 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c0a:	4a29      	ldr	r2, [pc, #164]	; (8008cb0 <HAL_ADC_Start_DMA+0x19c>)
 8008c0c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c12:	4a28      	ldr	r2, [pc, #160]	; (8008cb4 <HAL_ADC_Start_DMA+0x1a0>)
 8008c14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c1a:	4a27      	ldr	r2, [pc, #156]	; (8008cb8 <HAL_ADC_Start_DMA+0x1a4>)
 8008c1c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	221c      	movs	r2, #28
 8008c24:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	685a      	ldr	r2, [r3, #4]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f042 0210 	orr.w	r2, r2, #16
 8008c3c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	68da      	ldr	r2, [r3, #12]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f042 0201 	orr.w	r2, r2, #1
 8008c4c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	3340      	adds	r3, #64	; 0x40
 8008c58:	4619      	mov	r1, r3
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f000 ff09 	bl	8009a74 <HAL_DMA_Start_IT>
 8008c62:	4603      	mov	r3, r0
 8008c64:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7ff fd55 	bl	800871a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8008c70:	e00d      	b.n	8008c8e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8008c7a:	e008      	b.n	8008c8e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8008c88:	e001      	b.n	8008c8e <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008c8a:	2302      	movs	r3, #2
 8008c8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3718      	adds	r7, #24
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	50000100 	.word	0x50000100
 8008c9c:	50000300 	.word	0x50000300
 8008ca0:	50000700 	.word	0x50000700
 8008ca4:	50000600 	.word	0x50000600
 8008ca8:	50000500 	.word	0x50000500
 8008cac:	50000400 	.word	0x50000400
 8008cb0:	0800963d 	.word	0x0800963d
 8008cb4:	08009715 	.word	0x08009715
 8008cb8:	08009731 	.word	0x08009731

08008cbc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b0b6      	sub	sp, #216	; 0xd8
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d102      	bne.n	8008d1c <HAL_ADC_ConfigChannel+0x24>
 8008d16:	2302      	movs	r3, #2
 8008d18:	f000 bc13 	b.w	8009542 <HAL_ADC_ConfigChannel+0x84a>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7ff fd0a 	bl	8008742 <LL_ADC_REG_IsConversionOngoing>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f040 83f3 	bne.w	800951c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	6859      	ldr	r1, [r3, #4]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	461a      	mov	r2, r3
 8008d44:	f7ff fbe7 	bl	8008516 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7ff fcf8 	bl	8008742 <LL_ADC_REG_IsConversionOngoing>
 8008d52:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7ff fd04 	bl	8008768 <LL_ADC_INJ_IsConversionOngoing>
 8008d60:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008d64:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f040 81d9 	bne.w	8009120 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008d6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f040 81d4 	bne.w	8009120 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d80:	d10f      	bne.n	8008da2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6818      	ldr	r0, [r3, #0]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	f7ff fbee 	bl	800856e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f7ff fb95 	bl	80084ca <LL_ADC_SetSamplingTimeCommonConfig>
 8008da0:	e00e      	b.n	8008dc0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6818      	ldr	r0, [r3, #0]
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	6819      	ldr	r1, [r3, #0]
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	461a      	mov	r2, r3
 8008db0:	f7ff fbdd 	bl	800856e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2100      	movs	r1, #0
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7ff fb85 	bl	80084ca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	695a      	ldr	r2, [r3, #20]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	08db      	lsrs	r3, r3, #3
 8008dcc:	f003 0303 	and.w	r3, r3, #3
 8008dd0:	005b      	lsls	r3, r3, #1
 8008dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	2b04      	cmp	r3, #4
 8008de0:	d022      	beq.n	8008e28 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6818      	ldr	r0, [r3, #0]
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	6919      	ldr	r1, [r3, #16]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008df2:	f7ff fadf 	bl	80083b4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6818      	ldr	r0, [r3, #0]
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	6919      	ldr	r1, [r3, #16]
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	699b      	ldr	r3, [r3, #24]
 8008e02:	461a      	mov	r2, r3
 8008e04:	f7ff fb2b 	bl	800845e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	6919      	ldr	r1, [r3, #16]
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	7f1b      	ldrb	r3, [r3, #28]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d102      	bne.n	8008e1e <HAL_ADC_ConfigChannel+0x126>
 8008e18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e1c:	e000      	b.n	8008e20 <HAL_ADC_ConfigChannel+0x128>
 8008e1e:	2300      	movs	r3, #0
 8008e20:	461a      	mov	r2, r3
 8008e22:	f7ff fb37 	bl	8008494 <LL_ADC_SetOffsetSaturation>
 8008e26:	e17b      	b.n	8009120 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7ff fae4 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008e34:	4603      	mov	r3, r0
 8008e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10a      	bne.n	8008e54 <HAL_ADC_ConfigChannel+0x15c>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2100      	movs	r1, #0
 8008e44:	4618      	mov	r0, r3
 8008e46:	f7ff fad9 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	0e9b      	lsrs	r3, r3, #26
 8008e4e:	f003 021f 	and.w	r2, r3, #31
 8008e52:	e01e      	b.n	8008e92 <HAL_ADC_ConfigChannel+0x19a>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2100      	movs	r1, #0
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7ff face 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008e60:	4603      	mov	r3, r0
 8008e62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e6a:	fa93 f3a3 	rbit	r3, r3
 8008e6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008e72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008e76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008e7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8008e82:	2320      	movs	r3, #32
 8008e84:	e004      	b.n	8008e90 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8008e86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008e8a:	fab3 f383 	clz	r3, r3
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d105      	bne.n	8008eaa <HAL_ADC_ConfigChannel+0x1b2>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	0e9b      	lsrs	r3, r3, #26
 8008ea4:	f003 031f 	and.w	r3, r3, #31
 8008ea8:	e018      	b.n	8008edc <HAL_ADC_ConfigChannel+0x1e4>
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008eb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008eb6:	fa93 f3a3 	rbit	r3, r3
 8008eba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8008ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ec2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8008ec6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d101      	bne.n	8008ed2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8008ece:	2320      	movs	r3, #32
 8008ed0:	e004      	b.n	8008edc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008ed2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008ed6:	fab3 f383 	clz	r3, r3
 8008eda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d106      	bne.n	8008eee <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2100      	movs	r1, #0
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f7ff fa9d 	bl	8008428 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2101      	movs	r1, #1
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7ff fa81 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008efa:	4603      	mov	r3, r0
 8008efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10a      	bne.n	8008f1a <HAL_ADC_ConfigChannel+0x222>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2101      	movs	r1, #1
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7ff fa76 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008f10:	4603      	mov	r3, r0
 8008f12:	0e9b      	lsrs	r3, r3, #26
 8008f14:	f003 021f 	and.w	r2, r3, #31
 8008f18:	e01e      	b.n	8008f58 <HAL_ADC_ConfigChannel+0x260>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2101      	movs	r1, #1
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff fa6b 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008f26:	4603      	mov	r3, r0
 8008f28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008f30:	fa93 f3a3 	rbit	r3, r3
 8008f34:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8008f38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008f3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8008f40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008f48:	2320      	movs	r3, #32
 8008f4a:	e004      	b.n	8008f56 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8008f4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008f50:	fab3 f383 	clz	r3, r3
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d105      	bne.n	8008f70 <HAL_ADC_ConfigChannel+0x278>
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	0e9b      	lsrs	r3, r3, #26
 8008f6a:	f003 031f 	and.w	r3, r3, #31
 8008f6e:	e018      	b.n	8008fa2 <HAL_ADC_ConfigChannel+0x2aa>
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f7c:	fa93 f3a3 	rbit	r3, r3
 8008f80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8008f84:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008f88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8008f8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008f94:	2320      	movs	r3, #32
 8008f96:	e004      	b.n	8008fa2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008f98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008f9c:	fab3 f383 	clz	r3, r3
 8008fa0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d106      	bne.n	8008fb4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	2200      	movs	r2, #0
 8008fac:	2101      	movs	r1, #1
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f7ff fa3a 	bl	8008428 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2102      	movs	r1, #2
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff fa1e 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d10a      	bne.n	8008fe0 <HAL_ADC_ConfigChannel+0x2e8>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2102      	movs	r1, #2
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7ff fa13 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	0e9b      	lsrs	r3, r3, #26
 8008fda:	f003 021f 	and.w	r2, r3, #31
 8008fde:	e01e      	b.n	800901e <HAL_ADC_ConfigChannel+0x326>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2102      	movs	r1, #2
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff fa08 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8008fec:	4603      	mov	r3, r0
 8008fee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ff6:	fa93 f3a3 	rbit	r3, r3
 8008ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8008ffe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8009006:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800900e:	2320      	movs	r3, #32
 8009010:	e004      	b.n	800901c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8009012:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009016:	fab3 f383 	clz	r3, r3
 800901a:	b2db      	uxtb	r3, r3
 800901c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009026:	2b00      	cmp	r3, #0
 8009028:	d105      	bne.n	8009036 <HAL_ADC_ConfigChannel+0x33e>
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	0e9b      	lsrs	r3, r3, #26
 8009030:	f003 031f 	and.w	r3, r3, #31
 8009034:	e016      	b.n	8009064 <HAL_ADC_ConfigChannel+0x36c>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800903e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009042:	fa93 f3a3 	rbit	r3, r3
 8009046:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009048:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800904a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800904e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8009056:	2320      	movs	r3, #32
 8009058:	e004      	b.n	8009064 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800905a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800905e:	fab3 f383 	clz	r3, r3
 8009062:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009064:	429a      	cmp	r2, r3
 8009066:	d106      	bne.n	8009076 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2200      	movs	r2, #0
 800906e:	2102      	movs	r1, #2
 8009070:	4618      	mov	r0, r3
 8009072:	f7ff f9d9 	bl	8008428 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2103      	movs	r1, #3
 800907c:	4618      	mov	r0, r3
 800907e:	f7ff f9bd 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8009082:	4603      	mov	r3, r0
 8009084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10a      	bne.n	80090a2 <HAL_ADC_ConfigChannel+0x3aa>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2103      	movs	r1, #3
 8009092:	4618      	mov	r0, r3
 8009094:	f7ff f9b2 	bl	80083fc <LL_ADC_GetOffsetChannel>
 8009098:	4603      	mov	r3, r0
 800909a:	0e9b      	lsrs	r3, r3, #26
 800909c:	f003 021f 	and.w	r2, r3, #31
 80090a0:	e017      	b.n	80090d2 <HAL_ADC_ConfigChannel+0x3da>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2103      	movs	r1, #3
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7ff f9a7 	bl	80083fc <LL_ADC_GetOffsetChannel>
 80090ae:	4603      	mov	r3, r0
 80090b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b4:	fa93 f3a3 	rbit	r3, r3
 80090b8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80090ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80090bc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80090be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d101      	bne.n	80090c8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80090c4:	2320      	movs	r3, #32
 80090c6:	e003      	b.n	80090d0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80090c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090ca:	fab3 f383 	clz	r3, r3
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d105      	bne.n	80090ea <HAL_ADC_ConfigChannel+0x3f2>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	0e9b      	lsrs	r3, r3, #26
 80090e4:	f003 031f 	and.w	r3, r3, #31
 80090e8:	e011      	b.n	800910e <HAL_ADC_ConfigChannel+0x416>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80090f2:	fa93 f3a3 	rbit	r3, r3
 80090f6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80090f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80090fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d101      	bne.n	8009106 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8009102:	2320      	movs	r3, #32
 8009104:	e003      	b.n	800910e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8009106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009108:	fab3 f383 	clz	r3, r3
 800910c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800910e:	429a      	cmp	r2, r3
 8009110:	d106      	bne.n	8009120 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2200      	movs	r2, #0
 8009118:	2103      	movs	r1, #3
 800911a:	4618      	mov	r0, r3
 800911c:	f7ff f984 	bl	8008428 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4618      	mov	r0, r3
 8009126:	f7ff fae5 	bl	80086f4 <LL_ADC_IsEnabled>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	f040 813d 	bne.w	80093ac <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6818      	ldr	r0, [r3, #0]
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	6819      	ldr	r1, [r3, #0]
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	461a      	mov	r2, r3
 8009140:	f7ff fa40 	bl	80085c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	68db      	ldr	r3, [r3, #12]
 8009148:	4aa2      	ldr	r2, [pc, #648]	; (80093d4 <HAL_ADC_ConfigChannel+0x6dc>)
 800914a:	4293      	cmp	r3, r2
 800914c:	f040 812e 	bne.w	80093ac <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800915c:	2b00      	cmp	r3, #0
 800915e:	d10b      	bne.n	8009178 <HAL_ADC_ConfigChannel+0x480>
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	0e9b      	lsrs	r3, r3, #26
 8009166:	3301      	adds	r3, #1
 8009168:	f003 031f 	and.w	r3, r3, #31
 800916c:	2b09      	cmp	r3, #9
 800916e:	bf94      	ite	ls
 8009170:	2301      	movls	r3, #1
 8009172:	2300      	movhi	r3, #0
 8009174:	b2db      	uxtb	r3, r3
 8009176:	e019      	b.n	80091ac <HAL_ADC_ConfigChannel+0x4b4>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800917e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009180:	fa93 f3a3 	rbit	r3, r3
 8009184:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8009186:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009188:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800918a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8009190:	2320      	movs	r3, #32
 8009192:	e003      	b.n	800919c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8009194:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009196:	fab3 f383 	clz	r3, r3
 800919a:	b2db      	uxtb	r3, r3
 800919c:	3301      	adds	r3, #1
 800919e:	f003 031f 	and.w	r3, r3, #31
 80091a2:	2b09      	cmp	r3, #9
 80091a4:	bf94      	ite	ls
 80091a6:	2301      	movls	r3, #1
 80091a8:	2300      	movhi	r3, #0
 80091aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d079      	beq.n	80092a4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d107      	bne.n	80091cc <HAL_ADC_ConfigChannel+0x4d4>
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	0e9b      	lsrs	r3, r3, #26
 80091c2:	3301      	adds	r3, #1
 80091c4:	069b      	lsls	r3, r3, #26
 80091c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80091ca:	e015      	b.n	80091f8 <HAL_ADC_ConfigChannel+0x500>
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091d4:	fa93 f3a3 	rbit	r3, r3
 80091d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80091da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80091de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80091e4:	2320      	movs	r3, #32
 80091e6:	e003      	b.n	80091f0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80091e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091ea:	fab3 f383 	clz	r3, r3
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	3301      	adds	r3, #1
 80091f2:	069b      	lsls	r3, r3, #26
 80091f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009200:	2b00      	cmp	r3, #0
 8009202:	d109      	bne.n	8009218 <HAL_ADC_ConfigChannel+0x520>
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	0e9b      	lsrs	r3, r3, #26
 800920a:	3301      	adds	r3, #1
 800920c:	f003 031f 	and.w	r3, r3, #31
 8009210:	2101      	movs	r1, #1
 8009212:	fa01 f303 	lsl.w	r3, r1, r3
 8009216:	e017      	b.n	8009248 <HAL_ADC_ConfigChannel+0x550>
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800921e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009220:	fa93 f3a3 	rbit	r3, r3
 8009224:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8009226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009228:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800922a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800922c:	2b00      	cmp	r3, #0
 800922e:	d101      	bne.n	8009234 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8009230:	2320      	movs	r3, #32
 8009232:	e003      	b.n	800923c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8009234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009236:	fab3 f383 	clz	r3, r3
 800923a:	b2db      	uxtb	r3, r3
 800923c:	3301      	adds	r3, #1
 800923e:	f003 031f 	and.w	r3, r3, #31
 8009242:	2101      	movs	r1, #1
 8009244:	fa01 f303 	lsl.w	r3, r1, r3
 8009248:	ea42 0103 	orr.w	r1, r2, r3
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009254:	2b00      	cmp	r3, #0
 8009256:	d10a      	bne.n	800926e <HAL_ADC_ConfigChannel+0x576>
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	0e9b      	lsrs	r3, r3, #26
 800925e:	3301      	adds	r3, #1
 8009260:	f003 021f 	and.w	r2, r3, #31
 8009264:	4613      	mov	r3, r2
 8009266:	005b      	lsls	r3, r3, #1
 8009268:	4413      	add	r3, r2
 800926a:	051b      	lsls	r3, r3, #20
 800926c:	e018      	b.n	80092a0 <HAL_ADC_ConfigChannel+0x5a8>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009276:	fa93 f3a3 	rbit	r3, r3
 800927a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800927c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800927e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8009280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009282:	2b00      	cmp	r3, #0
 8009284:	d101      	bne.n	800928a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8009286:	2320      	movs	r3, #32
 8009288:	e003      	b.n	8009292 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800928a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800928c:	fab3 f383 	clz	r3, r3
 8009290:	b2db      	uxtb	r3, r3
 8009292:	3301      	adds	r3, #1
 8009294:	f003 021f 	and.w	r2, r3, #31
 8009298:	4613      	mov	r3, r2
 800929a:	005b      	lsls	r3, r3, #1
 800929c:	4413      	add	r3, r2
 800929e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80092a0:	430b      	orrs	r3, r1
 80092a2:	e07e      	b.n	80093a2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d107      	bne.n	80092c0 <HAL_ADC_ConfigChannel+0x5c8>
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	0e9b      	lsrs	r3, r3, #26
 80092b6:	3301      	adds	r3, #1
 80092b8:	069b      	lsls	r3, r3, #26
 80092ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80092be:	e015      	b.n	80092ec <HAL_ADC_ConfigChannel+0x5f4>
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c8:	fa93 f3a3 	rbit	r3, r3
 80092cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80092ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80092d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80092d8:	2320      	movs	r3, #32
 80092da:	e003      	b.n	80092e4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80092dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092de:	fab3 f383 	clz	r3, r3
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	3301      	adds	r3, #1
 80092e6:	069b      	lsls	r3, r3, #26
 80092e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d109      	bne.n	800930c <HAL_ADC_ConfigChannel+0x614>
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	0e9b      	lsrs	r3, r3, #26
 80092fe:	3301      	adds	r3, #1
 8009300:	f003 031f 	and.w	r3, r3, #31
 8009304:	2101      	movs	r1, #1
 8009306:	fa01 f303 	lsl.w	r3, r1, r3
 800930a:	e017      	b.n	800933c <HAL_ADC_ConfigChannel+0x644>
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009312:	6a3b      	ldr	r3, [r7, #32]
 8009314:	fa93 f3a3 	rbit	r3, r3
 8009318:	61fb      	str	r3, [r7, #28]
  return result;
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800931e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009320:	2b00      	cmp	r3, #0
 8009322:	d101      	bne.n	8009328 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8009324:	2320      	movs	r3, #32
 8009326:	e003      	b.n	8009330 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8009328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932a:	fab3 f383 	clz	r3, r3
 800932e:	b2db      	uxtb	r3, r3
 8009330:	3301      	adds	r3, #1
 8009332:	f003 031f 	and.w	r3, r3, #31
 8009336:	2101      	movs	r1, #1
 8009338:	fa01 f303 	lsl.w	r3, r1, r3
 800933c:	ea42 0103 	orr.w	r1, r2, r3
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009348:	2b00      	cmp	r3, #0
 800934a:	d10d      	bne.n	8009368 <HAL_ADC_ConfigChannel+0x670>
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	0e9b      	lsrs	r3, r3, #26
 8009352:	3301      	adds	r3, #1
 8009354:	f003 021f 	and.w	r2, r3, #31
 8009358:	4613      	mov	r3, r2
 800935a:	005b      	lsls	r3, r3, #1
 800935c:	4413      	add	r3, r2
 800935e:	3b1e      	subs	r3, #30
 8009360:	051b      	lsls	r3, r3, #20
 8009362:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009366:	e01b      	b.n	80093a0 <HAL_ADC_ConfigChannel+0x6a8>
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	fa93 f3a3 	rbit	r3, r3
 8009374:	613b      	str	r3, [r7, #16]
  return result;
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800937a:	69bb      	ldr	r3, [r7, #24]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d101      	bne.n	8009384 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8009380:	2320      	movs	r3, #32
 8009382:	e003      	b.n	800938c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	fab3 f383 	clz	r3, r3
 800938a:	b2db      	uxtb	r3, r3
 800938c:	3301      	adds	r3, #1
 800938e:	f003 021f 	and.w	r2, r3, #31
 8009392:	4613      	mov	r3, r2
 8009394:	005b      	lsls	r3, r3, #1
 8009396:	4413      	add	r3, r2
 8009398:	3b1e      	subs	r3, #30
 800939a:	051b      	lsls	r3, r3, #20
 800939c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80093a0:	430b      	orrs	r3, r1
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	6892      	ldr	r2, [r2, #8]
 80093a6:	4619      	mov	r1, r3
 80093a8:	f7ff f8e1 	bl	800856e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	4b09      	ldr	r3, [pc, #36]	; (80093d8 <HAL_ADC_ConfigChannel+0x6e0>)
 80093b2:	4013      	ands	r3, r2
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 80be 	beq.w	8009536 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093c2:	d004      	beq.n	80093ce <HAL_ADC_ConfigChannel+0x6d6>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a04      	ldr	r2, [pc, #16]	; (80093dc <HAL_ADC_ConfigChannel+0x6e4>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d10a      	bne.n	80093e4 <HAL_ADC_ConfigChannel+0x6ec>
 80093ce:	4b04      	ldr	r3, [pc, #16]	; (80093e0 <HAL_ADC_ConfigChannel+0x6e8>)
 80093d0:	e009      	b.n	80093e6 <HAL_ADC_ConfigChannel+0x6ee>
 80093d2:	bf00      	nop
 80093d4:	407f0000 	.word	0x407f0000
 80093d8:	80080000 	.word	0x80080000
 80093dc:	50000100 	.word	0x50000100
 80093e0:	50000300 	.word	0x50000300
 80093e4:	4b59      	ldr	r3, [pc, #356]	; (800954c <HAL_ADC_ConfigChannel+0x854>)
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7fe ffd6 	bl	8008398 <LL_ADC_GetCommonPathInternalCh>
 80093ec:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a56      	ldr	r2, [pc, #344]	; (8009550 <HAL_ADC_ConfigChannel+0x858>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d004      	beq.n	8009404 <HAL_ADC_ConfigChannel+0x70c>
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a55      	ldr	r2, [pc, #340]	; (8009554 <HAL_ADC_ConfigChannel+0x85c>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d13a      	bne.n	800947a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009404:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009408:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d134      	bne.n	800947a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009418:	d005      	beq.n	8009426 <HAL_ADC_ConfigChannel+0x72e>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a4e      	ldr	r2, [pc, #312]	; (8009558 <HAL_ADC_ConfigChannel+0x860>)
 8009420:	4293      	cmp	r3, r2
 8009422:	f040 8085 	bne.w	8009530 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800942e:	d004      	beq.n	800943a <HAL_ADC_ConfigChannel+0x742>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a49      	ldr	r2, [pc, #292]	; (800955c <HAL_ADC_ConfigChannel+0x864>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d101      	bne.n	800943e <HAL_ADC_ConfigChannel+0x746>
 800943a:	4a49      	ldr	r2, [pc, #292]	; (8009560 <HAL_ADC_ConfigChannel+0x868>)
 800943c:	e000      	b.n	8009440 <HAL_ADC_ConfigChannel+0x748>
 800943e:	4a43      	ldr	r2, [pc, #268]	; (800954c <HAL_ADC_ConfigChannel+0x854>)
 8009440:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009444:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009448:	4619      	mov	r1, r3
 800944a:	4610      	mov	r0, r2
 800944c:	f7fe ff91 	bl	8008372 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009450:	4b44      	ldr	r3, [pc, #272]	; (8009564 <HAL_ADC_ConfigChannel+0x86c>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	099b      	lsrs	r3, r3, #6
 8009456:	4a44      	ldr	r2, [pc, #272]	; (8009568 <HAL_ADC_ConfigChannel+0x870>)
 8009458:	fba2 2303 	umull	r2, r3, r2, r3
 800945c:	099b      	lsrs	r3, r3, #6
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	4613      	mov	r3, r2
 8009462:	005b      	lsls	r3, r3, #1
 8009464:	4413      	add	r3, r2
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800946a:	e002      	b.n	8009472 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	3b01      	subs	r3, #1
 8009470:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1f9      	bne.n	800946c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009478:	e05a      	b.n	8009530 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a3b      	ldr	r2, [pc, #236]	; (800956c <HAL_ADC_ConfigChannel+0x874>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d125      	bne.n	80094d0 <HAL_ADC_ConfigChannel+0x7d8>
 8009484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009488:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800948c:	2b00      	cmp	r3, #0
 800948e:	d11f      	bne.n	80094d0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a31      	ldr	r2, [pc, #196]	; (800955c <HAL_ADC_ConfigChannel+0x864>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d104      	bne.n	80094a4 <HAL_ADC_ConfigChannel+0x7ac>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a34      	ldr	r2, [pc, #208]	; (8009570 <HAL_ADC_ConfigChannel+0x878>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d047      	beq.n	8009534 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80094ac:	d004      	beq.n	80094b8 <HAL_ADC_ConfigChannel+0x7c0>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a2a      	ldr	r2, [pc, #168]	; (800955c <HAL_ADC_ConfigChannel+0x864>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d101      	bne.n	80094bc <HAL_ADC_ConfigChannel+0x7c4>
 80094b8:	4a29      	ldr	r2, [pc, #164]	; (8009560 <HAL_ADC_ConfigChannel+0x868>)
 80094ba:	e000      	b.n	80094be <HAL_ADC_ConfigChannel+0x7c6>
 80094bc:	4a23      	ldr	r2, [pc, #140]	; (800954c <HAL_ADC_ConfigChannel+0x854>)
 80094be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80094c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80094c6:	4619      	mov	r1, r3
 80094c8:	4610      	mov	r0, r2
 80094ca:	f7fe ff52 	bl	8008372 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80094ce:	e031      	b.n	8009534 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a27      	ldr	r2, [pc, #156]	; (8009574 <HAL_ADC_ConfigChannel+0x87c>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d12d      	bne.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80094da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80094de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d127      	bne.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a1c      	ldr	r2, [pc, #112]	; (800955c <HAL_ADC_ConfigChannel+0x864>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d022      	beq.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80094f8:	d004      	beq.n	8009504 <HAL_ADC_ConfigChannel+0x80c>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a17      	ldr	r2, [pc, #92]	; (800955c <HAL_ADC_ConfigChannel+0x864>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d101      	bne.n	8009508 <HAL_ADC_ConfigChannel+0x810>
 8009504:	4a16      	ldr	r2, [pc, #88]	; (8009560 <HAL_ADC_ConfigChannel+0x868>)
 8009506:	e000      	b.n	800950a <HAL_ADC_ConfigChannel+0x812>
 8009508:	4a10      	ldr	r2, [pc, #64]	; (800954c <HAL_ADC_ConfigChannel+0x854>)
 800950a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800950e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009512:	4619      	mov	r1, r3
 8009514:	4610      	mov	r0, r2
 8009516:	f7fe ff2c 	bl	8008372 <LL_ADC_SetCommonPathInternalCh>
 800951a:	e00c      	b.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009520:	f043 0220 	orr.w	r2, r3, #32
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800952e:	e002      	b.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009530:	bf00      	nop
 8009532:	e000      	b.n	8009536 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009534:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800953e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8009542:	4618      	mov	r0, r3
 8009544:	37d8      	adds	r7, #216	; 0xd8
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	50000700 	.word	0x50000700
 8009550:	c3210000 	.word	0xc3210000
 8009554:	90c00010 	.word	0x90c00010
 8009558:	50000600 	.word	0x50000600
 800955c:	50000100 	.word	0x50000100
 8009560:	50000300 	.word	0x50000300
 8009564:	20000004 	.word	0x20000004
 8009568:	053e2d63 	.word	0x053e2d63
 800956c:	c7520000 	.word	0xc7520000
 8009570:	50000500 	.word	0x50000500
 8009574:	cb840000 	.word	0xcb840000

08009578 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4618      	mov	r0, r3
 8009586:	f7ff f8b5 	bl	80086f4 <LL_ADC_IsEnabled>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d14d      	bne.n	800962c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	689a      	ldr	r2, [r3, #8]
 8009596:	4b28      	ldr	r3, [pc, #160]	; (8009638 <ADC_Enable+0xc0>)
 8009598:	4013      	ands	r3, r2
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00d      	beq.n	80095ba <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095a2:	f043 0210 	orr.w	r2, r3, #16
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095ae:	f043 0201 	orr.w	r2, r3, #1
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e039      	b.n	800962e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4618      	mov	r0, r3
 80095c0:	f7ff f884 	bl	80086cc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80095c4:	f7fe fe94 	bl	80082f0 <HAL_GetTick>
 80095c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80095ca:	e028      	b.n	800961e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4618      	mov	r0, r3
 80095d2:	f7ff f88f 	bl	80086f4 <LL_ADC_IsEnabled>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d104      	bne.n	80095e6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7ff f873 	bl	80086cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80095e6:	f7fe fe83 	bl	80082f0 <HAL_GetTick>
 80095ea:	4602      	mov	r2, r0
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	1ad3      	subs	r3, r2, r3
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d914      	bls.n	800961e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d00d      	beq.n	800961e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009606:	f043 0210 	orr.w	r2, r3, #16
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009612:	f043 0201 	orr.w	r2, r3, #1
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e007      	b.n	800962e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 0301 	and.w	r3, r3, #1
 8009628:	2b01      	cmp	r3, #1
 800962a:	d1cf      	bne.n	80095cc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	3710      	adds	r7, #16
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	8000003f 	.word	0x8000003f

0800963c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009648:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800964e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009652:	2b00      	cmp	r3, #0
 8009654:	d14b      	bne.n	80096ee <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800965a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0308 	and.w	r3, r3, #8
 800966c:	2b00      	cmp	r3, #0
 800966e:	d021      	beq.n	80096b4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4618      	mov	r0, r3
 8009676:	f7fe ff3b 	bl	80084f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d032      	beq.n	80096e6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800968a:	2b00      	cmp	r3, #0
 800968c:	d12b      	bne.n	80096e6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009692:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800969e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d11f      	bne.n	80096e6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096aa:	f043 0201 	orr.w	r2, r3, #1
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80096b2:	e018      	b.n	80096e6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	f003 0302 	and.w	r3, r3, #2
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d111      	bne.n	80096e6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d105      	bne.n	80096e6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096de:	f043 0201 	orr.w	r2, r3, #1
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80096e6:	68f8      	ldr	r0, [r7, #12]
 80096e8:	f7ff fae8 	bl	8008cbc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80096ec:	e00e      	b.n	800970c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096f2:	f003 0310 	and.w	r3, r3, #16
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d003      	beq.n	8009702 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f7ff faf2 	bl	8008ce4 <HAL_ADC_ErrorCallback>
}
 8009700:	e004      	b.n	800970c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	4798      	blx	r3
}
 800970c:	bf00      	nop
 800970e:	3710      	adds	r7, #16
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009720:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f7ff fad4 	bl	8008cd0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009728:	bf00      	nop
 800972a:	3710      	adds	r7, #16
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b084      	sub	sp, #16
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800973c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009742:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800974e:	f043 0204 	orr.w	r2, r3, #4
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f7ff fac4 	bl	8008ce4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800975c:	bf00      	nop
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f003 0307 	and.w	r3, r3, #7
 8009772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009774:	4b0c      	ldr	r3, [pc, #48]	; (80097a8 <__NVIC_SetPriorityGrouping+0x44>)
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009780:	4013      	ands	r3, r2
 8009782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800978c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009796:	4a04      	ldr	r2, [pc, #16]	; (80097a8 <__NVIC_SetPriorityGrouping+0x44>)
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	60d3      	str	r3, [r2, #12]
}
 800979c:	bf00      	nop
 800979e:	3714      	adds	r7, #20
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr
 80097a8:	e000ed00 	.word	0xe000ed00

080097ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80097b0:	4b04      	ldr	r3, [pc, #16]	; (80097c4 <__NVIC_GetPriorityGrouping+0x18>)
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	0a1b      	lsrs	r3, r3, #8
 80097b6:	f003 0307 	and.w	r3, r3, #7
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	e000ed00 	.word	0xe000ed00

080097c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	db0b      	blt.n	80097f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80097da:	79fb      	ldrb	r3, [r7, #7]
 80097dc:	f003 021f 	and.w	r2, r3, #31
 80097e0:	4907      	ldr	r1, [pc, #28]	; (8009800 <__NVIC_EnableIRQ+0x38>)
 80097e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097e6:	095b      	lsrs	r3, r3, #5
 80097e8:	2001      	movs	r0, #1
 80097ea:	fa00 f202 	lsl.w	r2, r0, r2
 80097ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80097f2:	bf00      	nop
 80097f4:	370c      	adds	r7, #12
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop
 8009800:	e000e100 	.word	0xe000e100

08009804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	6039      	str	r1, [r7, #0]
 800980e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009814:	2b00      	cmp	r3, #0
 8009816:	db0a      	blt.n	800982e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	b2da      	uxtb	r2, r3
 800981c:	490c      	ldr	r1, [pc, #48]	; (8009850 <__NVIC_SetPriority+0x4c>)
 800981e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009822:	0112      	lsls	r2, r2, #4
 8009824:	b2d2      	uxtb	r2, r2
 8009826:	440b      	add	r3, r1
 8009828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800982c:	e00a      	b.n	8009844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	b2da      	uxtb	r2, r3
 8009832:	4908      	ldr	r1, [pc, #32]	; (8009854 <__NVIC_SetPriority+0x50>)
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	f003 030f 	and.w	r3, r3, #15
 800983a:	3b04      	subs	r3, #4
 800983c:	0112      	lsls	r2, r2, #4
 800983e:	b2d2      	uxtb	r2, r2
 8009840:	440b      	add	r3, r1
 8009842:	761a      	strb	r2, [r3, #24]
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	e000e100 	.word	0xe000e100
 8009854:	e000ed00 	.word	0xe000ed00

08009858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009858:	b480      	push	{r7}
 800985a:	b089      	sub	sp, #36	; 0x24
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f003 0307 	and.w	r3, r3, #7
 800986a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	f1c3 0307 	rsb	r3, r3, #7
 8009872:	2b04      	cmp	r3, #4
 8009874:	bf28      	it	cs
 8009876:	2304      	movcs	r3, #4
 8009878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	3304      	adds	r3, #4
 800987e:	2b06      	cmp	r3, #6
 8009880:	d902      	bls.n	8009888 <NVIC_EncodePriority+0x30>
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	3b03      	subs	r3, #3
 8009886:	e000      	b.n	800988a <NVIC_EncodePriority+0x32>
 8009888:	2300      	movs	r3, #0
 800988a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800988c:	f04f 32ff 	mov.w	r2, #4294967295
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	fa02 f303 	lsl.w	r3, r2, r3
 8009896:	43da      	mvns	r2, r3
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	401a      	ands	r2, r3
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80098a0:	f04f 31ff 	mov.w	r1, #4294967295
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	fa01 f303 	lsl.w	r3, r1, r3
 80098aa:	43d9      	mvns	r1, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098b0:	4313      	orrs	r3, r2
         );
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3724      	adds	r7, #36	; 0x24
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr

080098be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b082      	sub	sp, #8
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f7ff ff4c 	bl	8009764 <__NVIC_SetPriorityGrouping>
}
 80098cc:	bf00      	nop
 80098ce:	3708      	adds	r7, #8
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
 80098da:	4603      	mov	r3, r0
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
 80098e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80098e2:	f7ff ff63 	bl	80097ac <__NVIC_GetPriorityGrouping>
 80098e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	68b9      	ldr	r1, [r7, #8]
 80098ec:	6978      	ldr	r0, [r7, #20]
 80098ee:	f7ff ffb3 	bl	8009858 <NVIC_EncodePriority>
 80098f2:	4602      	mov	r2, r0
 80098f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098f8:	4611      	mov	r1, r2
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7ff ff82 	bl	8009804 <__NVIC_SetPriority>
}
 8009900:	bf00      	nop
 8009902:	3718      	adds	r7, #24
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b082      	sub	sp, #8
 800990c:	af00      	add	r7, sp, #0
 800990e:	4603      	mov	r3, r0
 8009910:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009916:	4618      	mov	r0, r3
 8009918:	f7ff ff56 	bl	80097c8 <__NVIC_EnableIRQ>
}
 800991c:	bf00      	nop
 800991e:	3708      	adds	r7, #8
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	e08d      	b.n	8009a52 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	461a      	mov	r2, r3
 800993c:	4b47      	ldr	r3, [pc, #284]	; (8009a5c <HAL_DMA_Init+0x138>)
 800993e:	429a      	cmp	r2, r3
 8009940:	d80f      	bhi.n	8009962 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	461a      	mov	r2, r3
 8009948:	4b45      	ldr	r3, [pc, #276]	; (8009a60 <HAL_DMA_Init+0x13c>)
 800994a:	4413      	add	r3, r2
 800994c:	4a45      	ldr	r2, [pc, #276]	; (8009a64 <HAL_DMA_Init+0x140>)
 800994e:	fba2 2303 	umull	r2, r3, r2, r3
 8009952:	091b      	lsrs	r3, r3, #4
 8009954:	009a      	lsls	r2, r3, #2
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a42      	ldr	r2, [pc, #264]	; (8009a68 <HAL_DMA_Init+0x144>)
 800995e:	641a      	str	r2, [r3, #64]	; 0x40
 8009960:	e00e      	b.n	8009980 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	461a      	mov	r2, r3
 8009968:	4b40      	ldr	r3, [pc, #256]	; (8009a6c <HAL_DMA_Init+0x148>)
 800996a:	4413      	add	r3, r2
 800996c:	4a3d      	ldr	r2, [pc, #244]	; (8009a64 <HAL_DMA_Init+0x140>)
 800996e:	fba2 2303 	umull	r2, r3, r2, r3
 8009972:	091b      	lsrs	r3, r3, #4
 8009974:	009a      	lsls	r2, r3, #2
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a3c      	ldr	r2, [pc, #240]	; (8009a70 <HAL_DMA_Init+0x14c>)
 800997e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2202      	movs	r2, #2
 8009984:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800999a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80099a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	4313      	orrs	r3, r2
 80099c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68fa      	ldr	r2, [r7, #12]
 80099d0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 fa76 	bl	8009ec4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80099e0:	d102      	bne.n	80099e8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099f0:	b2d2      	uxtb	r2, r2
 80099f2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099f8:	687a      	ldr	r2, [r7, #4]
 80099fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80099fc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d010      	beq.n	8009a28 <HAL_DMA_Init+0x104>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	2b04      	cmp	r3, #4
 8009a0c:	d80c      	bhi.n	8009a28 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 fa96 	bl	8009f40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a18:	2200      	movs	r2, #0
 8009a1a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009a24:	605a      	str	r2, [r3, #4]
 8009a26:	e008      	b.n	8009a3a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2200      	movs	r2, #0
 8009a38:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2201      	movs	r2, #1
 8009a44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009a50:	2300      	movs	r3, #0
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	40020407 	.word	0x40020407
 8009a60:	bffdfff8 	.word	0xbffdfff8
 8009a64:	cccccccd 	.word	0xcccccccd
 8009a68:	40020000 	.word	0x40020000
 8009a6c:	bffdfbf8 	.word	0xbffdfbf8
 8009a70:	40020400 	.word	0x40020400

08009a74 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d101      	bne.n	8009a94 <HAL_DMA_Start_IT+0x20>
 8009a90:	2302      	movs	r3, #2
 8009a92:	e066      	b.n	8009b62 <HAL_DMA_Start_IT+0xee>
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d155      	bne.n	8009b54 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f022 0201 	bic.w	r2, r2, #1
 8009ac4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	68b9      	ldr	r1, [r7, #8]
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f000 f9bb 	bl	8009e48 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d008      	beq.n	8009aec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f042 020e 	orr.w	r2, r2, #14
 8009ae8:	601a      	str	r2, [r3, #0]
 8009aea:	e00f      	b.n	8009b0c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f022 0204 	bic.w	r2, r2, #4
 8009afa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 020a 	orr.w	r2, r2, #10
 8009b0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d007      	beq.n	8009b2a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b28:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d007      	beq.n	8009b42 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b40:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f042 0201 	orr.w	r2, r2, #1
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	e005      	b.n	8009b60 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3718      	adds	r7, #24
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b085      	sub	sp, #20
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b72:	2300      	movs	r3, #0
 8009b74:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d005      	beq.n	8009b8e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2204      	movs	r2, #4
 8009b86:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	73fb      	strb	r3, [r7, #15]
 8009b8c:	e037      	b.n	8009bfe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f022 020e 	bic.w	r2, r2, #14
 8009b9c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ba8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009bac:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f022 0201 	bic.w	r2, r2, #1
 8009bbc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bc2:	f003 021f 	and.w	r2, r3, #31
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bca:	2101      	movs	r1, #1
 8009bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8009bd0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bd6:	687a      	ldr	r2, [r7, #4]
 8009bd8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009bda:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00c      	beq.n	8009bfe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009bf2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009bfc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2201      	movs	r2, #1
 8009c02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8009c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3714      	adds	r7, #20
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b084      	sub	sp, #16
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c24:	2300      	movs	r3, #0
 8009c26:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	2b02      	cmp	r3, #2
 8009c32:	d00d      	beq.n	8009c50 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2204      	movs	r2, #4
 8009c38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	73fb      	strb	r3, [r7, #15]
 8009c4e:	e047      	b.n	8009ce0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f022 020e 	bic.w	r2, r2, #14
 8009c5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f022 0201 	bic.w	r2, r2, #1
 8009c6e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009c7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c84:	f003 021f 	and.w	r2, r3, #31
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c8c:	2101      	movs	r1, #1
 8009c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8009c92:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009c9c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d00c      	beq.n	8009cc0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009cb4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009cbe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d003      	beq.n	8009ce0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	4798      	blx	r3
    }
  }
  return status;
 8009ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3710      	adds	r7, #16
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b084      	sub	sp, #16
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d06:	f003 031f 	and.w	r3, r3, #31
 8009d0a:	2204      	movs	r2, #4
 8009d0c:	409a      	lsls	r2, r3
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	4013      	ands	r3, r2
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d026      	beq.n	8009d64 <HAL_DMA_IRQHandler+0x7a>
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d021      	beq.n	8009d64 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 0320 	and.w	r3, r3, #32
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d107      	bne.n	8009d3e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f022 0204 	bic.w	r2, r2, #4
 8009d3c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d42:	f003 021f 	and.w	r2, r3, #31
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d4a:	2104      	movs	r1, #4
 8009d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8009d50:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d071      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009d62:	e06c      	b.n	8009e3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d68:	f003 031f 	and.w	r3, r3, #31
 8009d6c:	2202      	movs	r2, #2
 8009d6e:	409a      	lsls	r2, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	4013      	ands	r3, r2
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d02e      	beq.n	8009dd6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	f003 0302 	and.w	r3, r3, #2
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d029      	beq.n	8009dd6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f003 0320 	and.w	r3, r3, #32
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10b      	bne.n	8009da8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f022 020a 	bic.w	r2, r2, #10
 8009d9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2201      	movs	r2, #1
 8009da4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dac:	f003 021f 	and.w	r2, r3, #31
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009db4:	2102      	movs	r1, #2
 8009db6:	fa01 f202 	lsl.w	r2, r1, r2
 8009dba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d038      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009dd4:	e033      	b.n	8009e3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dda:	f003 031f 	and.w	r3, r3, #31
 8009dde:	2208      	movs	r2, #8
 8009de0:	409a      	lsls	r2, r3
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	4013      	ands	r3, r2
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d02a      	beq.n	8009e40 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	f003 0308 	and.w	r3, r3, #8
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d025      	beq.n	8009e40 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f022 020e 	bic.w	r2, r2, #14
 8009e02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e08:	f003 021f 	and.w	r2, r3, #31
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e10:	2101      	movs	r1, #1
 8009e12:	fa01 f202 	lsl.w	r2, r1, r2
 8009e16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d004      	beq.n	8009e40 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009e3e:	bf00      	nop
 8009e40:	bf00      	nop
}
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
 8009e54:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009e5e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d004      	beq.n	8009e72 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009e70:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e76:	f003 021f 	and.w	r2, r3, #31
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e7e:	2101      	movs	r1, #1
 8009e80:	fa01 f202 	lsl.w	r2, r1, r2
 8009e84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	2b10      	cmp	r3, #16
 8009e94:	d108      	bne.n	8009ea8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009ea6:	e007      	b.n	8009eb8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	60da      	str	r2, [r3, #12]
}
 8009eb8:	bf00      	nop
 8009eba:	3714      	adds	r7, #20
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b087      	sub	sp, #28
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	4b16      	ldr	r3, [pc, #88]	; (8009f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d802      	bhi.n	8009ede <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009ed8:	4b15      	ldr	r3, [pc, #84]	; (8009f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009eda:	617b      	str	r3, [r7, #20]
 8009edc:	e001      	b.n	8009ee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8009ede:	4b15      	ldr	r3, [pc, #84]	; (8009f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009ee0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	3b08      	subs	r3, #8
 8009eee:	4a12      	ldr	r2, [pc, #72]	; (8009f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ef4:	091b      	lsrs	r3, r3, #4
 8009ef6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009efc:	089b      	lsrs	r3, r3, #2
 8009efe:	009a      	lsls	r2, r3, #2
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	4413      	add	r3, r2
 8009f04:	461a      	mov	r2, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a0b      	ldr	r2, [pc, #44]	; (8009f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009f0e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f003 031f 	and.w	r3, r3, #31
 8009f16:	2201      	movs	r2, #1
 8009f18:	409a      	lsls	r2, r3
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009f1e:	bf00      	nop
 8009f20:	371c      	adds	r7, #28
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	40020407 	.word	0x40020407
 8009f30:	40020800 	.word	0x40020800
 8009f34:	40020820 	.word	0x40020820
 8009f38:	cccccccd 	.word	0xcccccccd
 8009f3c:	40020880 	.word	0x40020880

08009f40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4b0b      	ldr	r3, [pc, #44]	; (8009f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009f54:	4413      	add	r3, r2
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	461a      	mov	r2, r3
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a08      	ldr	r2, [pc, #32]	; (8009f84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009f62:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	3b01      	subs	r3, #1
 8009f68:	f003 031f 	and.w	r3, r3, #31
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	409a      	lsls	r2, r3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8009f74:	bf00      	nop
 8009f76:	3714      	adds	r7, #20
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr
 8009f80:	1000823f 	.word	0x1000823f
 8009f84:	40020940 	.word	0x40020940

08009f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b087      	sub	sp, #28
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009f92:	2300      	movs	r3, #0
 8009f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009f96:	e15a      	b.n	800a24e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	2101      	movs	r1, #1
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8009fa4:	4013      	ands	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	f000 814c 	beq.w	800a248 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	f003 0303 	and.w	r3, r3, #3
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d005      	beq.n	8009fc8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d130      	bne.n	800a02a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	005b      	lsls	r3, r3, #1
 8009fd2:	2203      	movs	r2, #3
 8009fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd8:	43db      	mvns	r3, r3
 8009fda:	693a      	ldr	r2, [r7, #16]
 8009fdc:	4013      	ands	r3, r2
 8009fde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	68da      	ldr	r2, [r3, #12]
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	005b      	lsls	r3, r3, #1
 8009fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fec:	693a      	ldr	r2, [r7, #16]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	693a      	ldr	r2, [r7, #16]
 8009ff6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009ffe:	2201      	movs	r2, #1
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	fa02 f303 	lsl.w	r3, r2, r3
 800a006:	43db      	mvns	r3, r3
 800a008:	693a      	ldr	r2, [r7, #16]
 800a00a:	4013      	ands	r3, r2
 800a00c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	091b      	lsrs	r3, r3, #4
 800a014:	f003 0201 	and.w	r2, r3, #1
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	fa02 f303 	lsl.w	r3, r2, r3
 800a01e:	693a      	ldr	r2, [r7, #16]
 800a020:	4313      	orrs	r3, r2
 800a022:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	693a      	ldr	r2, [r7, #16]
 800a028:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	f003 0303 	and.w	r3, r3, #3
 800a032:	2b03      	cmp	r3, #3
 800a034:	d017      	beq.n	800a066 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	005b      	lsls	r3, r3, #1
 800a040:	2203      	movs	r2, #3
 800a042:	fa02 f303 	lsl.w	r3, r2, r3
 800a046:	43db      	mvns	r3, r3
 800a048:	693a      	ldr	r2, [r7, #16]
 800a04a:	4013      	ands	r3, r2
 800a04c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	689a      	ldr	r2, [r3, #8]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	005b      	lsls	r3, r3, #1
 800a056:	fa02 f303 	lsl.w	r3, r2, r3
 800a05a:	693a      	ldr	r2, [r7, #16]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	693a      	ldr	r2, [r7, #16]
 800a064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f003 0303 	and.w	r3, r3, #3
 800a06e:	2b02      	cmp	r3, #2
 800a070:	d123      	bne.n	800a0ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	08da      	lsrs	r2, r3, #3
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	3208      	adds	r2, #8
 800a07a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a07e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	f003 0307 	and.w	r3, r3, #7
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	220f      	movs	r2, #15
 800a08a:	fa02 f303 	lsl.w	r3, r2, r3
 800a08e:	43db      	mvns	r3, r3
 800a090:	693a      	ldr	r2, [r7, #16]
 800a092:	4013      	ands	r3, r2
 800a094:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	691a      	ldr	r2, [r3, #16]
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	f003 0307 	and.w	r3, r3, #7
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a6:	693a      	ldr	r2, [r7, #16]
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	08da      	lsrs	r2, r3, #3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	3208      	adds	r2, #8
 800a0b4:	6939      	ldr	r1, [r7, #16]
 800a0b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	2203      	movs	r2, #3
 800a0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ca:	43db      	mvns	r3, r3
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	f003 0203 	and.w	r2, r3, #3
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	005b      	lsls	r3, r3, #1
 800a0de:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	693a      	ldr	r2, [r7, #16]
 800a0ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f000 80a6 	beq.w	800a248 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0fc:	4b5b      	ldr	r3, [pc, #364]	; (800a26c <HAL_GPIO_Init+0x2e4>)
 800a0fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a100:	4a5a      	ldr	r2, [pc, #360]	; (800a26c <HAL_GPIO_Init+0x2e4>)
 800a102:	f043 0301 	orr.w	r3, r3, #1
 800a106:	6613      	str	r3, [r2, #96]	; 0x60
 800a108:	4b58      	ldr	r3, [pc, #352]	; (800a26c <HAL_GPIO_Init+0x2e4>)
 800a10a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	60bb      	str	r3, [r7, #8]
 800a112:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a114:	4a56      	ldr	r2, [pc, #344]	; (800a270 <HAL_GPIO_Init+0x2e8>)
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	089b      	lsrs	r3, r3, #2
 800a11a:	3302      	adds	r3, #2
 800a11c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a120:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	f003 0303 	and.w	r3, r3, #3
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	220f      	movs	r2, #15
 800a12c:	fa02 f303 	lsl.w	r3, r2, r3
 800a130:	43db      	mvns	r3, r3
 800a132:	693a      	ldr	r2, [r7, #16]
 800a134:	4013      	ands	r3, r2
 800a136:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a13e:	d01f      	beq.n	800a180 <HAL_GPIO_Init+0x1f8>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a4c      	ldr	r2, [pc, #304]	; (800a274 <HAL_GPIO_Init+0x2ec>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d019      	beq.n	800a17c <HAL_GPIO_Init+0x1f4>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a4b      	ldr	r2, [pc, #300]	; (800a278 <HAL_GPIO_Init+0x2f0>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d013      	beq.n	800a178 <HAL_GPIO_Init+0x1f0>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a4a      	ldr	r2, [pc, #296]	; (800a27c <HAL_GPIO_Init+0x2f4>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d00d      	beq.n	800a174 <HAL_GPIO_Init+0x1ec>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a49      	ldr	r2, [pc, #292]	; (800a280 <HAL_GPIO_Init+0x2f8>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d007      	beq.n	800a170 <HAL_GPIO_Init+0x1e8>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a48      	ldr	r2, [pc, #288]	; (800a284 <HAL_GPIO_Init+0x2fc>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d101      	bne.n	800a16c <HAL_GPIO_Init+0x1e4>
 800a168:	2305      	movs	r3, #5
 800a16a:	e00a      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a16c:	2306      	movs	r3, #6
 800a16e:	e008      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a170:	2304      	movs	r3, #4
 800a172:	e006      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a174:	2303      	movs	r3, #3
 800a176:	e004      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a178:	2302      	movs	r3, #2
 800a17a:	e002      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a17c:	2301      	movs	r3, #1
 800a17e:	e000      	b.n	800a182 <HAL_GPIO_Init+0x1fa>
 800a180:	2300      	movs	r3, #0
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	f002 0203 	and.w	r2, r2, #3
 800a188:	0092      	lsls	r2, r2, #2
 800a18a:	4093      	lsls	r3, r2
 800a18c:	693a      	ldr	r2, [r7, #16]
 800a18e:	4313      	orrs	r3, r2
 800a190:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a192:	4937      	ldr	r1, [pc, #220]	; (800a270 <HAL_GPIO_Init+0x2e8>)
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	089b      	lsrs	r3, r3, #2
 800a198:	3302      	adds	r3, #2
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a1a0:	4b39      	ldr	r3, [pc, #228]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	43db      	mvns	r3, r3
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d003      	beq.n	800a1c4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a1c4:	4a30      	ldr	r2, [pc, #192]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a1ca:	4b2f      	ldr	r3, [pc, #188]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	43db      	mvns	r3, r3
 800a1d4:	693a      	ldr	r2, [r7, #16]
 800a1d6:	4013      	ands	r3, r2
 800a1d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d003      	beq.n	800a1ee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a1e6:	693a      	ldr	r2, [r7, #16]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a1ee:	4a26      	ldr	r2, [pc, #152]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a1f4:	4b24      	ldr	r3, [pc, #144]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	43db      	mvns	r3, r3
 800a1fe:	693a      	ldr	r2, [r7, #16]
 800a200:	4013      	ands	r3, r2
 800a202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d003      	beq.n	800a218 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a210:	693a      	ldr	r2, [r7, #16]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	4313      	orrs	r3, r2
 800a216:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a218:	4a1b      	ldr	r2, [pc, #108]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a21e:	4b1a      	ldr	r3, [pc, #104]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	43db      	mvns	r3, r3
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	4013      	ands	r3, r2
 800a22c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a23a:	693a      	ldr	r2, [r7, #16]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	4313      	orrs	r3, r2
 800a240:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a242:	4a11      	ldr	r2, [pc, #68]	; (800a288 <HAL_GPIO_Init+0x300>)
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	3301      	adds	r3, #1
 800a24c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	fa22 f303 	lsr.w	r3, r2, r3
 800a258:	2b00      	cmp	r3, #0
 800a25a:	f47f ae9d 	bne.w	8009f98 <HAL_GPIO_Init+0x10>
  }
}
 800a25e:	bf00      	nop
 800a260:	bf00      	nop
 800a262:	371c      	adds	r7, #28
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	40021000 	.word	0x40021000
 800a270:	40010000 	.word	0x40010000
 800a274:	48000400 	.word	0x48000400
 800a278:	48000800 	.word	0x48000800
 800a27c:	48000c00 	.word	0x48000c00
 800a280:	48001000 	.word	0x48001000
 800a284:	48001400 	.word	0x48001400
 800a288:	40010400 	.word	0x40010400

0800a28c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b083      	sub	sp, #12
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	460b      	mov	r3, r1
 800a296:	807b      	strh	r3, [r7, #2]
 800a298:	4613      	mov	r3, r2
 800a29a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a29c:	787b      	ldrb	r3, [r7, #1]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d003      	beq.n	800a2aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a2a2:	887a      	ldrh	r2, [r7, #2]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a2a8:	e002      	b.n	800a2b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a2aa:	887a      	ldrh	r2, [r7, #2]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a2b0:	bf00      	nop
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b085      	sub	sp, #20
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	695b      	ldr	r3, [r3, #20]
 800a2cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a2ce:	887a      	ldrh	r2, [r7, #2]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	4013      	ands	r3, r2
 800a2d4:	041a      	lsls	r2, r3, #16
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	43d9      	mvns	r1, r3
 800a2da:	887b      	ldrh	r3, [r7, #2]
 800a2dc:	400b      	ands	r3, r1
 800a2de:	431a      	orrs	r2, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	619a      	str	r2, [r3, #24]
}
 800a2e4:	bf00      	nop
 800a2e6:	3714      	adds	r7, #20
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800a2fa:	4b08      	ldr	r3, [pc, #32]	; (800a31c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a2fc:	695a      	ldr	r2, [r3, #20]
 800a2fe:	88fb      	ldrh	r3, [r7, #6]
 800a300:	4013      	ands	r3, r2
 800a302:	2b00      	cmp	r3, #0
 800a304:	d006      	beq.n	800a314 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a306:	4a05      	ldr	r2, [pc, #20]	; (800a31c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a308:	88fb      	ldrh	r3, [r7, #6]
 800a30a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a30c:	88fb      	ldrh	r3, [r7, #6]
 800a30e:	4618      	mov	r0, r3
 800a310:	f000 f806 	bl	800a320 <HAL_GPIO_EXTI_Callback>
  }
}
 800a314:	bf00      	nop
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	40010400 	.word	0x40010400

0800a320 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	4603      	mov	r3, r0
 800a328:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800a32a:	bf00      	nop
 800a32c:	370c      	adds	r7, #12
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b082      	sub	sp, #8
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e081      	b.n	800a44c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b00      	cmp	r3, #0
 800a352:	d106      	bne.n	800a362 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7fc f997 	bl	8006690 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2224      	movs	r2, #36	; 0x24
 800a366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	681a      	ldr	r2, [r3, #0]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f022 0201 	bic.w	r2, r2, #1
 800a378:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	685a      	ldr	r2, [r3, #4]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a386:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	689a      	ldr	r2, [r3, #8]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a396:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d107      	bne.n	800a3b0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	689a      	ldr	r2, [r3, #8]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a3ac:	609a      	str	r2, [r3, #8]
 800a3ae:	e006      	b.n	800a3be <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	689a      	ldr	r2, [r3, #8]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a3bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d104      	bne.n	800a3d0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a3ce:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	6812      	ldr	r2, [r2, #0]
 800a3da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a3de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a3e2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68da      	ldr	r2, [r3, #12]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a3f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	691a      	ldr	r2, [r3, #16]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	699b      	ldr	r3, [r3, #24]
 800a404:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	69d9      	ldr	r1, [r3, #28]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a1a      	ldr	r2, [r3, #32]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	430a      	orrs	r2, r1
 800a41c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f042 0201 	orr.w	r2, r2, #1
 800a42c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2200      	movs	r2, #0
 800a432:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2220      	movs	r2, #32
 800a438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}

0800a454 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b088      	sub	sp, #32
 800a458:	af02      	add	r7, sp, #8
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	4608      	mov	r0, r1
 800a45e:	4611      	mov	r1, r2
 800a460:	461a      	mov	r2, r3
 800a462:	4603      	mov	r3, r0
 800a464:	817b      	strh	r3, [r7, #10]
 800a466:	460b      	mov	r3, r1
 800a468:	813b      	strh	r3, [r7, #8]
 800a46a:	4613      	mov	r3, r2
 800a46c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a474:	b2db      	uxtb	r3, r3
 800a476:	2b20      	cmp	r3, #32
 800a478:	f040 80f9 	bne.w	800a66e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d002      	beq.n	800a488 <HAL_I2C_Mem_Write+0x34>
 800a482:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a484:	2b00      	cmp	r3, #0
 800a486:	d105      	bne.n	800a494 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a48e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800a490:	2301      	movs	r3, #1
 800a492:	e0ed      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d101      	bne.n	800a4a2 <HAL_I2C_Mem_Write+0x4e>
 800a49e:	2302      	movs	r3, #2
 800a4a0:	e0e6      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a4aa:	f7fd ff21 	bl	80082f0 <HAL_GetTick>
 800a4ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	9300      	str	r3, [sp, #0]
 800a4b4:	2319      	movs	r3, #25
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a4bc:	68f8      	ldr	r0, [r7, #12]
 800a4be:	f000 fac3 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d001      	beq.n	800a4cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e0d1      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2221      	movs	r2, #33	; 0x21
 800a4d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2240      	movs	r2, #64	; 0x40
 800a4d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	6a3a      	ldr	r2, [r7, #32]
 800a4e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a4ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a4f4:	88f8      	ldrh	r0, [r7, #6]
 800a4f6:	893a      	ldrh	r2, [r7, #8]
 800a4f8:	8979      	ldrh	r1, [r7, #10]
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	9301      	str	r3, [sp, #4]
 800a4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a500:	9300      	str	r3, [sp, #0]
 800a502:	4603      	mov	r3, r0
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	f000 f9d3 	bl	800a8b0 <I2C_RequestMemoryWrite>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d005      	beq.n	800a51c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	2200      	movs	r2, #0
 800a514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800a518:	2301      	movs	r3, #1
 800a51a:	e0a9      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a520:	b29b      	uxth	r3, r3
 800a522:	2bff      	cmp	r3, #255	; 0xff
 800a524:	d90e      	bls.n	800a544 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	22ff      	movs	r2, #255	; 0xff
 800a52a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a530:	b2da      	uxtb	r2, r3
 800a532:	8979      	ldrh	r1, [r7, #10]
 800a534:	2300      	movs	r3, #0
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f000 fc2b 	bl	800ad98 <I2C_TransferConfig>
 800a542:	e00f      	b.n	800a564 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a548:	b29a      	uxth	r2, r3
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a552:	b2da      	uxtb	r2, r3
 800a554:	8979      	ldrh	r1, [r7, #10]
 800a556:	2300      	movs	r3, #0
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f000 fc1a 	bl	800ad98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a564:	697a      	ldr	r2, [r7, #20]
 800a566:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f000 faad 	bl	800aac8 <I2C_WaitOnTXISFlagUntilTimeout>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a574:	2301      	movs	r3, #1
 800a576:	e07b      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a57c:	781a      	ldrb	r2, [r3, #0]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a588:	1c5a      	adds	r2, r3, #1
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a592:	b29b      	uxth	r3, r3
 800a594:	3b01      	subs	r3, #1
 800a596:	b29a      	uxth	r2, r3
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5a0:	3b01      	subs	r3, #1
 800a5a2:	b29a      	uxth	r2, r3
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d034      	beq.n	800a61c <HAL_I2C_Mem_Write+0x1c8>
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d130      	bne.n	800a61c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	9300      	str	r3, [sp, #0]
 800a5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	2180      	movs	r1, #128	; 0x80
 800a5c4:	68f8      	ldr	r0, [r7, #12]
 800a5c6:	f000 fa3f 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d001      	beq.n	800a5d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e04d      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	2bff      	cmp	r3, #255	; 0xff
 800a5dc:	d90e      	bls.n	800a5fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	22ff      	movs	r2, #255	; 0xff
 800a5e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5e8:	b2da      	uxtb	r2, r3
 800a5ea:	8979      	ldrh	r1, [r7, #10]
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	9300      	str	r3, [sp, #0]
 800a5f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a5f4:	68f8      	ldr	r0, [r7, #12]
 800a5f6:	f000 fbcf 	bl	800ad98 <I2C_TransferConfig>
 800a5fa:	e00f      	b.n	800a61c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a600:	b29a      	uxth	r2, r3
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	8979      	ldrh	r1, [r7, #10]
 800a60e:	2300      	movs	r3, #0
 800a610:	9300      	str	r3, [sp, #0]
 800a612:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a616:	68f8      	ldr	r0, [r7, #12]
 800a618:	f000 fbbe 	bl	800ad98 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a620:	b29b      	uxth	r3, r3
 800a622:	2b00      	cmp	r3, #0
 800a624:	d19e      	bne.n	800a564 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a626:	697a      	ldr	r2, [r7, #20]
 800a628:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f000 fa8c 	bl	800ab48 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a630:	4603      	mov	r3, r0
 800a632:	2b00      	cmp	r3, #0
 800a634:	d001      	beq.n	800a63a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e01a      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2220      	movs	r2, #32
 800a640:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	6859      	ldr	r1, [r3, #4]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681a      	ldr	r2, [r3, #0]
 800a64c:	4b0a      	ldr	r3, [pc, #40]	; (800a678 <HAL_I2C_Mem_Write+0x224>)
 800a64e:	400b      	ands	r3, r1
 800a650:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2220      	movs	r2, #32
 800a656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	e000      	b.n	800a670 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a66e:	2302      	movs	r3, #2
  }
}
 800a670:	4618      	mov	r0, r3
 800a672:	3718      	adds	r7, #24
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}
 800a678:	fe00e800 	.word	0xfe00e800

0800a67c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b088      	sub	sp, #32
 800a680:	af02      	add	r7, sp, #8
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	4608      	mov	r0, r1
 800a686:	4611      	mov	r1, r2
 800a688:	461a      	mov	r2, r3
 800a68a:	4603      	mov	r3, r0
 800a68c:	817b      	strh	r3, [r7, #10]
 800a68e:	460b      	mov	r3, r1
 800a690:	813b      	strh	r3, [r7, #8]
 800a692:	4613      	mov	r3, r2
 800a694:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b20      	cmp	r3, #32
 800a6a0:	f040 80fd 	bne.w	800a89e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6a4:	6a3b      	ldr	r3, [r7, #32]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d002      	beq.n	800a6b0 <HAL_I2C_Mem_Read+0x34>
 800a6aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d105      	bne.n	800a6bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a6b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e0f1      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d101      	bne.n	800a6ca <HAL_I2C_Mem_Read+0x4e>
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	e0ea      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a6d2:	f7fd fe0d 	bl	80082f0 <HAL_GetTick>
 800a6d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	2319      	movs	r3, #25
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a6e4:	68f8      	ldr	r0, [r7, #12]
 800a6e6:	f000 f9af 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d001      	beq.n	800a6f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e0d5      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2222      	movs	r2, #34	; 0x22
 800a6f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2240      	movs	r2, #64	; 0x40
 800a700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2200      	movs	r2, #0
 800a708:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	6a3a      	ldr	r2, [r7, #32]
 800a70e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a714:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2200      	movs	r2, #0
 800a71a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a71c:	88f8      	ldrh	r0, [r7, #6]
 800a71e:	893a      	ldrh	r2, [r7, #8]
 800a720:	8979      	ldrh	r1, [r7, #10]
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	9301      	str	r3, [sp, #4]
 800a726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a728:	9300      	str	r3, [sp, #0]
 800a72a:	4603      	mov	r3, r0
 800a72c:	68f8      	ldr	r0, [r7, #12]
 800a72e:	f000 f913 	bl	800a958 <I2C_RequestMemoryRead>
 800a732:	4603      	mov	r3, r0
 800a734:	2b00      	cmp	r3, #0
 800a736:	d005      	beq.n	800a744 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2200      	movs	r2, #0
 800a73c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800a740:	2301      	movs	r3, #1
 800a742:	e0ad      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a748:	b29b      	uxth	r3, r3
 800a74a:	2bff      	cmp	r3, #255	; 0xff
 800a74c:	d90e      	bls.n	800a76c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	22ff      	movs	r2, #255	; 0xff
 800a752:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	8979      	ldrh	r1, [r7, #10]
 800a75c:	4b52      	ldr	r3, [pc, #328]	; (800a8a8 <HAL_I2C_Mem_Read+0x22c>)
 800a75e:	9300      	str	r3, [sp, #0]
 800a760:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a764:	68f8      	ldr	r0, [r7, #12]
 800a766:	f000 fb17 	bl	800ad98 <I2C_TransferConfig>
 800a76a:	e00f      	b.n	800a78c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a770:	b29a      	uxth	r2, r3
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a77a:	b2da      	uxtb	r2, r3
 800a77c:	8979      	ldrh	r1, [r7, #10]
 800a77e:	4b4a      	ldr	r3, [pc, #296]	; (800a8a8 <HAL_I2C_Mem_Read+0x22c>)
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a786:	68f8      	ldr	r0, [r7, #12]
 800a788:	f000 fb06 	bl	800ad98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	9300      	str	r3, [sp, #0]
 800a790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a792:	2200      	movs	r2, #0
 800a794:	2104      	movs	r1, #4
 800a796:	68f8      	ldr	r0, [r7, #12]
 800a798:	f000 f956 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a79c:	4603      	mov	r3, r0
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d001      	beq.n	800a7a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e07c      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b0:	b2d2      	uxtb	r2, r2
 800a7b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b8:	1c5a      	adds	r2, r3, #1
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7c2:	3b01      	subs	r3, #1
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	b29a      	uxth	r2, r3
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d034      	beq.n	800a84c <HAL_I2C_Mem_Read+0x1d0>
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d130      	bne.n	800a84c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2180      	movs	r1, #128	; 0x80
 800a7f4:	68f8      	ldr	r0, [r7, #12]
 800a7f6:	f000 f927 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d001      	beq.n	800a804 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a800:	2301      	movs	r3, #1
 800a802:	e04d      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a808:	b29b      	uxth	r3, r3
 800a80a:	2bff      	cmp	r3, #255	; 0xff
 800a80c:	d90e      	bls.n	800a82c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	22ff      	movs	r2, #255	; 0xff
 800a812:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a818:	b2da      	uxtb	r2, r3
 800a81a:	8979      	ldrh	r1, [r7, #10]
 800a81c:	2300      	movs	r3, #0
 800a81e:	9300      	str	r3, [sp, #0]
 800a820:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a824:	68f8      	ldr	r0, [r7, #12]
 800a826:	f000 fab7 	bl	800ad98 <I2C_TransferConfig>
 800a82a:	e00f      	b.n	800a84c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a830:	b29a      	uxth	r2, r3
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a83a:	b2da      	uxtb	r2, r3
 800a83c:	8979      	ldrh	r1, [r7, #10]
 800a83e:	2300      	movs	r3, #0
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f000 faa6 	bl	800ad98 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a850:	b29b      	uxth	r3, r3
 800a852:	2b00      	cmp	r3, #0
 800a854:	d19a      	bne.n	800a78c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a856:	697a      	ldr	r2, [r7, #20]
 800a858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f000 f974 	bl	800ab48 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a860:	4603      	mov	r3, r0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d001      	beq.n	800a86a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	e01a      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2220      	movs	r2, #32
 800a870:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	6859      	ldr	r1, [r3, #4]
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681a      	ldr	r2, [r3, #0]
 800a87c:	4b0b      	ldr	r3, [pc, #44]	; (800a8ac <HAL_I2C_Mem_Read+0x230>)
 800a87e:	400b      	ands	r3, r1
 800a880:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2220      	movs	r2, #32
 800a886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2200      	movs	r2, #0
 800a88e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2200      	movs	r2, #0
 800a896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a89a:	2300      	movs	r3, #0
 800a89c:	e000      	b.n	800a8a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a89e:	2302      	movs	r3, #2
  }
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}
 800a8a8:	80002400 	.word	0x80002400
 800a8ac:	fe00e800 	.word	0xfe00e800

0800a8b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af02      	add	r7, sp, #8
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	4608      	mov	r0, r1
 800a8ba:	4611      	mov	r1, r2
 800a8bc:	461a      	mov	r2, r3
 800a8be:	4603      	mov	r3, r0
 800a8c0:	817b      	strh	r3, [r7, #10]
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	813b      	strh	r3, [r7, #8]
 800a8c6:	4613      	mov	r3, r2
 800a8c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a8ca:	88fb      	ldrh	r3, [r7, #6]
 800a8cc:	b2da      	uxtb	r2, r3
 800a8ce:	8979      	ldrh	r1, [r7, #10]
 800a8d0:	4b20      	ldr	r3, [pc, #128]	; (800a954 <I2C_RequestMemoryWrite+0xa4>)
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a8d8:	68f8      	ldr	r0, [r7, #12]
 800a8da:	f000 fa5d 	bl	800ad98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a8de:	69fa      	ldr	r2, [r7, #28]
 800a8e0:	69b9      	ldr	r1, [r7, #24]
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f000 f8f0 	bl	800aac8 <I2C_WaitOnTXISFlagUntilTimeout>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d001      	beq.n	800a8f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	e02c      	b.n	800a94c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a8f2:	88fb      	ldrh	r3, [r7, #6]
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d105      	bne.n	800a904 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a8f8:	893b      	ldrh	r3, [r7, #8]
 800a8fa:	b2da      	uxtb	r2, r3
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	629a      	str	r2, [r3, #40]	; 0x28
 800a902:	e015      	b.n	800a930 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a904:	893b      	ldrh	r3, [r7, #8]
 800a906:	0a1b      	lsrs	r3, r3, #8
 800a908:	b29b      	uxth	r3, r3
 800a90a:	b2da      	uxtb	r2, r3
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a912:	69fa      	ldr	r2, [r7, #28]
 800a914:	69b9      	ldr	r1, [r7, #24]
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f000 f8d6 	bl	800aac8 <I2C_WaitOnTXISFlagUntilTimeout>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e012      	b.n	800a94c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a926:	893b      	ldrh	r3, [r7, #8]
 800a928:	b2da      	uxtb	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a930:	69fb      	ldr	r3, [r7, #28]
 800a932:	9300      	str	r3, [sp, #0]
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	2200      	movs	r2, #0
 800a938:	2180      	movs	r1, #128	; 0x80
 800a93a:	68f8      	ldr	r0, [r7, #12]
 800a93c:	f000 f884 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a940:	4603      	mov	r3, r0
 800a942:	2b00      	cmp	r3, #0
 800a944:	d001      	beq.n	800a94a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a946:	2301      	movs	r3, #1
 800a948:	e000      	b.n	800a94c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3710      	adds	r7, #16
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	80002000 	.word	0x80002000

0800a958 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b086      	sub	sp, #24
 800a95c:	af02      	add	r7, sp, #8
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	4608      	mov	r0, r1
 800a962:	4611      	mov	r1, r2
 800a964:	461a      	mov	r2, r3
 800a966:	4603      	mov	r3, r0
 800a968:	817b      	strh	r3, [r7, #10]
 800a96a:	460b      	mov	r3, r1
 800a96c:	813b      	strh	r3, [r7, #8]
 800a96e:	4613      	mov	r3, r2
 800a970:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a972:	88fb      	ldrh	r3, [r7, #6]
 800a974:	b2da      	uxtb	r2, r3
 800a976:	8979      	ldrh	r1, [r7, #10]
 800a978:	4b20      	ldr	r3, [pc, #128]	; (800a9fc <I2C_RequestMemoryRead+0xa4>)
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	2300      	movs	r3, #0
 800a97e:	68f8      	ldr	r0, [r7, #12]
 800a980:	f000 fa0a 	bl	800ad98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a984:	69fa      	ldr	r2, [r7, #28]
 800a986:	69b9      	ldr	r1, [r7, #24]
 800a988:	68f8      	ldr	r0, [r7, #12]
 800a98a:	f000 f89d 	bl	800aac8 <I2C_WaitOnTXISFlagUntilTimeout>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	d001      	beq.n	800a998 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a994:	2301      	movs	r3, #1
 800a996:	e02c      	b.n	800a9f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a998:	88fb      	ldrh	r3, [r7, #6]
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d105      	bne.n	800a9aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a99e:	893b      	ldrh	r3, [r7, #8]
 800a9a0:	b2da      	uxtb	r2, r3
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	629a      	str	r2, [r3, #40]	; 0x28
 800a9a8:	e015      	b.n	800a9d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a9aa:	893b      	ldrh	r3, [r7, #8]
 800a9ac:	0a1b      	lsrs	r3, r3, #8
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	b2da      	uxtb	r2, r3
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9b8:	69fa      	ldr	r2, [r7, #28]
 800a9ba:	69b9      	ldr	r1, [r7, #24]
 800a9bc:	68f8      	ldr	r0, [r7, #12]
 800a9be:	f000 f883 	bl	800aac8 <I2C_WaitOnTXISFlagUntilTimeout>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d001      	beq.n	800a9cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e012      	b.n	800a9f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a9cc:	893b      	ldrh	r3, [r7, #8]
 800a9ce:	b2da      	uxtb	r2, r3
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a9d6:	69fb      	ldr	r3, [r7, #28]
 800a9d8:	9300      	str	r3, [sp, #0]
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	2140      	movs	r1, #64	; 0x40
 800a9e0:	68f8      	ldr	r0, [r7, #12]
 800a9e2:	f000 f831 	bl	800aa48 <I2C_WaitOnFlagUntilTimeout>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d001      	beq.n	800a9f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e000      	b.n	800a9f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a9f0:	2300      	movs	r3, #0
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3710      	adds	r7, #16
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	80002000 	.word	0x80002000

0800aa00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b083      	sub	sp, #12
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	699b      	ldr	r3, [r3, #24]
 800aa0e:	f003 0302 	and.w	r3, r3, #2
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d103      	bne.n	800aa1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	699b      	ldr	r3, [r3, #24]
 800aa24:	f003 0301 	and.w	r3, r3, #1
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d007      	beq.n	800aa3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	699a      	ldr	r2, [r3, #24]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f042 0201 	orr.w	r2, r2, #1
 800aa3a:	619a      	str	r2, [r3, #24]
  }
}
 800aa3c:	bf00      	nop
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa46:	4770      	bx	lr

0800aa48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b084      	sub	sp, #16
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	603b      	str	r3, [r7, #0]
 800aa54:	4613      	mov	r3, r2
 800aa56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aa58:	e022      	b.n	800aaa0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa60:	d01e      	beq.n	800aaa0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa62:	f7fd fc45 	bl	80082f0 <HAL_GetTick>
 800aa66:	4602      	mov	r2, r0
 800aa68:	69bb      	ldr	r3, [r7, #24]
 800aa6a:	1ad3      	subs	r3, r2, r3
 800aa6c:	683a      	ldr	r2, [r7, #0]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d302      	bcc.n	800aa78 <I2C_WaitOnFlagUntilTimeout+0x30>
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d113      	bne.n	800aaa0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa7c:	f043 0220 	orr.w	r2, r3, #32
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2220      	movs	r2, #32
 800aa88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e00f      	b.n	800aac0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	699a      	ldr	r2, [r3, #24]
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	bf0c      	ite	eq
 800aab0:	2301      	moveq	r3, #1
 800aab2:	2300      	movne	r3, #0
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	461a      	mov	r2, r3
 800aab8:	79fb      	ldrb	r3, [r7, #7]
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d0cd      	beq.n	800aa5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3710      	adds	r7, #16
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b084      	sub	sp, #16
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	60b9      	str	r1, [r7, #8]
 800aad2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aad4:	e02c      	b.n	800ab30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aad6:	687a      	ldr	r2, [r7, #4]
 800aad8:	68b9      	ldr	r1, [r7, #8]
 800aada:	68f8      	ldr	r0, [r7, #12]
 800aadc:	f000 f870 	bl	800abc0 <I2C_IsErrorOccurred>
 800aae0:	4603      	mov	r3, r0
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d001      	beq.n	800aaea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e02a      	b.n	800ab40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf0:	d01e      	beq.n	800ab30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaf2:	f7fd fbfd 	bl	80082f0 <HAL_GetTick>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	1ad3      	subs	r3, r2, r3
 800aafc:	68ba      	ldr	r2, [r7, #8]
 800aafe:	429a      	cmp	r2, r3
 800ab00:	d302      	bcc.n	800ab08 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d113      	bne.n	800ab30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab0c:	f043 0220 	orr.w	r2, r3, #32
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2220      	movs	r2, #32
 800ab18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2200      	movs	r2, #0
 800ab28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e007      	b.n	800ab40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	699b      	ldr	r3, [r3, #24]
 800ab36:	f003 0302 	and.w	r3, r3, #2
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	d1cb      	bne.n	800aad6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ab54:	e028      	b.n	800aba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	68b9      	ldr	r1, [r7, #8]
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	f000 f830 	bl	800abc0 <I2C_IsErrorOccurred>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d001      	beq.n	800ab6a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e026      	b.n	800abb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab6a:	f7fd fbc1 	bl	80082f0 <HAL_GetTick>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	1ad3      	subs	r3, r2, r3
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d302      	bcc.n	800ab80 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d113      	bne.n	800aba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab84:	f043 0220 	orr.w	r2, r3, #32
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2220      	movs	r2, #32
 800ab90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2200      	movs	r2, #0
 800ab98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	e007      	b.n	800abb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	699b      	ldr	r3, [r3, #24]
 800abae:	f003 0320 	and.w	r3, r3, #32
 800abb2:	2b20      	cmp	r3, #32
 800abb4:	d1cf      	bne.n	800ab56 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3710      	adds	r7, #16
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b08a      	sub	sp, #40	; 0x28
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abcc:	2300      	movs	r3, #0
 800abce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	699b      	ldr	r3, [r3, #24]
 800abd8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800abda:	2300      	movs	r3, #0
 800abdc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	f003 0310 	and.w	r3, r3, #16
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d075      	beq.n	800acd8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	2210      	movs	r2, #16
 800abf2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800abf4:	e056      	b.n	800aca4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abfc:	d052      	beq.n	800aca4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800abfe:	f7fd fb77 	bl	80082f0 <HAL_GetTick>
 800ac02:	4602      	mov	r2, r0
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	1ad3      	subs	r3, r2, r3
 800ac08:	68ba      	ldr	r2, [r7, #8]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d302      	bcc.n	800ac14 <I2C_IsErrorOccurred+0x54>
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d147      	bne.n	800aca4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ac26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac36:	d12e      	bne.n	800ac96 <I2C_IsErrorOccurred+0xd6>
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac3e:	d02a      	beq.n	800ac96 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800ac40:	7cfb      	ldrb	r3, [r7, #19]
 800ac42:	2b20      	cmp	r3, #32
 800ac44:	d027      	beq.n	800ac96 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac54:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800ac56:	f7fd fb4b 	bl	80082f0 <HAL_GetTick>
 800ac5a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac5c:	e01b      	b.n	800ac96 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800ac5e:	f7fd fb47 	bl	80082f0 <HAL_GetTick>
 800ac62:	4602      	mov	r2, r0
 800ac64:	69fb      	ldr	r3, [r7, #28]
 800ac66:	1ad3      	subs	r3, r2, r3
 800ac68:	2b19      	cmp	r3, #25
 800ac6a:	d914      	bls.n	800ac96 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac70:	f043 0220 	orr.w	r2, r3, #32
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	2220      	movs	r2, #32
 800ac7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2200      	movs	r2, #0
 800ac84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800ac90:	2301      	movs	r3, #1
 800ac92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	699b      	ldr	r3, [r3, #24]
 800ac9c:	f003 0320 	and.w	r3, r3, #32
 800aca0:	2b20      	cmp	r3, #32
 800aca2:	d1dc      	bne.n	800ac5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	f003 0320 	and.w	r3, r3, #32
 800acae:	2b20      	cmp	r3, #32
 800acb0:	d003      	beq.n	800acba <I2C_IsErrorOccurred+0xfa>
 800acb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d09d      	beq.n	800abf6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800acba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d103      	bne.n	800acca <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	2220      	movs	r2, #32
 800acc8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	f043 0304 	orr.w	r3, r3, #4
 800acd0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800acd2:	2301      	movs	r3, #1
 800acd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	699b      	ldr	r3, [r3, #24]
 800acde:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00b      	beq.n	800ad02 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800acea:	6a3b      	ldr	r3, [r7, #32]
 800acec:	f043 0301 	orr.w	r3, r3, #1
 800acf0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800acfa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ad02:	69bb      	ldr	r3, [r7, #24]
 800ad04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00b      	beq.n	800ad24 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	f043 0308 	orr.w	r3, r3, #8
 800ad12:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ad1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00b      	beq.n	800ad46 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ad2e:	6a3b      	ldr	r3, [r7, #32]
 800ad30:	f043 0302 	orr.w	r3, r3, #2
 800ad34:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ad3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ad40:	2301      	movs	r3, #1
 800ad42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800ad46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d01c      	beq.n	800ad88 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ad4e:	68f8      	ldr	r0, [r7, #12]
 800ad50:	f7ff fe56 	bl	800aa00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6859      	ldr	r1, [r3, #4]
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	4b0d      	ldr	r3, [pc, #52]	; (800ad94 <I2C_IsErrorOccurred+0x1d4>)
 800ad60:	400b      	ands	r3, r1
 800ad62:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad68:	6a3b      	ldr	r3, [r7, #32]
 800ad6a:	431a      	orrs	r2, r3
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2220      	movs	r2, #32
 800ad74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	2200      	movs	r2, #0
 800ad84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800ad88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3728      	adds	r7, #40	; 0x28
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	fe00e800 	.word	0xfe00e800

0800ad98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	607b      	str	r3, [r7, #4]
 800ada2:	460b      	mov	r3, r1
 800ada4:	817b      	strh	r3, [r7, #10]
 800ada6:	4613      	mov	r3, r2
 800ada8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800adaa:	897b      	ldrh	r3, [r7, #10]
 800adac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800adb0:	7a7b      	ldrb	r3, [r7, #9]
 800adb2:	041b      	lsls	r3, r3, #16
 800adb4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800adb8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800adbe:	6a3b      	ldr	r3, [r7, #32]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adc6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	685a      	ldr	r2, [r3, #4]
 800adce:	6a3b      	ldr	r3, [r7, #32]
 800add0:	0d5b      	lsrs	r3, r3, #21
 800add2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800add6:	4b08      	ldr	r3, [pc, #32]	; (800adf8 <I2C_TransferConfig+0x60>)
 800add8:	430b      	orrs	r3, r1
 800adda:	43db      	mvns	r3, r3
 800addc:	ea02 0103 	and.w	r1, r2, r3
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	697a      	ldr	r2, [r7, #20]
 800ade6:	430a      	orrs	r2, r1
 800ade8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800adea:	bf00      	nop
 800adec:	371c      	adds	r7, #28
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	03ff63ff 	.word	0x03ff63ff

0800adfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	2b20      	cmp	r3, #32
 800ae10:	d138      	bne.n	800ae84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d101      	bne.n	800ae20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	e032      	b.n	800ae86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2224      	movs	r2, #36	; 0x24
 800ae2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f022 0201 	bic.w	r2, r2, #1
 800ae3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ae4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	6819      	ldr	r1, [r3, #0]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	683a      	ldr	r2, [r7, #0]
 800ae5c:	430a      	orrs	r2, r1
 800ae5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f042 0201 	orr.w	r2, r2, #1
 800ae6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2220      	movs	r2, #32
 800ae74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ae80:	2300      	movs	r3, #0
 800ae82:	e000      	b.n	800ae86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ae84:	2302      	movs	r3, #2
  }
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	370c      	adds	r7, #12
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr

0800ae92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ae92:	b480      	push	{r7}
 800ae94:	b085      	sub	sp, #20
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
 800ae9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	2b20      	cmp	r3, #32
 800aea6:	d139      	bne.n	800af1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d101      	bne.n	800aeb6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800aeb2:	2302      	movs	r3, #2
 800aeb4:	e033      	b.n	800af1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2224      	movs	r2, #36	; 0x24
 800aec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f022 0201 	bic.w	r2, r2, #1
 800aed4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800aee4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	021b      	lsls	r3, r3, #8
 800aeea:	68fa      	ldr	r2, [r7, #12]
 800aeec:	4313      	orrs	r3, r2
 800aeee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	681a      	ldr	r2, [r3, #0]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f042 0201 	orr.w	r2, r2, #1
 800af06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2220      	movs	r2, #32
 800af0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2200      	movs	r2, #0
 800af14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	e000      	b.n	800af1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800af1c:	2302      	movs	r3, #2
  }
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3714      	adds	r7, #20
 800af22:	46bd      	mov	sp, r7
 800af24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af28:	4770      	bx	lr

0800af2a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800af2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af2c:	b08b      	sub	sp, #44	; 0x2c
 800af2e:	af06      	add	r7, sp, #24
 800af30:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d101      	bne.n	800af3c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800af38:	2301      	movs	r3, #1
 800af3a:	e0d7      	b.n	800b0ec <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800af42:	b2db      	uxtb	r3, r3
 800af44:	2b00      	cmp	r3, #0
 800af46:	d106      	bne.n	800af56 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f00c fb23 	bl	801759c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2203      	movs	r2, #3
 800af5a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4618      	mov	r0, r3
 800af64:	f006 f955 	bl	8011212 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af68:	2300      	movs	r3, #0
 800af6a:	73fb      	strb	r3, [r7, #15]
 800af6c:	e04c      	b.n	800b008 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800af6e:	7bfb      	ldrb	r3, [r7, #15]
 800af70:	6879      	ldr	r1, [r7, #4]
 800af72:	1c5a      	adds	r2, r3, #1
 800af74:	4613      	mov	r3, r2
 800af76:	009b      	lsls	r3, r3, #2
 800af78:	4413      	add	r3, r2
 800af7a:	00db      	lsls	r3, r3, #3
 800af7c:	440b      	add	r3, r1
 800af7e:	3301      	adds	r3, #1
 800af80:	2201      	movs	r2, #1
 800af82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800af84:	7bfb      	ldrb	r3, [r7, #15]
 800af86:	6879      	ldr	r1, [r7, #4]
 800af88:	1c5a      	adds	r2, r3, #1
 800af8a:	4613      	mov	r3, r2
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	4413      	add	r3, r2
 800af90:	00db      	lsls	r3, r3, #3
 800af92:	440b      	add	r3, r1
 800af94:	7bfa      	ldrb	r2, [r7, #15]
 800af96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800af98:	7bfa      	ldrb	r2, [r7, #15]
 800af9a:	7bfb      	ldrb	r3, [r7, #15]
 800af9c:	b298      	uxth	r0, r3
 800af9e:	6879      	ldr	r1, [r7, #4]
 800afa0:	4613      	mov	r3, r2
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	00db      	lsls	r3, r3, #3
 800afa8:	440b      	add	r3, r1
 800afaa:	3336      	adds	r3, #54	; 0x36
 800afac:	4602      	mov	r2, r0
 800afae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800afb0:	7bfb      	ldrb	r3, [r7, #15]
 800afb2:	6879      	ldr	r1, [r7, #4]
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	4613      	mov	r3, r2
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	4413      	add	r3, r2
 800afbc:	00db      	lsls	r3, r3, #3
 800afbe:	440b      	add	r3, r1
 800afc0:	3303      	adds	r3, #3
 800afc2:	2200      	movs	r2, #0
 800afc4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800afc6:	7bfa      	ldrb	r2, [r7, #15]
 800afc8:	6879      	ldr	r1, [r7, #4]
 800afca:	4613      	mov	r3, r2
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	00db      	lsls	r3, r3, #3
 800afd2:	440b      	add	r3, r1
 800afd4:	3338      	adds	r3, #56	; 0x38
 800afd6:	2200      	movs	r2, #0
 800afd8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800afda:	7bfa      	ldrb	r2, [r7, #15]
 800afdc:	6879      	ldr	r1, [r7, #4]
 800afde:	4613      	mov	r3, r2
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	4413      	add	r3, r2
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	440b      	add	r3, r1
 800afe8:	333c      	adds	r3, #60	; 0x3c
 800afea:	2200      	movs	r2, #0
 800afec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800afee:	7bfa      	ldrb	r2, [r7, #15]
 800aff0:	6879      	ldr	r1, [r7, #4]
 800aff2:	4613      	mov	r3, r2
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	4413      	add	r3, r2
 800aff8:	00db      	lsls	r3, r3, #3
 800affa:	440b      	add	r3, r1
 800affc:	3340      	adds	r3, #64	; 0x40
 800affe:	2200      	movs	r2, #0
 800b000:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b002:	7bfb      	ldrb	r3, [r7, #15]
 800b004:	3301      	adds	r3, #1
 800b006:	73fb      	strb	r3, [r7, #15]
 800b008:	7bfa      	ldrb	r2, [r7, #15]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	429a      	cmp	r2, r3
 800b010:	d3ad      	bcc.n	800af6e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b012:	2300      	movs	r3, #0
 800b014:	73fb      	strb	r3, [r7, #15]
 800b016:	e044      	b.n	800b0a2 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b018:	7bfa      	ldrb	r2, [r7, #15]
 800b01a:	6879      	ldr	r1, [r7, #4]
 800b01c:	4613      	mov	r3, r2
 800b01e:	009b      	lsls	r3, r3, #2
 800b020:	4413      	add	r3, r2
 800b022:	00db      	lsls	r3, r3, #3
 800b024:	440b      	add	r3, r1
 800b026:	f203 1369 	addw	r3, r3, #361	; 0x169
 800b02a:	2200      	movs	r2, #0
 800b02c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b02e:	7bfa      	ldrb	r2, [r7, #15]
 800b030:	6879      	ldr	r1, [r7, #4]
 800b032:	4613      	mov	r3, r2
 800b034:	009b      	lsls	r3, r3, #2
 800b036:	4413      	add	r3, r2
 800b038:	00db      	lsls	r3, r3, #3
 800b03a:	440b      	add	r3, r1
 800b03c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b040:	7bfa      	ldrb	r2, [r7, #15]
 800b042:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b044:	7bfa      	ldrb	r2, [r7, #15]
 800b046:	6879      	ldr	r1, [r7, #4]
 800b048:	4613      	mov	r3, r2
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	4413      	add	r3, r2
 800b04e:	00db      	lsls	r3, r3, #3
 800b050:	440b      	add	r3, r1
 800b052:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800b056:	2200      	movs	r2, #0
 800b058:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b05a:	7bfa      	ldrb	r2, [r7, #15]
 800b05c:	6879      	ldr	r1, [r7, #4]
 800b05e:	4613      	mov	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	4413      	add	r3, r2
 800b064:	00db      	lsls	r3, r3, #3
 800b066:	440b      	add	r3, r1
 800b068:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800b06c:	2200      	movs	r2, #0
 800b06e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b070:	7bfa      	ldrb	r2, [r7, #15]
 800b072:	6879      	ldr	r1, [r7, #4]
 800b074:	4613      	mov	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	4413      	add	r3, r2
 800b07a:	00db      	lsls	r3, r3, #3
 800b07c:	440b      	add	r3, r1
 800b07e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b082:	2200      	movs	r2, #0
 800b084:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b086:	7bfa      	ldrb	r2, [r7, #15]
 800b088:	6879      	ldr	r1, [r7, #4]
 800b08a:	4613      	mov	r3, r2
 800b08c:	009b      	lsls	r3, r3, #2
 800b08e:	4413      	add	r3, r2
 800b090:	00db      	lsls	r3, r3, #3
 800b092:	440b      	add	r3, r1
 800b094:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800b098:	2200      	movs	r2, #0
 800b09a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b09c:	7bfb      	ldrb	r3, [r7, #15]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	73fb      	strb	r3, [r7, #15]
 800b0a2:	7bfa      	ldrb	r2, [r7, #15]
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d3b5      	bcc.n	800b018 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	603b      	str	r3, [r7, #0]
 800b0b2:	687e      	ldr	r6, [r7, #4]
 800b0b4:	466d      	mov	r5, sp
 800b0b6:	f106 0410 	add.w	r4, r6, #16
 800b0ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b0bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b0be:	6823      	ldr	r3, [r4, #0]
 800b0c0:	602b      	str	r3, [r5, #0]
 800b0c2:	1d33      	adds	r3, r6, #4
 800b0c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b0c6:	6838      	ldr	r0, [r7, #0]
 800b0c8:	f006 f8be 	bl	8011248 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2201      	movs	r2, #1
 800b0d8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	69db      	ldr	r3, [r3, #28]
 800b0e0:	2b01      	cmp	r3, #1
 800b0e2:	d102      	bne.n	800b0ea <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f001 fc29 	bl	800c93c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3714      	adds	r7, #20
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b0f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b082      	sub	sp, #8
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b102:	2b01      	cmp	r3, #1
 800b104:	d101      	bne.n	800b10a <HAL_PCD_Start+0x16>
 800b106:	2302      	movs	r3, #2
 800b108:	e012      	b.n	800b130 <HAL_PCD_Start+0x3c>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4618      	mov	r0, r3
 800b118:	f006 f864 	bl	80111e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	4618      	mov	r0, r3
 800b122:	f008 fa7d 	bl	8013620 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3708      	adds	r7, #8
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4618      	mov	r0, r3
 800b146:	f008 fa82 	bl	801364e <USB_ReadInterrupts>
 800b14a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b152:	2b00      	cmp	r3, #0
 800b154:	d003      	beq.n	800b15e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f000 fb26 	bl	800b7a8 <PCD_EP_ISR_Handler>

    return;
 800b15c:	e110      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b164:	2b00      	cmp	r3, #0
 800b166:	d013      	beq.n	800b190 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b170:	b29a      	uxth	r2, r3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b17a:	b292      	uxth	r2, r2
 800b17c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f00c fa9c 	bl	80176be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800b186:	2100      	movs	r1, #0
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 f8fc 	bl	800b386 <HAL_PCD_SetAddress>

    return;
 800b18e:	e0f7      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b196:	2b00      	cmp	r3, #0
 800b198:	d00c      	beq.n	800b1b4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b1a2:	b29a      	uxth	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b1ac:	b292      	uxth	r2, r2
 800b1ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800b1b2:	e0e5      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d00c      	beq.n	800b1d8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b1c6:	b29a      	uxth	r2, r3
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b1d0:	b292      	uxth	r2, r2
 800b1d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800b1d6:	e0d3      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d034      	beq.n	800b24c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b1ea:	b29a      	uxth	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f022 0204 	bic.w	r2, r2, #4
 800b1f4:	b292      	uxth	r2, r2
 800b1f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b202:	b29a      	uxth	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f022 0208 	bic.w	r2, r2, #8
 800b20c:	b292      	uxth	r2, r2
 800b20e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d107      	bne.n	800b22c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b224:	2100      	movs	r1, #0
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f00c fc3e 	bl	8017aa8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f00c fa7f 	bl	8017730 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b23a:	b29a      	uxth	r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b244:	b292      	uxth	r2, r2
 800b246:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800b24a:	e099      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b252:	2b00      	cmp	r3, #0
 800b254:	d027      	beq.n	800b2a6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b25e:	b29a      	uxth	r2, r3
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f042 0208 	orr.w	r2, r2, #8
 800b268:	b292      	uxth	r2, r2
 800b26a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b276:	b29a      	uxth	r2, r3
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b280:	b292      	uxth	r2, r2
 800b282:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b28e:	b29a      	uxth	r2, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f042 0204 	orr.w	r2, r2, #4
 800b298:	b292      	uxth	r2, r2
 800b29a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f00c fa2c 	bl	80176fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b2a4:	e06c      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d040      	beq.n	800b332 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b2b8:	b29a      	uxth	r2, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b2c2:	b292      	uxth	r2, r2
 800b2c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d12b      	bne.n	800b32a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f042 0204 	orr.w	r2, r2, #4
 800b2e4:	b292      	uxth	r2, r2
 800b2e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b2f2:	b29a      	uxth	r2, r3
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f042 0208 	orr.w	r2, r2, #8
 800b2fc:	b292      	uxth	r2, r2
 800b2fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2201      	movs	r2, #1
 800b306:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800b312:	b29b      	uxth	r3, r3
 800b314:	089b      	lsrs	r3, r3, #2
 800b316:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b320:	2101      	movs	r1, #1
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f00c fbc0 	bl	8017aa8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800b328:	e02a      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f00c f9e6 	bl	80176fc <HAL_PCD_SuspendCallback>
    return;
 800b330:	e026      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d00f      	beq.n	800b35c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b344:	b29a      	uxth	r2, r3
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b34e:	b292      	uxth	r2, r2
 800b350:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f00c f9a4 	bl	80176a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b35a:	e011      	b.n	800b380 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00c      	beq.n	800b380 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b36e:	b29a      	uxth	r2, r3
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b378:	b292      	uxth	r2, r2
 800b37a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800b37e:	bf00      	nop
  }
}
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b082      	sub	sp, #8
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
 800b38e:	460b      	mov	r3, r1
 800b390:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d101      	bne.n	800b3a0 <HAL_PCD_SetAddress+0x1a>
 800b39c:	2302      	movs	r3, #2
 800b39e:	e013      	b.n	800b3c8 <HAL_PCD_SetAddress+0x42>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	78fa      	ldrb	r2, [r7, #3]
 800b3ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	78fa      	ldrb	r2, [r7, #3]
 800b3b6:	4611      	mov	r1, r2
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f008 f91d 	bl	80135f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b3c6:	2300      	movs	r3, #0
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3708      	adds	r7, #8
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	4608      	mov	r0, r1
 800b3da:	4611      	mov	r1, r2
 800b3dc:	461a      	mov	r2, r3
 800b3de:	4603      	mov	r3, r0
 800b3e0:	70fb      	strb	r3, [r7, #3]
 800b3e2:	460b      	mov	r3, r1
 800b3e4:	803b      	strh	r3, [r7, #0]
 800b3e6:	4613      	mov	r3, r2
 800b3e8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b3ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	da0e      	bge.n	800b414 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b3f6:	78fb      	ldrb	r3, [r7, #3]
 800b3f8:	f003 0307 	and.w	r3, r3, #7
 800b3fc:	1c5a      	adds	r2, r3, #1
 800b3fe:	4613      	mov	r3, r2
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	4413      	add	r3, r2
 800b404:	00db      	lsls	r3, r3, #3
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	4413      	add	r3, r2
 800b40a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2201      	movs	r2, #1
 800b410:	705a      	strb	r2, [r3, #1]
 800b412:	e00e      	b.n	800b432 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b414:	78fb      	ldrb	r3, [r7, #3]
 800b416:	f003 0207 	and.w	r2, r3, #7
 800b41a:	4613      	mov	r3, r2
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	4413      	add	r3, r2
 800b420:	00db      	lsls	r3, r3, #3
 800b422:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	4413      	add	r3, r2
 800b42a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	2200      	movs	r2, #0
 800b430:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b432:	78fb      	ldrb	r3, [r7, #3]
 800b434:	f003 0307 	and.w	r3, r3, #7
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800b43e:	883a      	ldrh	r2, [r7, #0]
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	78ba      	ldrb	r2, [r7, #2]
 800b448:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	785b      	ldrb	r3, [r3, #1]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d004      	beq.n	800b45c <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	b29a      	uxth	r2, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b45c:	78bb      	ldrb	r3, [r7, #2]
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d102      	bne.n	800b468 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2200      	movs	r2, #0
 800b466:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d101      	bne.n	800b476 <HAL_PCD_EP_Open+0xa6>
 800b472:	2302      	movs	r3, #2
 800b474:	e00e      	b.n	800b494 <HAL_PCD_EP_Open+0xc4>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2201      	movs	r2, #1
 800b47a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68f9      	ldr	r1, [r7, #12]
 800b484:	4618      	mov	r0, r3
 800b486:	f005 ff01 	bl	801128c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800b492:	7afb      	ldrb	r3, [r7, #11]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b4a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	da0e      	bge.n	800b4ce <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b4b0:	78fb      	ldrb	r3, [r7, #3]
 800b4b2:	f003 0307 	and.w	r3, r3, #7
 800b4b6:	1c5a      	adds	r2, r3, #1
 800b4b8:	4613      	mov	r3, r2
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	4413      	add	r3, r2
 800b4be:	00db      	lsls	r3, r3, #3
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	4413      	add	r3, r2
 800b4c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	705a      	strb	r2, [r3, #1]
 800b4cc:	e00e      	b.n	800b4ec <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b4ce:	78fb      	ldrb	r3, [r7, #3]
 800b4d0:	f003 0207 	and.w	r2, r3, #7
 800b4d4:	4613      	mov	r3, r2
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	4413      	add	r3, r2
 800b4da:	00db      	lsls	r3, r3, #3
 800b4dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	4413      	add	r3, r2
 800b4e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800b4ec:	78fb      	ldrb	r3, [r7, #3]
 800b4ee:	f003 0307 	and.w	r3, r3, #7
 800b4f2:	b2da      	uxtb	r2, r3
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d101      	bne.n	800b506 <HAL_PCD_EP_Close+0x6a>
 800b502:	2302      	movs	r3, #2
 800b504:	e00e      	b.n	800b524 <HAL_PCD_EP_Close+0x88>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2201      	movs	r2, #1
 800b50a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	68f9      	ldr	r1, [r7, #12]
 800b514:	4618      	mov	r0, r3
 800b516:	f006 fa4d 	bl	80119b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800b522:	2300      	movs	r3, #0
}
 800b524:	4618      	mov	r0, r3
 800b526:	3710      	adds	r7, #16
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b086      	sub	sp, #24
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	607a      	str	r2, [r7, #4]
 800b536:	603b      	str	r3, [r7, #0]
 800b538:	460b      	mov	r3, r1
 800b53a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b53c:	7afb      	ldrb	r3, [r7, #11]
 800b53e:	f003 0207 	and.w	r2, r3, #7
 800b542:	4613      	mov	r3, r2
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	4413      	add	r3, r2
 800b548:	00db      	lsls	r3, r3, #3
 800b54a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b54e:	68fa      	ldr	r2, [r7, #12]
 800b550:	4413      	add	r3, r2
 800b552:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	683a      	ldr	r2, [r7, #0]
 800b55e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	2200      	movs	r2, #0
 800b564:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	2200      	movs	r2, #0
 800b56a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b56c:	7afb      	ldrb	r3, [r7, #11]
 800b56e:	f003 0307 	and.w	r3, r3, #7
 800b572:	b2da      	uxtb	r2, r3
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b578:	7afb      	ldrb	r3, [r7, #11]
 800b57a:	f003 0307 	and.w	r3, r3, #7
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d106      	bne.n	800b590 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	6979      	ldr	r1, [r7, #20]
 800b588:	4618      	mov	r0, r3
 800b58a:	f006 fc00 	bl	8011d8e <USB_EPStartXfer>
 800b58e:	e005      	b.n	800b59c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	6979      	ldr	r1, [r7, #20]
 800b596:	4618      	mov	r0, r3
 800b598:	f006 fbf9 	bl	8011d8e <USB_EPStartXfer>
  }

  return HAL_OK;
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3718      	adds	r7, #24
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b5a6:	b480      	push	{r7}
 800b5a8:	b083      	sub	sp, #12
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	6078      	str	r0, [r7, #4]
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b5b2:	78fb      	ldrb	r3, [r7, #3]
 800b5b4:	f003 0207 	and.w	r2, r3, #7
 800b5b8:	6879      	ldr	r1, [r7, #4]
 800b5ba:	4613      	mov	r3, r2
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	4413      	add	r3, r2
 800b5c0:	00db      	lsls	r3, r3, #3
 800b5c2:	440b      	add	r3, r1
 800b5c4:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800b5c8:	681b      	ldr	r3, [r3, #0]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	370c      	adds	r7, #12
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d4:	4770      	bx	lr

0800b5d6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b086      	sub	sp, #24
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	60f8      	str	r0, [r7, #12]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	603b      	str	r3, [r7, #0]
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b5e6:	7afb      	ldrb	r3, [r7, #11]
 800b5e8:	f003 0307 	and.w	r3, r3, #7
 800b5ec:	1c5a      	adds	r2, r3, #1
 800b5ee:	4613      	mov	r3, r2
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	4413      	add	r3, r2
 800b5f4:	00db      	lsls	r3, r3, #3
 800b5f6:	68fa      	ldr	r2, [r7, #12]
 800b5f8:	4413      	add	r3, r2
 800b5fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	683a      	ldr	r2, [r7, #0]
 800b606:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	2201      	movs	r2, #1
 800b60c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	683a      	ldr	r2, [r7, #0]
 800b614:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	2200      	movs	r2, #0
 800b61a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	2201      	movs	r2, #1
 800b620:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b622:	7afb      	ldrb	r3, [r7, #11]
 800b624:	f003 0307 	and.w	r3, r3, #7
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b62e:	7afb      	ldrb	r3, [r7, #11]
 800b630:	f003 0307 	and.w	r3, r3, #7
 800b634:	2b00      	cmp	r3, #0
 800b636:	d106      	bne.n	800b646 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	6979      	ldr	r1, [r7, #20]
 800b63e:	4618      	mov	r0, r3
 800b640:	f006 fba5 	bl	8011d8e <USB_EPStartXfer>
 800b644:	e005      	b.n	800b652 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	6979      	ldr	r1, [r7, #20]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f006 fb9e 	bl	8011d8e <USB_EPStartXfer>
  }

  return HAL_OK;
 800b652:	2300      	movs	r3, #0
}
 800b654:	4618      	mov	r0, r3
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	460b      	mov	r3, r1
 800b666:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	f003 0207 	and.w	r2, r3, #7
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	429a      	cmp	r2, r3
 800b674:	d901      	bls.n	800b67a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b676:	2301      	movs	r3, #1
 800b678:	e03e      	b.n	800b6f8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b67a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	da0e      	bge.n	800b6a0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b682:	78fb      	ldrb	r3, [r7, #3]
 800b684:	f003 0307 	and.w	r3, r3, #7
 800b688:	1c5a      	adds	r2, r3, #1
 800b68a:	4613      	mov	r3, r2
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	4413      	add	r3, r2
 800b690:	00db      	lsls	r3, r3, #3
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	4413      	add	r3, r2
 800b696:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2201      	movs	r2, #1
 800b69c:	705a      	strb	r2, [r3, #1]
 800b69e:	e00c      	b.n	800b6ba <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b6a0:	78fa      	ldrb	r2, [r7, #3]
 800b6a2:	4613      	mov	r3, r2
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	4413      	add	r3, r2
 800b6a8:	00db      	lsls	r3, r3, #3
 800b6aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	4413      	add	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2201      	movs	r2, #1
 800b6be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b6c0:	78fb      	ldrb	r3, [r7, #3]
 800b6c2:	f003 0307 	and.w	r3, r3, #7
 800b6c6:	b2da      	uxtb	r2, r3
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	d101      	bne.n	800b6da <HAL_PCD_EP_SetStall+0x7e>
 800b6d6:	2302      	movs	r3, #2
 800b6d8:	e00e      	b.n	800b6f8 <HAL_PCD_EP_SetStall+0x9c>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2201      	movs	r2, #1
 800b6de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	68f9      	ldr	r1, [r7, #12]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f007 fe86 	bl	80133fa <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	460b      	mov	r3, r1
 800b70a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b70c:	78fb      	ldrb	r3, [r7, #3]
 800b70e:	f003 020f 	and.w	r2, r3, #15
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	429a      	cmp	r2, r3
 800b718:	d901      	bls.n	800b71e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b71a:	2301      	movs	r3, #1
 800b71c:	e040      	b.n	800b7a0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b71e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b722:	2b00      	cmp	r3, #0
 800b724:	da0e      	bge.n	800b744 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b726:	78fb      	ldrb	r3, [r7, #3]
 800b728:	f003 0307 	and.w	r3, r3, #7
 800b72c:	1c5a      	adds	r2, r3, #1
 800b72e:	4613      	mov	r3, r2
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	4413      	add	r3, r2
 800b734:	00db      	lsls	r3, r3, #3
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	4413      	add	r3, r2
 800b73a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2201      	movs	r2, #1
 800b740:	705a      	strb	r2, [r3, #1]
 800b742:	e00e      	b.n	800b762 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b744:	78fb      	ldrb	r3, [r7, #3]
 800b746:	f003 0207 	and.w	r2, r3, #7
 800b74a:	4613      	mov	r3, r2
 800b74c:	009b      	lsls	r3, r3, #2
 800b74e:	4413      	add	r3, r2
 800b750:	00db      	lsls	r3, r3, #3
 800b752:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	4413      	add	r3, r2
 800b75a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2200      	movs	r2, #0
 800b760:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2200      	movs	r2, #0
 800b766:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b768:	78fb      	ldrb	r3, [r7, #3]
 800b76a:	f003 0307 	and.w	r3, r3, #7
 800b76e:	b2da      	uxtb	r2, r3
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	d101      	bne.n	800b782 <HAL_PCD_EP_ClrStall+0x82>
 800b77e:	2302      	movs	r3, #2
 800b780:	e00e      	b.n	800b7a0 <HAL_PCD_EP_ClrStall+0xa0>
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2201      	movs	r2, #1
 800b786:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	68f9      	ldr	r1, [r7, #12]
 800b790:	4618      	mov	r0, r3
 800b792:	f007 fe83 	bl	801349c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2200      	movs	r2, #0
 800b79a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b096      	sub	sp, #88	; 0x58
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  uint16_t wEPVal;
  uint16_t TxPctSize;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b7b0:	e39c      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
  {
    wIstr = hpcd->Instance->ISTR;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b7ba:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800b7be:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b7c2:	b2db      	uxtb	r3, r3
 800b7c4:	f003 030f 	and.w	r3, r3, #15
 800b7c8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 800b7cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f040 815e 	bne.w	800ba92 <PCD_EP_ISR_Handler+0x2ea>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800b7d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b7da:	f003 0310 	and.w	r3, r3, #16
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d150      	bne.n	800b884 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	881b      	ldrh	r3, [r3, #0]
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800b7ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7f2:	81fb      	strh	r3, [r7, #14]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	89fb      	ldrh	r3, [r7, #14]
 800b7fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b802:	b29b      	uxth	r3, r3
 800b804:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	3328      	adds	r3, #40	; 0x28
 800b80a:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b814:	b29b      	uxth	r3, r3
 800b816:	461a      	mov	r2, r3
 800b818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	00db      	lsls	r3, r3, #3
 800b81e:	4413      	add	r3, r2
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	6812      	ldr	r2, [r2, #0]
 800b824:	4413      	add	r3, r2
 800b826:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b82a:	881b      	ldrh	r3, [r3, #0]
 800b82c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b830:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b832:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800b834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b836:	695a      	ldr	r2, [r3, #20]
 800b838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b83a:	69db      	ldr	r3, [r3, #28]
 800b83c:	441a      	add	r2, r3
 800b83e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b840:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800b842:	2100      	movs	r1, #0
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f00b ff12 	bl	801766e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b850:	b2db      	uxtb	r3, r3
 800b852:	2b00      	cmp	r3, #0
 800b854:	f000 834a 	beq.w	800beec <PCD_EP_ISR_Handler+0x744>
 800b858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b85a:	699b      	ldr	r3, [r3, #24]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	f040 8345 	bne.w	800beec <PCD_EP_ISR_Handler+0x744>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b868:	b2db      	uxtb	r3, r3
 800b86a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b86e:	b2da      	uxtb	r2, r3
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	b292      	uxth	r2, r2
 800b876:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800b882:	e333      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800b88a:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	881b      	ldrh	r3, [r3, #0]
 800b892:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800b896:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800b89a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d032      	beq.n	800b908 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8aa:	b29b      	uxth	r3, r3
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	00db      	lsls	r3, r3, #3
 800b8b4:	4413      	add	r3, r2
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	6812      	ldr	r2, [r2, #0]
 800b8ba:	4413      	add	r3, r2
 800b8bc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b8c0:	881b      	ldrh	r3, [r3, #0]
 800b8c2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b8c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8c8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6818      	ldr	r0, [r3, #0]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800b8d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8d6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800b8d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8da:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	f007 ff08 	bl	80136f2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	b29a      	uxth	r2, r3
 800b8ea:	f640 738f 	movw	r3, #3983	; 0xf8f
 800b8ee:	4013      	ands	r3, r2
 800b8f0:	823b      	strh	r3, [r7, #16]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	8a3a      	ldrh	r2, [r7, #16]
 800b8f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b8fc:	b292      	uxth	r2, r2
 800b8fe:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800b900:	6878      	ldr	r0, [r7, #4]
 800b902:	f00b fe87 	bl	8017614 <HAL_PCD_SetupStageCallback>
 800b906:	e2f1      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800b908:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f280 82ed 	bge.w	800beec <PCD_EP_ISR_Handler+0x744>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	881b      	ldrh	r3, [r3, #0]
 800b918:	b29a      	uxth	r2, r3
 800b91a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800b91e:	4013      	ands	r3, r2
 800b920:	83fb      	strh	r3, [r7, #30]
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	8bfa      	ldrh	r2, [r7, #30]
 800b928:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b92c:	b292      	uxth	r2, r2
 800b92e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b938:	b29b      	uxth	r3, r3
 800b93a:	461a      	mov	r2, r3
 800b93c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b93e:	781b      	ldrb	r3, [r3, #0]
 800b940:	00db      	lsls	r3, r3, #3
 800b942:	4413      	add	r3, r2
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	6812      	ldr	r2, [r2, #0]
 800b948:	4413      	add	r3, r2
 800b94a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b94e:	881b      	ldrh	r3, [r3, #0]
 800b950:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b956:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800b958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b95a:	69db      	ldr	r3, [r3, #28]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d019      	beq.n	800b994 <PCD_EP_ISR_Handler+0x1ec>
 800b960:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b962:	695b      	ldr	r3, [r3, #20]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d015      	beq.n	800b994 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6818      	ldr	r0, [r3, #0]
 800b96c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b96e:	6959      	ldr	r1, [r3, #20]
 800b970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b972:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800b974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b976:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b978:	b29b      	uxth	r3, r3
 800b97a:	f007 feba 	bl	80136f2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800b97e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b980:	695a      	ldr	r2, [r3, #20]
 800b982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b984:	69db      	ldr	r3, [r3, #28]
 800b986:	441a      	add	r2, r3
 800b988:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b98a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800b98c:	2100      	movs	r1, #0
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f00b fe52 	bl	8017638 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	f040 82a3 	bne.w	800beec <PCD_EP_ISR_Handler+0x744>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	61bb      	str	r3, [r7, #24]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	69bb      	ldr	r3, [r7, #24]
 800b9ba:	4413      	add	r3, r2
 800b9bc:	61bb      	str	r3, [r7, #24]
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b9c4:	617b      	str	r3, [r7, #20]
 800b9c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9c8:	691b      	ldr	r3, [r3, #16]
 800b9ca:	2b3e      	cmp	r3, #62	; 0x3e
 800b9cc:	d918      	bls.n	800ba00 <PCD_EP_ISR_Handler+0x258>
 800b9ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d0:	691b      	ldr	r3, [r3, #16]
 800b9d2:	095b      	lsrs	r3, r3, #5
 800b9d4:	647b      	str	r3, [r7, #68]	; 0x44
 800b9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d8:	691b      	ldr	r3, [r3, #16]
 800b9da:	f003 031f 	and.w	r3, r3, #31
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d102      	bne.n	800b9e8 <PCD_EP_ISR_Handler+0x240>
 800b9e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	647b      	str	r3, [r7, #68]	; 0x44
 800b9e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9ea:	b29b      	uxth	r3, r3
 800b9ec:	029b      	lsls	r3, r3, #10
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9f8:	b29a      	uxth	r2, r3
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	801a      	strh	r2, [r3, #0]
 800b9fe:	e029      	b.n	800ba54 <PCD_EP_ISR_Handler+0x2ac>
 800ba00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d112      	bne.n	800ba2e <PCD_EP_ISR_Handler+0x286>
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	881b      	ldrh	r3, [r3, #0]
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ba12:	b29a      	uxth	r2, r3
 800ba14:	697b      	ldr	r3, [r7, #20]
 800ba16:	801a      	strh	r2, [r3, #0]
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	881b      	ldrh	r3, [r3, #0]
 800ba1c:	b29b      	uxth	r3, r3
 800ba1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba26:	b29a      	uxth	r2, r3
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	801a      	strh	r2, [r3, #0]
 800ba2c:	e012      	b.n	800ba54 <PCD_EP_ISR_Handler+0x2ac>
 800ba2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba30:	691b      	ldr	r3, [r3, #16]
 800ba32:	085b      	lsrs	r3, r3, #1
 800ba34:	647b      	str	r3, [r7, #68]	; 0x44
 800ba36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba38:	691b      	ldr	r3, [r3, #16]
 800ba3a:	f003 0301 	and.w	r3, r3, #1
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d002      	beq.n	800ba48 <PCD_EP_ISR_Handler+0x2a0>
 800ba42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba44:	3301      	adds	r3, #1
 800ba46:	647b      	str	r3, [r7, #68]	; 0x44
 800ba48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	029b      	lsls	r3, r3, #10
 800ba4e:	b29a      	uxth	r2, r3
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	881b      	ldrh	r3, [r3, #0]
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ba60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba64:	827b      	strh	r3, [r7, #18]
 800ba66:	8a7b      	ldrh	r3, [r7, #18]
 800ba68:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ba6c:	827b      	strh	r3, [r7, #18]
 800ba6e:	8a7b      	ldrh	r3, [r7, #18]
 800ba70:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ba74:	827b      	strh	r3, [r7, #18]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681a      	ldr	r2, [r3, #0]
 800ba7a:	8a7b      	ldrh	r3, [r7, #18]
 800ba7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	8013      	strh	r3, [r2, #0]
 800ba90:	e22c      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	461a      	mov	r2, r3
 800ba98:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	4413      	add	r3, r2
 800baa0:	881b      	ldrh	r3, [r3, #0]
 800baa2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800baa6:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f280 80f6 	bge.w	800bc9c <PCD_EP_ISR_Handler+0x4f4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	461a      	mov	r2, r3
 800bab6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4413      	add	r3, r2
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	f640 738f 	movw	r3, #3983	; 0xf8f
 800bac6:	4013      	ands	r3, r2
 800bac8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	461a      	mov	r2, r3
 800bad2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	4413      	add	r3, r2
 800bada:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800bade:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bae2:	b292      	uxth	r2, r2
 800bae4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800bae6:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800baea:	4613      	mov	r3, r2
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	4413      	add	r3, r2
 800baf0:	00db      	lsls	r3, r3, #3
 800baf2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	4413      	add	r3, r2
 800bafa:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800bafc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bafe:	7b1b      	ldrb	r3, [r3, #12]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d123      	bne.n	800bb4c <PCD_EP_ISR_Handler+0x3a4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	461a      	mov	r2, r3
 800bb10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	00db      	lsls	r3, r3, #3
 800bb16:	4413      	add	r3, r2
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	6812      	ldr	r2, [r2, #0]
 800bb1c:	4413      	add	r3, r2
 800bb1e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bb22:	881b      	ldrh	r3, [r3, #0]
 800bb24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb28:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 800bb2c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	f000 808e 	beq.w	800bc52 <PCD_EP_ISR_Handler+0x4aa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6818      	ldr	r0, [r3, #0]
 800bb3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb3c:	6959      	ldr	r1, [r3, #20]
 800bb3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb40:	88da      	ldrh	r2, [r3, #6]
 800bb42:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bb46:	f007 fdd4 	bl	80136f2 <USB_ReadPMA>
 800bb4a:	e082      	b.n	800bc52 <PCD_EP_ISR_Handler+0x4aa>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800bb4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb4e:	78db      	ldrb	r3, [r3, #3]
 800bb50:	2b02      	cmp	r3, #2
 800bb52:	d10a      	bne.n	800bb6a <PCD_EP_ISR_Handler+0x3c2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800bb54:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 f9d3 	bl	800bf08 <HAL_PCD_EP_DB_Receive>
 800bb62:	4603      	mov	r3, r0
 800bb64:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800bb68:	e073      	b.n	800bc52 <PCD_EP_ISR_Handler+0x4aa>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	461a      	mov	r2, r3
 800bb70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	009b      	lsls	r3, r3, #2
 800bb76:	4413      	add	r3, r2
 800bb78:	881b      	ldrh	r3, [r3, #0]
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb84:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	461a      	mov	r2, r3
 800bb8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	441a      	add	r2, r3
 800bb96:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800bb9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bba2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bba6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	881b      	ldrh	r3, [r3, #0]
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d022      	beq.n	800bc0e <PCD_EP_ISR_Handler+0x466>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	00db      	lsls	r3, r3, #3
 800bbda:	4413      	add	r3, r2
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	6812      	ldr	r2, [r2, #0]
 800bbe0:	4413      	add	r3, r2
 800bbe2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bbe6:	881b      	ldrh	r3, [r3, #0]
 800bbe8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbec:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800bbf0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d02c      	beq.n	800bc52 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6818      	ldr	r0, [r3, #0]
 800bbfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bbfe:	6959      	ldr	r1, [r3, #20]
 800bc00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc02:	891a      	ldrh	r2, [r3, #8]
 800bc04:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bc08:	f007 fd73 	bl	80136f2 <USB_ReadPMA>
 800bc0c:	e021      	b.n	800bc52 <PCD_EP_ISR_Handler+0x4aa>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	461a      	mov	r2, r3
 800bc1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	00db      	lsls	r3, r3, #3
 800bc20:	4413      	add	r3, r2
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	6812      	ldr	r2, [r2, #0]
 800bc26:	4413      	add	r3, r2
 800bc28:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bc2c:	881b      	ldrh	r3, [r3, #0]
 800bc2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc32:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800bc36:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d009      	beq.n	800bc52 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc44:	6959      	ldr	r1, [r3, #20]
 800bc46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc48:	895a      	ldrh	r2, [r3, #10]
 800bc4a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bc4e:	f007 fd50 	bl	80136f2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800bc52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc54:	69da      	ldr	r2, [r3, #28]
 800bc56:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bc5a:	441a      	add	r2, r3
 800bc5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc5e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800bc60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc62:	695a      	ldr	r2, [r3, #20]
 800bc64:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bc68:	441a      	add	r2, r3
 800bc6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc6c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800bc6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc70:	699b      	ldr	r3, [r3, #24]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d005      	beq.n	800bc82 <PCD_EP_ISR_Handler+0x4da>
 800bc76:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800bc7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc7c:	691b      	ldr	r3, [r3, #16]
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d206      	bcs.n	800bc90 <PCD_EP_ISR_Handler+0x4e8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800bc82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	4619      	mov	r1, r3
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f00b fcd5 	bl	8017638 <HAL_PCD_DataOutStageCallback>
 800bc8e:	e005      	b.n	800bc9c <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bc96:	4618      	mov	r0, r3
 800bc98:	f006 f879 	bl	8011d8e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800bc9c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800bca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f000 8121 	beq.w	800beec <PCD_EP_ISR_Handler+0x744>
      {
        ep = &hpcd->IN_ep[epindex];
 800bcaa:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800bcae:	1c5a      	adds	r2, r3, #1
 800bcb0:	4613      	mov	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	4413      	add	r3, r2
 800bcb6:	00db      	lsls	r3, r3, #3
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	4413      	add	r3, r2
 800bcbc:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800bcc8:	009b      	lsls	r3, r3, #2
 800bcca:	4413      	add	r3, r2
 800bccc:	881b      	ldrh	r3, [r3, #0]
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800bcd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcd8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	461a      	mov	r2, r3
 800bce2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	441a      	add	r2, r3
 800bcea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800bcee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcf6:	b29b      	uxth	r3, r3
 800bcf8:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 800bcfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcfc:	78db      	ldrb	r3, [r3, #3]
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	f000 80a2 	beq.w	800be48 <PCD_EP_ISR_Handler+0x6a0>
        {
          ep->xfer_len = 0U;
 800bd04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd06:	2200      	movs	r2, #0
 800bd08:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800bd0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd0c:	7b1b      	ldrb	r3, [r3, #12]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	f000 8093 	beq.w	800be3a <PCD_EP_ISR_Handler+0x692>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800bd14:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800bd18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d046      	beq.n	800bdae <PCD_EP_ISR_Handler+0x606>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bd20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd22:	785b      	ldrb	r3, [r3, #1]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d126      	bne.n	800bd76 <PCD_EP_ISR_Handler+0x5ce>
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	627b      	str	r3, [r7, #36]	; 0x24
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd36:	b29b      	uxth	r3, r3
 800bd38:	461a      	mov	r2, r3
 800bd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd3c:	4413      	add	r3, r2
 800bd3e:	627b      	str	r3, [r7, #36]	; 0x24
 800bd40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	00da      	lsls	r2, r3, #3
 800bd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd48:	4413      	add	r3, r2
 800bd4a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bd4e:	623b      	str	r3, [r7, #32]
 800bd50:	6a3b      	ldr	r3, [r7, #32]
 800bd52:	881b      	ldrh	r3, [r3, #0]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	6a3b      	ldr	r3, [r7, #32]
 800bd5e:	801a      	strh	r2, [r3, #0]
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	881b      	ldrh	r3, [r3, #0]
 800bd64:	b29b      	uxth	r3, r3
 800bd66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd6e:	b29a      	uxth	r2, r3
 800bd70:	6a3b      	ldr	r3, [r7, #32]
 800bd72:	801a      	strh	r2, [r3, #0]
 800bd74:	e061      	b.n	800be3a <PCD_EP_ISR_Handler+0x692>
 800bd76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd78:	785b      	ldrb	r3, [r3, #1]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d15d      	bne.n	800be3a <PCD_EP_ISR_Handler+0x692>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	461a      	mov	r2, r3
 800bd90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd92:	4413      	add	r3, r2
 800bd94:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	00da      	lsls	r2, r3, #3
 800bd9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd9e:	4413      	add	r3, r2
 800bda0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bda4:	62bb      	str	r3, [r7, #40]	; 0x28
 800bda6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda8:	2200      	movs	r2, #0
 800bdaa:	801a      	strh	r2, [r3, #0]
 800bdac:	e045      	b.n	800be3a <PCD_EP_ISR_Handler+0x692>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bdb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdb6:	785b      	ldrb	r3, [r3, #1]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d126      	bne.n	800be0a <PCD_EP_ISR_Handler+0x662>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	637b      	str	r3, [r7, #52]	; 0x34
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdca:	b29b      	uxth	r3, r3
 800bdcc:	461a      	mov	r2, r3
 800bdce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdd0:	4413      	add	r3, r2
 800bdd2:	637b      	str	r3, [r7, #52]	; 0x34
 800bdd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	00da      	lsls	r2, r3, #3
 800bdda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bddc:	4413      	add	r3, r2
 800bdde:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bde2:	633b      	str	r3, [r7, #48]	; 0x30
 800bde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde6:	881b      	ldrh	r3, [r3, #0]
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bdee:	b29a      	uxth	r2, r3
 800bdf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf2:	801a      	strh	r2, [r3, #0]
 800bdf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf6:	881b      	ldrh	r3, [r3, #0]
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be02:	b29a      	uxth	r2, r3
 800be04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be06:	801a      	strh	r2, [r3, #0]
 800be08:	e017      	b.n	800be3a <PCD_EP_ISR_Handler+0x692>
 800be0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be0c:	785b      	ldrb	r3, [r3, #1]
 800be0e:	2b01      	cmp	r3, #1
 800be10:	d113      	bne.n	800be3a <PCD_EP_ISR_Handler+0x692>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be1a:	b29b      	uxth	r3, r3
 800be1c:	461a      	mov	r2, r3
 800be1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be20:	4413      	add	r3, r2
 800be22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	00da      	lsls	r2, r3, #3
 800be2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be2c:	4413      	add	r3, r2
 800be2e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800be32:	63bb      	str	r3, [r7, #56]	; 0x38
 800be34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be36:	2200      	movs	r2, #0
 800be38:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800be3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f00b fc14 	bl	801766e <HAL_PCD_DataInStageCallback>
 800be46:	e051      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Bulk Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800be48:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800be4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be50:	2b00      	cmp	r3, #0
 800be52:	d144      	bne.n	800bede <PCD_EP_ISR_Handler+0x736>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be5c:	b29b      	uxth	r3, r3
 800be5e:	461a      	mov	r2, r3
 800be60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	00db      	lsls	r3, r3, #3
 800be66:	4413      	add	r3, r2
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	6812      	ldr	r2, [r2, #0]
 800be6c:	4413      	add	r3, r2
 800be6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800be72:	881b      	ldrh	r3, [r3, #0]
 800be74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be78:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800be7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be7e:	699a      	ldr	r2, [r3, #24]
 800be80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800be84:	429a      	cmp	r2, r3
 800be86:	d907      	bls.n	800be98 <PCD_EP_ISR_Handler+0x6f0>
            {
              ep->xfer_len -= TxPctSize;
 800be88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be8a:	699a      	ldr	r2, [r3, #24]
 800be8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800be90:	1ad2      	subs	r2, r2, r3
 800be92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be94:	619a      	str	r2, [r3, #24]
 800be96:	e002      	b.n	800be9e <PCD_EP_ISR_Handler+0x6f6>
            }
            else
            {
              ep->xfer_len = 0U;
 800be98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be9a:	2200      	movs	r2, #0
 800be9c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800be9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bea0:	699b      	ldr	r3, [r3, #24]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d106      	bne.n	800beb4 <PCD_EP_ISR_Handler+0x70c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	4619      	mov	r1, r3
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f00b fbde 	bl	801766e <HAL_PCD_DataInStageCallback>
 800beb2:	e01b      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800beb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800beb6:	695a      	ldr	r2, [r3, #20]
 800beb8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800bebc:	441a      	add	r2, r3
 800bebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bec0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800bec2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bec4:	69da      	ldr	r2, [r3, #28]
 800bec6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800beca:	441a      	add	r2, r3
 800becc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bece:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bed6:	4618      	mov	r0, r3
 800bed8:	f005 ff59 	bl	8011d8e <USB_EPStartXfer>
 800bedc:	e006      	b.n	800beec <PCD_EP_ISR_Handler+0x744>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800bede:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800bee2:	461a      	mov	r2, r3
 800bee4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 f917 	bl	800c11a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	b21b      	sxth	r3, r3
 800bef8:	2b00      	cmp	r3, #0
 800befa:	f6ff ac5a 	blt.w	800b7b2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3758      	adds	r7, #88	; 0x58
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}

0800bf08 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b088      	sub	sp, #32
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	60f8      	str	r0, [r7, #12]
 800bf10:	60b9      	str	r1, [r7, #8]
 800bf12:	4613      	mov	r3, r2
 800bf14:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bf16:	88fb      	ldrh	r3, [r7, #6]
 800bf18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d07c      	beq.n	800c01a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	00db      	lsls	r3, r3, #3
 800bf32:	4413      	add	r3, r2
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	6812      	ldr	r2, [r2, #0]
 800bf38:	4413      	add	r3, r2
 800bf3a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bf3e:	881b      	ldrh	r3, [r3, #0]
 800bf40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf44:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	699a      	ldr	r2, [r3, #24]
 800bf4a:	8b7b      	ldrh	r3, [r7, #26]
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d306      	bcc.n	800bf5e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	699a      	ldr	r2, [r3, #24]
 800bf54:	8b7b      	ldrh	r3, [r7, #26]
 800bf56:	1ad2      	subs	r2, r2, r3
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	619a      	str	r2, [r3, #24]
 800bf5c:	e002      	b.n	800bf64 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	2200      	movs	r2, #0
 800bf62:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	699b      	ldr	r3, [r3, #24]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d123      	bne.n	800bfb4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	461a      	mov	r2, r3
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	009b      	lsls	r3, r3, #2
 800bf78:	4413      	add	r3, r2
 800bf7a:	881b      	ldrh	r3, [r3, #0]
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bf82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf86:	833b      	strh	r3, [r7, #24]
 800bf88:	8b3b      	ldrh	r3, [r7, #24]
 800bf8a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800bf8e:	833b      	strh	r3, [r7, #24]
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	461a      	mov	r2, r3
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	781b      	ldrb	r3, [r3, #0]
 800bf9a:	009b      	lsls	r3, r3, #2
 800bf9c:	441a      	add	r2, r3
 800bf9e:	8b3b      	ldrh	r3, [r7, #24]
 800bfa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bfa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bfa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bfac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800bfb4:	88fb      	ldrh	r3, [r7, #6]
 800bfb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d01f      	beq.n	800bffe <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	009b      	lsls	r3, r3, #2
 800bfca:	4413      	add	r3, r2
 800bfcc:	881b      	ldrh	r3, [r3, #0]
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bfd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bfd8:	82fb      	strh	r3, [r7, #22]
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	461a      	mov	r2, r3
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	781b      	ldrb	r3, [r3, #0]
 800bfe4:	009b      	lsls	r3, r3, #2
 800bfe6:	441a      	add	r2, r3
 800bfe8:	8afb      	ldrh	r3, [r7, #22]
 800bfea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bfee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bff6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800bffe:	8b7b      	ldrh	r3, [r7, #26]
 800c000:	2b00      	cmp	r3, #0
 800c002:	f000 8085 	beq.w	800c110 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	6818      	ldr	r0, [r3, #0]
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	6959      	ldr	r1, [r3, #20]
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	891a      	ldrh	r2, [r3, #8]
 800c012:	8b7b      	ldrh	r3, [r7, #26]
 800c014:	f007 fb6d 	bl	80136f2 <USB_ReadPMA>
 800c018:	e07a      	b.n	800c110 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c022:	b29b      	uxth	r3, r3
 800c024:	461a      	mov	r2, r3
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	00db      	lsls	r3, r3, #3
 800c02c:	4413      	add	r3, r2
 800c02e:	68fa      	ldr	r2, [r7, #12]
 800c030:	6812      	ldr	r2, [r2, #0]
 800c032:	4413      	add	r3, r2
 800c034:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c038:	881b      	ldrh	r3, [r3, #0]
 800c03a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c03e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	699a      	ldr	r2, [r3, #24]
 800c044:	8b7b      	ldrh	r3, [r7, #26]
 800c046:	429a      	cmp	r2, r3
 800c048:	d306      	bcc.n	800c058 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	699a      	ldr	r2, [r3, #24]
 800c04e:	8b7b      	ldrh	r3, [r7, #26]
 800c050:	1ad2      	subs	r2, r2, r3
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	619a      	str	r2, [r3, #24]
 800c056:	e002      	b.n	800c05e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	2200      	movs	r2, #0
 800c05c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	699b      	ldr	r3, [r3, #24]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d123      	bne.n	800c0ae <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	461a      	mov	r2, r3
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	009b      	lsls	r3, r3, #2
 800c072:	4413      	add	r3, r2
 800c074:	881b      	ldrh	r3, [r3, #0]
 800c076:	b29b      	uxth	r3, r3
 800c078:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c07c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c080:	83fb      	strh	r3, [r7, #30]
 800c082:	8bfb      	ldrh	r3, [r7, #30]
 800c084:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c088:	83fb      	strh	r3, [r7, #30]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	461a      	mov	r2, r3
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	441a      	add	r2, r3
 800c098:	8bfb      	ldrh	r3, [r7, #30]
 800c09a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c09e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c0ae:	88fb      	ldrh	r3, [r7, #6]
 800c0b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d11f      	bne.n	800c0f8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	461a      	mov	r2, r3
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	4413      	add	r3, r2
 800c0c6:	881b      	ldrh	r3, [r3, #0]
 800c0c8:	b29b      	uxth	r3, r3
 800c0ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c0ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0d2:	83bb      	strh	r3, [r7, #28]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	009b      	lsls	r3, r3, #2
 800c0e0:	441a      	add	r2, r3
 800c0e2:	8bbb      	ldrh	r3, [r7, #28]
 800c0e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c0f8:	8b7b      	ldrh	r3, [r7, #26]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d008      	beq.n	800c110 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6818      	ldr	r0, [r3, #0]
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	6959      	ldr	r1, [r3, #20]
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	895a      	ldrh	r2, [r3, #10]
 800c10a:	8b7b      	ldrh	r3, [r7, #26]
 800c10c:	f007 faf1 	bl	80136f2 <USB_ReadPMA>
    }
  }

  return count;
 800c110:	8b7b      	ldrh	r3, [r7, #26]
}
 800c112:	4618      	mov	r0, r3
 800c114:	3720      	adds	r7, #32
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}

0800c11a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c11a:	b580      	push	{r7, lr}
 800c11c:	b0a2      	sub	sp, #136	; 0x88
 800c11e:	af00      	add	r7, sp, #0
 800c120:	60f8      	str	r0, [r7, #12]
 800c122:	60b9      	str	r1, [r7, #8]
 800c124:	4613      	mov	r3, r2
 800c126:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c128:	88fb      	ldrh	r3, [r7, #6]
 800c12a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c12e:	2b00      	cmp	r3, #0
 800c130:	f000 81c5 	beq.w	800c4be <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	461a      	mov	r2, r3
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	781b      	ldrb	r3, [r3, #0]
 800c144:	00db      	lsls	r3, r3, #3
 800c146:	4413      	add	r3, r2
 800c148:	68fa      	ldr	r2, [r7, #12]
 800c14a:	6812      	ldr	r2, [r2, #0]
 800c14c:	4413      	add	r3, r2
 800c14e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c158:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	699a      	ldr	r2, [r3, #24]
 800c160:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c164:	429a      	cmp	r2, r3
 800c166:	d907      	bls.n	800c178 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	699a      	ldr	r2, [r3, #24]
 800c16c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c170:	1ad2      	subs	r2, r2, r3
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	619a      	str	r2, [r3, #24]
 800c176:	e002      	b.n	800c17e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	2200      	movs	r2, #0
 800c17c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	699b      	ldr	r3, [r3, #24]
 800c182:	2b00      	cmp	r3, #0
 800c184:	f040 80b9 	bne.w	800c2fa <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	785b      	ldrb	r3, [r3, #1]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d126      	bne.n	800c1de <HAL_PCD_EP_DB_Transmit+0xc4>
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	62bb      	str	r3, [r7, #40]	; 0x28
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1a4:	4413      	add	r3, r2
 800c1a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	00da      	lsls	r2, r3, #3
 800c1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b0:	4413      	add	r3, r2
 800c1b2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c1b6:	627b      	str	r3, [r7, #36]	; 0x24
 800c1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ba:	881b      	ldrh	r3, [r3, #0]
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c1c2:	b29a      	uxth	r2, r3
 800c1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c6:	801a      	strh	r2, [r3, #0]
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1d6:	b29a      	uxth	r2, r3
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1da:	801a      	strh	r2, [r3, #0]
 800c1dc:	e01a      	b.n	800c214 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	785b      	ldrb	r3, [r3, #1]
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	d116      	bne.n	800c214 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	633b      	str	r3, [r7, #48]	; 0x30
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1fa:	4413      	add	r3, r2
 800c1fc:	633b      	str	r3, [r7, #48]	; 0x30
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	781b      	ldrb	r3, [r3, #0]
 800c202:	00da      	lsls	r2, r3, #3
 800c204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c206:	4413      	add	r3, r2
 800c208:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c20c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c20e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c210:	2200      	movs	r2, #0
 800c212:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	623b      	str	r3, [r7, #32]
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	785b      	ldrb	r3, [r3, #1]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d126      	bne.n	800c270 <HAL_PCD_EP_DB_Transmit+0x156>
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	61bb      	str	r3, [r7, #24]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c230:	b29b      	uxth	r3, r3
 800c232:	461a      	mov	r2, r3
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	4413      	add	r3, r2
 800c238:	61bb      	str	r3, [r7, #24]
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	781b      	ldrb	r3, [r3, #0]
 800c23e:	00da      	lsls	r2, r3, #3
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	4413      	add	r3, r2
 800c244:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c248:	617b      	str	r3, [r7, #20]
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	881b      	ldrh	r3, [r3, #0]
 800c24e:	b29b      	uxth	r3, r3
 800c250:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c254:	b29a      	uxth	r2, r3
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	801a      	strh	r2, [r3, #0]
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	881b      	ldrh	r3, [r3, #0]
 800c25e:	b29b      	uxth	r3, r3
 800c260:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c264:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c268:	b29a      	uxth	r2, r3
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	801a      	strh	r2, [r3, #0]
 800c26e:	e017      	b.n	800c2a0 <HAL_PCD_EP_DB_Transmit+0x186>
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	785b      	ldrb	r3, [r3, #1]
 800c274:	2b01      	cmp	r3, #1
 800c276:	d113      	bne.n	800c2a0 <HAL_PCD_EP_DB_Transmit+0x186>
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c280:	b29b      	uxth	r3, r3
 800c282:	461a      	mov	r2, r3
 800c284:	6a3b      	ldr	r3, [r7, #32]
 800c286:	4413      	add	r3, r2
 800c288:	623b      	str	r3, [r7, #32]
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	781b      	ldrb	r3, [r3, #0]
 800c28e:	00da      	lsls	r2, r3, #3
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	4413      	add	r3, r2
 800c294:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c298:	61fb      	str	r3, [r7, #28]
 800c29a:	69fb      	ldr	r3, [r7, #28]
 800c29c:	2200      	movs	r2, #0
 800c29e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	68f8      	ldr	r0, [r7, #12]
 800c2a8:	f00b f9e1 	bl	801766e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c2ac:	88fb      	ldrh	r3, [r7, #6]
 800c2ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	f000 82d2 	beq.w	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	461a      	mov	r2, r3
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	781b      	ldrb	r3, [r3, #0]
 800c2c2:	009b      	lsls	r3, r3, #2
 800c2c4:	4413      	add	r3, r2
 800c2c6:	881b      	ldrh	r3, [r3, #0]
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c2ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2d2:	827b      	strh	r3, [r7, #18]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	461a      	mov	r2, r3
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	009b      	lsls	r3, r3, #2
 800c2e0:	441a      	add	r2, r3
 800c2e2:	8a7b      	ldrh	r3, [r7, #18]
 800c2e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c2f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2f4:	b29b      	uxth	r3, r3
 800c2f6:	8013      	strh	r3, [r2, #0]
 800c2f8:	e2b0      	b.n	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c2fa:	88fb      	ldrh	r3, [r7, #6]
 800c2fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c300:	2b00      	cmp	r3, #0
 800c302:	d021      	beq.n	800c348 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	461a      	mov	r2, r3
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	4413      	add	r3, r2
 800c312:	881b      	ldrh	r3, [r3, #0]
 800c314:	b29b      	uxth	r3, r3
 800c316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c31a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c31e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	461a      	mov	r2, r3
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	009b      	lsls	r3, r3, #2
 800c32e:	441a      	add	r2, r3
 800c330:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800c334:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c338:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c33c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c344:	b29b      	uxth	r3, r3
 800c346:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c34e:	2b01      	cmp	r3, #1
 800c350:	f040 8284 	bne.w	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	695a      	ldr	r2, [r3, #20]
 800c358:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c35c:	441a      	add	r2, r3
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	69da      	ldr	r2, [r3, #28]
 800c366:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c36a:	441a      	add	r2, r3
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	6a1a      	ldr	r2, [r3, #32]
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	691b      	ldr	r3, [r3, #16]
 800c378:	429a      	cmp	r2, r3
 800c37a:	d309      	bcc.n	800c390 <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	691b      	ldr	r3, [r3, #16]
 800c380:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	6a1a      	ldr	r2, [r3, #32]
 800c386:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c388:	1ad2      	subs	r2, r2, r3
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	621a      	str	r2, [r3, #32]
 800c38e:	e015      	b.n	800c3bc <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	6a1b      	ldr	r3, [r3, #32]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d107      	bne.n	800c3a8 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 800c398:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c39c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800c3a6:	e009      	b.n	800c3bc <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	6a1b      	ldr	r3, [r3, #32]
 800c3b4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	785b      	ldrb	r3, [r3, #1]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d155      	bne.n	800c470 <HAL_PCD_EP_DB_Transmit+0x356>
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d8:	4413      	add	r3, r2
 800c3da:	63bb      	str	r3, [r7, #56]	; 0x38
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	00da      	lsls	r2, r3, #3
 800c3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3e4:	4413      	add	r3, r2
 800c3e6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c3ea:	637b      	str	r3, [r7, #52]	; 0x34
 800c3ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3ee:	2b3e      	cmp	r3, #62	; 0x3e
 800c3f0:	d916      	bls.n	800c420 <HAL_PCD_EP_DB_Transmit+0x306>
 800c3f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3f4:	095b      	lsrs	r3, r3, #5
 800c3f6:	64bb      	str	r3, [r7, #72]	; 0x48
 800c3f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3fa:	f003 031f 	and.w	r3, r3, #31
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d102      	bne.n	800c408 <HAL_PCD_EP_DB_Transmit+0x2ee>
 800c402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c404:	3b01      	subs	r3, #1
 800c406:	64bb      	str	r3, [r7, #72]	; 0x48
 800c408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c40a:	b29b      	uxth	r3, r3
 800c40c:	029b      	lsls	r3, r3, #10
 800c40e:	b29b      	uxth	r3, r3
 800c410:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c414:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c418:	b29a      	uxth	r2, r3
 800c41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c41c:	801a      	strh	r2, [r3, #0]
 800c41e:	e043      	b.n	800c4a8 <HAL_PCD_EP_DB_Transmit+0x38e>
 800c420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c422:	2b00      	cmp	r3, #0
 800c424:	d112      	bne.n	800c44c <HAL_PCD_EP_DB_Transmit+0x332>
 800c426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c428:	881b      	ldrh	r3, [r3, #0]
 800c42a:	b29b      	uxth	r3, r3
 800c42c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c430:	b29a      	uxth	r2, r3
 800c432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c434:	801a      	strh	r2, [r3, #0]
 800c436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c438:	881b      	ldrh	r3, [r3, #0]
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c444:	b29a      	uxth	r2, r3
 800c446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c448:	801a      	strh	r2, [r3, #0]
 800c44a:	e02d      	b.n	800c4a8 <HAL_PCD_EP_DB_Transmit+0x38e>
 800c44c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c44e:	085b      	lsrs	r3, r3, #1
 800c450:	64bb      	str	r3, [r7, #72]	; 0x48
 800c452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c454:	f003 0301 	and.w	r3, r3, #1
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d002      	beq.n	800c462 <HAL_PCD_EP_DB_Transmit+0x348>
 800c45c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c45e:	3301      	adds	r3, #1
 800c460:	64bb      	str	r3, [r7, #72]	; 0x48
 800c462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c464:	b29b      	uxth	r3, r3
 800c466:	029b      	lsls	r3, r3, #10
 800c468:	b29a      	uxth	r2, r3
 800c46a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c46c:	801a      	strh	r2, [r3, #0]
 800c46e:	e01b      	b.n	800c4a8 <HAL_PCD_EP_DB_Transmit+0x38e>
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	785b      	ldrb	r3, [r3, #1]
 800c474:	2b01      	cmp	r3, #1
 800c476:	d117      	bne.n	800c4a8 <HAL_PCD_EP_DB_Transmit+0x38e>
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	643b      	str	r3, [r7, #64]	; 0x40
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c486:	b29b      	uxth	r3, r3
 800c488:	461a      	mov	r2, r3
 800c48a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c48c:	4413      	add	r3, r2
 800c48e:	643b      	str	r3, [r7, #64]	; 0x40
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	00da      	lsls	r2, r3, #3
 800c496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c498:	4413      	add	r3, r2
 800c49a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c49e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4a2:	b29a      	uxth	r2, r3
 800c4a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4a6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6818      	ldr	r0, [r3, #0]
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	6959      	ldr	r1, [r3, #20]
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	891a      	ldrh	r2, [r3, #8]
 800c4b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	f007 f8d9 	bl	801366e <USB_WritePMA>
 800c4bc:	e1ce      	b.n	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c4c6:	b29b      	uxth	r3, r3
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	00db      	lsls	r3, r3, #3
 800c4d0:	4413      	add	r3, r2
 800c4d2:	68fa      	ldr	r2, [r7, #12]
 800c4d4:	6812      	ldr	r2, [r2, #0]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c4dc:	881b      	ldrh	r3, [r3, #0]
 800c4de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4e2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	699a      	ldr	r2, [r3, #24]
 800c4ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d307      	bcc.n	800c502 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	699a      	ldr	r2, [r3, #24]
 800c4f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c4fa:	1ad2      	subs	r2, r2, r3
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	619a      	str	r2, [r3, #24]
 800c500:	e002      	b.n	800c508 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	2200      	movs	r2, #0
 800c506:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	699b      	ldr	r3, [r3, #24]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f040 80c4 	bne.w	800c69a <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	785b      	ldrb	r3, [r3, #1]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d126      	bne.n	800c568 <HAL_PCD_EP_DB_Transmit+0x44e>
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c528:	b29b      	uxth	r3, r3
 800c52a:	461a      	mov	r2, r3
 800c52c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c52e:	4413      	add	r3, r2
 800c530:	66bb      	str	r3, [r7, #104]	; 0x68
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	00da      	lsls	r2, r3, #3
 800c538:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c53a:	4413      	add	r3, r2
 800c53c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c540:	667b      	str	r3, [r7, #100]	; 0x64
 800c542:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c544:	881b      	ldrh	r3, [r3, #0]
 800c546:	b29b      	uxth	r3, r3
 800c548:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c54c:	b29a      	uxth	r2, r3
 800c54e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c550:	801a      	strh	r2, [r3, #0]
 800c552:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	b29b      	uxth	r3, r3
 800c558:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c55c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c560:	b29a      	uxth	r2, r3
 800c562:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c564:	801a      	strh	r2, [r3, #0]
 800c566:	e01a      	b.n	800c59e <HAL_PCD_EP_DB_Transmit+0x484>
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	785b      	ldrb	r3, [r3, #1]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d116      	bne.n	800c59e <HAL_PCD_EP_DB_Transmit+0x484>
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	673b      	str	r3, [r7, #112]	; 0x70
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c57e:	b29b      	uxth	r3, r3
 800c580:	461a      	mov	r2, r3
 800c582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c584:	4413      	add	r3, r2
 800c586:	673b      	str	r3, [r7, #112]	; 0x70
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	00da      	lsls	r2, r3, #3
 800c58e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c590:	4413      	add	r3, r2
 800c592:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c596:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c59a:	2200      	movs	r2, #0
 800c59c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	785b      	ldrb	r3, [r3, #1]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d12f      	bne.n	800c60c <HAL_PCD_EP_DB_Transmit+0x4f2>
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c5bc:	b29b      	uxth	r3, r3
 800c5be:	461a      	mov	r2, r3
 800c5c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c5c4:	4413      	add	r3, r2
 800c5c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c5ca:	68bb      	ldr	r3, [r7, #8]
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	00da      	lsls	r2, r3, #3
 800c5d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c5d4:	4413      	add	r3, r2
 800c5d6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c5da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c5de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c5e2:	881b      	ldrh	r3, [r3, #0]
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c5ea:	b29a      	uxth	r2, r3
 800c5ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c5f0:	801a      	strh	r2, [r3, #0]
 800c5f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c5f6:	881b      	ldrh	r3, [r3, #0]
 800c5f8:	b29b      	uxth	r3, r3
 800c5fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c602:	b29a      	uxth	r2, r3
 800c604:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c608:	801a      	strh	r2, [r3, #0]
 800c60a:	e017      	b.n	800c63c <HAL_PCD_EP_DB_Transmit+0x522>
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	785b      	ldrb	r3, [r3, #1]
 800c610:	2b01      	cmp	r3, #1
 800c612:	d113      	bne.n	800c63c <HAL_PCD_EP_DB_Transmit+0x522>
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c61c:	b29b      	uxth	r3, r3
 800c61e:	461a      	mov	r2, r3
 800c620:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c622:	4413      	add	r3, r2
 800c624:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	00da      	lsls	r2, r3, #3
 800c62c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c62e:	4413      	add	r3, r2
 800c630:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c634:	67bb      	str	r3, [r7, #120]	; 0x78
 800c636:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c638:	2200      	movs	r2, #0
 800c63a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	4619      	mov	r1, r3
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f00b f813 	bl	801766e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c648:	88fb      	ldrh	r3, [r7, #6]
 800c64a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c64e:	2b00      	cmp	r3, #0
 800c650:	f040 8104 	bne.w	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	461a      	mov	r2, r3
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	4413      	add	r3, r2
 800c662:	881b      	ldrh	r3, [r3, #0]
 800c664:	b29b      	uxth	r3, r3
 800c666:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c66a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c66e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	461a      	mov	r2, r3
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	441a      	add	r2, r3
 800c680:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800c684:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c688:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c68c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c694:	b29b      	uxth	r3, r3
 800c696:	8013      	strh	r3, [r2, #0]
 800c698:	e0e0      	b.n	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c69a:	88fb      	ldrh	r3, [r7, #6]
 800c69c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d121      	bne.n	800c6e8 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	461a      	mov	r2, r3
 800c6aa:	68bb      	ldr	r3, [r7, #8]
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	4413      	add	r3, r2
 800c6b2:	881b      	ldrh	r3, [r3, #0]
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c6ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6be:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	009b      	lsls	r3, r3, #2
 800c6ce:	441a      	add	r2, r3
 800c6d0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c6d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c6d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c6dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c6e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6e4:	b29b      	uxth	r3, r3
 800c6e6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	f040 80b4 	bne.w	800c85c <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	695a      	ldr	r2, [r3, #20]
 800c6f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c6fc:	441a      	add	r2, r3
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	69da      	ldr	r2, [r3, #28]
 800c706:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c70a:	441a      	add	r2, r3
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	6a1a      	ldr	r2, [r3, #32]
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	429a      	cmp	r2, r3
 800c71a:	d309      	bcc.n	800c730 <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	691b      	ldr	r3, [r3, #16]
 800c720:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800c722:	68bb      	ldr	r3, [r7, #8]
 800c724:	6a1a      	ldr	r2, [r3, #32]
 800c726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c728:	1ad2      	subs	r2, r2, r3
 800c72a:	68bb      	ldr	r3, [r7, #8]
 800c72c:	621a      	str	r2, [r3, #32]
 800c72e:	e015      	b.n	800c75c <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	6a1b      	ldr	r3, [r3, #32]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d107      	bne.n	800c748 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 800c738:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c73c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	2200      	movs	r2, #0
 800c742:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800c746:	e009      	b.n	800c75c <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	6a1b      	ldr	r3, [r3, #32]
 800c74c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	2200      	movs	r2, #0
 800c752:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	2200      	movs	r2, #0
 800c758:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	663b      	str	r3, [r7, #96]	; 0x60
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	785b      	ldrb	r3, [r3, #1]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d155      	bne.n	800c816 <HAL_PCD_EP_DB_Transmit+0x6fc>
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	65bb      	str	r3, [r7, #88]	; 0x58
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c778:	b29b      	uxth	r3, r3
 800c77a:	461a      	mov	r2, r3
 800c77c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c77e:	4413      	add	r3, r2
 800c780:	65bb      	str	r3, [r7, #88]	; 0x58
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	00da      	lsls	r2, r3, #3
 800c788:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c78a:	4413      	add	r3, r2
 800c78c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c790:	657b      	str	r3, [r7, #84]	; 0x54
 800c792:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c794:	2b3e      	cmp	r3, #62	; 0x3e
 800c796:	d916      	bls.n	800c7c6 <HAL_PCD_EP_DB_Transmit+0x6ac>
 800c798:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c79a:	095b      	lsrs	r3, r3, #5
 800c79c:	677b      	str	r3, [r7, #116]	; 0x74
 800c79e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7a0:	f003 031f 	and.w	r3, r3, #31
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d102      	bne.n	800c7ae <HAL_PCD_EP_DB_Transmit+0x694>
 800c7a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c7aa:	3b01      	subs	r3, #1
 800c7ac:	677b      	str	r3, [r7, #116]	; 0x74
 800c7ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	029b      	lsls	r3, r3, #10
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7be:	b29a      	uxth	r2, r3
 800c7c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7c2:	801a      	strh	r2, [r3, #0]
 800c7c4:	e040      	b.n	800c848 <HAL_PCD_EP_DB_Transmit+0x72e>
 800c7c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d112      	bne.n	800c7f2 <HAL_PCD_EP_DB_Transmit+0x6d8>
 800c7cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7ce:	881b      	ldrh	r3, [r3, #0]
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c7d6:	b29a      	uxth	r2, r3
 800c7d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7da:	801a      	strh	r2, [r3, #0]
 800c7dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7de:	881b      	ldrh	r3, [r3, #0]
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7ea:	b29a      	uxth	r2, r3
 800c7ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7ee:	801a      	strh	r2, [r3, #0]
 800c7f0:	e02a      	b.n	800c848 <HAL_PCD_EP_DB_Transmit+0x72e>
 800c7f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7f4:	085b      	lsrs	r3, r3, #1
 800c7f6:	677b      	str	r3, [r7, #116]	; 0x74
 800c7f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7fa:	f003 0301 	and.w	r3, r3, #1
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d002      	beq.n	800c808 <HAL_PCD_EP_DB_Transmit+0x6ee>
 800c802:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c804:	3301      	adds	r3, #1
 800c806:	677b      	str	r3, [r7, #116]	; 0x74
 800c808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c80a:	b29b      	uxth	r3, r3
 800c80c:	029b      	lsls	r3, r3, #10
 800c80e:	b29a      	uxth	r2, r3
 800c810:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c812:	801a      	strh	r2, [r3, #0]
 800c814:	e018      	b.n	800c848 <HAL_PCD_EP_DB_Transmit+0x72e>
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	785b      	ldrb	r3, [r3, #1]
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d114      	bne.n	800c848 <HAL_PCD_EP_DB_Transmit+0x72e>
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c826:	b29b      	uxth	r3, r3
 800c828:	461a      	mov	r2, r3
 800c82a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c82c:	4413      	add	r3, r2
 800c82e:	663b      	str	r3, [r7, #96]	; 0x60
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	781b      	ldrb	r3, [r3, #0]
 800c834:	00da      	lsls	r2, r3, #3
 800c836:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c838:	4413      	add	r3, r2
 800c83a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c83e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c840:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c842:	b29a      	uxth	r2, r3
 800c844:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c846:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	6818      	ldr	r0, [r3, #0]
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	6959      	ldr	r1, [r3, #20]
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	895a      	ldrh	r2, [r3, #10]
 800c854:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c856:	b29b      	uxth	r3, r3
 800c858:	f006 ff09 	bl	801366e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	461a      	mov	r2, r3
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	009b      	lsls	r3, r3, #2
 800c868:	4413      	add	r3, r2
 800c86a:	881b      	ldrh	r3, [r3, #0]
 800c86c:	b29b      	uxth	r3, r3
 800c86e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c872:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c876:	823b      	strh	r3, [r7, #16]
 800c878:	8a3b      	ldrh	r3, [r7, #16]
 800c87a:	f083 0310 	eor.w	r3, r3, #16
 800c87e:	823b      	strh	r3, [r7, #16]
 800c880:	8a3b      	ldrh	r3, [r7, #16]
 800c882:	f083 0320 	eor.w	r3, r3, #32
 800c886:	823b      	strh	r3, [r7, #16]
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	461a      	mov	r2, r3
 800c88e:	68bb      	ldr	r3, [r7, #8]
 800c890:	781b      	ldrb	r3, [r3, #0]
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	441a      	add	r2, r3
 800c896:	8a3b      	ldrh	r3, [r7, #16]
 800c898:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c89c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c8a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c8a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c8a8:	b29b      	uxth	r3, r3
 800c8aa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800c8ac:	2300      	movs	r3, #0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3788      	adds	r7, #136	; 0x88
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800c8b6:	b480      	push	{r7}
 800c8b8:	b087      	sub	sp, #28
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	60f8      	str	r0, [r7, #12]
 800c8be:	607b      	str	r3, [r7, #4]
 800c8c0:	460b      	mov	r3, r1
 800c8c2:	817b      	strh	r3, [r7, #10]
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800c8c8:	897b      	ldrh	r3, [r7, #10]
 800c8ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d00b      	beq.n	800c8ec <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c8d4:	897b      	ldrh	r3, [r7, #10]
 800c8d6:	f003 0307 	and.w	r3, r3, #7
 800c8da:	1c5a      	adds	r2, r3, #1
 800c8dc:	4613      	mov	r3, r2
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	4413      	add	r3, r2
 800c8e2:	00db      	lsls	r3, r3, #3
 800c8e4:	68fa      	ldr	r2, [r7, #12]
 800c8e6:	4413      	add	r3, r2
 800c8e8:	617b      	str	r3, [r7, #20]
 800c8ea:	e009      	b.n	800c900 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c8ec:	897a      	ldrh	r2, [r7, #10]
 800c8ee:	4613      	mov	r3, r2
 800c8f0:	009b      	lsls	r3, r3, #2
 800c8f2:	4413      	add	r3, r2
 800c8f4:	00db      	lsls	r3, r3, #3
 800c8f6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c8fa:	68fa      	ldr	r2, [r7, #12]
 800c8fc:	4413      	add	r3, r2
 800c8fe:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800c900:	893b      	ldrh	r3, [r7, #8]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d107      	bne.n	800c916 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	2200      	movs	r2, #0
 800c90a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	b29a      	uxth	r2, r3
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	80da      	strh	r2, [r3, #6]
 800c914:	e00b      	b.n	800c92e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	2201      	movs	r2, #1
 800c91a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	b29a      	uxth	r2, r3
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	0c1b      	lsrs	r3, r3, #16
 800c928:	b29a      	uxth	r2, r3
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c92e:	2300      	movs	r3, #0
}
 800c930:	4618      	mov	r0, r3
 800c932:	371c      	adds	r7, #28
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b085      	sub	sp, #20
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2201      	movs	r2, #1
 800c94e:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2200      	movs	r2, #0
 800c956:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800c960:	b29b      	uxth	r3, r3
 800c962:	f043 0301 	orr.w	r3, r3, #1
 800c966:	b29a      	uxth	r2, r3
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800c974:	b29b      	uxth	r3, r3
 800c976:	f043 0302 	orr.w	r3, r3, #2
 800c97a:	b29a      	uxth	r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800c982:	2300      	movs	r3, #0
}
 800c984:	4618      	mov	r0, r3
 800c986:	3714      	adds	r7, #20
 800c988:	46bd      	mov	sp, r7
 800c98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98e:	4770      	bx	lr

0800c990 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c990:	b480      	push	{r7}
 800c992:	b085      	sub	sp, #20
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d141      	bne.n	800ca22 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c99e:	4b4b      	ldr	r3, [pc, #300]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c9a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9aa:	d131      	bne.n	800ca10 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c9ac:	4b47      	ldr	r3, [pc, #284]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c9b2:	4a46      	ldr	r2, [pc, #280]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c9b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c9bc:	4b43      	ldr	r3, [pc, #268]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c9c4:	4a41      	ldr	r2, [pc, #260]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c9ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c9cc:	4b40      	ldr	r3, [pc, #256]	; (800cad0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	2232      	movs	r2, #50	; 0x32
 800c9d2:	fb02 f303 	mul.w	r3, r2, r3
 800c9d6:	4a3f      	ldr	r2, [pc, #252]	; (800cad4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c9d8:	fba2 2303 	umull	r2, r3, r2, r3
 800c9dc:	0c9b      	lsrs	r3, r3, #18
 800c9de:	3301      	adds	r3, #1
 800c9e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c9e2:	e002      	b.n	800c9ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	3b01      	subs	r3, #1
 800c9e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c9ea:	4b38      	ldr	r3, [pc, #224]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9ec:	695b      	ldr	r3, [r3, #20]
 800c9ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9f6:	d102      	bne.n	800c9fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d1f2      	bne.n	800c9e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c9fe:	4b33      	ldr	r3, [pc, #204]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca00:	695b      	ldr	r3, [r3, #20]
 800ca02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca0a:	d158      	bne.n	800cabe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ca0c:	2303      	movs	r3, #3
 800ca0e:	e057      	b.n	800cac0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ca10:	4b2e      	ldr	r3, [pc, #184]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca16:	4a2d      	ldr	r2, [pc, #180]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca1c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ca20:	e04d      	b.n	800cabe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca28:	d141      	bne.n	800caae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ca2a:	4b28      	ldr	r3, [pc, #160]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ca32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca36:	d131      	bne.n	800ca9c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ca38:	4b24      	ldr	r3, [pc, #144]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca3e:	4a23      	ldr	r2, [pc, #140]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ca48:	4b20      	ldr	r3, [pc, #128]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ca50:	4a1e      	ldr	r2, [pc, #120]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ca56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ca58:	4b1d      	ldr	r3, [pc, #116]	; (800cad0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	2232      	movs	r2, #50	; 0x32
 800ca5e:	fb02 f303 	mul.w	r3, r2, r3
 800ca62:	4a1c      	ldr	r2, [pc, #112]	; (800cad4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ca64:	fba2 2303 	umull	r2, r3, r2, r3
 800ca68:	0c9b      	lsrs	r3, r3, #18
 800ca6a:	3301      	adds	r3, #1
 800ca6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ca6e:	e002      	b.n	800ca76 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	3b01      	subs	r3, #1
 800ca74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ca76:	4b15      	ldr	r3, [pc, #84]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca78:	695b      	ldr	r3, [r3, #20]
 800ca7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca82:	d102      	bne.n	800ca8a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d1f2      	bne.n	800ca70 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ca8a:	4b10      	ldr	r3, [pc, #64]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca8c:	695b      	ldr	r3, [r3, #20]
 800ca8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca96:	d112      	bne.n	800cabe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ca98:	2303      	movs	r3, #3
 800ca9a:	e011      	b.n	800cac0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ca9c:	4b0b      	ldr	r3, [pc, #44]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800caa2:	4a0a      	ldr	r2, [pc, #40]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800caa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800caa8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800caac:	e007      	b.n	800cabe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800caae:	4b07      	ldr	r3, [pc, #28]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cab6:	4a05      	ldr	r2, [pc, #20]	; (800cacc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cab8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cabc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800cabe:	2300      	movs	r3, #0
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3714      	adds	r7, #20
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr
 800cacc:	40007000 	.word	0x40007000
 800cad0:	20000004 	.word	0x20000004
 800cad4:	431bde83 	.word	0x431bde83

0800cad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b088      	sub	sp, #32
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d101      	bne.n	800caea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cae6:	2301      	movs	r3, #1
 800cae8:	e306      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f003 0301 	and.w	r3, r3, #1
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d075      	beq.n	800cbe2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800caf6:	4b97      	ldr	r3, [pc, #604]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	f003 030c 	and.w	r3, r3, #12
 800cafe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cb00:	4b94      	ldr	r3, [pc, #592]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb02:	68db      	ldr	r3, [r3, #12]
 800cb04:	f003 0303 	and.w	r3, r3, #3
 800cb08:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800cb0a:	69bb      	ldr	r3, [r7, #24]
 800cb0c:	2b0c      	cmp	r3, #12
 800cb0e:	d102      	bne.n	800cb16 <HAL_RCC_OscConfig+0x3e>
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	2b03      	cmp	r3, #3
 800cb14:	d002      	beq.n	800cb1c <HAL_RCC_OscConfig+0x44>
 800cb16:	69bb      	ldr	r3, [r7, #24]
 800cb18:	2b08      	cmp	r3, #8
 800cb1a:	d10b      	bne.n	800cb34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cb1c:	4b8d      	ldr	r3, [pc, #564]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d05b      	beq.n	800cbe0 <HAL_RCC_OscConfig+0x108>
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	685b      	ldr	r3, [r3, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d157      	bne.n	800cbe0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cb30:	2301      	movs	r3, #1
 800cb32:	e2e1      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	685b      	ldr	r3, [r3, #4]
 800cb38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb3c:	d106      	bne.n	800cb4c <HAL_RCC_OscConfig+0x74>
 800cb3e:	4b85      	ldr	r3, [pc, #532]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	4a84      	ldr	r2, [pc, #528]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cb48:	6013      	str	r3, [r2, #0]
 800cb4a:	e01d      	b.n	800cb88 <HAL_RCC_OscConfig+0xb0>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cb54:	d10c      	bne.n	800cb70 <HAL_RCC_OscConfig+0x98>
 800cb56:	4b7f      	ldr	r3, [pc, #508]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	4a7e      	ldr	r2, [pc, #504]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cb60:	6013      	str	r3, [r2, #0]
 800cb62:	4b7c      	ldr	r3, [pc, #496]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	4a7b      	ldr	r2, [pc, #492]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cb6c:	6013      	str	r3, [r2, #0]
 800cb6e:	e00b      	b.n	800cb88 <HAL_RCC_OscConfig+0xb0>
 800cb70:	4b78      	ldr	r3, [pc, #480]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4a77      	ldr	r2, [pc, #476]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cb7a:	6013      	str	r3, [r2, #0]
 800cb7c:	4b75      	ldr	r3, [pc, #468]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a74      	ldr	r2, [pc, #464]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cb82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cb86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	685b      	ldr	r3, [r3, #4]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d013      	beq.n	800cbb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb90:	f7fb fbae 	bl	80082f0 <HAL_GetTick>
 800cb94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cb96:	e008      	b.n	800cbaa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cb98:	f7fb fbaa 	bl	80082f0 <HAL_GetTick>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	1ad3      	subs	r3, r2, r3
 800cba2:	2b64      	cmp	r3, #100	; 0x64
 800cba4:	d901      	bls.n	800cbaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cba6:	2303      	movs	r3, #3
 800cba8:	e2a6      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cbaa:	4b6a      	ldr	r3, [pc, #424]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d0f0      	beq.n	800cb98 <HAL_RCC_OscConfig+0xc0>
 800cbb6:	e014      	b.n	800cbe2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbb8:	f7fb fb9a 	bl	80082f0 <HAL_GetTick>
 800cbbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cbbe:	e008      	b.n	800cbd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cbc0:	f7fb fb96 	bl	80082f0 <HAL_GetTick>
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	1ad3      	subs	r3, r2, r3
 800cbca:	2b64      	cmp	r3, #100	; 0x64
 800cbcc:	d901      	bls.n	800cbd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cbce:	2303      	movs	r3, #3
 800cbd0:	e292      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cbd2:	4b60      	ldr	r3, [pc, #384]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d1f0      	bne.n	800cbc0 <HAL_RCC_OscConfig+0xe8>
 800cbde:	e000      	b.n	800cbe2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cbe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f003 0302 	and.w	r3, r3, #2
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d075      	beq.n	800ccda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cbee:	4b59      	ldr	r3, [pc, #356]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cbf0:	689b      	ldr	r3, [r3, #8]
 800cbf2:	f003 030c 	and.w	r3, r3, #12
 800cbf6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cbf8:	4b56      	ldr	r3, [pc, #344]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	f003 0303 	and.w	r3, r3, #3
 800cc00:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800cc02:	69bb      	ldr	r3, [r7, #24]
 800cc04:	2b0c      	cmp	r3, #12
 800cc06:	d102      	bne.n	800cc0e <HAL_RCC_OscConfig+0x136>
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	2b02      	cmp	r3, #2
 800cc0c:	d002      	beq.n	800cc14 <HAL_RCC_OscConfig+0x13c>
 800cc0e:	69bb      	ldr	r3, [r7, #24]
 800cc10:	2b04      	cmp	r3, #4
 800cc12:	d11f      	bne.n	800cc54 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cc14:	4b4f      	ldr	r3, [pc, #316]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d005      	beq.n	800cc2c <HAL_RCC_OscConfig+0x154>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d101      	bne.n	800cc2c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800cc28:	2301      	movs	r3, #1
 800cc2a:	e265      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cc2c:	4b49      	ldr	r3, [pc, #292]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc2e:	685b      	ldr	r3, [r3, #4]
 800cc30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	691b      	ldr	r3, [r3, #16]
 800cc38:	061b      	lsls	r3, r3, #24
 800cc3a:	4946      	ldr	r1, [pc, #280]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800cc40:	4b45      	ldr	r3, [pc, #276]	; (800cd58 <HAL_RCC_OscConfig+0x280>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7fa fefb 	bl	8007a40 <HAL_InitTick>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d043      	beq.n	800ccd8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	e251      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d023      	beq.n	800cca4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cc5c:	4b3d      	ldr	r3, [pc, #244]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	4a3c      	ldr	r2, [pc, #240]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc68:	f7fb fb42 	bl	80082f0 <HAL_GetTick>
 800cc6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cc6e:	e008      	b.n	800cc82 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cc70:	f7fb fb3e 	bl	80082f0 <HAL_GetTick>
 800cc74:	4602      	mov	r2, r0
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	1ad3      	subs	r3, r2, r3
 800cc7a:	2b02      	cmp	r3, #2
 800cc7c:	d901      	bls.n	800cc82 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cc7e:	2303      	movs	r3, #3
 800cc80:	e23a      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cc82:	4b34      	ldr	r3, [pc, #208]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d0f0      	beq.n	800cc70 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cc8e:	4b31      	ldr	r3, [pc, #196]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc90:	685b      	ldr	r3, [r3, #4]
 800cc92:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	061b      	lsls	r3, r3, #24
 800cc9c:	492d      	ldr	r1, [pc, #180]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	604b      	str	r3, [r1, #4]
 800cca2:	e01a      	b.n	800ccda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cca4:	4b2b      	ldr	r3, [pc, #172]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a2a      	ldr	r2, [pc, #168]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800ccaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ccae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccb0:	f7fb fb1e 	bl	80082f0 <HAL_GetTick>
 800ccb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ccb6:	e008      	b.n	800ccca <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ccb8:	f7fb fb1a 	bl	80082f0 <HAL_GetTick>
 800ccbc:	4602      	mov	r2, r0
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	1ad3      	subs	r3, r2, r3
 800ccc2:	2b02      	cmp	r3, #2
 800ccc4:	d901      	bls.n	800ccca <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ccc6:	2303      	movs	r3, #3
 800ccc8:	e216      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ccca:	4b22      	ldr	r3, [pc, #136]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d1f0      	bne.n	800ccb8 <HAL_RCC_OscConfig+0x1e0>
 800ccd6:	e000      	b.n	800ccda <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ccd8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f003 0308 	and.w	r3, r3, #8
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d041      	beq.n	800cd6a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	695b      	ldr	r3, [r3, #20]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d01c      	beq.n	800cd28 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ccee:	4b19      	ldr	r3, [pc, #100]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800ccf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ccf4:	4a17      	ldr	r2, [pc, #92]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800ccf6:	f043 0301 	orr.w	r3, r3, #1
 800ccfa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ccfe:	f7fb faf7 	bl	80082f0 <HAL_GetTick>
 800cd02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cd04:	e008      	b.n	800cd18 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cd06:	f7fb faf3 	bl	80082f0 <HAL_GetTick>
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	1ad3      	subs	r3, r2, r3
 800cd10:	2b02      	cmp	r3, #2
 800cd12:	d901      	bls.n	800cd18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800cd14:	2303      	movs	r3, #3
 800cd16:	e1ef      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cd18:	4b0e      	ldr	r3, [pc, #56]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cd1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cd1e:	f003 0302 	and.w	r3, r3, #2
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d0ef      	beq.n	800cd06 <HAL_RCC_OscConfig+0x22e>
 800cd26:	e020      	b.n	800cd6a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cd28:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cd2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cd2e:	4a09      	ldr	r2, [pc, #36]	; (800cd54 <HAL_RCC_OscConfig+0x27c>)
 800cd30:	f023 0301 	bic.w	r3, r3, #1
 800cd34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd38:	f7fb fada 	bl	80082f0 <HAL_GetTick>
 800cd3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cd3e:	e00d      	b.n	800cd5c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cd40:	f7fb fad6 	bl	80082f0 <HAL_GetTick>
 800cd44:	4602      	mov	r2, r0
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	1ad3      	subs	r3, r2, r3
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	d906      	bls.n	800cd5c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800cd4e:	2303      	movs	r3, #3
 800cd50:	e1d2      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
 800cd52:	bf00      	nop
 800cd54:	40021000 	.word	0x40021000
 800cd58:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cd5c:	4b8c      	ldr	r3, [pc, #560]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cd5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cd62:	f003 0302 	and.w	r3, r3, #2
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d1ea      	bne.n	800cd40 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f003 0304 	and.w	r3, r3, #4
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f000 80a6 	beq.w	800cec4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cd78:	2300      	movs	r3, #0
 800cd7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800cd7c:	4b84      	ldr	r3, [pc, #528]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cd7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d101      	bne.n	800cd8c <HAL_RCC_OscConfig+0x2b4>
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e000      	b.n	800cd8e <HAL_RCC_OscConfig+0x2b6>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d00d      	beq.n	800cdae <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cd92:	4b7f      	ldr	r3, [pc, #508]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cd94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd96:	4a7e      	ldr	r2, [pc, #504]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cd98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd9c:	6593      	str	r3, [r2, #88]	; 0x58
 800cd9e:	4b7c      	ldr	r3, [pc, #496]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cda0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cda2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cda6:	60fb      	str	r3, [r7, #12]
 800cda8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cdaa:	2301      	movs	r3, #1
 800cdac:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cdae:	4b79      	ldr	r3, [pc, #484]	; (800cf94 <HAL_RCC_OscConfig+0x4bc>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d118      	bne.n	800cdec <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cdba:	4b76      	ldr	r3, [pc, #472]	; (800cf94 <HAL_RCC_OscConfig+0x4bc>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a75      	ldr	r2, [pc, #468]	; (800cf94 <HAL_RCC_OscConfig+0x4bc>)
 800cdc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cdc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cdc6:	f7fb fa93 	bl	80082f0 <HAL_GetTick>
 800cdca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cdcc:	e008      	b.n	800cde0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cdce:	f7fb fa8f 	bl	80082f0 <HAL_GetTick>
 800cdd2:	4602      	mov	r2, r0
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	1ad3      	subs	r3, r2, r3
 800cdd8:	2b02      	cmp	r3, #2
 800cdda:	d901      	bls.n	800cde0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800cddc:	2303      	movs	r3, #3
 800cdde:	e18b      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cde0:	4b6c      	ldr	r3, [pc, #432]	; (800cf94 <HAL_RCC_OscConfig+0x4bc>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d0f0      	beq.n	800cdce <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d108      	bne.n	800ce06 <HAL_RCC_OscConfig+0x32e>
 800cdf4:	4b66      	ldr	r3, [pc, #408]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cdf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cdfa:	4a65      	ldr	r2, [pc, #404]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cdfc:	f043 0301 	orr.w	r3, r3, #1
 800ce00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ce04:	e024      	b.n	800ce50 <HAL_RCC_OscConfig+0x378>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	689b      	ldr	r3, [r3, #8]
 800ce0a:	2b05      	cmp	r3, #5
 800ce0c:	d110      	bne.n	800ce30 <HAL_RCC_OscConfig+0x358>
 800ce0e:	4b60      	ldr	r3, [pc, #384]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce14:	4a5e      	ldr	r2, [pc, #376]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce16:	f043 0304 	orr.w	r3, r3, #4
 800ce1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ce1e:	4b5c      	ldr	r3, [pc, #368]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce24:	4a5a      	ldr	r2, [pc, #360]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce26:	f043 0301 	orr.w	r3, r3, #1
 800ce2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ce2e:	e00f      	b.n	800ce50 <HAL_RCC_OscConfig+0x378>
 800ce30:	4b57      	ldr	r3, [pc, #348]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce36:	4a56      	ldr	r2, [pc, #344]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce38:	f023 0301 	bic.w	r3, r3, #1
 800ce3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ce40:	4b53      	ldr	r3, [pc, #332]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce46:	4a52      	ldr	r2, [pc, #328]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce48:	f023 0304 	bic.w	r3, r3, #4
 800ce4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d016      	beq.n	800ce86 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce58:	f7fb fa4a 	bl	80082f0 <HAL_GetTick>
 800ce5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ce5e:	e00a      	b.n	800ce76 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ce60:	f7fb fa46 	bl	80082f0 <HAL_GetTick>
 800ce64:	4602      	mov	r2, r0
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	1ad3      	subs	r3, r2, r3
 800ce6a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d901      	bls.n	800ce76 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800ce72:	2303      	movs	r3, #3
 800ce74:	e140      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ce76:	4b46      	ldr	r3, [pc, #280]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ce78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce7c:	f003 0302 	and.w	r3, r3, #2
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d0ed      	beq.n	800ce60 <HAL_RCC_OscConfig+0x388>
 800ce84:	e015      	b.n	800ceb2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce86:	f7fb fa33 	bl	80082f0 <HAL_GetTick>
 800ce8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ce8c:	e00a      	b.n	800cea4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ce8e:	f7fb fa2f 	bl	80082f0 <HAL_GetTick>
 800ce92:	4602      	mov	r2, r0
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	1ad3      	subs	r3, r2, r3
 800ce98:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d901      	bls.n	800cea4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800cea0:	2303      	movs	r3, #3
 800cea2:	e129      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cea4:	4b3a      	ldr	r3, [pc, #232]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ceaa:	f003 0302 	and.w	r3, r3, #2
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d1ed      	bne.n	800ce8e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ceb2:	7ffb      	ldrb	r3, [r7, #31]
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d105      	bne.n	800cec4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ceb8:	4b35      	ldr	r3, [pc, #212]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ceba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cebc:	4a34      	ldr	r2, [pc, #208]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cebe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cec2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f003 0320 	and.w	r3, r3, #32
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d03c      	beq.n	800cf4a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	699b      	ldr	r3, [r3, #24]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d01c      	beq.n	800cf12 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ced8:	4b2d      	ldr	r3, [pc, #180]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800ceda:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cede:	4a2c      	ldr	r2, [pc, #176]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cee0:	f043 0301 	orr.w	r3, r3, #1
 800cee4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cee8:	f7fb fa02 	bl	80082f0 <HAL_GetTick>
 800ceec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ceee:	e008      	b.n	800cf02 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cef0:	f7fb f9fe 	bl	80082f0 <HAL_GetTick>
 800cef4:	4602      	mov	r2, r0
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	1ad3      	subs	r3, r2, r3
 800cefa:	2b02      	cmp	r3, #2
 800cefc:	d901      	bls.n	800cf02 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800cefe:	2303      	movs	r3, #3
 800cf00:	e0fa      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cf02:	4b23      	ldr	r3, [pc, #140]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cf08:	f003 0302 	and.w	r3, r3, #2
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d0ef      	beq.n	800cef0 <HAL_RCC_OscConfig+0x418>
 800cf10:	e01b      	b.n	800cf4a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cf12:	4b1f      	ldr	r3, [pc, #124]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cf18:	4a1d      	ldr	r2, [pc, #116]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf1a:	f023 0301 	bic.w	r3, r3, #1
 800cf1e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf22:	f7fb f9e5 	bl	80082f0 <HAL_GetTick>
 800cf26:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cf28:	e008      	b.n	800cf3c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cf2a:	f7fb f9e1 	bl	80082f0 <HAL_GetTick>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	693b      	ldr	r3, [r7, #16]
 800cf32:	1ad3      	subs	r3, r2, r3
 800cf34:	2b02      	cmp	r3, #2
 800cf36:	d901      	bls.n	800cf3c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800cf38:	2303      	movs	r3, #3
 800cf3a:	e0dd      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cf3c:	4b14      	ldr	r3, [pc, #80]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cf42:	f003 0302 	and.w	r3, r3, #2
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d1ef      	bne.n	800cf2a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	69db      	ldr	r3, [r3, #28]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	f000 80d1 	beq.w	800d0f6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cf54:	4b0e      	ldr	r3, [pc, #56]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	f003 030c 	and.w	r3, r3, #12
 800cf5c:	2b0c      	cmp	r3, #12
 800cf5e:	f000 808b 	beq.w	800d078 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	69db      	ldr	r3, [r3, #28]
 800cf66:	2b02      	cmp	r3, #2
 800cf68:	d15e      	bne.n	800d028 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cf6a:	4b09      	ldr	r3, [pc, #36]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a08      	ldr	r2, [pc, #32]	; (800cf90 <HAL_RCC_OscConfig+0x4b8>)
 800cf70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf76:	f7fb f9bb 	bl	80082f0 <HAL_GetTick>
 800cf7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cf7c:	e00c      	b.n	800cf98 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cf7e:	f7fb f9b7 	bl	80082f0 <HAL_GetTick>
 800cf82:	4602      	mov	r2, r0
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	1ad3      	subs	r3, r2, r3
 800cf88:	2b02      	cmp	r3, #2
 800cf8a:	d905      	bls.n	800cf98 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800cf8c:	2303      	movs	r3, #3
 800cf8e:	e0b3      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
 800cf90:	40021000 	.word	0x40021000
 800cf94:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cf98:	4b59      	ldr	r3, [pc, #356]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d1ec      	bne.n	800cf7e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cfa4:	4b56      	ldr	r3, [pc, #344]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cfa6:	68da      	ldr	r2, [r3, #12]
 800cfa8:	4b56      	ldr	r3, [pc, #344]	; (800d104 <HAL_RCC_OscConfig+0x62c>)
 800cfaa:	4013      	ands	r3, r2
 800cfac:	687a      	ldr	r2, [r7, #4]
 800cfae:	6a11      	ldr	r1, [r2, #32]
 800cfb0:	687a      	ldr	r2, [r7, #4]
 800cfb2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800cfb4:	3a01      	subs	r2, #1
 800cfb6:	0112      	lsls	r2, r2, #4
 800cfb8:	4311      	orrs	r1, r2
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800cfbe:	0212      	lsls	r2, r2, #8
 800cfc0:	4311      	orrs	r1, r2
 800cfc2:	687a      	ldr	r2, [r7, #4]
 800cfc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cfc6:	0852      	lsrs	r2, r2, #1
 800cfc8:	3a01      	subs	r2, #1
 800cfca:	0552      	lsls	r2, r2, #21
 800cfcc:	4311      	orrs	r1, r2
 800cfce:	687a      	ldr	r2, [r7, #4]
 800cfd0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cfd2:	0852      	lsrs	r2, r2, #1
 800cfd4:	3a01      	subs	r2, #1
 800cfd6:	0652      	lsls	r2, r2, #25
 800cfd8:	4311      	orrs	r1, r2
 800cfda:	687a      	ldr	r2, [r7, #4]
 800cfdc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cfde:	06d2      	lsls	r2, r2, #27
 800cfe0:	430a      	orrs	r2, r1
 800cfe2:	4947      	ldr	r1, [pc, #284]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cfe8:	4b45      	ldr	r3, [pc, #276]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	4a44      	ldr	r2, [pc, #272]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cfee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cff2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cff4:	4b42      	ldr	r3, [pc, #264]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cff6:	68db      	ldr	r3, [r3, #12]
 800cff8:	4a41      	ldr	r2, [pc, #260]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800cffa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cffe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d000:	f7fb f976 	bl	80082f0 <HAL_GetTick>
 800d004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d006:	e008      	b.n	800d01a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d008:	f7fb f972 	bl	80082f0 <HAL_GetTick>
 800d00c:	4602      	mov	r2, r0
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	1ad3      	subs	r3, r2, r3
 800d012:	2b02      	cmp	r3, #2
 800d014:	d901      	bls.n	800d01a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d016:	2303      	movs	r3, #3
 800d018:	e06e      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d01a:	4b39      	ldr	r3, [pc, #228]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d022:	2b00      	cmp	r3, #0
 800d024:	d0f0      	beq.n	800d008 <HAL_RCC_OscConfig+0x530>
 800d026:	e066      	b.n	800d0f6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d028:	4b35      	ldr	r3, [pc, #212]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4a34      	ldr	r2, [pc, #208]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d02e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d032:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800d034:	4b32      	ldr	r3, [pc, #200]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d036:	68db      	ldr	r3, [r3, #12]
 800d038:	4a31      	ldr	r2, [pc, #196]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d03a:	f023 0303 	bic.w	r3, r3, #3
 800d03e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d040:	4b2f      	ldr	r3, [pc, #188]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d042:	68db      	ldr	r3, [r3, #12]
 800d044:	4a2e      	ldr	r2, [pc, #184]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d046:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800d04a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d04e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d050:	f7fb f94e 	bl	80082f0 <HAL_GetTick>
 800d054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d056:	e008      	b.n	800d06a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d058:	f7fb f94a 	bl	80082f0 <HAL_GetTick>
 800d05c:	4602      	mov	r2, r0
 800d05e:	693b      	ldr	r3, [r7, #16]
 800d060:	1ad3      	subs	r3, r2, r3
 800d062:	2b02      	cmp	r3, #2
 800d064:	d901      	bls.n	800d06a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800d066:	2303      	movs	r3, #3
 800d068:	e046      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d06a:	4b25      	ldr	r3, [pc, #148]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d072:	2b00      	cmp	r3, #0
 800d074:	d1f0      	bne.n	800d058 <HAL_RCC_OscConfig+0x580>
 800d076:	e03e      	b.n	800d0f6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	69db      	ldr	r3, [r3, #28]
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d101      	bne.n	800d084 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800d080:	2301      	movs	r3, #1
 800d082:	e039      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d084:	4b1e      	ldr	r3, [pc, #120]	; (800d100 <HAL_RCC_OscConfig+0x628>)
 800d086:	68db      	ldr	r3, [r3, #12]
 800d088:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	f003 0203 	and.w	r2, r3, #3
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6a1b      	ldr	r3, [r3, #32]
 800d094:	429a      	cmp	r2, r3
 800d096:	d12c      	bne.n	800d0f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d098:	697b      	ldr	r3, [r7, #20]
 800d09a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0a2:	3b01      	subs	r3, #1
 800d0a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d0a6:	429a      	cmp	r2, r3
 800d0a8:	d123      	bne.n	800d0f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d11b      	bne.n	800d0f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d0c6:	429a      	cmp	r2, r3
 800d0c8:	d113      	bne.n	800d0f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0d4:	085b      	lsrs	r3, r3, #1
 800d0d6:	3b01      	subs	r3, #1
 800d0d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d0da:	429a      	cmp	r2, r3
 800d0dc:	d109      	bne.n	800d0f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0e8:	085b      	lsrs	r3, r3, #1
 800d0ea:	3b01      	subs	r3, #1
 800d0ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d001      	beq.n	800d0f6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	e000      	b.n	800d0f8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800d0f6:	2300      	movs	r3, #0
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	3720      	adds	r7, #32
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	40021000 	.word	0x40021000
 800d104:	019f800c 	.word	0x019f800c

0800d108 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b086      	sub	sp, #24
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d112:	2300      	movs	r3, #0
 800d114:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d101      	bne.n	800d120 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d11c:	2301      	movs	r3, #1
 800d11e:	e11e      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d120:	4b91      	ldr	r3, [pc, #580]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f003 030f 	and.w	r3, r3, #15
 800d128:	683a      	ldr	r2, [r7, #0]
 800d12a:	429a      	cmp	r2, r3
 800d12c:	d910      	bls.n	800d150 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d12e:	4b8e      	ldr	r3, [pc, #568]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f023 020f 	bic.w	r2, r3, #15
 800d136:	498c      	ldr	r1, [pc, #560]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	4313      	orrs	r3, r2
 800d13c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d13e:	4b8a      	ldr	r3, [pc, #552]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	f003 030f 	and.w	r3, r3, #15
 800d146:	683a      	ldr	r2, [r7, #0]
 800d148:	429a      	cmp	r2, r3
 800d14a:	d001      	beq.n	800d150 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e106      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f003 0301 	and.w	r3, r3, #1
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d073      	beq.n	800d244 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	2b03      	cmp	r3, #3
 800d162:	d129      	bne.n	800d1b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d164:	4b81      	ldr	r3, [pc, #516]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d101      	bne.n	800d174 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d170:	2301      	movs	r3, #1
 800d172:	e0f4      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d174:	f000 f9d0 	bl	800d518 <RCC_GetSysClockFreqFromPLLSource>
 800d178:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d17a:	693b      	ldr	r3, [r7, #16]
 800d17c:	4a7c      	ldr	r2, [pc, #496]	; (800d370 <HAL_RCC_ClockConfig+0x268>)
 800d17e:	4293      	cmp	r3, r2
 800d180:	d93f      	bls.n	800d202 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d182:	4b7a      	ldr	r3, [pc, #488]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d184:	689b      	ldr	r3, [r3, #8]
 800d186:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d009      	beq.n	800d1a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d196:	2b00      	cmp	r3, #0
 800d198:	d033      	beq.n	800d202 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d12f      	bne.n	800d202 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d1a2:	4b72      	ldr	r3, [pc, #456]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1a4:	689b      	ldr	r3, [r3, #8]
 800d1a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d1aa:	4a70      	ldr	r2, [pc, #448]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d1b2:	2380      	movs	r3, #128	; 0x80
 800d1b4:	617b      	str	r3, [r7, #20]
 800d1b6:	e024      	b.n	800d202 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	685b      	ldr	r3, [r3, #4]
 800d1bc:	2b02      	cmp	r3, #2
 800d1be:	d107      	bne.n	800d1d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d1c0:	4b6a      	ldr	r3, [pc, #424]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d109      	bne.n	800d1e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	e0c6      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d1d0:	4b66      	ldr	r3, [pc, #408]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d101      	bne.n	800d1e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	e0be      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d1e0:	f000 f8ce 	bl	800d380 <HAL_RCC_GetSysClockFreq>
 800d1e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	4a61      	ldr	r2, [pc, #388]	; (800d370 <HAL_RCC_ClockConfig+0x268>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d909      	bls.n	800d202 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d1ee:	4b5f      	ldr	r3, [pc, #380]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1f0:	689b      	ldr	r3, [r3, #8]
 800d1f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d1f6:	4a5d      	ldr	r2, [pc, #372]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d1f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d1fe:	2380      	movs	r3, #128	; 0x80
 800d200:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d202:	4b5a      	ldr	r3, [pc, #360]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d204:	689b      	ldr	r3, [r3, #8]
 800d206:	f023 0203 	bic.w	r2, r3, #3
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	4957      	ldr	r1, [pc, #348]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d210:	4313      	orrs	r3, r2
 800d212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d214:	f7fb f86c 	bl	80082f0 <HAL_GetTick>
 800d218:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d21a:	e00a      	b.n	800d232 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d21c:	f7fb f868 	bl	80082f0 <HAL_GetTick>
 800d220:	4602      	mov	r2, r0
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	1ad3      	subs	r3, r2, r3
 800d226:	f241 3288 	movw	r2, #5000	; 0x1388
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d901      	bls.n	800d232 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d22e:	2303      	movs	r3, #3
 800d230:	e095      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d232:	4b4e      	ldr	r3, [pc, #312]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d234:	689b      	ldr	r3, [r3, #8]
 800d236:	f003 020c 	and.w	r2, r3, #12
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	009b      	lsls	r3, r3, #2
 800d240:	429a      	cmp	r2, r3
 800d242:	d1eb      	bne.n	800d21c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	f003 0302 	and.w	r3, r3, #2
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d023      	beq.n	800d298 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	f003 0304 	and.w	r3, r3, #4
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d005      	beq.n	800d268 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d25c:	4b43      	ldr	r3, [pc, #268]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	4a42      	ldr	r2, [pc, #264]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d262:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d266:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f003 0308 	and.w	r3, r3, #8
 800d270:	2b00      	cmp	r3, #0
 800d272:	d007      	beq.n	800d284 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d274:	4b3d      	ldr	r3, [pc, #244]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d276:	689b      	ldr	r3, [r3, #8]
 800d278:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d27c:	4a3b      	ldr	r2, [pc, #236]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d27e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d282:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d284:	4b39      	ldr	r3, [pc, #228]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d286:	689b      	ldr	r3, [r3, #8]
 800d288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	4936      	ldr	r1, [pc, #216]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d292:	4313      	orrs	r3, r2
 800d294:	608b      	str	r3, [r1, #8]
 800d296:	e008      	b.n	800d2aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	2b80      	cmp	r3, #128	; 0x80
 800d29c:	d105      	bne.n	800d2aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d29e:	4b33      	ldr	r3, [pc, #204]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d2a0:	689b      	ldr	r3, [r3, #8]
 800d2a2:	4a32      	ldr	r2, [pc, #200]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d2a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d2a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d2aa:	4b2f      	ldr	r3, [pc, #188]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f003 030f 	and.w	r3, r3, #15
 800d2b2:	683a      	ldr	r2, [r7, #0]
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d21d      	bcs.n	800d2f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d2b8:	4b2b      	ldr	r3, [pc, #172]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	f023 020f 	bic.w	r2, r3, #15
 800d2c0:	4929      	ldr	r1, [pc, #164]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	4313      	orrs	r3, r2
 800d2c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d2c8:	f7fb f812 	bl	80082f0 <HAL_GetTick>
 800d2cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d2ce:	e00a      	b.n	800d2e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d2d0:	f7fb f80e 	bl	80082f0 <HAL_GetTick>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	1ad3      	subs	r3, r2, r3
 800d2da:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d901      	bls.n	800d2e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d2e2:	2303      	movs	r3, #3
 800d2e4:	e03b      	b.n	800d35e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d2e6:	4b20      	ldr	r3, [pc, #128]	; (800d368 <HAL_RCC_ClockConfig+0x260>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f003 030f 	and.w	r3, r3, #15
 800d2ee:	683a      	ldr	r2, [r7, #0]
 800d2f0:	429a      	cmp	r2, r3
 800d2f2:	d1ed      	bne.n	800d2d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f003 0304 	and.w	r3, r3, #4
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d008      	beq.n	800d312 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d300:	4b1a      	ldr	r3, [pc, #104]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d302:	689b      	ldr	r3, [r3, #8]
 800d304:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	4917      	ldr	r1, [pc, #92]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d30e:	4313      	orrs	r3, r2
 800d310:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f003 0308 	and.w	r3, r3, #8
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d009      	beq.n	800d332 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d31e:	4b13      	ldr	r3, [pc, #76]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d320:	689b      	ldr	r3, [r3, #8]
 800d322:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	691b      	ldr	r3, [r3, #16]
 800d32a:	00db      	lsls	r3, r3, #3
 800d32c:	490f      	ldr	r1, [pc, #60]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d32e:	4313      	orrs	r3, r2
 800d330:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d332:	f000 f825 	bl	800d380 <HAL_RCC_GetSysClockFreq>
 800d336:	4602      	mov	r2, r0
 800d338:	4b0c      	ldr	r3, [pc, #48]	; (800d36c <HAL_RCC_ClockConfig+0x264>)
 800d33a:	689b      	ldr	r3, [r3, #8]
 800d33c:	091b      	lsrs	r3, r3, #4
 800d33e:	f003 030f 	and.w	r3, r3, #15
 800d342:	490c      	ldr	r1, [pc, #48]	; (800d374 <HAL_RCC_ClockConfig+0x26c>)
 800d344:	5ccb      	ldrb	r3, [r1, r3]
 800d346:	f003 031f 	and.w	r3, r3, #31
 800d34a:	fa22 f303 	lsr.w	r3, r2, r3
 800d34e:	4a0a      	ldr	r2, [pc, #40]	; (800d378 <HAL_RCC_ClockConfig+0x270>)
 800d350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d352:	4b0a      	ldr	r3, [pc, #40]	; (800d37c <HAL_RCC_ClockConfig+0x274>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	4618      	mov	r0, r3
 800d358:	f7fa fb72 	bl	8007a40 <HAL_InitTick>
 800d35c:	4603      	mov	r3, r0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3718      	adds	r7, #24
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	40022000 	.word	0x40022000
 800d36c:	40021000 	.word	0x40021000
 800d370:	04c4b400 	.word	0x04c4b400
 800d374:	08018e38 	.word	0x08018e38
 800d378:	20000004 	.word	0x20000004
 800d37c:	20000008 	.word	0x20000008

0800d380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d380:	b480      	push	{r7}
 800d382:	b087      	sub	sp, #28
 800d384:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d386:	4b2c      	ldr	r3, [pc, #176]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	f003 030c 	and.w	r3, r3, #12
 800d38e:	2b04      	cmp	r3, #4
 800d390:	d102      	bne.n	800d398 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d392:	4b2a      	ldr	r3, [pc, #168]	; (800d43c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d394:	613b      	str	r3, [r7, #16]
 800d396:	e047      	b.n	800d428 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d398:	4b27      	ldr	r3, [pc, #156]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d39a:	689b      	ldr	r3, [r3, #8]
 800d39c:	f003 030c 	and.w	r3, r3, #12
 800d3a0:	2b08      	cmp	r3, #8
 800d3a2:	d102      	bne.n	800d3aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d3a4:	4b26      	ldr	r3, [pc, #152]	; (800d440 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d3a6:	613b      	str	r3, [r7, #16]
 800d3a8:	e03e      	b.n	800d428 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d3aa:	4b23      	ldr	r3, [pc, #140]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d3ac:	689b      	ldr	r3, [r3, #8]
 800d3ae:	f003 030c 	and.w	r3, r3, #12
 800d3b2:	2b0c      	cmp	r3, #12
 800d3b4:	d136      	bne.n	800d424 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d3b6:	4b20      	ldr	r3, [pc, #128]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	f003 0303 	and.w	r3, r3, #3
 800d3be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d3c0:	4b1d      	ldr	r3, [pc, #116]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	091b      	lsrs	r3, r3, #4
 800d3c6:	f003 030f 	and.w	r3, r3, #15
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2b03      	cmp	r3, #3
 800d3d2:	d10c      	bne.n	800d3ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d3d4:	4a1a      	ldr	r2, [pc, #104]	; (800d440 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3dc:	4a16      	ldr	r2, [pc, #88]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d3de:	68d2      	ldr	r2, [r2, #12]
 800d3e0:	0a12      	lsrs	r2, r2, #8
 800d3e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d3e6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ea:	617b      	str	r3, [r7, #20]
      break;
 800d3ec:	e00c      	b.n	800d408 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d3ee:	4a13      	ldr	r2, [pc, #76]	; (800d43c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3f6:	4a10      	ldr	r2, [pc, #64]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d3f8:	68d2      	ldr	r2, [r2, #12]
 800d3fa:	0a12      	lsrs	r2, r2, #8
 800d3fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d400:	fb02 f303 	mul.w	r3, r2, r3
 800d404:	617b      	str	r3, [r7, #20]
      break;
 800d406:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d408:	4b0b      	ldr	r3, [pc, #44]	; (800d438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d40a:	68db      	ldr	r3, [r3, #12]
 800d40c:	0e5b      	lsrs	r3, r3, #25
 800d40e:	f003 0303 	and.w	r3, r3, #3
 800d412:	3301      	adds	r3, #1
 800d414:	005b      	lsls	r3, r3, #1
 800d416:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d418:	697a      	ldr	r2, [r7, #20]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d420:	613b      	str	r3, [r7, #16]
 800d422:	e001      	b.n	800d428 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d424:	2300      	movs	r3, #0
 800d426:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d428:	693b      	ldr	r3, [r7, #16]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	371c      	adds	r7, #28
 800d42e:	46bd      	mov	sp, r7
 800d430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d434:	4770      	bx	lr
 800d436:	bf00      	nop
 800d438:	40021000 	.word	0x40021000
 800d43c:	00f42400 	.word	0x00f42400
 800d440:	007a1200 	.word	0x007a1200

0800d444 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d444:	b480      	push	{r7}
 800d446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d448:	4b03      	ldr	r3, [pc, #12]	; (800d458 <HAL_RCC_GetHCLKFreq+0x14>)
 800d44a:	681b      	ldr	r3, [r3, #0]
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr
 800d456:	bf00      	nop
 800d458:	20000004 	.word	0x20000004

0800d45c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d460:	f7ff fff0 	bl	800d444 <HAL_RCC_GetHCLKFreq>
 800d464:	4602      	mov	r2, r0
 800d466:	4b06      	ldr	r3, [pc, #24]	; (800d480 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d468:	689b      	ldr	r3, [r3, #8]
 800d46a:	0a1b      	lsrs	r3, r3, #8
 800d46c:	f003 0307 	and.w	r3, r3, #7
 800d470:	4904      	ldr	r1, [pc, #16]	; (800d484 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d472:	5ccb      	ldrb	r3, [r1, r3]
 800d474:	f003 031f 	and.w	r3, r3, #31
 800d478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	40021000 	.word	0x40021000
 800d484:	08018e48 	.word	0x08018e48

0800d488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d48c:	f7ff ffda 	bl	800d444 <HAL_RCC_GetHCLKFreq>
 800d490:	4602      	mov	r2, r0
 800d492:	4b06      	ldr	r3, [pc, #24]	; (800d4ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800d494:	689b      	ldr	r3, [r3, #8]
 800d496:	0adb      	lsrs	r3, r3, #11
 800d498:	f003 0307 	and.w	r3, r3, #7
 800d49c:	4904      	ldr	r1, [pc, #16]	; (800d4b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d49e:	5ccb      	ldrb	r3, [r1, r3]
 800d4a0:	f003 031f 	and.w	r3, r3, #31
 800d4a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	bd80      	pop	{r7, pc}
 800d4ac:	40021000 	.word	0x40021000
 800d4b0:	08018e48 	.word	0x08018e48

0800d4b4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d4b4:	b480      	push	{r7}
 800d4b6:	b083      	sub	sp, #12
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	220f      	movs	r2, #15
 800d4c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d4c4:	4b12      	ldr	r3, [pc, #72]	; (800d510 <HAL_RCC_GetClockConfig+0x5c>)
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	f003 0203 	and.w	r2, r3, #3
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d4d0:	4b0f      	ldr	r3, [pc, #60]	; (800d510 <HAL_RCC_GetClockConfig+0x5c>)
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d4dc:	4b0c      	ldr	r3, [pc, #48]	; (800d510 <HAL_RCC_GetClockConfig+0x5c>)
 800d4de:	689b      	ldr	r3, [r3, #8]
 800d4e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d4e8:	4b09      	ldr	r3, [pc, #36]	; (800d510 <HAL_RCC_GetClockConfig+0x5c>)
 800d4ea:	689b      	ldr	r3, [r3, #8]
 800d4ec:	08db      	lsrs	r3, r3, #3
 800d4ee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d4f6:	4b07      	ldr	r3, [pc, #28]	; (800d514 <HAL_RCC_GetClockConfig+0x60>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f003 020f 	and.w	r2, r3, #15
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	601a      	str	r2, [r3, #0]
}
 800d502:	bf00      	nop
 800d504:	370c      	adds	r7, #12
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr
 800d50e:	bf00      	nop
 800d510:	40021000 	.word	0x40021000
 800d514:	40022000 	.word	0x40022000

0800d518 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d518:	b480      	push	{r7}
 800d51a:	b087      	sub	sp, #28
 800d51c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d51e:	4b1e      	ldr	r3, [pc, #120]	; (800d598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	f003 0303 	and.w	r3, r3, #3
 800d526:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d528:	4b1b      	ldr	r3, [pc, #108]	; (800d598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d52a:	68db      	ldr	r3, [r3, #12]
 800d52c:	091b      	lsrs	r3, r3, #4
 800d52e:	f003 030f 	and.w	r3, r3, #15
 800d532:	3301      	adds	r3, #1
 800d534:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	2b03      	cmp	r3, #3
 800d53a:	d10c      	bne.n	800d556 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d53c:	4a17      	ldr	r2, [pc, #92]	; (800d59c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	fbb2 f3f3 	udiv	r3, r2, r3
 800d544:	4a14      	ldr	r2, [pc, #80]	; (800d598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d546:	68d2      	ldr	r2, [r2, #12]
 800d548:	0a12      	lsrs	r2, r2, #8
 800d54a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d54e:	fb02 f303 	mul.w	r3, r2, r3
 800d552:	617b      	str	r3, [r7, #20]
    break;
 800d554:	e00c      	b.n	800d570 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d556:	4a12      	ldr	r2, [pc, #72]	; (800d5a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d55e:	4a0e      	ldr	r2, [pc, #56]	; (800d598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d560:	68d2      	ldr	r2, [r2, #12]
 800d562:	0a12      	lsrs	r2, r2, #8
 800d564:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d568:	fb02 f303 	mul.w	r3, r2, r3
 800d56c:	617b      	str	r3, [r7, #20]
    break;
 800d56e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d570:	4b09      	ldr	r3, [pc, #36]	; (800d598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d572:	68db      	ldr	r3, [r3, #12]
 800d574:	0e5b      	lsrs	r3, r3, #25
 800d576:	f003 0303 	and.w	r3, r3, #3
 800d57a:	3301      	adds	r3, #1
 800d57c:	005b      	lsls	r3, r3, #1
 800d57e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d580:	697a      	ldr	r2, [r7, #20]
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	fbb2 f3f3 	udiv	r3, r2, r3
 800d588:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d58a:	687b      	ldr	r3, [r7, #4]
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	371c      	adds	r7, #28
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr
 800d598:	40021000 	.word	0x40021000
 800d59c:	007a1200 	.word	0x007a1200
 800d5a0:	00f42400 	.word	0x00f42400

0800d5a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b086      	sub	sp, #24
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f000 8098 	beq.w	800d6f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d5c6:	4b43      	ldr	r3, [pc, #268]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d5c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d10d      	bne.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d5d2:	4b40      	ldr	r3, [pc, #256]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5d6:	4a3f      	ldr	r2, [pc, #252]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d5d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5dc:	6593      	str	r3, [r2, #88]	; 0x58
 800d5de:	4b3d      	ldr	r3, [pc, #244]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d5e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5e6:	60bb      	str	r3, [r7, #8]
 800d5e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d5ee:	4b3a      	ldr	r3, [pc, #232]	; (800d6d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	4a39      	ldr	r2, [pc, #228]	; (800d6d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d5f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d5f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d5fa:	f7fa fe79 	bl	80082f0 <HAL_GetTick>
 800d5fe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d600:	e009      	b.n	800d616 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d602:	f7fa fe75 	bl	80082f0 <HAL_GetTick>
 800d606:	4602      	mov	r2, r0
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	1ad3      	subs	r3, r2, r3
 800d60c:	2b02      	cmp	r3, #2
 800d60e:	d902      	bls.n	800d616 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d610:	2303      	movs	r3, #3
 800d612:	74fb      	strb	r3, [r7, #19]
        break;
 800d614:	e005      	b.n	800d622 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d616:	4b30      	ldr	r3, [pc, #192]	; (800d6d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d0ef      	beq.n	800d602 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d622:	7cfb      	ldrb	r3, [r7, #19]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d159      	bne.n	800d6dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d628:	4b2a      	ldr	r3, [pc, #168]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d62a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d62e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d632:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d01e      	beq.n	800d678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d63e:	697a      	ldr	r2, [r7, #20]
 800d640:	429a      	cmp	r2, r3
 800d642:	d019      	beq.n	800d678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d644:	4b23      	ldr	r3, [pc, #140]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d64a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d64e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d650:	4b20      	ldr	r3, [pc, #128]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d656:	4a1f      	ldr	r2, [pc, #124]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d65c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d660:	4b1c      	ldr	r3, [pc, #112]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d666:	4a1b      	ldr	r2, [pc, #108]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d66c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d670:	4a18      	ldr	r2, [pc, #96]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	f003 0301 	and.w	r3, r3, #1
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d016      	beq.n	800d6b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d682:	f7fa fe35 	bl	80082f0 <HAL_GetTick>
 800d686:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d688:	e00b      	b.n	800d6a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d68a:	f7fa fe31 	bl	80082f0 <HAL_GetTick>
 800d68e:	4602      	mov	r2, r0
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	1ad3      	subs	r3, r2, r3
 800d694:	f241 3288 	movw	r2, #5000	; 0x1388
 800d698:	4293      	cmp	r3, r2
 800d69a:	d902      	bls.n	800d6a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d69c:	2303      	movs	r3, #3
 800d69e:	74fb      	strb	r3, [r7, #19]
            break;
 800d6a0:	e006      	b.n	800d6b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d6a2:	4b0c      	ldr	r3, [pc, #48]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6a8:	f003 0302 	and.w	r3, r3, #2
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d0ec      	beq.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d6b0:	7cfb      	ldrb	r3, [r7, #19]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d10b      	bne.n	800d6ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d6b6:	4b07      	ldr	r3, [pc, #28]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6c4:	4903      	ldr	r1, [pc, #12]	; (800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d6cc:	e008      	b.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d6ce:	7cfb      	ldrb	r3, [r7, #19]
 800d6d0:	74bb      	strb	r3, [r7, #18]
 800d6d2:	e005      	b.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d6d4:	40021000 	.word	0x40021000
 800d6d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6dc:	7cfb      	ldrb	r3, [r7, #19]
 800d6de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d6e0:	7c7b      	ldrb	r3, [r7, #17]
 800d6e2:	2b01      	cmp	r3, #1
 800d6e4:	d105      	bne.n	800d6f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d6e6:	4ba7      	ldr	r3, [pc, #668]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d6e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d6ea:	4aa6      	ldr	r2, [pc, #664]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d6ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f003 0301 	and.w	r3, r3, #1
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00a      	beq.n	800d714 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d6fe:	4ba1      	ldr	r3, [pc, #644]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d704:	f023 0203 	bic.w	r2, r3, #3
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	685b      	ldr	r3, [r3, #4]
 800d70c:	499d      	ldr	r1, [pc, #628]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d70e:	4313      	orrs	r3, r2
 800d710:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	f003 0302 	and.w	r3, r3, #2
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d00a      	beq.n	800d736 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d720:	4b98      	ldr	r3, [pc, #608]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d726:	f023 020c 	bic.w	r2, r3, #12
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	689b      	ldr	r3, [r3, #8]
 800d72e:	4995      	ldr	r1, [pc, #596]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d730:	4313      	orrs	r3, r2
 800d732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f003 0304 	and.w	r3, r3, #4
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d00a      	beq.n	800d758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d742:	4b90      	ldr	r3, [pc, #576]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d748:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	68db      	ldr	r3, [r3, #12]
 800d750:	498c      	ldr	r1, [pc, #560]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d752:	4313      	orrs	r3, r2
 800d754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	f003 0308 	and.w	r3, r3, #8
 800d760:	2b00      	cmp	r3, #0
 800d762:	d00a      	beq.n	800d77a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d764:	4b87      	ldr	r3, [pc, #540]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d76a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	691b      	ldr	r3, [r3, #16]
 800d772:	4984      	ldr	r1, [pc, #528]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d774:	4313      	orrs	r3, r2
 800d776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	f003 0310 	and.w	r3, r3, #16
 800d782:	2b00      	cmp	r3, #0
 800d784:	d00a      	beq.n	800d79c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d786:	4b7f      	ldr	r3, [pc, #508]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d78c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	695b      	ldr	r3, [r3, #20]
 800d794:	497b      	ldr	r1, [pc, #492]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d796:	4313      	orrs	r3, r2
 800d798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f003 0320 	and.w	r3, r3, #32
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d00a      	beq.n	800d7be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d7a8:	4b76      	ldr	r3, [pc, #472]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	699b      	ldr	r3, [r3, #24]
 800d7b6:	4973      	ldr	r1, [pc, #460]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d00a      	beq.n	800d7e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d7ca:	4b6e      	ldr	r3, [pc, #440]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7d0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	69db      	ldr	r3, [r3, #28]
 800d7d8:	496a      	ldr	r1, [pc, #424]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d00a      	beq.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d7ec:	4b65      	ldr	r3, [pc, #404]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7f2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6a1b      	ldr	r3, [r3, #32]
 800d7fa:	4962      	ldr	r1, [pc, #392]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d7fc:	4313      	orrs	r3, r2
 800d7fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d00a      	beq.n	800d824 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d80e:	4b5d      	ldr	r3, [pc, #372]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d814:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d81c:	4959      	ldr	r1, [pc, #356]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d81e:	4313      	orrs	r3, r2
 800d820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d00a      	beq.n	800d846 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d830:	4b54      	ldr	r3, [pc, #336]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d832:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d836:	f023 0203 	bic.w	r2, r3, #3
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d83e:	4951      	ldr	r1, [pc, #324]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d840:	4313      	orrs	r3, r2
 800d842:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d00a      	beq.n	800d868 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d852:	4b4c      	ldr	r3, [pc, #304]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d858:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d860:	4948      	ldr	r1, [pc, #288]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d862:	4313      	orrs	r3, r2
 800d864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d870:	2b00      	cmp	r3, #0
 800d872:	d015      	beq.n	800d8a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d874:	4b43      	ldr	r3, [pc, #268]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d87a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d882:	4940      	ldr	r1, [pc, #256]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d884:	4313      	orrs	r3, r2
 800d886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d88e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d892:	d105      	bne.n	800d8a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d894:	4b3b      	ldr	r3, [pc, #236]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d896:	68db      	ldr	r3, [r3, #12]
 800d898:	4a3a      	ldr	r2, [pc, #232]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d89a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d89e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d015      	beq.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d8ac:	4b35      	ldr	r3, [pc, #212]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8ba:	4932      	ldr	r1, [pc, #200]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d8ca:	d105      	bne.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d8cc:	4b2d      	ldr	r3, [pc, #180]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8ce:	68db      	ldr	r3, [r3, #12]
 800d8d0:	4a2c      	ldr	r2, [pc, #176]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d8d6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d015      	beq.n	800d910 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d8e4:	4b27      	ldr	r3, [pc, #156]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8ea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8f2:	4924      	ldr	r1, [pc, #144]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d902:	d105      	bne.n	800d910 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d904:	4b1f      	ldr	r3, [pc, #124]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d906:	68db      	ldr	r3, [r3, #12]
 800d908:	4a1e      	ldr	r2, [pc, #120]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d90a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d90e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d015      	beq.n	800d948 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d91c:	4b19      	ldr	r3, [pc, #100]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d91e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d922:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d92a:	4916      	ldr	r1, [pc, #88]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d92c:	4313      	orrs	r3, r2
 800d92e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d93a:	d105      	bne.n	800d948 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d93c:	4b11      	ldr	r3, [pc, #68]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d93e:	68db      	ldr	r3, [r3, #12]
 800d940:	4a10      	ldr	r2, [pc, #64]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d946:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d950:	2b00      	cmp	r3, #0
 800d952:	d019      	beq.n	800d988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d954:	4b0b      	ldr	r3, [pc, #44]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d95a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d962:	4908      	ldr	r1, [pc, #32]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d964:	4313      	orrs	r3, r2
 800d966:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d96e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d972:	d109      	bne.n	800d988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d974:	4b03      	ldr	r3, [pc, #12]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d976:	68db      	ldr	r3, [r3, #12]
 800d978:	4a02      	ldr	r2, [pc, #8]	; (800d984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d97a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d97e:	60d3      	str	r3, [r2, #12]
 800d980:	e002      	b.n	800d988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800d982:	bf00      	nop
 800d984:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d990:	2b00      	cmp	r3, #0
 800d992:	d015      	beq.n	800d9c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d994:	4b29      	ldr	r3, [pc, #164]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d99a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9a2:	4926      	ldr	r1, [pc, #152]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9a4:	4313      	orrs	r3, r2
 800d9a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d9b2:	d105      	bne.n	800d9c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d9b4:	4b21      	ldr	r3, [pc, #132]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9b6:	68db      	ldr	r3, [r3, #12]
 800d9b8:	4a20      	ldr	r2, [pc, #128]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d9be:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d015      	beq.n	800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d9cc:	4b1b      	ldr	r3, [pc, #108]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9d2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9da:	4918      	ldr	r1, [pc, #96]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d9ea:	d105      	bne.n	800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d9ec:	4b13      	ldr	r3, [pc, #76]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9ee:	68db      	ldr	r3, [r3, #12]
 800d9f0:	4a12      	ldr	r2, [pc, #72]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d9f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d9f6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800da00:	2b00      	cmp	r3, #0
 800da02:	d015      	beq.n	800da30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800da04:	4b0d      	ldr	r3, [pc, #52]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800da06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800da0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da12:	490a      	ldr	r1, [pc, #40]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800da14:	4313      	orrs	r3, r2
 800da16:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800da22:	d105      	bne.n	800da30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800da24:	4b05      	ldr	r3, [pc, #20]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800da26:	68db      	ldr	r3, [r3, #12]
 800da28:	4a04      	ldr	r2, [pc, #16]	; (800da3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800da2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800da30:	7cbb      	ldrb	r3, [r7, #18]
}
 800da32:	4618      	mov	r0, r3
 800da34:	3718      	adds	r7, #24
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	40021000 	.word	0x40021000

0800da40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b084      	sub	sp, #16
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d101      	bne.n	800da52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800da4e:	2301      	movs	r3, #1
 800da50:	e09d      	b.n	800db8e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da56:	2b00      	cmp	r3, #0
 800da58:	d108      	bne.n	800da6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800da62:	d009      	beq.n	800da78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2200      	movs	r2, #0
 800da68:	61da      	str	r2, [r3, #28]
 800da6a:	e005      	b.n	800da78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2200      	movs	r2, #0
 800da70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2200      	movs	r2, #0
 800da76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2200      	movs	r2, #0
 800da7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800da84:	b2db      	uxtb	r3, r3
 800da86:	2b00      	cmp	r3, #0
 800da88:	d106      	bne.n	800da98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2200      	movs	r2, #0
 800da8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f7f9 ff6a 	bl	800796c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2202      	movs	r2, #2
 800da9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	681a      	ldr	r2, [r3, #0]
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800daae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	68db      	ldr	r3, [r3, #12]
 800dab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dab8:	d902      	bls.n	800dac0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800daba:	2300      	movs	r3, #0
 800dabc:	60fb      	str	r3, [r7, #12]
 800dabe:	e002      	b.n	800dac6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800dac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dac4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	68db      	ldr	r3, [r3, #12]
 800daca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800dace:	d007      	beq.n	800dae0 <HAL_SPI_Init+0xa0>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	68db      	ldr	r3, [r3, #12]
 800dad4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dad8:	d002      	beq.n	800dae0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2200      	movs	r2, #0
 800dade:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	689b      	ldr	r3, [r3, #8]
 800daec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800daf0:	431a      	orrs	r2, r3
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	691b      	ldr	r3, [r3, #16]
 800daf6:	f003 0302 	and.w	r3, r3, #2
 800dafa:	431a      	orrs	r2, r3
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	695b      	ldr	r3, [r3, #20]
 800db00:	f003 0301 	and.w	r3, r3, #1
 800db04:	431a      	orrs	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	699b      	ldr	r3, [r3, #24]
 800db0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800db0e:	431a      	orrs	r2, r3
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	69db      	ldr	r3, [r3, #28]
 800db14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800db18:	431a      	orrs	r2, r3
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6a1b      	ldr	r3, [r3, #32]
 800db1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db22:	ea42 0103 	orr.w	r1, r2, r3
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db2a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	430a      	orrs	r2, r1
 800db34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	699b      	ldr	r3, [r3, #24]
 800db3a:	0c1b      	lsrs	r3, r3, #16
 800db3c:	f003 0204 	and.w	r2, r3, #4
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db44:	f003 0310 	and.w	r3, r3, #16
 800db48:	431a      	orrs	r2, r3
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db4e:	f003 0308 	and.w	r3, r3, #8
 800db52:	431a      	orrs	r2, r3
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	68db      	ldr	r3, [r3, #12]
 800db58:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800db5c:	ea42 0103 	orr.w	r1, r2, r3
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	430a      	orrs	r2, r1
 800db6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	69da      	ldr	r2, [r3, #28]
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800db7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	2200      	movs	r2, #0
 800db82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2201      	movs	r2, #1
 800db88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800db8c:	2300      	movs	r3, #0
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3710      	adds	r7, #16
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800db96:	b580      	push	{r7, lr}
 800db98:	b082      	sub	sp, #8
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d101      	bne.n	800dba8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dba4:	2301      	movs	r3, #1
 800dba6:	e049      	b.n	800dc3c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d106      	bne.n	800dbc2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 f841 	bl	800dc44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2202      	movs	r2, #2
 800dbc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681a      	ldr	r2, [r3, #0]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	3304      	adds	r3, #4
 800dbd2:	4619      	mov	r1, r3
 800dbd4:	4610      	mov	r0, r2
 800dbd6:	f000 fcdd 	bl	800e594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	2201      	movs	r2, #1
 800dbde:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2201      	movs	r2, #1
 800dbee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2201      	movs	r2, #1
 800dbf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2201      	movs	r2, #1
 800dc06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2201      	movs	r2, #1
 800dc0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2201      	movs	r2, #1
 800dc16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2201      	movs	r2, #1
 800dc26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2201      	movs	r2, #1
 800dc2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2201      	movs	r2, #1
 800dc36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dc3a:	2300      	movs	r3, #0
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800dc44:	b480      	push	{r7}
 800dc46:	b083      	sub	sp, #12
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800dc4c:	bf00      	nop
 800dc4e:	370c      	adds	r7, #12
 800dc50:	46bd      	mov	sp, r7
 800dc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc56:	4770      	bx	lr

0800dc58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	b085      	sub	sp, #20
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d001      	beq.n	800dc70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	e054      	b.n	800dd1a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2202      	movs	r2, #2
 800dc74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	68da      	ldr	r2, [r3, #12]
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	f042 0201 	orr.w	r2, r2, #1
 800dc86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4a26      	ldr	r2, [pc, #152]	; (800dd28 <HAL_TIM_Base_Start_IT+0xd0>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d022      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc9a:	d01d      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a22      	ldr	r2, [pc, #136]	; (800dd2c <HAL_TIM_Base_Start_IT+0xd4>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d018      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a21      	ldr	r2, [pc, #132]	; (800dd30 <HAL_TIM_Base_Start_IT+0xd8>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d013      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	4a1f      	ldr	r2, [pc, #124]	; (800dd34 <HAL_TIM_Base_Start_IT+0xdc>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d00e      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	4a1e      	ldr	r2, [pc, #120]	; (800dd38 <HAL_TIM_Base_Start_IT+0xe0>)
 800dcc0:	4293      	cmp	r3, r2
 800dcc2:	d009      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	4a1c      	ldr	r2, [pc, #112]	; (800dd3c <HAL_TIM_Base_Start_IT+0xe4>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d004      	beq.n	800dcd8 <HAL_TIM_Base_Start_IT+0x80>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	4a1b      	ldr	r2, [pc, #108]	; (800dd40 <HAL_TIM_Base_Start_IT+0xe8>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d115      	bne.n	800dd04 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	689a      	ldr	r2, [r3, #8]
 800dcde:	4b19      	ldr	r3, [pc, #100]	; (800dd44 <HAL_TIM_Base_Start_IT+0xec>)
 800dce0:	4013      	ands	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2b06      	cmp	r3, #6
 800dce8:	d015      	beq.n	800dd16 <HAL_TIM_Base_Start_IT+0xbe>
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dcf0:	d011      	beq.n	800dd16 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	681a      	ldr	r2, [r3, #0]
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	f042 0201 	orr.w	r2, r2, #1
 800dd00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd02:	e008      	b.n	800dd16 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	681a      	ldr	r2, [r3, #0]
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f042 0201 	orr.w	r2, r2, #1
 800dd12:	601a      	str	r2, [r3, #0]
 800dd14:	e000      	b.n	800dd18 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dd18:	2300      	movs	r3, #0
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3714      	adds	r7, #20
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd24:	4770      	bx	lr
 800dd26:	bf00      	nop
 800dd28:	40012c00 	.word	0x40012c00
 800dd2c:	40000400 	.word	0x40000400
 800dd30:	40000800 	.word	0x40000800
 800dd34:	40000c00 	.word	0x40000c00
 800dd38:	40013400 	.word	0x40013400
 800dd3c:	40014000 	.word	0x40014000
 800dd40:	40015000 	.word	0x40015000
 800dd44:	00010007 	.word	0x00010007

0800dd48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b082      	sub	sp, #8
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d101      	bne.n	800dd5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dd56:	2301      	movs	r3, #1
 800dd58:	e049      	b.n	800ddee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dd60:	b2db      	uxtb	r3, r3
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d106      	bne.n	800dd74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	2200      	movs	r2, #0
 800dd6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f7fa f86a 	bl	8007e48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2202      	movs	r2, #2
 800dd78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681a      	ldr	r2, [r3, #0]
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	3304      	adds	r3, #4
 800dd84:	4619      	mov	r1, r3
 800dd86:	4610      	mov	r0, r2
 800dd88:	f000 fc04 	bl	800e594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2201      	movs	r2, #1
 800dd90:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2201      	movs	r2, #1
 800dd98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2201      	movs	r2, #1
 800dda8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2201      	movs	r2, #1
 800ddb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2201      	movs	r2, #1
 800ddb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2201      	movs	r2, #1
 800ddd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2201      	movs	r2, #1
 800ddd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2201      	movs	r2, #1
 800dde0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2201      	movs	r2, #1
 800dde8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ddec:	2300      	movs	r3, #0
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3708      	adds	r7, #8
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
	...

0800ddf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b084      	sub	sp, #16
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
 800de00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d109      	bne.n	800de1c <HAL_TIM_PWM_Start+0x24>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	2b01      	cmp	r3, #1
 800de12:	bf14      	ite	ne
 800de14:	2301      	movne	r3, #1
 800de16:	2300      	moveq	r3, #0
 800de18:	b2db      	uxtb	r3, r3
 800de1a:	e03c      	b.n	800de96 <HAL_TIM_PWM_Start+0x9e>
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	2b04      	cmp	r3, #4
 800de20:	d109      	bne.n	800de36 <HAL_TIM_PWM_Start+0x3e>
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	2b01      	cmp	r3, #1
 800de2c:	bf14      	ite	ne
 800de2e:	2301      	movne	r3, #1
 800de30:	2300      	moveq	r3, #0
 800de32:	b2db      	uxtb	r3, r3
 800de34:	e02f      	b.n	800de96 <HAL_TIM_PWM_Start+0x9e>
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	2b08      	cmp	r3, #8
 800de3a:	d109      	bne.n	800de50 <HAL_TIM_PWM_Start+0x58>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800de42:	b2db      	uxtb	r3, r3
 800de44:	2b01      	cmp	r3, #1
 800de46:	bf14      	ite	ne
 800de48:	2301      	movne	r3, #1
 800de4a:	2300      	moveq	r3, #0
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	e022      	b.n	800de96 <HAL_TIM_PWM_Start+0x9e>
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	2b0c      	cmp	r3, #12
 800de54:	d109      	bne.n	800de6a <HAL_TIM_PWM_Start+0x72>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	2b01      	cmp	r3, #1
 800de60:	bf14      	ite	ne
 800de62:	2301      	movne	r3, #1
 800de64:	2300      	moveq	r3, #0
 800de66:	b2db      	uxtb	r3, r3
 800de68:	e015      	b.n	800de96 <HAL_TIM_PWM_Start+0x9e>
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	2b10      	cmp	r3, #16
 800de6e:	d109      	bne.n	800de84 <HAL_TIM_PWM_Start+0x8c>
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800de76:	b2db      	uxtb	r3, r3
 800de78:	2b01      	cmp	r3, #1
 800de7a:	bf14      	ite	ne
 800de7c:	2301      	movne	r3, #1
 800de7e:	2300      	moveq	r3, #0
 800de80:	b2db      	uxtb	r3, r3
 800de82:	e008      	b.n	800de96 <HAL_TIM_PWM_Start+0x9e>
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	bf14      	ite	ne
 800de90:	2301      	movne	r3, #1
 800de92:	2300      	moveq	r3, #0
 800de94:	b2db      	uxtb	r3, r3
 800de96:	2b00      	cmp	r3, #0
 800de98:	d001      	beq.n	800de9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800de9a:	2301      	movs	r3, #1
 800de9c:	e0a6      	b.n	800dfec <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d104      	bne.n	800deae <HAL_TIM_PWM_Start+0xb6>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2202      	movs	r2, #2
 800dea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800deac:	e023      	b.n	800def6 <HAL_TIM_PWM_Start+0xfe>
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	2b04      	cmp	r3, #4
 800deb2:	d104      	bne.n	800debe <HAL_TIM_PWM_Start+0xc6>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2202      	movs	r2, #2
 800deb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800debc:	e01b      	b.n	800def6 <HAL_TIM_PWM_Start+0xfe>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b08      	cmp	r3, #8
 800dec2:	d104      	bne.n	800dece <HAL_TIM_PWM_Start+0xd6>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2202      	movs	r2, #2
 800dec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800decc:	e013      	b.n	800def6 <HAL_TIM_PWM_Start+0xfe>
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2b0c      	cmp	r3, #12
 800ded2:	d104      	bne.n	800dede <HAL_TIM_PWM_Start+0xe6>
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2202      	movs	r2, #2
 800ded8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dedc:	e00b      	b.n	800def6 <HAL_TIM_PWM_Start+0xfe>
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	2b10      	cmp	r3, #16
 800dee2:	d104      	bne.n	800deee <HAL_TIM_PWM_Start+0xf6>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2202      	movs	r2, #2
 800dee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800deec:	e003      	b.n	800def6 <HAL_TIM_PWM_Start+0xfe>
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2202      	movs	r2, #2
 800def2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	2201      	movs	r2, #1
 800defc:	6839      	ldr	r1, [r7, #0]
 800defe:	4618      	mov	r0, r3
 800df00:	f000 ff1a 	bl	800ed38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	4a3a      	ldr	r2, [pc, #232]	; (800dff4 <HAL_TIM_PWM_Start+0x1fc>)
 800df0a:	4293      	cmp	r3, r2
 800df0c:	d018      	beq.n	800df40 <HAL_TIM_PWM_Start+0x148>
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	4a39      	ldr	r2, [pc, #228]	; (800dff8 <HAL_TIM_PWM_Start+0x200>)
 800df14:	4293      	cmp	r3, r2
 800df16:	d013      	beq.n	800df40 <HAL_TIM_PWM_Start+0x148>
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4a37      	ldr	r2, [pc, #220]	; (800dffc <HAL_TIM_PWM_Start+0x204>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d00e      	beq.n	800df40 <HAL_TIM_PWM_Start+0x148>
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	4a36      	ldr	r2, [pc, #216]	; (800e000 <HAL_TIM_PWM_Start+0x208>)
 800df28:	4293      	cmp	r3, r2
 800df2a:	d009      	beq.n	800df40 <HAL_TIM_PWM_Start+0x148>
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4a34      	ldr	r2, [pc, #208]	; (800e004 <HAL_TIM_PWM_Start+0x20c>)
 800df32:	4293      	cmp	r3, r2
 800df34:	d004      	beq.n	800df40 <HAL_TIM_PWM_Start+0x148>
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a33      	ldr	r2, [pc, #204]	; (800e008 <HAL_TIM_PWM_Start+0x210>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d101      	bne.n	800df44 <HAL_TIM_PWM_Start+0x14c>
 800df40:	2301      	movs	r3, #1
 800df42:	e000      	b.n	800df46 <HAL_TIM_PWM_Start+0x14e>
 800df44:	2300      	movs	r3, #0
 800df46:	2b00      	cmp	r3, #0
 800df48:	d007      	beq.n	800df5a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800df58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	4a25      	ldr	r2, [pc, #148]	; (800dff4 <HAL_TIM_PWM_Start+0x1fc>)
 800df60:	4293      	cmp	r3, r2
 800df62:	d022      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df6c:	d01d      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4a26      	ldr	r2, [pc, #152]	; (800e00c <HAL_TIM_PWM_Start+0x214>)
 800df74:	4293      	cmp	r3, r2
 800df76:	d018      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4a24      	ldr	r2, [pc, #144]	; (800e010 <HAL_TIM_PWM_Start+0x218>)
 800df7e:	4293      	cmp	r3, r2
 800df80:	d013      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4a23      	ldr	r2, [pc, #140]	; (800e014 <HAL_TIM_PWM_Start+0x21c>)
 800df88:	4293      	cmp	r3, r2
 800df8a:	d00e      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	4a19      	ldr	r2, [pc, #100]	; (800dff8 <HAL_TIM_PWM_Start+0x200>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d009      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4a18      	ldr	r2, [pc, #96]	; (800dffc <HAL_TIM_PWM_Start+0x204>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d004      	beq.n	800dfaa <HAL_TIM_PWM_Start+0x1b2>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a18      	ldr	r2, [pc, #96]	; (800e008 <HAL_TIM_PWM_Start+0x210>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d115      	bne.n	800dfd6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	689a      	ldr	r2, [r3, #8]
 800dfb0:	4b19      	ldr	r3, [pc, #100]	; (800e018 <HAL_TIM_PWM_Start+0x220>)
 800dfb2:	4013      	ands	r3, r2
 800dfb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	2b06      	cmp	r3, #6
 800dfba:	d015      	beq.n	800dfe8 <HAL_TIM_PWM_Start+0x1f0>
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfc2:	d011      	beq.n	800dfe8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	f042 0201 	orr.w	r2, r2, #1
 800dfd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dfd4:	e008      	b.n	800dfe8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	681a      	ldr	r2, [r3, #0]
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	f042 0201 	orr.w	r2, r2, #1
 800dfe4:	601a      	str	r2, [r3, #0]
 800dfe6:	e000      	b.n	800dfea <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dfe8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dfea:	2300      	movs	r3, #0
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3710      	adds	r7, #16
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}
 800dff4:	40012c00 	.word	0x40012c00
 800dff8:	40013400 	.word	0x40013400
 800dffc:	40014000 	.word	0x40014000
 800e000:	40014400 	.word	0x40014400
 800e004:	40014800 	.word	0x40014800
 800e008:	40015000 	.word	0x40015000
 800e00c:	40000400 	.word	0x40000400
 800e010:	40000800 	.word	0x40000800
 800e014:	40000c00 	.word	0x40000c00
 800e018:	00010007 	.word	0x00010007

0800e01c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b082      	sub	sp, #8
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	691b      	ldr	r3, [r3, #16]
 800e02a:	f003 0302 	and.w	r3, r3, #2
 800e02e:	2b02      	cmp	r3, #2
 800e030:	d122      	bne.n	800e078 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	68db      	ldr	r3, [r3, #12]
 800e038:	f003 0302 	and.w	r3, r3, #2
 800e03c:	2b02      	cmp	r3, #2
 800e03e:	d11b      	bne.n	800e078 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	f06f 0202 	mvn.w	r2, #2
 800e048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2201      	movs	r2, #1
 800e04e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	699b      	ldr	r3, [r3, #24]
 800e056:	f003 0303 	and.w	r3, r3, #3
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d003      	beq.n	800e066 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f000 fa7a 	bl	800e558 <HAL_TIM_IC_CaptureCallback>
 800e064:	e005      	b.n	800e072 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 fa6c 	bl	800e544 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f000 fa7d 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2200      	movs	r2, #0
 800e076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	691b      	ldr	r3, [r3, #16]
 800e07e:	f003 0304 	and.w	r3, r3, #4
 800e082:	2b04      	cmp	r3, #4
 800e084:	d122      	bne.n	800e0cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	68db      	ldr	r3, [r3, #12]
 800e08c:	f003 0304 	and.w	r3, r3, #4
 800e090:	2b04      	cmp	r3, #4
 800e092:	d11b      	bne.n	800e0cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f06f 0204 	mvn.w	r2, #4
 800e09c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	2202      	movs	r2, #2
 800e0a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	699b      	ldr	r3, [r3, #24]
 800e0aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d003      	beq.n	800e0ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e0b2:	6878      	ldr	r0, [r7, #4]
 800e0b4:	f000 fa50 	bl	800e558 <HAL_TIM_IC_CaptureCallback>
 800e0b8:	e005      	b.n	800e0c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f000 fa42 	bl	800e544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e0c0:	6878      	ldr	r0, [r7, #4]
 800e0c2:	f000 fa53 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	691b      	ldr	r3, [r3, #16]
 800e0d2:	f003 0308 	and.w	r3, r3, #8
 800e0d6:	2b08      	cmp	r3, #8
 800e0d8:	d122      	bne.n	800e120 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	68db      	ldr	r3, [r3, #12]
 800e0e0:	f003 0308 	and.w	r3, r3, #8
 800e0e4:	2b08      	cmp	r3, #8
 800e0e6:	d11b      	bne.n	800e120 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f06f 0208 	mvn.w	r2, #8
 800e0f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	2204      	movs	r2, #4
 800e0f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	69db      	ldr	r3, [r3, #28]
 800e0fe:	f003 0303 	and.w	r3, r3, #3
 800e102:	2b00      	cmp	r3, #0
 800e104:	d003      	beq.n	800e10e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f000 fa26 	bl	800e558 <HAL_TIM_IC_CaptureCallback>
 800e10c:	e005      	b.n	800e11a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f000 fa18 	bl	800e544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e114:	6878      	ldr	r0, [r7, #4]
 800e116:	f000 fa29 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	2200      	movs	r2, #0
 800e11e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	691b      	ldr	r3, [r3, #16]
 800e126:	f003 0310 	and.w	r3, r3, #16
 800e12a:	2b10      	cmp	r3, #16
 800e12c:	d122      	bne.n	800e174 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	68db      	ldr	r3, [r3, #12]
 800e134:	f003 0310 	and.w	r3, r3, #16
 800e138:	2b10      	cmp	r3, #16
 800e13a:	d11b      	bne.n	800e174 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f06f 0210 	mvn.w	r2, #16
 800e144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2208      	movs	r2, #8
 800e14a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	69db      	ldr	r3, [r3, #28]
 800e152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e156:	2b00      	cmp	r3, #0
 800e158:	d003      	beq.n	800e162 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f000 f9fc 	bl	800e558 <HAL_TIM_IC_CaptureCallback>
 800e160:	e005      	b.n	800e16e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 f9ee 	bl	800e544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e168:	6878      	ldr	r0, [r7, #4]
 800e16a:	f000 f9ff 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2200      	movs	r2, #0
 800e172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	691b      	ldr	r3, [r3, #16]
 800e17a:	f003 0301 	and.w	r3, r3, #1
 800e17e:	2b01      	cmp	r3, #1
 800e180:	d10e      	bne.n	800e1a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	f003 0301 	and.w	r3, r3, #1
 800e18c:	2b01      	cmp	r3, #1
 800e18e:	d107      	bne.n	800e1a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f06f 0201 	mvn.w	r2, #1
 800e198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f7f9 f8be 	bl	800731c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	691b      	ldr	r3, [r3, #16]
 800e1a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1aa:	2b80      	cmp	r3, #128	; 0x80
 800e1ac:	d10e      	bne.n	800e1cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	68db      	ldr	r3, [r3, #12]
 800e1b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1b8:	2b80      	cmp	r3, #128	; 0x80
 800e1ba:	d107      	bne.n	800e1cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e1c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e1c6:	6878      	ldr	r0, [r7, #4]
 800e1c8:	f000 fe7c 	bl	800eec4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	691b      	ldr	r3, [r3, #16]
 800e1d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e1d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e1da:	d10e      	bne.n	800e1fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	68db      	ldr	r3, [r3, #12]
 800e1e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1e6:	2b80      	cmp	r3, #128	; 0x80
 800e1e8:	d107      	bne.n	800e1fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e1f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f000 fe6f 	bl	800eed8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	691b      	ldr	r3, [r3, #16]
 800e200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e204:	2b40      	cmp	r3, #64	; 0x40
 800e206:	d10e      	bne.n	800e226 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	68db      	ldr	r3, [r3, #12]
 800e20e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e212:	2b40      	cmp	r3, #64	; 0x40
 800e214:	d107      	bne.n	800e226 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e21e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f000 f9ad 	bl	800e580 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	691b      	ldr	r3, [r3, #16]
 800e22c:	f003 0320 	and.w	r3, r3, #32
 800e230:	2b20      	cmp	r3, #32
 800e232:	d10e      	bne.n	800e252 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	68db      	ldr	r3, [r3, #12]
 800e23a:	f003 0320 	and.w	r3, r3, #32
 800e23e:	2b20      	cmp	r3, #32
 800e240:	d107      	bne.n	800e252 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f06f 0220 	mvn.w	r2, #32
 800e24a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	f000 fe2f 	bl	800eeb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	691b      	ldr	r3, [r3, #16]
 800e258:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e25c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e260:	d10f      	bne.n	800e282 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	68db      	ldr	r3, [r3, #12]
 800e268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e26c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e270:	d107      	bne.n	800e282 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800e27a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e27c:	6878      	ldr	r0, [r7, #4]
 800e27e:	f000 fe35 	bl	800eeec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	691b      	ldr	r3, [r3, #16]
 800e288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e28c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e290:	d10f      	bne.n	800e2b2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	68db      	ldr	r3, [r3, #12]
 800e298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e29c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e2a0:	d107      	bne.n	800e2b2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800e2aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f000 fe27 	bl	800ef00 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	691b      	ldr	r3, [r3, #16]
 800e2b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e2bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e2c0:	d10f      	bne.n	800e2e2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	68db      	ldr	r3, [r3, #12]
 800e2c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e2cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e2d0:	d107      	bne.n	800e2e2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800e2da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f000 fe19 	bl	800ef14 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	691b      	ldr	r3, [r3, #16]
 800e2e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e2ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e2f0:	d10f      	bne.n	800e312 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e2fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e300:	d107      	bne.n	800e312 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800e30a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f000 fe0b 	bl	800ef28 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e312:	bf00      	nop
 800e314:	3708      	adds	r7, #8
 800e316:	46bd      	mov	sp, r7
 800e318:	bd80      	pop	{r7, pc}
	...

0800e31c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b086      	sub	sp, #24
 800e320:	af00      	add	r7, sp, #0
 800e322:	60f8      	str	r0, [r7, #12]
 800e324:	60b9      	str	r1, [r7, #8]
 800e326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e328:	2300      	movs	r3, #0
 800e32a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e332:	2b01      	cmp	r3, #1
 800e334:	d101      	bne.n	800e33a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e336:	2302      	movs	r3, #2
 800e338:	e0ff      	b.n	800e53a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	2201      	movs	r2, #1
 800e33e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2b14      	cmp	r3, #20
 800e346:	f200 80f0 	bhi.w	800e52a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e34a:	a201      	add	r2, pc, #4	; (adr r2, 800e350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e350:	0800e3a5 	.word	0x0800e3a5
 800e354:	0800e52b 	.word	0x0800e52b
 800e358:	0800e52b 	.word	0x0800e52b
 800e35c:	0800e52b 	.word	0x0800e52b
 800e360:	0800e3e5 	.word	0x0800e3e5
 800e364:	0800e52b 	.word	0x0800e52b
 800e368:	0800e52b 	.word	0x0800e52b
 800e36c:	0800e52b 	.word	0x0800e52b
 800e370:	0800e427 	.word	0x0800e427
 800e374:	0800e52b 	.word	0x0800e52b
 800e378:	0800e52b 	.word	0x0800e52b
 800e37c:	0800e52b 	.word	0x0800e52b
 800e380:	0800e467 	.word	0x0800e467
 800e384:	0800e52b 	.word	0x0800e52b
 800e388:	0800e52b 	.word	0x0800e52b
 800e38c:	0800e52b 	.word	0x0800e52b
 800e390:	0800e4a9 	.word	0x0800e4a9
 800e394:	0800e52b 	.word	0x0800e52b
 800e398:	0800e52b 	.word	0x0800e52b
 800e39c:	0800e52b 	.word	0x0800e52b
 800e3a0:	0800e4e9 	.word	0x0800e4e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	68b9      	ldr	r1, [r7, #8]
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f000 f99a 	bl	800e6e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	699a      	ldr	r2, [r3, #24]
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f042 0208 	orr.w	r2, r2, #8
 800e3be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	699a      	ldr	r2, [r3, #24]
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f022 0204 	bic.w	r2, r2, #4
 800e3ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	6999      	ldr	r1, [r3, #24]
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	691a      	ldr	r2, [r3, #16]
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	430a      	orrs	r2, r1
 800e3e0:	619a      	str	r2, [r3, #24]
      break;
 800e3e2:	e0a5      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	68b9      	ldr	r1, [r7, #8]
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f000 fa14 	bl	800e818 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	699a      	ldr	r2, [r3, #24]
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e3fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	699a      	ldr	r2, [r3, #24]
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e40e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	6999      	ldr	r1, [r3, #24]
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	691b      	ldr	r3, [r3, #16]
 800e41a:	021a      	lsls	r2, r3, #8
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	430a      	orrs	r2, r1
 800e422:	619a      	str	r2, [r3, #24]
      break;
 800e424:	e084      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	68b9      	ldr	r1, [r7, #8]
 800e42c:	4618      	mov	r0, r3
 800e42e:	f000 fa87 	bl	800e940 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	69da      	ldr	r2, [r3, #28]
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f042 0208 	orr.w	r2, r2, #8
 800e440:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	69da      	ldr	r2, [r3, #28]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f022 0204 	bic.w	r2, r2, #4
 800e450:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	69d9      	ldr	r1, [r3, #28]
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	691a      	ldr	r2, [r3, #16]
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	430a      	orrs	r2, r1
 800e462:	61da      	str	r2, [r3, #28]
      break;
 800e464:	e064      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	68b9      	ldr	r1, [r7, #8]
 800e46c:	4618      	mov	r0, r3
 800e46e:	f000 faf9 	bl	800ea64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	69da      	ldr	r2, [r3, #28]
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e480:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	69da      	ldr	r2, [r3, #28]
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e490:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	69d9      	ldr	r1, [r3, #28]
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	691b      	ldr	r3, [r3, #16]
 800e49c:	021a      	lsls	r2, r3, #8
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	430a      	orrs	r2, r1
 800e4a4:	61da      	str	r2, [r3, #28]
      break;
 800e4a6:	e043      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	68b9      	ldr	r1, [r7, #8]
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	f000 fb6c 	bl	800eb8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	f042 0208 	orr.w	r2, r2, #8
 800e4c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f022 0204 	bic.w	r2, r2, #4
 800e4d2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	691a      	ldr	r2, [r3, #16]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	430a      	orrs	r2, r1
 800e4e4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e4e6:	e023      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	68b9      	ldr	r1, [r7, #8]
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f000 fbb6 	bl	800ec60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e502:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e512:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	691b      	ldr	r3, [r3, #16]
 800e51e:	021a      	lsls	r2, r3, #8
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	430a      	orrs	r2, r1
 800e526:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e528:	e002      	b.n	800e530 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e52a:	2301      	movs	r3, #1
 800e52c:	75fb      	strb	r3, [r7, #23]
      break;
 800e52e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	2200      	movs	r2, #0
 800e534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e538:	7dfb      	ldrb	r3, [r7, #23]
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3718      	adds	r7, #24
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop

0800e544 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e544:	b480      	push	{r7}
 800e546:	b083      	sub	sp, #12
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e54c:	bf00      	nop
 800e54e:	370c      	adds	r7, #12
 800e550:	46bd      	mov	sp, r7
 800e552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e556:	4770      	bx	lr

0800e558 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e558:	b480      	push	{r7}
 800e55a:	b083      	sub	sp, #12
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e560:	bf00      	nop
 800e562:	370c      	adds	r7, #12
 800e564:	46bd      	mov	sp, r7
 800e566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56a:	4770      	bx	lr

0800e56c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e56c:	b480      	push	{r7}
 800e56e:	b083      	sub	sp, #12
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e574:	bf00      	nop
 800e576:	370c      	adds	r7, #12
 800e578:	46bd      	mov	sp, r7
 800e57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57e:	4770      	bx	lr

0800e580 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e580:	b480      	push	{r7}
 800e582:	b083      	sub	sp, #12
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e588:	bf00      	nop
 800e58a:	370c      	adds	r7, #12
 800e58c:	46bd      	mov	sp, r7
 800e58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e592:	4770      	bx	lr

0800e594 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e594:	b480      	push	{r7}
 800e596:	b085      	sub	sp, #20
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
 800e59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	4a46      	ldr	r2, [pc, #280]	; (800e6c0 <TIM_Base_SetConfig+0x12c>)
 800e5a8:	4293      	cmp	r3, r2
 800e5aa:	d017      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5b2:	d013      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	4a43      	ldr	r2, [pc, #268]	; (800e6c4 <TIM_Base_SetConfig+0x130>)
 800e5b8:	4293      	cmp	r3, r2
 800e5ba:	d00f      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	4a42      	ldr	r2, [pc, #264]	; (800e6c8 <TIM_Base_SetConfig+0x134>)
 800e5c0:	4293      	cmp	r3, r2
 800e5c2:	d00b      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	4a41      	ldr	r2, [pc, #260]	; (800e6cc <TIM_Base_SetConfig+0x138>)
 800e5c8:	4293      	cmp	r3, r2
 800e5ca:	d007      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	4a40      	ldr	r2, [pc, #256]	; (800e6d0 <TIM_Base_SetConfig+0x13c>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d003      	beq.n	800e5dc <TIM_Base_SetConfig+0x48>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	4a3f      	ldr	r2, [pc, #252]	; (800e6d4 <TIM_Base_SetConfig+0x140>)
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d108      	bne.n	800e5ee <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	685b      	ldr	r3, [r3, #4]
 800e5e8:	68fa      	ldr	r2, [r7, #12]
 800e5ea:	4313      	orrs	r3, r2
 800e5ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	4a33      	ldr	r2, [pc, #204]	; (800e6c0 <TIM_Base_SetConfig+0x12c>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d023      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5fc:	d01f      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	4a30      	ldr	r2, [pc, #192]	; (800e6c4 <TIM_Base_SetConfig+0x130>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d01b      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	4a2f      	ldr	r2, [pc, #188]	; (800e6c8 <TIM_Base_SetConfig+0x134>)
 800e60a:	4293      	cmp	r3, r2
 800e60c:	d017      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	4a2e      	ldr	r2, [pc, #184]	; (800e6cc <TIM_Base_SetConfig+0x138>)
 800e612:	4293      	cmp	r3, r2
 800e614:	d013      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	4a2d      	ldr	r2, [pc, #180]	; (800e6d0 <TIM_Base_SetConfig+0x13c>)
 800e61a:	4293      	cmp	r3, r2
 800e61c:	d00f      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	4a2d      	ldr	r2, [pc, #180]	; (800e6d8 <TIM_Base_SetConfig+0x144>)
 800e622:	4293      	cmp	r3, r2
 800e624:	d00b      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	4a2c      	ldr	r2, [pc, #176]	; (800e6dc <TIM_Base_SetConfig+0x148>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d007      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	4a2b      	ldr	r2, [pc, #172]	; (800e6e0 <TIM_Base_SetConfig+0x14c>)
 800e632:	4293      	cmp	r3, r2
 800e634:	d003      	beq.n	800e63e <TIM_Base_SetConfig+0xaa>
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	4a26      	ldr	r2, [pc, #152]	; (800e6d4 <TIM_Base_SetConfig+0x140>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d108      	bne.n	800e650 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	68db      	ldr	r3, [r3, #12]
 800e64a:	68fa      	ldr	r2, [r7, #12]
 800e64c:	4313      	orrs	r3, r2
 800e64e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	695b      	ldr	r3, [r3, #20]
 800e65a:	4313      	orrs	r3, r2
 800e65c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	68fa      	ldr	r2, [r7, #12]
 800e662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	689a      	ldr	r2, [r3, #8]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	681a      	ldr	r2, [r3, #0]
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	4a12      	ldr	r2, [pc, #72]	; (800e6c0 <TIM_Base_SetConfig+0x12c>)
 800e678:	4293      	cmp	r3, r2
 800e67a:	d013      	beq.n	800e6a4 <TIM_Base_SetConfig+0x110>
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	4a14      	ldr	r2, [pc, #80]	; (800e6d0 <TIM_Base_SetConfig+0x13c>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d00f      	beq.n	800e6a4 <TIM_Base_SetConfig+0x110>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	4a14      	ldr	r2, [pc, #80]	; (800e6d8 <TIM_Base_SetConfig+0x144>)
 800e688:	4293      	cmp	r3, r2
 800e68a:	d00b      	beq.n	800e6a4 <TIM_Base_SetConfig+0x110>
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	4a13      	ldr	r2, [pc, #76]	; (800e6dc <TIM_Base_SetConfig+0x148>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d007      	beq.n	800e6a4 <TIM_Base_SetConfig+0x110>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	4a12      	ldr	r2, [pc, #72]	; (800e6e0 <TIM_Base_SetConfig+0x14c>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d003      	beq.n	800e6a4 <TIM_Base_SetConfig+0x110>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	4a0d      	ldr	r2, [pc, #52]	; (800e6d4 <TIM_Base_SetConfig+0x140>)
 800e6a0:	4293      	cmp	r3, r2
 800e6a2:	d103      	bne.n	800e6ac <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	691a      	ldr	r2, [r3, #16]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	2201      	movs	r2, #1
 800e6b0:	615a      	str	r2, [r3, #20]
}
 800e6b2:	bf00      	nop
 800e6b4:	3714      	adds	r7, #20
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6bc:	4770      	bx	lr
 800e6be:	bf00      	nop
 800e6c0:	40012c00 	.word	0x40012c00
 800e6c4:	40000400 	.word	0x40000400
 800e6c8:	40000800 	.word	0x40000800
 800e6cc:	40000c00 	.word	0x40000c00
 800e6d0:	40013400 	.word	0x40013400
 800e6d4:	40015000 	.word	0x40015000
 800e6d8:	40014000 	.word	0x40014000
 800e6dc:	40014400 	.word	0x40014400
 800e6e0:	40014800 	.word	0x40014800

0800e6e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	b087      	sub	sp, #28
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
 800e6ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	6a1b      	ldr	r3, [r3, #32]
 800e6f2:	f023 0201 	bic.w	r2, r3, #1
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	6a1b      	ldr	r3, [r3, #32]
 800e6fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	699b      	ldr	r3, [r3, #24]
 800e70a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	f023 0303 	bic.w	r3, r3, #3
 800e71e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	68fa      	ldr	r2, [r7, #12]
 800e726:	4313      	orrs	r3, r2
 800e728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	f023 0302 	bic.w	r3, r3, #2
 800e730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	689b      	ldr	r3, [r3, #8]
 800e736:	697a      	ldr	r2, [r7, #20]
 800e738:	4313      	orrs	r3, r2
 800e73a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	4a30      	ldr	r2, [pc, #192]	; (800e800 <TIM_OC1_SetConfig+0x11c>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d013      	beq.n	800e76c <TIM_OC1_SetConfig+0x88>
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	4a2f      	ldr	r2, [pc, #188]	; (800e804 <TIM_OC1_SetConfig+0x120>)
 800e748:	4293      	cmp	r3, r2
 800e74a:	d00f      	beq.n	800e76c <TIM_OC1_SetConfig+0x88>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	4a2e      	ldr	r2, [pc, #184]	; (800e808 <TIM_OC1_SetConfig+0x124>)
 800e750:	4293      	cmp	r3, r2
 800e752:	d00b      	beq.n	800e76c <TIM_OC1_SetConfig+0x88>
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	4a2d      	ldr	r2, [pc, #180]	; (800e80c <TIM_OC1_SetConfig+0x128>)
 800e758:	4293      	cmp	r3, r2
 800e75a:	d007      	beq.n	800e76c <TIM_OC1_SetConfig+0x88>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	4a2c      	ldr	r2, [pc, #176]	; (800e810 <TIM_OC1_SetConfig+0x12c>)
 800e760:	4293      	cmp	r3, r2
 800e762:	d003      	beq.n	800e76c <TIM_OC1_SetConfig+0x88>
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	4a2b      	ldr	r2, [pc, #172]	; (800e814 <TIM_OC1_SetConfig+0x130>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	d10c      	bne.n	800e786 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e76c:	697b      	ldr	r3, [r7, #20]
 800e76e:	f023 0308 	bic.w	r3, r3, #8
 800e772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	68db      	ldr	r3, [r3, #12]
 800e778:	697a      	ldr	r2, [r7, #20]
 800e77a:	4313      	orrs	r3, r2
 800e77c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e77e:	697b      	ldr	r3, [r7, #20]
 800e780:	f023 0304 	bic.w	r3, r3, #4
 800e784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a1d      	ldr	r2, [pc, #116]	; (800e800 <TIM_OC1_SetConfig+0x11c>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d013      	beq.n	800e7b6 <TIM_OC1_SetConfig+0xd2>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a1c      	ldr	r2, [pc, #112]	; (800e804 <TIM_OC1_SetConfig+0x120>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d00f      	beq.n	800e7b6 <TIM_OC1_SetConfig+0xd2>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a1b      	ldr	r2, [pc, #108]	; (800e808 <TIM_OC1_SetConfig+0x124>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d00b      	beq.n	800e7b6 <TIM_OC1_SetConfig+0xd2>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a1a      	ldr	r2, [pc, #104]	; (800e80c <TIM_OC1_SetConfig+0x128>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d007      	beq.n	800e7b6 <TIM_OC1_SetConfig+0xd2>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	4a19      	ldr	r2, [pc, #100]	; (800e810 <TIM_OC1_SetConfig+0x12c>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d003      	beq.n	800e7b6 <TIM_OC1_SetConfig+0xd2>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	4a18      	ldr	r2, [pc, #96]	; (800e814 <TIM_OC1_SetConfig+0x130>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d111      	bne.n	800e7da <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e7bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e7c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	695b      	ldr	r3, [r3, #20]
 800e7ca:	693a      	ldr	r2, [r7, #16]
 800e7cc:	4313      	orrs	r3, r2
 800e7ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	699b      	ldr	r3, [r3, #24]
 800e7d4:	693a      	ldr	r2, [r7, #16]
 800e7d6:	4313      	orrs	r3, r2
 800e7d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	693a      	ldr	r2, [r7, #16]
 800e7de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	68fa      	ldr	r2, [r7, #12]
 800e7e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	685a      	ldr	r2, [r3, #4]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	697a      	ldr	r2, [r7, #20]
 800e7f2:	621a      	str	r2, [r3, #32]
}
 800e7f4:	bf00      	nop
 800e7f6:	371c      	adds	r7, #28
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fe:	4770      	bx	lr
 800e800:	40012c00 	.word	0x40012c00
 800e804:	40013400 	.word	0x40013400
 800e808:	40014000 	.word	0x40014000
 800e80c:	40014400 	.word	0x40014400
 800e810:	40014800 	.word	0x40014800
 800e814:	40015000 	.word	0x40015000

0800e818 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e818:	b480      	push	{r7}
 800e81a:	b087      	sub	sp, #28
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
 800e820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6a1b      	ldr	r3, [r3, #32]
 800e826:	f023 0210 	bic.w	r2, r3, #16
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6a1b      	ldr	r3, [r3, #32]
 800e832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	685b      	ldr	r3, [r3, #4]
 800e838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	699b      	ldr	r3, [r3, #24]
 800e83e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e846:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e84a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	021b      	lsls	r3, r3, #8
 800e85a:	68fa      	ldr	r2, [r7, #12]
 800e85c:	4313      	orrs	r3, r2
 800e85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e860:	697b      	ldr	r3, [r7, #20]
 800e862:	f023 0320 	bic.w	r3, r3, #32
 800e866:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	689b      	ldr	r3, [r3, #8]
 800e86c:	011b      	lsls	r3, r3, #4
 800e86e:	697a      	ldr	r2, [r7, #20]
 800e870:	4313      	orrs	r3, r2
 800e872:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	4a2c      	ldr	r2, [pc, #176]	; (800e928 <TIM_OC2_SetConfig+0x110>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d007      	beq.n	800e88c <TIM_OC2_SetConfig+0x74>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	4a2b      	ldr	r2, [pc, #172]	; (800e92c <TIM_OC2_SetConfig+0x114>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d003      	beq.n	800e88c <TIM_OC2_SetConfig+0x74>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	4a2a      	ldr	r2, [pc, #168]	; (800e930 <TIM_OC2_SetConfig+0x118>)
 800e888:	4293      	cmp	r3, r2
 800e88a:	d10d      	bne.n	800e8a8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e88c:	697b      	ldr	r3, [r7, #20]
 800e88e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	68db      	ldr	r3, [r3, #12]
 800e898:	011b      	lsls	r3, r3, #4
 800e89a:	697a      	ldr	r2, [r7, #20]
 800e89c:	4313      	orrs	r3, r2
 800e89e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e8a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	4a1f      	ldr	r2, [pc, #124]	; (800e928 <TIM_OC2_SetConfig+0x110>)
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	d013      	beq.n	800e8d8 <TIM_OC2_SetConfig+0xc0>
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	4a1e      	ldr	r2, [pc, #120]	; (800e92c <TIM_OC2_SetConfig+0x114>)
 800e8b4:	4293      	cmp	r3, r2
 800e8b6:	d00f      	beq.n	800e8d8 <TIM_OC2_SetConfig+0xc0>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	4a1e      	ldr	r2, [pc, #120]	; (800e934 <TIM_OC2_SetConfig+0x11c>)
 800e8bc:	4293      	cmp	r3, r2
 800e8be:	d00b      	beq.n	800e8d8 <TIM_OC2_SetConfig+0xc0>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	4a1d      	ldr	r2, [pc, #116]	; (800e938 <TIM_OC2_SetConfig+0x120>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d007      	beq.n	800e8d8 <TIM_OC2_SetConfig+0xc0>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	4a1c      	ldr	r2, [pc, #112]	; (800e93c <TIM_OC2_SetConfig+0x124>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d003      	beq.n	800e8d8 <TIM_OC2_SetConfig+0xc0>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	4a17      	ldr	r2, [pc, #92]	; (800e930 <TIM_OC2_SetConfig+0x118>)
 800e8d4:	4293      	cmp	r3, r2
 800e8d6:	d113      	bne.n	800e900 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e8d8:	693b      	ldr	r3, [r7, #16]
 800e8da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e8de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e8e0:	693b      	ldr	r3, [r7, #16]
 800e8e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e8e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e8e8:	683b      	ldr	r3, [r7, #0]
 800e8ea:	695b      	ldr	r3, [r3, #20]
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	693a      	ldr	r2, [r7, #16]
 800e8f0:	4313      	orrs	r3, r2
 800e8f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	699b      	ldr	r3, [r3, #24]
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	693a      	ldr	r2, [r7, #16]
 800e8fc:	4313      	orrs	r3, r2
 800e8fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	693a      	ldr	r2, [r7, #16]
 800e904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	68fa      	ldr	r2, [r7, #12]
 800e90a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	685a      	ldr	r2, [r3, #4]
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	697a      	ldr	r2, [r7, #20]
 800e918:	621a      	str	r2, [r3, #32]
}
 800e91a:	bf00      	nop
 800e91c:	371c      	adds	r7, #28
 800e91e:	46bd      	mov	sp, r7
 800e920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e924:	4770      	bx	lr
 800e926:	bf00      	nop
 800e928:	40012c00 	.word	0x40012c00
 800e92c:	40013400 	.word	0x40013400
 800e930:	40015000 	.word	0x40015000
 800e934:	40014000 	.word	0x40014000
 800e938:	40014400 	.word	0x40014400
 800e93c:	40014800 	.word	0x40014800

0800e940 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e940:	b480      	push	{r7}
 800e942:	b087      	sub	sp, #28
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
 800e948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	6a1b      	ldr	r3, [r3, #32]
 800e94e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	6a1b      	ldr	r3, [r3, #32]
 800e95a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	685b      	ldr	r3, [r3, #4]
 800e960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	69db      	ldr	r3, [r3, #28]
 800e966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e96e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	f023 0303 	bic.w	r3, r3, #3
 800e97a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	68fa      	ldr	r2, [r7, #12]
 800e982:	4313      	orrs	r3, r2
 800e984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e98c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	689b      	ldr	r3, [r3, #8]
 800e992:	021b      	lsls	r3, r3, #8
 800e994:	697a      	ldr	r2, [r7, #20]
 800e996:	4313      	orrs	r3, r2
 800e998:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	4a2b      	ldr	r2, [pc, #172]	; (800ea4c <TIM_OC3_SetConfig+0x10c>)
 800e99e:	4293      	cmp	r3, r2
 800e9a0:	d007      	beq.n	800e9b2 <TIM_OC3_SetConfig+0x72>
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	4a2a      	ldr	r2, [pc, #168]	; (800ea50 <TIM_OC3_SetConfig+0x110>)
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	d003      	beq.n	800e9b2 <TIM_OC3_SetConfig+0x72>
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	4a29      	ldr	r2, [pc, #164]	; (800ea54 <TIM_OC3_SetConfig+0x114>)
 800e9ae:	4293      	cmp	r3, r2
 800e9b0:	d10d      	bne.n	800e9ce <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e9b2:	697b      	ldr	r3, [r7, #20]
 800e9b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e9b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	68db      	ldr	r3, [r3, #12]
 800e9be:	021b      	lsls	r3, r3, #8
 800e9c0:	697a      	ldr	r2, [r7, #20]
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e9c6:	697b      	ldr	r3, [r7, #20]
 800e9c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e9cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	4a1e      	ldr	r2, [pc, #120]	; (800ea4c <TIM_OC3_SetConfig+0x10c>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	d013      	beq.n	800e9fe <TIM_OC3_SetConfig+0xbe>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	4a1d      	ldr	r2, [pc, #116]	; (800ea50 <TIM_OC3_SetConfig+0x110>)
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d00f      	beq.n	800e9fe <TIM_OC3_SetConfig+0xbe>
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	4a1d      	ldr	r2, [pc, #116]	; (800ea58 <TIM_OC3_SetConfig+0x118>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d00b      	beq.n	800e9fe <TIM_OC3_SetConfig+0xbe>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	4a1c      	ldr	r2, [pc, #112]	; (800ea5c <TIM_OC3_SetConfig+0x11c>)
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d007      	beq.n	800e9fe <TIM_OC3_SetConfig+0xbe>
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	4a1b      	ldr	r2, [pc, #108]	; (800ea60 <TIM_OC3_SetConfig+0x120>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d003      	beq.n	800e9fe <TIM_OC3_SetConfig+0xbe>
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	4a16      	ldr	r2, [pc, #88]	; (800ea54 <TIM_OC3_SetConfig+0x114>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d113      	bne.n	800ea26 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ea04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ea06:	693b      	ldr	r3, [r7, #16]
 800ea08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	695b      	ldr	r3, [r3, #20]
 800ea12:	011b      	lsls	r3, r3, #4
 800ea14:	693a      	ldr	r2, [r7, #16]
 800ea16:	4313      	orrs	r3, r2
 800ea18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	699b      	ldr	r3, [r3, #24]
 800ea1e:	011b      	lsls	r3, r3, #4
 800ea20:	693a      	ldr	r2, [r7, #16]
 800ea22:	4313      	orrs	r3, r2
 800ea24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	693a      	ldr	r2, [r7, #16]
 800ea2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	68fa      	ldr	r2, [r7, #12]
 800ea30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	685a      	ldr	r2, [r3, #4]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	697a      	ldr	r2, [r7, #20]
 800ea3e:	621a      	str	r2, [r3, #32]
}
 800ea40:	bf00      	nop
 800ea42:	371c      	adds	r7, #28
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr
 800ea4c:	40012c00 	.word	0x40012c00
 800ea50:	40013400 	.word	0x40013400
 800ea54:	40015000 	.word	0x40015000
 800ea58:	40014000 	.word	0x40014000
 800ea5c:	40014400 	.word	0x40014400
 800ea60:	40014800 	.word	0x40014800

0800ea64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ea64:	b480      	push	{r7}
 800ea66:	b087      	sub	sp, #28
 800ea68:	af00      	add	r7, sp, #0
 800ea6a:	6078      	str	r0, [r7, #4]
 800ea6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	6a1b      	ldr	r3, [r3, #32]
 800ea72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6a1b      	ldr	r3, [r3, #32]
 800ea7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	69db      	ldr	r3, [r3, #28]
 800ea8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ea92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ea96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ea9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	021b      	lsls	r3, r3, #8
 800eaa6:	68fa      	ldr	r2, [r7, #12]
 800eaa8:	4313      	orrs	r3, r2
 800eaaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eab2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	689b      	ldr	r3, [r3, #8]
 800eab8:	031b      	lsls	r3, r3, #12
 800eaba:	697a      	ldr	r2, [r7, #20]
 800eabc:	4313      	orrs	r3, r2
 800eabe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	4a2c      	ldr	r2, [pc, #176]	; (800eb74 <TIM_OC4_SetConfig+0x110>)
 800eac4:	4293      	cmp	r3, r2
 800eac6:	d007      	beq.n	800ead8 <TIM_OC4_SetConfig+0x74>
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	4a2b      	ldr	r2, [pc, #172]	; (800eb78 <TIM_OC4_SetConfig+0x114>)
 800eacc:	4293      	cmp	r3, r2
 800eace:	d003      	beq.n	800ead8 <TIM_OC4_SetConfig+0x74>
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	4a2a      	ldr	r2, [pc, #168]	; (800eb7c <TIM_OC4_SetConfig+0x118>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d10d      	bne.n	800eaf4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800eade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	031b      	lsls	r3, r3, #12
 800eae6:	697a      	ldr	r2, [r7, #20]
 800eae8:	4313      	orrs	r3, r2
 800eaea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eaf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	4a1f      	ldr	r2, [pc, #124]	; (800eb74 <TIM_OC4_SetConfig+0x110>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d013      	beq.n	800eb24 <TIM_OC4_SetConfig+0xc0>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	4a1e      	ldr	r2, [pc, #120]	; (800eb78 <TIM_OC4_SetConfig+0x114>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d00f      	beq.n	800eb24 <TIM_OC4_SetConfig+0xc0>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	4a1e      	ldr	r2, [pc, #120]	; (800eb80 <TIM_OC4_SetConfig+0x11c>)
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d00b      	beq.n	800eb24 <TIM_OC4_SetConfig+0xc0>
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a1d      	ldr	r2, [pc, #116]	; (800eb84 <TIM_OC4_SetConfig+0x120>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d007      	beq.n	800eb24 <TIM_OC4_SetConfig+0xc0>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	4a1c      	ldr	r2, [pc, #112]	; (800eb88 <TIM_OC4_SetConfig+0x124>)
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	d003      	beq.n	800eb24 <TIM_OC4_SetConfig+0xc0>
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	4a17      	ldr	r2, [pc, #92]	; (800eb7c <TIM_OC4_SetConfig+0x118>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d113      	bne.n	800eb4c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eb2a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800eb32:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	695b      	ldr	r3, [r3, #20]
 800eb38:	019b      	lsls	r3, r3, #6
 800eb3a:	693a      	ldr	r2, [r7, #16]
 800eb3c:	4313      	orrs	r3, r2
 800eb3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	699b      	ldr	r3, [r3, #24]
 800eb44:	019b      	lsls	r3, r3, #6
 800eb46:	693a      	ldr	r2, [r7, #16]
 800eb48:	4313      	orrs	r3, r2
 800eb4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	693a      	ldr	r2, [r7, #16]
 800eb50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	68fa      	ldr	r2, [r7, #12]
 800eb56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	685a      	ldr	r2, [r3, #4]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	697a      	ldr	r2, [r7, #20]
 800eb64:	621a      	str	r2, [r3, #32]
}
 800eb66:	bf00      	nop
 800eb68:	371c      	adds	r7, #28
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop
 800eb74:	40012c00 	.word	0x40012c00
 800eb78:	40013400 	.word	0x40013400
 800eb7c:	40015000 	.word	0x40015000
 800eb80:	40014000 	.word	0x40014000
 800eb84:	40014400 	.word	0x40014400
 800eb88:	40014800 	.word	0x40014800

0800eb8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	b087      	sub	sp, #28
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6a1b      	ldr	r3, [r3, #32]
 800eb9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	6a1b      	ldr	r3, [r3, #32]
 800eba6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	685b      	ldr	r3, [r3, #4]
 800ebac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ebba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ebbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	68fa      	ldr	r2, [r7, #12]
 800ebc6:	4313      	orrs	r3, r2
 800ebc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ebca:	693b      	ldr	r3, [r7, #16]
 800ebcc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ebd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	041b      	lsls	r3, r3, #16
 800ebd8:	693a      	ldr	r2, [r7, #16]
 800ebda:	4313      	orrs	r3, r2
 800ebdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	4a19      	ldr	r2, [pc, #100]	; (800ec48 <TIM_OC5_SetConfig+0xbc>)
 800ebe2:	4293      	cmp	r3, r2
 800ebe4:	d013      	beq.n	800ec0e <TIM_OC5_SetConfig+0x82>
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	4a18      	ldr	r2, [pc, #96]	; (800ec4c <TIM_OC5_SetConfig+0xc0>)
 800ebea:	4293      	cmp	r3, r2
 800ebec:	d00f      	beq.n	800ec0e <TIM_OC5_SetConfig+0x82>
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	4a17      	ldr	r2, [pc, #92]	; (800ec50 <TIM_OC5_SetConfig+0xc4>)
 800ebf2:	4293      	cmp	r3, r2
 800ebf4:	d00b      	beq.n	800ec0e <TIM_OC5_SetConfig+0x82>
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	4a16      	ldr	r2, [pc, #88]	; (800ec54 <TIM_OC5_SetConfig+0xc8>)
 800ebfa:	4293      	cmp	r3, r2
 800ebfc:	d007      	beq.n	800ec0e <TIM_OC5_SetConfig+0x82>
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	4a15      	ldr	r2, [pc, #84]	; (800ec58 <TIM_OC5_SetConfig+0xcc>)
 800ec02:	4293      	cmp	r3, r2
 800ec04:	d003      	beq.n	800ec0e <TIM_OC5_SetConfig+0x82>
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	4a14      	ldr	r2, [pc, #80]	; (800ec5c <TIM_OC5_SetConfig+0xd0>)
 800ec0a:	4293      	cmp	r3, r2
 800ec0c:	d109      	bne.n	800ec22 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ec0e:	697b      	ldr	r3, [r7, #20]
 800ec10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ec14:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	695b      	ldr	r3, [r3, #20]
 800ec1a:	021b      	lsls	r3, r3, #8
 800ec1c:	697a      	ldr	r2, [r7, #20]
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	697a      	ldr	r2, [r7, #20]
 800ec26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	68fa      	ldr	r2, [r7, #12]
 800ec2c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	685a      	ldr	r2, [r3, #4]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	693a      	ldr	r2, [r7, #16]
 800ec3a:	621a      	str	r2, [r3, #32]
}
 800ec3c:	bf00      	nop
 800ec3e:	371c      	adds	r7, #28
 800ec40:	46bd      	mov	sp, r7
 800ec42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec46:	4770      	bx	lr
 800ec48:	40012c00 	.word	0x40012c00
 800ec4c:	40013400 	.word	0x40013400
 800ec50:	40014000 	.word	0x40014000
 800ec54:	40014400 	.word	0x40014400
 800ec58:	40014800 	.word	0x40014800
 800ec5c:	40015000 	.word	0x40015000

0800ec60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ec60:	b480      	push	{r7}
 800ec62:	b087      	sub	sp, #28
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
 800ec68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6a1b      	ldr	r3, [r3, #32]
 800ec6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	6a1b      	ldr	r3, [r3, #32]
 800ec7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	685b      	ldr	r3, [r3, #4]
 800ec80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ec8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ec92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	021b      	lsls	r3, r3, #8
 800ec9a:	68fa      	ldr	r2, [r7, #12]
 800ec9c:	4313      	orrs	r3, r2
 800ec9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800eca6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	689b      	ldr	r3, [r3, #8]
 800ecac:	051b      	lsls	r3, r3, #20
 800ecae:	693a      	ldr	r2, [r7, #16]
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	4a1a      	ldr	r2, [pc, #104]	; (800ed20 <TIM_OC6_SetConfig+0xc0>)
 800ecb8:	4293      	cmp	r3, r2
 800ecba:	d013      	beq.n	800ece4 <TIM_OC6_SetConfig+0x84>
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	4a19      	ldr	r2, [pc, #100]	; (800ed24 <TIM_OC6_SetConfig+0xc4>)
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d00f      	beq.n	800ece4 <TIM_OC6_SetConfig+0x84>
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	4a18      	ldr	r2, [pc, #96]	; (800ed28 <TIM_OC6_SetConfig+0xc8>)
 800ecc8:	4293      	cmp	r3, r2
 800ecca:	d00b      	beq.n	800ece4 <TIM_OC6_SetConfig+0x84>
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	4a17      	ldr	r2, [pc, #92]	; (800ed2c <TIM_OC6_SetConfig+0xcc>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d007      	beq.n	800ece4 <TIM_OC6_SetConfig+0x84>
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	4a16      	ldr	r2, [pc, #88]	; (800ed30 <TIM_OC6_SetConfig+0xd0>)
 800ecd8:	4293      	cmp	r3, r2
 800ecda:	d003      	beq.n	800ece4 <TIM_OC6_SetConfig+0x84>
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	4a15      	ldr	r2, [pc, #84]	; (800ed34 <TIM_OC6_SetConfig+0xd4>)
 800ece0:	4293      	cmp	r3, r2
 800ece2:	d109      	bne.n	800ecf8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ecea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	695b      	ldr	r3, [r3, #20]
 800ecf0:	029b      	lsls	r3, r3, #10
 800ecf2:	697a      	ldr	r2, [r7, #20]
 800ecf4:	4313      	orrs	r3, r2
 800ecf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	697a      	ldr	r2, [r7, #20]
 800ecfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	68fa      	ldr	r2, [r7, #12]
 800ed02:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	685a      	ldr	r2, [r3, #4]
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	693a      	ldr	r2, [r7, #16]
 800ed10:	621a      	str	r2, [r3, #32]
}
 800ed12:	bf00      	nop
 800ed14:	371c      	adds	r7, #28
 800ed16:	46bd      	mov	sp, r7
 800ed18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1c:	4770      	bx	lr
 800ed1e:	bf00      	nop
 800ed20:	40012c00 	.word	0x40012c00
 800ed24:	40013400 	.word	0x40013400
 800ed28:	40014000 	.word	0x40014000
 800ed2c:	40014400 	.word	0x40014400
 800ed30:	40014800 	.word	0x40014800
 800ed34:	40015000 	.word	0x40015000

0800ed38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b087      	sub	sp, #28
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	60f8      	str	r0, [r7, #12]
 800ed40:	60b9      	str	r1, [r7, #8]
 800ed42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	f003 031f 	and.w	r3, r3, #31
 800ed4a:	2201      	movs	r2, #1
 800ed4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	6a1a      	ldr	r2, [r3, #32]
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	43db      	mvns	r3, r3
 800ed5a:	401a      	ands	r2, r3
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	6a1a      	ldr	r2, [r3, #32]
 800ed64:	68bb      	ldr	r3, [r7, #8]
 800ed66:	f003 031f 	and.w	r3, r3, #31
 800ed6a:	6879      	ldr	r1, [r7, #4]
 800ed6c:	fa01 f303 	lsl.w	r3, r1, r3
 800ed70:	431a      	orrs	r2, r3
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	621a      	str	r2, [r3, #32]
}
 800ed76:	bf00      	nop
 800ed78:	371c      	adds	r7, #28
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed80:	4770      	bx	lr
	...

0800ed84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ed84:	b480      	push	{r7}
 800ed86:	b085      	sub	sp, #20
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed94:	2b01      	cmp	r3, #1
 800ed96:	d101      	bne.n	800ed9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed98:	2302      	movs	r3, #2
 800ed9a:	e074      	b.n	800ee86 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2201      	movs	r2, #1
 800eda0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	2202      	movs	r2, #2
 800eda8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	685b      	ldr	r3, [r3, #4]
 800edb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	689b      	ldr	r3, [r3, #8]
 800edba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	4a34      	ldr	r2, [pc, #208]	; (800ee94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800edc2:	4293      	cmp	r3, r2
 800edc4:	d009      	beq.n	800edda <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4a33      	ldr	r2, [pc, #204]	; (800ee98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800edcc:	4293      	cmp	r3, r2
 800edce:	d004      	beq.n	800edda <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a31      	ldr	r2, [pc, #196]	; (800ee9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d108      	bne.n	800edec <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ede0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	685b      	ldr	r3, [r3, #4]
 800ede6:	68fa      	ldr	r2, [r7, #12]
 800ede8:	4313      	orrs	r3, r2
 800edea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800edf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	68fa      	ldr	r2, [r7, #12]
 800edfe:	4313      	orrs	r3, r2
 800ee00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	68fa      	ldr	r2, [r7, #12]
 800ee08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	4a21      	ldr	r2, [pc, #132]	; (800ee94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d022      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ee1c:	d01d      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	4a1f      	ldr	r2, [pc, #124]	; (800eea0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ee24:	4293      	cmp	r3, r2
 800ee26:	d018      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4a1d      	ldr	r2, [pc, #116]	; (800eea4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	d013      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4a1c      	ldr	r2, [pc, #112]	; (800eea8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d00e      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4a15      	ldr	r2, [pc, #84]	; (800ee98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ee42:	4293      	cmp	r3, r2
 800ee44:	d009      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	4a18      	ldr	r2, [pc, #96]	; (800eeac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ee4c:	4293      	cmp	r3, r2
 800ee4e:	d004      	beq.n	800ee5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	4a11      	ldr	r2, [pc, #68]	; (800ee9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ee56:	4293      	cmp	r3, r2
 800ee58:	d10c      	bne.n	800ee74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ee60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	689b      	ldr	r3, [r3, #8]
 800ee66:	68ba      	ldr	r2, [r7, #8]
 800ee68:	4313      	orrs	r3, r2
 800ee6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	68ba      	ldr	r2, [r7, #8]
 800ee72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2201      	movs	r2, #1
 800ee78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ee84:	2300      	movs	r3, #0
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3714      	adds	r7, #20
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee90:	4770      	bx	lr
 800ee92:	bf00      	nop
 800ee94:	40012c00 	.word	0x40012c00
 800ee98:	40013400 	.word	0x40013400
 800ee9c:	40015000 	.word	0x40015000
 800eea0:	40000400 	.word	0x40000400
 800eea4:	40000800 	.word	0x40000800
 800eea8:	40000c00 	.word	0x40000c00
 800eeac:	40014000 	.word	0x40014000

0800eeb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b083      	sub	sp, #12
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eeb8:	bf00      	nop
 800eeba:	370c      	adds	r7, #12
 800eebc:	46bd      	mov	sp, r7
 800eebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec2:	4770      	bx	lr

0800eec4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eec4:	b480      	push	{r7}
 800eec6:	b083      	sub	sp, #12
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eecc:	bf00      	nop
 800eece:	370c      	adds	r7, #12
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr

0800eed8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eed8:	b480      	push	{r7}
 800eeda:	b083      	sub	sp, #12
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800eee0:	bf00      	nop
 800eee2:	370c      	adds	r7, #12
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800eef4:	bf00      	nop
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b083      	sub	sp, #12
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ef08:	bf00      	nop
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b083      	sub	sp, #12
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ef1c:	bf00      	nop
 800ef1e:	370c      	adds	r7, #12
 800ef20:	46bd      	mov	sp, r7
 800ef22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef26:	4770      	bx	lr

0800ef28 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ef28:	b480      	push	{r7}
 800ef2a:	b083      	sub	sp, #12
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ef30:	bf00      	nop
 800ef32:	370c      	adds	r7, #12
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr

0800ef3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b082      	sub	sp, #8
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d101      	bne.n	800ef4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	e042      	b.n	800efd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d106      	bne.n	800ef66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f7f9 f8ad 	bl	80080c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	2224      	movs	r2, #36	; 0x24
 800ef6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	681a      	ldr	r2, [r3, #0]
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	f022 0201 	bic.w	r2, r2, #1
 800ef7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef7e:	6878      	ldr	r0, [r7, #4]
 800ef80:	f000 fd2e 	bl	800f9e0 <UART_SetConfig>
 800ef84:	4603      	mov	r3, r0
 800ef86:	2b01      	cmp	r3, #1
 800ef88:	d101      	bne.n	800ef8e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	e022      	b.n	800efd4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d002      	beq.n	800ef9c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f001 f81e 	bl	800ffd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	685a      	ldr	r2, [r3, #4]
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800efaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	689a      	ldr	r2, [r3, #8]
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800efba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	681a      	ldr	r2, [r3, #0]
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	f042 0201 	orr.w	r2, r2, #1
 800efca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f001 f8a5 	bl	801011c <UART_CheckIdleState>
 800efd2:	4603      	mov	r3, r0
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3708      	adds	r7, #8
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}

0800efdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b08a      	sub	sp, #40	; 0x28
 800efe0:	af02      	add	r7, sp, #8
 800efe2:	60f8      	str	r0, [r7, #12]
 800efe4:	60b9      	str	r1, [r7, #8]
 800efe6:	603b      	str	r3, [r7, #0]
 800efe8:	4613      	mov	r3, r2
 800efea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eff2:	2b20      	cmp	r3, #32
 800eff4:	f040 8083 	bne.w	800f0fe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800eff8:	68bb      	ldr	r3, [r7, #8]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d002      	beq.n	800f004 <HAL_UART_Transmit+0x28>
 800effe:	88fb      	ldrh	r3, [r7, #6]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d101      	bne.n	800f008 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800f004:	2301      	movs	r3, #1
 800f006:	e07b      	b.n	800f100 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f00e:	2b01      	cmp	r3, #1
 800f010:	d101      	bne.n	800f016 <HAL_UART_Transmit+0x3a>
 800f012:	2302      	movs	r3, #2
 800f014:	e074      	b.n	800f100 <HAL_UART_Transmit+0x124>
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	2201      	movs	r2, #1
 800f01a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	2200      	movs	r2, #0
 800f022:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	2221      	movs	r2, #33	; 0x21
 800f02a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f02e:	f7f9 f95f 	bl	80082f0 <HAL_GetTick>
 800f032:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	88fa      	ldrh	r2, [r7, #6]
 800f038:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	88fa      	ldrh	r2, [r7, #6]
 800f040:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	689b      	ldr	r3, [r3, #8]
 800f048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f04c:	d108      	bne.n	800f060 <HAL_UART_Transmit+0x84>
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	691b      	ldr	r3, [r3, #16]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d104      	bne.n	800f060 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800f056:	2300      	movs	r3, #0
 800f058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	61bb      	str	r3, [r7, #24]
 800f05e:	e003      	b.n	800f068 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f064:	2300      	movs	r3, #0
 800f066:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	2200      	movs	r2, #0
 800f06c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800f070:	e02c      	b.n	800f0cc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	2200      	movs	r2, #0
 800f07a:	2180      	movs	r1, #128	; 0x80
 800f07c:	68f8      	ldr	r0, [r7, #12]
 800f07e:	f001 f898 	bl	80101b2 <UART_WaitOnFlagUntilTimeout>
 800f082:	4603      	mov	r3, r0
 800f084:	2b00      	cmp	r3, #0
 800f086:	d001      	beq.n	800f08c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800f088:	2303      	movs	r3, #3
 800f08a:	e039      	b.n	800f100 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800f08c:	69fb      	ldr	r3, [r7, #28]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d10b      	bne.n	800f0aa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	881b      	ldrh	r3, [r3, #0]
 800f096:	461a      	mov	r2, r3
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f0a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800f0a2:	69bb      	ldr	r3, [r7, #24]
 800f0a4:	3302      	adds	r3, #2
 800f0a6:	61bb      	str	r3, [r7, #24]
 800f0a8:	e007      	b.n	800f0ba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f0aa:	69fb      	ldr	r3, [r7, #28]
 800f0ac:	781a      	ldrb	r2, [r3, #0]
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800f0b4:	69fb      	ldr	r3, [r7, #28]
 800f0b6:	3301      	adds	r3, #1
 800f0b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f0c0:	b29b      	uxth	r3, r3
 800f0c2:	3b01      	subs	r3, #1
 800f0c4:	b29a      	uxth	r2, r3
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f0d2:	b29b      	uxth	r3, r3
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d1cc      	bne.n	800f072 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f0d8:	683b      	ldr	r3, [r7, #0]
 800f0da:	9300      	str	r3, [sp, #0]
 800f0dc:	697b      	ldr	r3, [r7, #20]
 800f0de:	2200      	movs	r2, #0
 800f0e0:	2140      	movs	r1, #64	; 0x40
 800f0e2:	68f8      	ldr	r0, [r7, #12]
 800f0e4:	f001 f865 	bl	80101b2 <UART_WaitOnFlagUntilTimeout>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d001      	beq.n	800f0f2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800f0ee:	2303      	movs	r3, #3
 800f0f0:	e006      	b.n	800f100 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	2220      	movs	r2, #32
 800f0f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	e000      	b.n	800f100 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800f0fe:	2302      	movs	r3, #2
  }
}
 800f100:	4618      	mov	r0, r3
 800f102:	3720      	adds	r7, #32
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}

0800f108 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b08a      	sub	sp, #40	; 0x28
 800f10c:	af02      	add	r7, sp, #8
 800f10e:	60f8      	str	r0, [r7, #12]
 800f110:	60b9      	str	r1, [r7, #8]
 800f112:	603b      	str	r3, [r7, #0]
 800f114:	4613      	mov	r3, r2
 800f116:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f11e:	2b20      	cmp	r3, #32
 800f120:	f040 80c0 	bne.w	800f2a4 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d002      	beq.n	800f130 <HAL_UART_Receive+0x28>
 800f12a:	88fb      	ldrh	r3, [r7, #6]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d101      	bne.n	800f134 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f130:	2301      	movs	r3, #1
 800f132:	e0b8      	b.n	800f2a6 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f13a:	2b01      	cmp	r3, #1
 800f13c:	d101      	bne.n	800f142 <HAL_UART_Receive+0x3a>
 800f13e:	2302      	movs	r3, #2
 800f140:	e0b1      	b.n	800f2a6 <HAL_UART_Receive+0x19e>
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	2201      	movs	r2, #1
 800f146:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2200      	movs	r2, #0
 800f14e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	2222      	movs	r2, #34	; 0x22
 800f156:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	2200      	movs	r2, #0
 800f15e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f160:	f7f9 f8c6 	bl	80082f0 <HAL_GetTick>
 800f164:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	88fa      	ldrh	r2, [r7, #6]
 800f16a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	88fa      	ldrh	r2, [r7, #6]
 800f172:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	689b      	ldr	r3, [r3, #8]
 800f17a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f17e:	d10e      	bne.n	800f19e <HAL_UART_Receive+0x96>
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	691b      	ldr	r3, [r3, #16]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d105      	bne.n	800f194 <HAL_UART_Receive+0x8c>
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f18e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f192:	e02d      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	22ff      	movs	r2, #255	; 0xff
 800f198:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f19c:	e028      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	689b      	ldr	r3, [r3, #8]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d10d      	bne.n	800f1c2 <HAL_UART_Receive+0xba>
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	691b      	ldr	r3, [r3, #16]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d104      	bne.n	800f1b8 <HAL_UART_Receive+0xb0>
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	22ff      	movs	r2, #255	; 0xff
 800f1b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1b6:	e01b      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	227f      	movs	r2, #127	; 0x7f
 800f1bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1c0:	e016      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	689b      	ldr	r3, [r3, #8]
 800f1c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f1ca:	d10d      	bne.n	800f1e8 <HAL_UART_Receive+0xe0>
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	691b      	ldr	r3, [r3, #16]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d104      	bne.n	800f1de <HAL_UART_Receive+0xd6>
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	227f      	movs	r2, #127	; 0x7f
 800f1d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1dc:	e008      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	223f      	movs	r2, #63	; 0x3f
 800f1e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f1e6:	e003      	b.n	800f1f0 <HAL_UART_Receive+0xe8>
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f1f6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	689b      	ldr	r3, [r3, #8]
 800f1fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f200:	d108      	bne.n	800f214 <HAL_UART_Receive+0x10c>
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	691b      	ldr	r3, [r3, #16]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d104      	bne.n	800f214 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800f20a:	2300      	movs	r3, #0
 800f20c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	61bb      	str	r3, [r7, #24]
 800f212:	e003      	b.n	800f21c <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800f214:	68bb      	ldr	r3, [r7, #8]
 800f216:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f218:	2300      	movs	r3, #0
 800f21a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2200      	movs	r2, #0
 800f220:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f224:	e032      	b.n	800f28c <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	9300      	str	r3, [sp, #0]
 800f22a:	697b      	ldr	r3, [r7, #20]
 800f22c:	2200      	movs	r2, #0
 800f22e:	2120      	movs	r1, #32
 800f230:	68f8      	ldr	r0, [r7, #12]
 800f232:	f000 ffbe 	bl	80101b2 <UART_WaitOnFlagUntilTimeout>
 800f236:	4603      	mov	r3, r0
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d001      	beq.n	800f240 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800f23c:	2303      	movs	r3, #3
 800f23e:	e032      	b.n	800f2a6 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800f240:	69fb      	ldr	r3, [r7, #28]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d10c      	bne.n	800f260 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f24c:	b29a      	uxth	r2, r3
 800f24e:	8a7b      	ldrh	r3, [r7, #18]
 800f250:	4013      	ands	r3, r2
 800f252:	b29a      	uxth	r2, r3
 800f254:	69bb      	ldr	r3, [r7, #24]
 800f256:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f258:	69bb      	ldr	r3, [r7, #24]
 800f25a:	3302      	adds	r3, #2
 800f25c:	61bb      	str	r3, [r7, #24]
 800f25e:	e00c      	b.n	800f27a <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f266:	b2da      	uxtb	r2, r3
 800f268:	8a7b      	ldrh	r3, [r7, #18]
 800f26a:	b2db      	uxtb	r3, r3
 800f26c:	4013      	ands	r3, r2
 800f26e:	b2da      	uxtb	r2, r3
 800f270:	69fb      	ldr	r3, [r7, #28]
 800f272:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f274:	69fb      	ldr	r3, [r7, #28]
 800f276:	3301      	adds	r3, #1
 800f278:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f280:	b29b      	uxth	r3, r3
 800f282:	3b01      	subs	r3, #1
 800f284:	b29a      	uxth	r2, r3
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f292:	b29b      	uxth	r3, r3
 800f294:	2b00      	cmp	r3, #0
 800f296:	d1c6      	bne.n	800f226 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	2220      	movs	r2, #32
 800f29c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	e000      	b.n	800f2a6 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 800f2a4:	2302      	movs	r3, #2
  }
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3720      	adds	r7, #32
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
	...

0800f2b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b08a      	sub	sp, #40	; 0x28
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	4613      	mov	r3, r2
 800f2bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f2c4:	2b20      	cmp	r3, #32
 800f2c6:	d142      	bne.n	800f34e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d002      	beq.n	800f2d4 <HAL_UART_Receive_IT+0x24>
 800f2ce:	88fb      	ldrh	r3, [r7, #6]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d101      	bne.n	800f2d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800f2d4:	2301      	movs	r3, #1
 800f2d6:	e03b      	b.n	800f350 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f2de:	2b01      	cmp	r3, #1
 800f2e0:	d101      	bne.n	800f2e6 <HAL_UART_Receive_IT+0x36>
 800f2e2:	2302      	movs	r3, #2
 800f2e4:	e034      	b.n	800f350 <HAL_UART_Receive_IT+0xa0>
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	2201      	movs	r2, #1
 800f2ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	4a17      	ldr	r2, [pc, #92]	; (800f358 <HAL_UART_Receive_IT+0xa8>)
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	d01f      	beq.n	800f33e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	685b      	ldr	r3, [r3, #4]
 800f304:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d018      	beq.n	800f33e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	e853 3f00 	ldrex	r3, [r3]
 800f318:	613b      	str	r3, [r7, #16]
   return(result);
 800f31a:	693b      	ldr	r3, [r7, #16]
 800f31c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f320:	627b      	str	r3, [r7, #36]	; 0x24
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	461a      	mov	r2, r3
 800f328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f32a:	623b      	str	r3, [r7, #32]
 800f32c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f32e:	69f9      	ldr	r1, [r7, #28]
 800f330:	6a3a      	ldr	r2, [r7, #32]
 800f332:	e841 2300 	strex	r3, r2, [r1]
 800f336:	61bb      	str	r3, [r7, #24]
   return(result);
 800f338:	69bb      	ldr	r3, [r7, #24]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d1e6      	bne.n	800f30c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f33e:	88fb      	ldrh	r3, [r7, #6]
 800f340:	461a      	mov	r2, r3
 800f342:	68b9      	ldr	r1, [r7, #8]
 800f344:	68f8      	ldr	r0, [r7, #12]
 800f346:	f000 fffd 	bl	8010344 <UART_Start_Receive_IT>
 800f34a:	4603      	mov	r3, r0
 800f34c:	e000      	b.n	800f350 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f34e:	2302      	movs	r3, #2
  }
}
 800f350:	4618      	mov	r0, r3
 800f352:	3728      	adds	r7, #40	; 0x28
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}
 800f358:	40008000 	.word	0x40008000

0800f35c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b0ba      	sub	sp, #232	; 0xe8
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	69db      	ldr	r3, [r3, #28]
 800f36a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	689b      	ldr	r3, [r3, #8]
 800f37e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f382:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800f386:	f640 030f 	movw	r3, #2063	; 0x80f
 800f38a:	4013      	ands	r3, r2
 800f38c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800f390:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f394:	2b00      	cmp	r3, #0
 800f396:	d11b      	bne.n	800f3d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f39c:	f003 0320 	and.w	r3, r3, #32
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d015      	beq.n	800f3d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f3a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f3a8:	f003 0320 	and.w	r3, r3, #32
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d105      	bne.n	800f3bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f3b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f3b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d009      	beq.n	800f3d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	f000 82d6 	beq.w	800f972 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3ca:	6878      	ldr	r0, [r7, #4]
 800f3cc:	4798      	blx	r3
      }
      return;
 800f3ce:	e2d0      	b.n	800f972 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f3d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	f000 811f 	beq.w	800f618 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f3da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800f3de:	4b8b      	ldr	r3, [pc, #556]	; (800f60c <HAL_UART_IRQHandler+0x2b0>)
 800f3e0:	4013      	ands	r3, r2
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d106      	bne.n	800f3f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f3e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800f3ea:	4b89      	ldr	r3, [pc, #548]	; (800f610 <HAL_UART_IRQHandler+0x2b4>)
 800f3ec:	4013      	ands	r3, r2
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	f000 8112 	beq.w	800f618 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f3f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f3f8:	f003 0301 	and.w	r3, r3, #1
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d011      	beq.n	800f424 <HAL_UART_IRQHandler+0xc8>
 800f400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d00b      	beq.n	800f424 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	2201      	movs	r2, #1
 800f412:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f41a:	f043 0201 	orr.w	r2, r3, #1
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f428:	f003 0302 	and.w	r3, r3, #2
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d011      	beq.n	800f454 <HAL_UART_IRQHandler+0xf8>
 800f430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f434:	f003 0301 	and.w	r3, r3, #1
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d00b      	beq.n	800f454 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	2202      	movs	r2, #2
 800f442:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f44a:	f043 0204 	orr.w	r2, r3, #4
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f458:	f003 0304 	and.w	r3, r3, #4
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d011      	beq.n	800f484 <HAL_UART_IRQHandler+0x128>
 800f460:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f464:	f003 0301 	and.w	r3, r3, #1
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d00b      	beq.n	800f484 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	2204      	movs	r2, #4
 800f472:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f47a:	f043 0202 	orr.w	r2, r3, #2
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f488:	f003 0308 	and.w	r3, r3, #8
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d017      	beq.n	800f4c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f494:	f003 0320 	and.w	r3, r3, #32
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d105      	bne.n	800f4a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f49c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800f4a0:	4b5a      	ldr	r3, [pc, #360]	; (800f60c <HAL_UART_IRQHandler+0x2b0>)
 800f4a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d00b      	beq.n	800f4c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	2208      	movs	r2, #8
 800f4ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4b6:	f043 0208 	orr.w	r2, r3, #8
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f4c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f4c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d012      	beq.n	800f4f2 <HAL_UART_IRQHandler+0x196>
 800f4cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f4d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d00c      	beq.n	800f4f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f4e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4e8:	f043 0220 	orr.w	r2, r3, #32
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	f000 823c 	beq.w	800f976 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f4fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f502:	f003 0320 	and.w	r3, r3, #32
 800f506:	2b00      	cmp	r3, #0
 800f508:	d013      	beq.n	800f532 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f50a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f50e:	f003 0320 	and.w	r3, r3, #32
 800f512:	2b00      	cmp	r3, #0
 800f514:	d105      	bne.n	800f522 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f51a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d007      	beq.n	800f532 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f526:	2b00      	cmp	r3, #0
 800f528:	d003      	beq.n	800f532 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f52e:	6878      	ldr	r0, [r7, #4]
 800f530:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f538:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	689b      	ldr	r3, [r3, #8]
 800f542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f546:	2b40      	cmp	r3, #64	; 0x40
 800f548:	d005      	beq.n	800f556 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f54a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f54e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f552:	2b00      	cmp	r3, #0
 800f554:	d04f      	beq.n	800f5f6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f001 f81e 	bl	8010598 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	689b      	ldr	r3, [r3, #8]
 800f562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f566:	2b40      	cmp	r3, #64	; 0x40
 800f568:	d141      	bne.n	800f5ee <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	3308      	adds	r3, #8
 800f570:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f574:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f578:	e853 3f00 	ldrex	r3, [r3]
 800f57c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800f580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f584:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f588:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	3308      	adds	r3, #8
 800f592:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f596:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f59a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f59e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f5a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f5a6:	e841 2300 	strex	r3, r2, [r1]
 800f5aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800f5ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d1d9      	bne.n	800f56a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d013      	beq.n	800f5e6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f5c2:	4a14      	ldr	r2, [pc, #80]	; (800f614 <HAL_UART_IRQHandler+0x2b8>)
 800f5c4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	f7fa fb26 	bl	8009c1c <HAL_DMA_Abort_IT>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d017      	beq.n	800f606 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f5da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5dc:	687a      	ldr	r2, [r7, #4]
 800f5de:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f5e4:	e00f      	b.n	800f606 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f000 f9e4 	bl	800f9b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f5ec:	e00b      	b.n	800f606 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f000 f9e0 	bl	800f9b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f5f4:	e007      	b.n	800f606 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f000 f9dc 	bl	800f9b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2200      	movs	r2, #0
 800f600:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800f604:	e1b7      	b.n	800f976 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f606:	bf00      	nop
    return;
 800f608:	e1b5      	b.n	800f976 <HAL_UART_IRQHandler+0x61a>
 800f60a:	bf00      	nop
 800f60c:	10000001 	.word	0x10000001
 800f610:	04000120 	.word	0x04000120
 800f614:	08010665 	.word	0x08010665

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	f040 814a 	bne.w	800f8b6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f626:	f003 0310 	and.w	r3, r3, #16
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	f000 8143 	beq.w	800f8b6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f634:	f003 0310 	and.w	r3, r3, #16
 800f638:	2b00      	cmp	r3, #0
 800f63a:	f000 813c 	beq.w	800f8b6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	2210      	movs	r2, #16
 800f644:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	689b      	ldr	r3, [r3, #8]
 800f64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f650:	2b40      	cmp	r3, #64	; 0x40
 800f652:	f040 80b5 	bne.w	800f7c0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	685b      	ldr	r3, [r3, #4]
 800f65e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f662:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f666:	2b00      	cmp	r3, #0
 800f668:	f000 8187 	beq.w	800f97a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f672:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f676:	429a      	cmp	r2, r3
 800f678:	f080 817f 	bcs.w	800f97a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f682:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f003 0320 	and.w	r3, r3, #32
 800f692:	2b00      	cmp	r3, #0
 800f694:	f040 8086 	bne.w	800f7a4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f6a4:	e853 3f00 	ldrex	r3, [r3]
 800f6a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800f6ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f6b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f6b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	461a      	mov	r2, r3
 800f6be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f6c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f6c6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f6ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f6d2:	e841 2300 	strex	r3, r2, [r1]
 800f6d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800f6da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d1da      	bne.n	800f698 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	3308      	adds	r3, #8
 800f6e8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f6ec:	e853 3f00 	ldrex	r3, [r3]
 800f6f0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800f6f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f6f4:	f023 0301 	bic.w	r3, r3, #1
 800f6f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	3308      	adds	r3, #8
 800f702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f706:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f70a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f70c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f70e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f712:	e841 2300 	strex	r3, r2, [r1]
 800f716:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800f718:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d1e1      	bne.n	800f6e2 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	3308      	adds	r3, #8
 800f724:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f726:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f728:	e853 3f00 	ldrex	r3, [r3]
 800f72c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800f72e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f730:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f734:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	3308      	adds	r3, #8
 800f73e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f742:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f744:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f746:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f748:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f74a:	e841 2300 	strex	r3, r2, [r1]
 800f74e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800f750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f752:	2b00      	cmp	r3, #0
 800f754:	d1e3      	bne.n	800f71e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2220      	movs	r2, #32
 800f75a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2200      	movs	r2, #0
 800f762:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f76a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f76c:	e853 3f00 	ldrex	r3, [r3]
 800f770:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f772:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f774:	f023 0310 	bic.w	r3, r3, #16
 800f778:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	461a      	mov	r2, r3
 800f782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f786:	65bb      	str	r3, [r7, #88]	; 0x58
 800f788:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f78a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f78c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f78e:	e841 2300 	strex	r3, r2, [r1]
 800f792:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f796:	2b00      	cmp	r3, #0
 800f798:	d1e4      	bne.n	800f764 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7fa f9e3 	bl	8009b6a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f7b0:	b29b      	uxth	r3, r3
 800f7b2:	1ad3      	subs	r3, r2, r3
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	4619      	mov	r1, r3
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f000 f905 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f7be:	e0dc      	b.n	800f97a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f7cc:	b29b      	uxth	r3, r3
 800f7ce:	1ad3      	subs	r3, r2, r3
 800f7d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f000 80ce 	beq.w	800f97e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800f7e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	f000 80c9 	beq.w	800f97e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f4:	e853 3f00 	ldrex	r3, [r3]
 800f7f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f7fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f800:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	461a      	mov	r2, r3
 800f80a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f80e:	647b      	str	r3, [r7, #68]	; 0x44
 800f810:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f812:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f814:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f816:	e841 2300 	strex	r3, r2, [r1]
 800f81a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f81c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d1e4      	bne.n	800f7ec <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	3308      	adds	r3, #8
 800f828:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f82c:	e853 3f00 	ldrex	r3, [r3]
 800f830:	623b      	str	r3, [r7, #32]
   return(result);
 800f832:	6a3b      	ldr	r3, [r7, #32]
 800f834:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f838:	f023 0301 	bic.w	r3, r3, #1
 800f83c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	3308      	adds	r3, #8
 800f846:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f84a:	633a      	str	r2, [r7, #48]	; 0x30
 800f84c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f84e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f852:	e841 2300 	strex	r3, r2, [r1]
 800f856:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d1e1      	bne.n	800f822 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	2220      	movs	r2, #32
 800f862:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	2200      	movs	r2, #0
 800f86a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2200      	movs	r2, #0
 800f870:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f878:	693b      	ldr	r3, [r7, #16]
 800f87a:	e853 3f00 	ldrex	r3, [r3]
 800f87e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	f023 0310 	bic.w	r3, r3, #16
 800f886:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	461a      	mov	r2, r3
 800f890:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f894:	61fb      	str	r3, [r7, #28]
 800f896:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f898:	69b9      	ldr	r1, [r7, #24]
 800f89a:	69fa      	ldr	r2, [r7, #28]
 800f89c:	e841 2300 	strex	r3, r2, [r1]
 800f8a0:	617b      	str	r3, [r7, #20]
   return(result);
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d1e4      	bne.n	800f872 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f8a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f8ac:	4619      	mov	r1, r3
 800f8ae:	6878      	ldr	r0, [r7, #4]
 800f8b0:	f000 f88a 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f8b4:	e063      	b.n	800f97e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f8b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f8ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d00e      	beq.n	800f8e0 <HAL_UART_IRQHandler+0x584>
 800f8c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f8c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d008      	beq.n	800f8e0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f8d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f001 fb61 	bl	8010fa0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8de:	e051      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f8e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f8e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d014      	beq.n	800f916 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f8ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f8f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d105      	bne.n	800f904 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f8f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f8fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f900:	2b00      	cmp	r3, #0
 800f902:	d008      	beq.n	800f916 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d03a      	beq.n	800f982 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	4798      	blx	r3
    }
    return;
 800f914:	e035      	b.n	800f982 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f91a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d009      	beq.n	800f936 <HAL_UART_IRQHandler+0x5da>
 800f922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d003      	beq.n	800f936 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f000 feae 	bl	8010690 <UART_EndTransmit_IT>
    return;
 800f934:	e026      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f93a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d009      	beq.n	800f956 <HAL_UART_IRQHandler+0x5fa>
 800f942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f946:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d003      	beq.n	800f956 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f94e:	6878      	ldr	r0, [r7, #4]
 800f950:	f001 fb3a 	bl	8010fc8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f954:	e016      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f95a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d010      	beq.n	800f984 <HAL_UART_IRQHandler+0x628>
 800f962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f966:	2b00      	cmp	r3, #0
 800f968:	da0c      	bge.n	800f984 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f001 fb22 	bl	8010fb4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f970:	e008      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
      return;
 800f972:	bf00      	nop
 800f974:	e006      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
    return;
 800f976:	bf00      	nop
 800f978:	e004      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
      return;
 800f97a:	bf00      	nop
 800f97c:	e002      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
      return;
 800f97e:	bf00      	nop
 800f980:	e000      	b.n	800f984 <HAL_UART_IRQHandler+0x628>
    return;
 800f982:	bf00      	nop
  }
}
 800f984:	37e8      	adds	r7, #232	; 0xe8
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
 800f98a:	bf00      	nop

0800f98c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b083      	sub	sp, #12
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f994:	bf00      	nop
 800f996:	370c      	adds	r7, #12
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr

0800f9a0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f9a0:	b480      	push	{r7}
 800f9a2:	b083      	sub	sp, #12
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f9a8:	bf00      	nop
 800f9aa:	370c      	adds	r7, #12
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b2:	4770      	bx	lr

0800f9b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f9b4:	b480      	push	{r7}
 800f9b6:	b083      	sub	sp, #12
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f9bc:	bf00      	nop
 800f9be:	370c      	adds	r7, #12
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c6:	4770      	bx	lr

0800f9c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f9d4:	bf00      	nop
 800f9d6:	370c      	adds	r7, #12
 800f9d8:	46bd      	mov	sp, r7
 800f9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9de:	4770      	bx	lr

0800f9e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f9e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f9e4:	b08c      	sub	sp, #48	; 0x30
 800f9e6:	af00      	add	r7, sp, #0
 800f9e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f9f0:	697b      	ldr	r3, [r7, #20]
 800f9f2:	689a      	ldr	r2, [r3, #8]
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	691b      	ldr	r3, [r3, #16]
 800f9f8:	431a      	orrs	r2, r3
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	695b      	ldr	r3, [r3, #20]
 800f9fe:	431a      	orrs	r2, r3
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	69db      	ldr	r3, [r3, #28]
 800fa04:	4313      	orrs	r3, r2
 800fa06:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fa08:	697b      	ldr	r3, [r7, #20]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	681a      	ldr	r2, [r3, #0]
 800fa0e:	4baa      	ldr	r3, [pc, #680]	; (800fcb8 <UART_SetConfig+0x2d8>)
 800fa10:	4013      	ands	r3, r2
 800fa12:	697a      	ldr	r2, [r7, #20]
 800fa14:	6812      	ldr	r2, [r2, #0]
 800fa16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fa18:	430b      	orrs	r3, r1
 800fa1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	685b      	ldr	r3, [r3, #4]
 800fa22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fa26:	697b      	ldr	r3, [r7, #20]
 800fa28:	68da      	ldr	r2, [r3, #12]
 800fa2a:	697b      	ldr	r3, [r7, #20]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	430a      	orrs	r2, r1
 800fa30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fa32:	697b      	ldr	r3, [r7, #20]
 800fa34:	699b      	ldr	r3, [r3, #24]
 800fa36:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fa38:	697b      	ldr	r3, [r7, #20]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	4a9f      	ldr	r2, [pc, #636]	; (800fcbc <UART_SetConfig+0x2dc>)
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d004      	beq.n	800fa4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fa42:	697b      	ldr	r3, [r7, #20]
 800fa44:	6a1b      	ldr	r3, [r3, #32]
 800fa46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa48:	4313      	orrs	r3, r2
 800fa4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fa4c:	697b      	ldr	r3, [r7, #20]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	689b      	ldr	r3, [r3, #8]
 800fa52:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800fa56:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800fa5a:	697a      	ldr	r2, [r7, #20]
 800fa5c:	6812      	ldr	r2, [r2, #0]
 800fa5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fa60:	430b      	orrs	r3, r1
 800fa62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa6a:	f023 010f 	bic.w	r1, r3, #15
 800fa6e:	697b      	ldr	r3, [r7, #20]
 800fa70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	430a      	orrs	r2, r1
 800fa78:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fa7a:	697b      	ldr	r3, [r7, #20]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	4a90      	ldr	r2, [pc, #576]	; (800fcc0 <UART_SetConfig+0x2e0>)
 800fa80:	4293      	cmp	r3, r2
 800fa82:	d125      	bne.n	800fad0 <UART_SetConfig+0xf0>
 800fa84:	4b8f      	ldr	r3, [pc, #572]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fa86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa8a:	f003 0303 	and.w	r3, r3, #3
 800fa8e:	2b03      	cmp	r3, #3
 800fa90:	d81a      	bhi.n	800fac8 <UART_SetConfig+0xe8>
 800fa92:	a201      	add	r2, pc, #4	; (adr r2, 800fa98 <UART_SetConfig+0xb8>)
 800fa94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa98:	0800faa9 	.word	0x0800faa9
 800fa9c:	0800fab9 	.word	0x0800fab9
 800faa0:	0800fab1 	.word	0x0800fab1
 800faa4:	0800fac1 	.word	0x0800fac1
 800faa8:	2301      	movs	r3, #1
 800faaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800faae:	e116      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fab0:	2302      	movs	r3, #2
 800fab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fab6:	e112      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fab8:	2304      	movs	r3, #4
 800faba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fabe:	e10e      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fac0:	2308      	movs	r3, #8
 800fac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fac6:	e10a      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fac8:	2310      	movs	r3, #16
 800faca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800face:	e106      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	4a7c      	ldr	r2, [pc, #496]	; (800fcc8 <UART_SetConfig+0x2e8>)
 800fad6:	4293      	cmp	r3, r2
 800fad8:	d138      	bne.n	800fb4c <UART_SetConfig+0x16c>
 800fada:	4b7a      	ldr	r3, [pc, #488]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fadc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fae0:	f003 030c 	and.w	r3, r3, #12
 800fae4:	2b0c      	cmp	r3, #12
 800fae6:	d82d      	bhi.n	800fb44 <UART_SetConfig+0x164>
 800fae8:	a201      	add	r2, pc, #4	; (adr r2, 800faf0 <UART_SetConfig+0x110>)
 800faea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faee:	bf00      	nop
 800faf0:	0800fb25 	.word	0x0800fb25
 800faf4:	0800fb45 	.word	0x0800fb45
 800faf8:	0800fb45 	.word	0x0800fb45
 800fafc:	0800fb45 	.word	0x0800fb45
 800fb00:	0800fb35 	.word	0x0800fb35
 800fb04:	0800fb45 	.word	0x0800fb45
 800fb08:	0800fb45 	.word	0x0800fb45
 800fb0c:	0800fb45 	.word	0x0800fb45
 800fb10:	0800fb2d 	.word	0x0800fb2d
 800fb14:	0800fb45 	.word	0x0800fb45
 800fb18:	0800fb45 	.word	0x0800fb45
 800fb1c:	0800fb45 	.word	0x0800fb45
 800fb20:	0800fb3d 	.word	0x0800fb3d
 800fb24:	2300      	movs	r3, #0
 800fb26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb2a:	e0d8      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb2c:	2302      	movs	r3, #2
 800fb2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb32:	e0d4      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb34:	2304      	movs	r3, #4
 800fb36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb3a:	e0d0      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb3c:	2308      	movs	r3, #8
 800fb3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb42:	e0cc      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb44:	2310      	movs	r3, #16
 800fb46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb4a:	e0c8      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb4c:	697b      	ldr	r3, [r7, #20]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	4a5e      	ldr	r2, [pc, #376]	; (800fccc <UART_SetConfig+0x2ec>)
 800fb52:	4293      	cmp	r3, r2
 800fb54:	d125      	bne.n	800fba2 <UART_SetConfig+0x1c2>
 800fb56:	4b5b      	ldr	r3, [pc, #364]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fb58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fb5c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800fb60:	2b30      	cmp	r3, #48	; 0x30
 800fb62:	d016      	beq.n	800fb92 <UART_SetConfig+0x1b2>
 800fb64:	2b30      	cmp	r3, #48	; 0x30
 800fb66:	d818      	bhi.n	800fb9a <UART_SetConfig+0x1ba>
 800fb68:	2b20      	cmp	r3, #32
 800fb6a:	d00a      	beq.n	800fb82 <UART_SetConfig+0x1a2>
 800fb6c:	2b20      	cmp	r3, #32
 800fb6e:	d814      	bhi.n	800fb9a <UART_SetConfig+0x1ba>
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d002      	beq.n	800fb7a <UART_SetConfig+0x19a>
 800fb74:	2b10      	cmp	r3, #16
 800fb76:	d008      	beq.n	800fb8a <UART_SetConfig+0x1aa>
 800fb78:	e00f      	b.n	800fb9a <UART_SetConfig+0x1ba>
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb80:	e0ad      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb82:	2302      	movs	r3, #2
 800fb84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb88:	e0a9      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb8a:	2304      	movs	r3, #4
 800fb8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb90:	e0a5      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb92:	2308      	movs	r3, #8
 800fb94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fb98:	e0a1      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fb9a:	2310      	movs	r3, #16
 800fb9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fba0:	e09d      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	4a4a      	ldr	r2, [pc, #296]	; (800fcd0 <UART_SetConfig+0x2f0>)
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d125      	bne.n	800fbf8 <UART_SetConfig+0x218>
 800fbac:	4b45      	ldr	r3, [pc, #276]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fbae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fbb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800fbb6:	2bc0      	cmp	r3, #192	; 0xc0
 800fbb8:	d016      	beq.n	800fbe8 <UART_SetConfig+0x208>
 800fbba:	2bc0      	cmp	r3, #192	; 0xc0
 800fbbc:	d818      	bhi.n	800fbf0 <UART_SetConfig+0x210>
 800fbbe:	2b80      	cmp	r3, #128	; 0x80
 800fbc0:	d00a      	beq.n	800fbd8 <UART_SetConfig+0x1f8>
 800fbc2:	2b80      	cmp	r3, #128	; 0x80
 800fbc4:	d814      	bhi.n	800fbf0 <UART_SetConfig+0x210>
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d002      	beq.n	800fbd0 <UART_SetConfig+0x1f0>
 800fbca:	2b40      	cmp	r3, #64	; 0x40
 800fbcc:	d008      	beq.n	800fbe0 <UART_SetConfig+0x200>
 800fbce:	e00f      	b.n	800fbf0 <UART_SetConfig+0x210>
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fbd6:	e082      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fbd8:	2302      	movs	r3, #2
 800fbda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fbde:	e07e      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fbe0:	2304      	movs	r3, #4
 800fbe2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fbe6:	e07a      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fbe8:	2308      	movs	r3, #8
 800fbea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fbee:	e076      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fbf0:	2310      	movs	r3, #16
 800fbf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fbf6:	e072      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	4a35      	ldr	r2, [pc, #212]	; (800fcd4 <UART_SetConfig+0x2f4>)
 800fbfe:	4293      	cmp	r3, r2
 800fc00:	d12a      	bne.n	800fc58 <UART_SetConfig+0x278>
 800fc02:	4b30      	ldr	r3, [pc, #192]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fc04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fc0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fc10:	d01a      	beq.n	800fc48 <UART_SetConfig+0x268>
 800fc12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fc16:	d81b      	bhi.n	800fc50 <UART_SetConfig+0x270>
 800fc18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc1c:	d00c      	beq.n	800fc38 <UART_SetConfig+0x258>
 800fc1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc22:	d815      	bhi.n	800fc50 <UART_SetConfig+0x270>
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d003      	beq.n	800fc30 <UART_SetConfig+0x250>
 800fc28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fc2c:	d008      	beq.n	800fc40 <UART_SetConfig+0x260>
 800fc2e:	e00f      	b.n	800fc50 <UART_SetConfig+0x270>
 800fc30:	2300      	movs	r3, #0
 800fc32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc36:	e052      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc38:	2302      	movs	r3, #2
 800fc3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc3e:	e04e      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc40:	2304      	movs	r3, #4
 800fc42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc46:	e04a      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc48:	2308      	movs	r3, #8
 800fc4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc4e:	e046      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc50:	2310      	movs	r3, #16
 800fc52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc56:	e042      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc58:	697b      	ldr	r3, [r7, #20]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	4a17      	ldr	r2, [pc, #92]	; (800fcbc <UART_SetConfig+0x2dc>)
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	d13a      	bne.n	800fcd8 <UART_SetConfig+0x2f8>
 800fc62:	4b18      	ldr	r3, [pc, #96]	; (800fcc4 <UART_SetConfig+0x2e4>)
 800fc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc68:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800fc6c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fc70:	d01a      	beq.n	800fca8 <UART_SetConfig+0x2c8>
 800fc72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fc76:	d81b      	bhi.n	800fcb0 <UART_SetConfig+0x2d0>
 800fc78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fc7c:	d00c      	beq.n	800fc98 <UART_SetConfig+0x2b8>
 800fc7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fc82:	d815      	bhi.n	800fcb0 <UART_SetConfig+0x2d0>
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d003      	beq.n	800fc90 <UART_SetConfig+0x2b0>
 800fc88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fc8c:	d008      	beq.n	800fca0 <UART_SetConfig+0x2c0>
 800fc8e:	e00f      	b.n	800fcb0 <UART_SetConfig+0x2d0>
 800fc90:	2300      	movs	r3, #0
 800fc92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc96:	e022      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fc98:	2302      	movs	r3, #2
 800fc9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fc9e:	e01e      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fca0:	2304      	movs	r3, #4
 800fca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fca6:	e01a      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fca8:	2308      	movs	r3, #8
 800fcaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fcae:	e016      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fcb0:	2310      	movs	r3, #16
 800fcb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800fcb6:	e012      	b.n	800fcde <UART_SetConfig+0x2fe>
 800fcb8:	cfff69f3 	.word	0xcfff69f3
 800fcbc:	40008000 	.word	0x40008000
 800fcc0:	40013800 	.word	0x40013800
 800fcc4:	40021000 	.word	0x40021000
 800fcc8:	40004400 	.word	0x40004400
 800fccc:	40004800 	.word	0x40004800
 800fcd0:	40004c00 	.word	0x40004c00
 800fcd4:	40005000 	.word	0x40005000
 800fcd8:	2310      	movs	r3, #16
 800fcda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4aae      	ldr	r2, [pc, #696]	; (800ff9c <UART_SetConfig+0x5bc>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	f040 8097 	bne.w	800fe18 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fcea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fcee:	2b08      	cmp	r3, #8
 800fcf0:	d823      	bhi.n	800fd3a <UART_SetConfig+0x35a>
 800fcf2:	a201      	add	r2, pc, #4	; (adr r2, 800fcf8 <UART_SetConfig+0x318>)
 800fcf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcf8:	0800fd1d 	.word	0x0800fd1d
 800fcfc:	0800fd3b 	.word	0x0800fd3b
 800fd00:	0800fd25 	.word	0x0800fd25
 800fd04:	0800fd3b 	.word	0x0800fd3b
 800fd08:	0800fd2b 	.word	0x0800fd2b
 800fd0c:	0800fd3b 	.word	0x0800fd3b
 800fd10:	0800fd3b 	.word	0x0800fd3b
 800fd14:	0800fd3b 	.word	0x0800fd3b
 800fd18:	0800fd33 	.word	0x0800fd33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd1c:	f7fd fb9e 	bl	800d45c <HAL_RCC_GetPCLK1Freq>
 800fd20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800fd22:	e010      	b.n	800fd46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd24:	4b9e      	ldr	r3, [pc, #632]	; (800ffa0 <UART_SetConfig+0x5c0>)
 800fd26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800fd28:	e00d      	b.n	800fd46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd2a:	f7fd fb29 	bl	800d380 <HAL_RCC_GetSysClockFreq>
 800fd2e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800fd30:	e009      	b.n	800fd46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fd36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800fd38:	e005      	b.n	800fd46 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800fd3e:	2301      	movs	r3, #1
 800fd40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800fd44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	f000 8130 	beq.w	800ffae <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd52:	4a94      	ldr	r2, [pc, #592]	; (800ffa4 <UART_SetConfig+0x5c4>)
 800fd54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd58:	461a      	mov	r2, r3
 800fd5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd5c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fd60:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fd62:	697b      	ldr	r3, [r7, #20]
 800fd64:	685a      	ldr	r2, [r3, #4]
 800fd66:	4613      	mov	r3, r2
 800fd68:	005b      	lsls	r3, r3, #1
 800fd6a:	4413      	add	r3, r2
 800fd6c:	69ba      	ldr	r2, [r7, #24]
 800fd6e:	429a      	cmp	r2, r3
 800fd70:	d305      	bcc.n	800fd7e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fd72:	697b      	ldr	r3, [r7, #20]
 800fd74:	685b      	ldr	r3, [r3, #4]
 800fd76:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fd78:	69ba      	ldr	r2, [r7, #24]
 800fd7a:	429a      	cmp	r2, r3
 800fd7c:	d903      	bls.n	800fd86 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fd7e:	2301      	movs	r3, #1
 800fd80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fd84:	e113      	b.n	800ffae <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd88:	2200      	movs	r2, #0
 800fd8a:	60bb      	str	r3, [r7, #8]
 800fd8c:	60fa      	str	r2, [r7, #12]
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd92:	4a84      	ldr	r2, [pc, #528]	; (800ffa4 <UART_SetConfig+0x5c4>)
 800fd94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd98:	b29b      	uxth	r3, r3
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	603b      	str	r3, [r7, #0]
 800fd9e:	607a      	str	r2, [r7, #4]
 800fda0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fda4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fda8:	f7f4 ff08 	bl	8004bbc <__aeabi_uldivmod>
 800fdac:	4602      	mov	r2, r0
 800fdae:	460b      	mov	r3, r1
 800fdb0:	4610      	mov	r0, r2
 800fdb2:	4619      	mov	r1, r3
 800fdb4:	f04f 0200 	mov.w	r2, #0
 800fdb8:	f04f 0300 	mov.w	r3, #0
 800fdbc:	020b      	lsls	r3, r1, #8
 800fdbe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fdc2:	0202      	lsls	r2, r0, #8
 800fdc4:	6979      	ldr	r1, [r7, #20]
 800fdc6:	6849      	ldr	r1, [r1, #4]
 800fdc8:	0849      	lsrs	r1, r1, #1
 800fdca:	2000      	movs	r0, #0
 800fdcc:	460c      	mov	r4, r1
 800fdce:	4605      	mov	r5, r0
 800fdd0:	eb12 0804 	adds.w	r8, r2, r4
 800fdd4:	eb43 0905 	adc.w	r9, r3, r5
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	685b      	ldr	r3, [r3, #4]
 800fddc:	2200      	movs	r2, #0
 800fdde:	469a      	mov	sl, r3
 800fde0:	4693      	mov	fp, r2
 800fde2:	4652      	mov	r2, sl
 800fde4:	465b      	mov	r3, fp
 800fde6:	4640      	mov	r0, r8
 800fde8:	4649      	mov	r1, r9
 800fdea:	f7f4 fee7 	bl	8004bbc <__aeabi_uldivmod>
 800fdee:	4602      	mov	r2, r0
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	4613      	mov	r3, r2
 800fdf4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fdf6:	6a3b      	ldr	r3, [r7, #32]
 800fdf8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fdfc:	d308      	bcc.n	800fe10 <UART_SetConfig+0x430>
 800fdfe:	6a3b      	ldr	r3, [r7, #32]
 800fe00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fe04:	d204      	bcs.n	800fe10 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fe06:	697b      	ldr	r3, [r7, #20]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	6a3a      	ldr	r2, [r7, #32]
 800fe0c:	60da      	str	r2, [r3, #12]
 800fe0e:	e0ce      	b.n	800ffae <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fe10:	2301      	movs	r3, #1
 800fe12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fe16:	e0ca      	b.n	800ffae <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	69db      	ldr	r3, [r3, #28]
 800fe1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fe20:	d166      	bne.n	800fef0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fe22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fe26:	2b08      	cmp	r3, #8
 800fe28:	d827      	bhi.n	800fe7a <UART_SetConfig+0x49a>
 800fe2a:	a201      	add	r2, pc, #4	; (adr r2, 800fe30 <UART_SetConfig+0x450>)
 800fe2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe30:	0800fe55 	.word	0x0800fe55
 800fe34:	0800fe5d 	.word	0x0800fe5d
 800fe38:	0800fe65 	.word	0x0800fe65
 800fe3c:	0800fe7b 	.word	0x0800fe7b
 800fe40:	0800fe6b 	.word	0x0800fe6b
 800fe44:	0800fe7b 	.word	0x0800fe7b
 800fe48:	0800fe7b 	.word	0x0800fe7b
 800fe4c:	0800fe7b 	.word	0x0800fe7b
 800fe50:	0800fe73 	.word	0x0800fe73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fe54:	f7fd fb02 	bl	800d45c <HAL_RCC_GetPCLK1Freq>
 800fe58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800fe5a:	e014      	b.n	800fe86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fe5c:	f7fd fb14 	bl	800d488 <HAL_RCC_GetPCLK2Freq>
 800fe60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800fe62:	e010      	b.n	800fe86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fe64:	4b4e      	ldr	r3, [pc, #312]	; (800ffa0 <UART_SetConfig+0x5c0>)
 800fe66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800fe68:	e00d      	b.n	800fe86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fe6a:	f7fd fa89 	bl	800d380 <HAL_RCC_GetSysClockFreq>
 800fe6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800fe70:	e009      	b.n	800fe86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fe72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fe76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800fe78:	e005      	b.n	800fe86 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800fe7e:	2301      	movs	r3, #1
 800fe80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800fe84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fe86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	f000 8090 	beq.w	800ffae <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe92:	4a44      	ldr	r2, [pc, #272]	; (800ffa4 <UART_SetConfig+0x5c4>)
 800fe94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe98:	461a      	mov	r2, r3
 800fe9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fea0:	005a      	lsls	r2, r3, #1
 800fea2:	697b      	ldr	r3, [r7, #20]
 800fea4:	685b      	ldr	r3, [r3, #4]
 800fea6:	085b      	lsrs	r3, r3, #1
 800fea8:	441a      	add	r2, r3
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	fbb2 f3f3 	udiv	r3, r2, r3
 800feb2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800feb4:	6a3b      	ldr	r3, [r7, #32]
 800feb6:	2b0f      	cmp	r3, #15
 800feb8:	d916      	bls.n	800fee8 <UART_SetConfig+0x508>
 800feba:	6a3b      	ldr	r3, [r7, #32]
 800febc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fec0:	d212      	bcs.n	800fee8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fec2:	6a3b      	ldr	r3, [r7, #32]
 800fec4:	b29b      	uxth	r3, r3
 800fec6:	f023 030f 	bic.w	r3, r3, #15
 800feca:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fecc:	6a3b      	ldr	r3, [r7, #32]
 800fece:	085b      	lsrs	r3, r3, #1
 800fed0:	b29b      	uxth	r3, r3
 800fed2:	f003 0307 	and.w	r3, r3, #7
 800fed6:	b29a      	uxth	r2, r3
 800fed8:	8bfb      	ldrh	r3, [r7, #30]
 800feda:	4313      	orrs	r3, r2
 800fedc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	8bfa      	ldrh	r2, [r7, #30]
 800fee4:	60da      	str	r2, [r3, #12]
 800fee6:	e062      	b.n	800ffae <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800fee8:	2301      	movs	r3, #1
 800feea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800feee:	e05e      	b.n	800ffae <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fef0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fef4:	2b08      	cmp	r3, #8
 800fef6:	d828      	bhi.n	800ff4a <UART_SetConfig+0x56a>
 800fef8:	a201      	add	r2, pc, #4	; (adr r2, 800ff00 <UART_SetConfig+0x520>)
 800fefa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fefe:	bf00      	nop
 800ff00:	0800ff25 	.word	0x0800ff25
 800ff04:	0800ff2d 	.word	0x0800ff2d
 800ff08:	0800ff35 	.word	0x0800ff35
 800ff0c:	0800ff4b 	.word	0x0800ff4b
 800ff10:	0800ff3b 	.word	0x0800ff3b
 800ff14:	0800ff4b 	.word	0x0800ff4b
 800ff18:	0800ff4b 	.word	0x0800ff4b
 800ff1c:	0800ff4b 	.word	0x0800ff4b
 800ff20:	0800ff43 	.word	0x0800ff43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ff24:	f7fd fa9a 	bl	800d45c <HAL_RCC_GetPCLK1Freq>
 800ff28:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ff2a:	e014      	b.n	800ff56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ff2c:	f7fd faac 	bl	800d488 <HAL_RCC_GetPCLK2Freq>
 800ff30:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ff32:	e010      	b.n	800ff56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ff34:	4b1a      	ldr	r3, [pc, #104]	; (800ffa0 <UART_SetConfig+0x5c0>)
 800ff36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ff38:	e00d      	b.n	800ff56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ff3a:	f7fd fa21 	bl	800d380 <HAL_RCC_GetSysClockFreq>
 800ff3e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ff40:	e009      	b.n	800ff56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ff46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ff48:	e005      	b.n	800ff56 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ff4e:	2301      	movs	r3, #1
 800ff50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ff54:	bf00      	nop
    }

    if (pclk != 0U)
 800ff56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d028      	beq.n	800ffae <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ff5c:	697b      	ldr	r3, [r7, #20]
 800ff5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff60:	4a10      	ldr	r2, [pc, #64]	; (800ffa4 <UART_SetConfig+0x5c4>)
 800ff62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ff66:	461a      	mov	r2, r3
 800ff68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ff6e:	697b      	ldr	r3, [r7, #20]
 800ff70:	685b      	ldr	r3, [r3, #4]
 800ff72:	085b      	lsrs	r3, r3, #1
 800ff74:	441a      	add	r2, r3
 800ff76:	697b      	ldr	r3, [r7, #20]
 800ff78:	685b      	ldr	r3, [r3, #4]
 800ff7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ff80:	6a3b      	ldr	r3, [r7, #32]
 800ff82:	2b0f      	cmp	r3, #15
 800ff84:	d910      	bls.n	800ffa8 <UART_SetConfig+0x5c8>
 800ff86:	6a3b      	ldr	r3, [r7, #32]
 800ff88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff8c:	d20c      	bcs.n	800ffa8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ff8e:	6a3b      	ldr	r3, [r7, #32]
 800ff90:	b29a      	uxth	r2, r3
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	60da      	str	r2, [r3, #12]
 800ff98:	e009      	b.n	800ffae <UART_SetConfig+0x5ce>
 800ff9a:	bf00      	nop
 800ff9c:	40008000 	.word	0x40008000
 800ffa0:	00f42400 	.word	0x00f42400
 800ffa4:	08018e50 	.word	0x08018e50
      }
      else
      {
        ret = HAL_ERROR;
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ffb6:	697b      	ldr	r3, [r7, #20]
 800ffb8:	2201      	movs	r2, #1
 800ffba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ffbe:	697b      	ldr	r3, [r7, #20]
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ffc4:	697b      	ldr	r3, [r7, #20]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ffca:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ffce:	4618      	mov	r0, r3
 800ffd0:	3730      	adds	r7, #48	; 0x30
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ffd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ffd8:	b480      	push	{r7}
 800ffda:	b083      	sub	sp, #12
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffe4:	f003 0301 	and.w	r3, r3, #1
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d00a      	beq.n	8010002 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	685b      	ldr	r3, [r3, #4]
 800fff2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	430a      	orrs	r2, r1
 8010000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010006:	f003 0302 	and.w	r3, r3, #2
 801000a:	2b00      	cmp	r3, #0
 801000c:	d00a      	beq.n	8010024 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	685b      	ldr	r3, [r3, #4]
 8010014:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	430a      	orrs	r2, r1
 8010022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010028:	f003 0304 	and.w	r3, r3, #4
 801002c:	2b00      	cmp	r3, #0
 801002e:	d00a      	beq.n	8010046 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	685b      	ldr	r3, [r3, #4]
 8010036:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	430a      	orrs	r2, r1
 8010044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801004a:	f003 0308 	and.w	r3, r3, #8
 801004e:	2b00      	cmp	r3, #0
 8010050:	d00a      	beq.n	8010068 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	430a      	orrs	r2, r1
 8010066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801006c:	f003 0310 	and.w	r3, r3, #16
 8010070:	2b00      	cmp	r3, #0
 8010072:	d00a      	beq.n	801008a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	689b      	ldr	r3, [r3, #8]
 801007a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	430a      	orrs	r2, r1
 8010088:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801008e:	f003 0320 	and.w	r3, r3, #32
 8010092:	2b00      	cmp	r3, #0
 8010094:	d00a      	beq.n	80100ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	689b      	ldr	r3, [r3, #8]
 801009c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	430a      	orrs	r2, r1
 80100aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d01a      	beq.n	80100ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	685b      	ldr	r3, [r3, #4]
 80100be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	430a      	orrs	r2, r1
 80100cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80100d6:	d10a      	bne.n	80100ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	685b      	ldr	r3, [r3, #4]
 80100de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	430a      	orrs	r2, r1
 80100ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d00a      	beq.n	8010110 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	430a      	orrs	r2, r1
 801010e:	605a      	str	r2, [r3, #4]
  }
}
 8010110:	bf00      	nop
 8010112:	370c      	adds	r7, #12
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr

0801011c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b086      	sub	sp, #24
 8010120:	af02      	add	r7, sp, #8
 8010122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2200      	movs	r2, #0
 8010128:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801012c:	f7f8 f8e0 	bl	80082f0 <HAL_GetTick>
 8010130:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	f003 0308 	and.w	r3, r3, #8
 801013c:	2b08      	cmp	r3, #8
 801013e:	d10e      	bne.n	801015e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010140:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010144:	9300      	str	r3, [sp, #0]
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	2200      	movs	r2, #0
 801014a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801014e:	6878      	ldr	r0, [r7, #4]
 8010150:	f000 f82f 	bl	80101b2 <UART_WaitOnFlagUntilTimeout>
 8010154:	4603      	mov	r3, r0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d001      	beq.n	801015e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801015a:	2303      	movs	r3, #3
 801015c:	e025      	b.n	80101aa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	f003 0304 	and.w	r3, r3, #4
 8010168:	2b04      	cmp	r3, #4
 801016a:	d10e      	bne.n	801018a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801016c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010170:	9300      	str	r3, [sp, #0]
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	2200      	movs	r2, #0
 8010176:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 f819 	bl	80101b2 <UART_WaitOnFlagUntilTimeout>
 8010180:	4603      	mov	r3, r0
 8010182:	2b00      	cmp	r3, #0
 8010184:	d001      	beq.n	801018a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010186:	2303      	movs	r3, #3
 8010188:	e00f      	b.n	80101aa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2220      	movs	r2, #32
 801018e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	2220      	movs	r2, #32
 8010196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	2200      	movs	r2, #0
 801019e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	2200      	movs	r2, #0
 80101a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80101a8:	2300      	movs	r3, #0
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	3710      	adds	r7, #16
 80101ae:	46bd      	mov	sp, r7
 80101b0:	bd80      	pop	{r7, pc}

080101b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80101b2:	b580      	push	{r7, lr}
 80101b4:	b09c      	sub	sp, #112	; 0x70
 80101b6:	af00      	add	r7, sp, #0
 80101b8:	60f8      	str	r0, [r7, #12]
 80101ba:	60b9      	str	r1, [r7, #8]
 80101bc:	603b      	str	r3, [r7, #0]
 80101be:	4613      	mov	r3, r2
 80101c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80101c2:	e0a9      	b.n	8010318 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80101c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80101c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ca:	f000 80a5 	beq.w	8010318 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80101ce:	f7f8 f88f 	bl	80082f0 <HAL_GetTick>
 80101d2:	4602      	mov	r2, r0
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	1ad3      	subs	r3, r2, r3
 80101d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80101da:	429a      	cmp	r2, r3
 80101dc:	d302      	bcc.n	80101e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80101de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d140      	bne.n	8010266 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101ec:	e853 3f00 	ldrex	r3, [r3]
 80101f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80101f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80101f8:	667b      	str	r3, [r7, #100]	; 0x64
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	461a      	mov	r2, r3
 8010200:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010202:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010204:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010206:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010208:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801020a:	e841 2300 	strex	r3, r2, [r1]
 801020e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8010210:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010212:	2b00      	cmp	r3, #0
 8010214:	d1e6      	bne.n	80101e4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	3308      	adds	r3, #8
 801021c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801021e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010220:	e853 3f00 	ldrex	r3, [r3]
 8010224:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010228:	f023 0301 	bic.w	r3, r3, #1
 801022c:	663b      	str	r3, [r7, #96]	; 0x60
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	3308      	adds	r3, #8
 8010234:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010236:	64ba      	str	r2, [r7, #72]	; 0x48
 8010238:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801023a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801023c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801023e:	e841 2300 	strex	r3, r2, [r1]
 8010242:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8010244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010246:	2b00      	cmp	r3, #0
 8010248:	d1e5      	bne.n	8010216 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	2220      	movs	r2, #32
 801024e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	2220      	movs	r2, #32
 8010256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	2200      	movs	r2, #0
 801025e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8010262:	2303      	movs	r3, #3
 8010264:	e069      	b.n	801033a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	f003 0304 	and.w	r3, r3, #4
 8010270:	2b00      	cmp	r3, #0
 8010272:	d051      	beq.n	8010318 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	69db      	ldr	r3, [r3, #28]
 801027a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801027e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010282:	d149      	bne.n	8010318 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801028c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010296:	e853 3f00 	ldrex	r3, [r3]
 801029a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801029c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801029e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80102a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	461a      	mov	r2, r3
 80102aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80102ac:	637b      	str	r3, [r7, #52]	; 0x34
 80102ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80102b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80102b4:	e841 2300 	strex	r3, r2, [r1]
 80102b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80102ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d1e6      	bne.n	801028e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	3308      	adds	r3, #8
 80102c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	e853 3f00 	ldrex	r3, [r3]
 80102ce:	613b      	str	r3, [r7, #16]
   return(result);
 80102d0:	693b      	ldr	r3, [r7, #16]
 80102d2:	f023 0301 	bic.w	r3, r3, #1
 80102d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	3308      	adds	r3, #8
 80102de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80102e0:	623a      	str	r2, [r7, #32]
 80102e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e4:	69f9      	ldr	r1, [r7, #28]
 80102e6:	6a3a      	ldr	r2, [r7, #32]
 80102e8:	e841 2300 	strex	r3, r2, [r1]
 80102ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80102ee:	69bb      	ldr	r3, [r7, #24]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d1e5      	bne.n	80102c0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	2220      	movs	r2, #32
 80102f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	2220      	movs	r2, #32
 8010300:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	2220      	movs	r2, #32
 8010308:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	2200      	movs	r2, #0
 8010310:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8010314:	2303      	movs	r3, #3
 8010316:	e010      	b.n	801033a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	69da      	ldr	r2, [r3, #28]
 801031e:	68bb      	ldr	r3, [r7, #8]
 8010320:	4013      	ands	r3, r2
 8010322:	68ba      	ldr	r2, [r7, #8]
 8010324:	429a      	cmp	r2, r3
 8010326:	bf0c      	ite	eq
 8010328:	2301      	moveq	r3, #1
 801032a:	2300      	movne	r3, #0
 801032c:	b2db      	uxtb	r3, r3
 801032e:	461a      	mov	r2, r3
 8010330:	79fb      	ldrb	r3, [r7, #7]
 8010332:	429a      	cmp	r2, r3
 8010334:	f43f af46 	beq.w	80101c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010338:	2300      	movs	r3, #0
}
 801033a:	4618      	mov	r0, r3
 801033c:	3770      	adds	r7, #112	; 0x70
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}
	...

08010344 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010344:	b480      	push	{r7}
 8010346:	b0a3      	sub	sp, #140	; 0x8c
 8010348:	af00      	add	r7, sp, #0
 801034a:	60f8      	str	r0, [r7, #12]
 801034c:	60b9      	str	r1, [r7, #8]
 801034e:	4613      	mov	r3, r2
 8010350:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	68ba      	ldr	r2, [r7, #8]
 8010356:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	88fa      	ldrh	r2, [r7, #6]
 801035c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	88fa      	ldrh	r2, [r7, #6]
 8010364:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	2200      	movs	r2, #0
 801036c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	689b      	ldr	r3, [r3, #8]
 8010372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010376:	d10e      	bne.n	8010396 <UART_Start_Receive_IT+0x52>
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	691b      	ldr	r3, [r3, #16]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d105      	bne.n	801038c <UART_Start_Receive_IT+0x48>
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	f240 12ff 	movw	r2, #511	; 0x1ff
 8010386:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801038a:	e02d      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	22ff      	movs	r2, #255	; 0xff
 8010390:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8010394:	e028      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	689b      	ldr	r3, [r3, #8]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d10d      	bne.n	80103ba <UART_Start_Receive_IT+0x76>
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	691b      	ldr	r3, [r3, #16]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d104      	bne.n	80103b0 <UART_Start_Receive_IT+0x6c>
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	22ff      	movs	r2, #255	; 0xff
 80103aa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103ae:	e01b      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	227f      	movs	r2, #127	; 0x7f
 80103b4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103b8:	e016      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	689b      	ldr	r3, [r3, #8]
 80103be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80103c2:	d10d      	bne.n	80103e0 <UART_Start_Receive_IT+0x9c>
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	691b      	ldr	r3, [r3, #16]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d104      	bne.n	80103d6 <UART_Start_Receive_IT+0x92>
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	227f      	movs	r2, #127	; 0x7f
 80103d0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103d4:	e008      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	223f      	movs	r2, #63	; 0x3f
 80103da:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103de:	e003      	b.n	80103e8 <UART_Start_Receive_IT+0xa4>
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	2200      	movs	r2, #0
 80103e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	2200      	movs	r2, #0
 80103ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	2222      	movs	r2, #34	; 0x22
 80103f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	3308      	adds	r3, #8
 80103fe:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010400:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010402:	e853 3f00 	ldrex	r3, [r3]
 8010406:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8010408:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801040a:	f043 0301 	orr.w	r3, r3, #1
 801040e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	3308      	adds	r3, #8
 8010418:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801041c:	673a      	str	r2, [r7, #112]	; 0x70
 801041e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010420:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8010422:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010424:	e841 2300 	strex	r3, r2, [r1]
 8010428:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 801042a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801042c:	2b00      	cmp	r3, #0
 801042e:	d1e3      	bne.n	80103f8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010434:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010438:	d153      	bne.n	80104e2 <UART_Start_Receive_IT+0x19e>
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010440:	88fa      	ldrh	r2, [r7, #6]
 8010442:	429a      	cmp	r2, r3
 8010444:	d34d      	bcc.n	80104e2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	689b      	ldr	r3, [r3, #8]
 801044a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801044e:	d107      	bne.n	8010460 <UART_Start_Receive_IT+0x11c>
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	691b      	ldr	r3, [r3, #16]
 8010454:	2b00      	cmp	r3, #0
 8010456:	d103      	bne.n	8010460 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	4a4b      	ldr	r2, [pc, #300]	; (8010588 <UART_Start_Receive_IT+0x244>)
 801045c:	671a      	str	r2, [r3, #112]	; 0x70
 801045e:	e002      	b.n	8010466 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	4a4a      	ldr	r2, [pc, #296]	; (801058c <UART_Start_Receive_IT+0x248>)
 8010464:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	2200      	movs	r2, #0
 801046a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	691b      	ldr	r3, [r3, #16]
 8010472:	2b00      	cmp	r3, #0
 8010474:	d01a      	beq.n	80104ac <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801047c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801047e:	e853 3f00 	ldrex	r3, [r3]
 8010482:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010484:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801048a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	461a      	mov	r2, r3
 8010494:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010498:	65fb      	str	r3, [r7, #92]	; 0x5c
 801049a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801049c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801049e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80104a0:	e841 2300 	strex	r3, r2, [r1]
 80104a4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80104a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d1e4      	bne.n	8010476 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	3308      	adds	r3, #8
 80104b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80104b6:	e853 3f00 	ldrex	r3, [r3]
 80104ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80104bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80104c2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	3308      	adds	r3, #8
 80104ca:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80104cc:	64ba      	str	r2, [r7, #72]	; 0x48
 80104ce:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80104d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80104d4:	e841 2300 	strex	r3, r2, [r1]
 80104d8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80104da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d1e5      	bne.n	80104ac <UART_Start_Receive_IT+0x168>
 80104e0:	e04a      	b.n	8010578 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	689b      	ldr	r3, [r3, #8]
 80104e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80104ea:	d107      	bne.n	80104fc <UART_Start_Receive_IT+0x1b8>
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	691b      	ldr	r3, [r3, #16]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d103      	bne.n	80104fc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	4a26      	ldr	r2, [pc, #152]	; (8010590 <UART_Start_Receive_IT+0x24c>)
 80104f8:	671a      	str	r2, [r3, #112]	; 0x70
 80104fa:	e002      	b.n	8010502 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	4a25      	ldr	r2, [pc, #148]	; (8010594 <UART_Start_Receive_IT+0x250>)
 8010500:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	2200      	movs	r2, #0
 8010506:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	691b      	ldr	r3, [r3, #16]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d019      	beq.n	8010546 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801051a:	e853 3f00 	ldrex	r3, [r3]
 801051e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010522:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8010526:	677b      	str	r3, [r7, #116]	; 0x74
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	461a      	mov	r2, r3
 801052e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010530:	637b      	str	r3, [r7, #52]	; 0x34
 8010532:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010534:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010536:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010538:	e841 2300 	strex	r3, r2, [r1]
 801053c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801053e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010540:	2b00      	cmp	r3, #0
 8010542:	d1e6      	bne.n	8010512 <UART_Start_Receive_IT+0x1ce>
 8010544:	e018      	b.n	8010578 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	e853 3f00 	ldrex	r3, [r3]
 8010552:	613b      	str	r3, [r7, #16]
   return(result);
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	f043 0320 	orr.w	r3, r3, #32
 801055a:	67bb      	str	r3, [r7, #120]	; 0x78
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	461a      	mov	r2, r3
 8010562:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010564:	623b      	str	r3, [r7, #32]
 8010566:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010568:	69f9      	ldr	r1, [r7, #28]
 801056a:	6a3a      	ldr	r2, [r7, #32]
 801056c:	e841 2300 	strex	r3, r2, [r1]
 8010570:	61bb      	str	r3, [r7, #24]
   return(result);
 8010572:	69bb      	ldr	r3, [r7, #24]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d1e6      	bne.n	8010546 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8010578:	2300      	movs	r3, #0
}
 801057a:	4618      	mov	r0, r3
 801057c:	378c      	adds	r7, #140	; 0x8c
 801057e:	46bd      	mov	sp, r7
 8010580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010584:	4770      	bx	lr
 8010586:	bf00      	nop
 8010588:	08010ca1 	.word	0x08010ca1
 801058c:	080109a9 	.word	0x080109a9
 8010590:	08010847 	.word	0x08010847
 8010594:	080106e7 	.word	0x080106e7

08010598 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010598:	b480      	push	{r7}
 801059a:	b095      	sub	sp, #84	; 0x54
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105a8:	e853 3f00 	ldrex	r3, [r3]
 80105ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80105ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80105b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	461a      	mov	r2, r3
 80105bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105be:	643b      	str	r3, [r7, #64]	; 0x40
 80105c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80105c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80105c6:	e841 2300 	strex	r3, r2, [r1]
 80105ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80105cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d1e6      	bne.n	80105a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	3308      	adds	r3, #8
 80105d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105da:	6a3b      	ldr	r3, [r7, #32]
 80105dc:	e853 3f00 	ldrex	r3, [r3]
 80105e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80105e2:	69fb      	ldr	r3, [r7, #28]
 80105e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80105e8:	f023 0301 	bic.w	r3, r3, #1
 80105ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	3308      	adds	r3, #8
 80105f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80105f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80105f8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80105fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105fe:	e841 2300 	strex	r3, r2, [r1]
 8010602:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1e3      	bne.n	80105d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801060e:	2b01      	cmp	r3, #1
 8010610:	d118      	bne.n	8010644 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	e853 3f00 	ldrex	r3, [r3]
 801061e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	f023 0310 	bic.w	r3, r3, #16
 8010626:	647b      	str	r3, [r7, #68]	; 0x44
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	461a      	mov	r2, r3
 801062e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010630:	61bb      	str	r3, [r7, #24]
 8010632:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010634:	6979      	ldr	r1, [r7, #20]
 8010636:	69ba      	ldr	r2, [r7, #24]
 8010638:	e841 2300 	strex	r3, r2, [r1]
 801063c:	613b      	str	r3, [r7, #16]
   return(result);
 801063e:	693b      	ldr	r3, [r7, #16]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d1e6      	bne.n	8010612 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	2220      	movs	r2, #32
 8010648:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2200      	movs	r2, #0
 8010650:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2200      	movs	r2, #0
 8010656:	671a      	str	r2, [r3, #112]	; 0x70
}
 8010658:	bf00      	nop
 801065a:	3754      	adds	r7, #84	; 0x54
 801065c:	46bd      	mov	sp, r7
 801065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010662:	4770      	bx	lr

08010664 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010664:	b580      	push	{r7, lr}
 8010666:	b084      	sub	sp, #16
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010670:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	2200      	movs	r2, #0
 8010676:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	2200      	movs	r2, #0
 801067e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010682:	68f8      	ldr	r0, [r7, #12]
 8010684:	f7ff f996 	bl	800f9b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010688:	bf00      	nop
 801068a:	3710      	adds	r7, #16
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}

08010690 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b088      	sub	sp, #32
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	e853 3f00 	ldrex	r3, [r3]
 80106a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106ac:	61fb      	str	r3, [r7, #28]
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	461a      	mov	r2, r3
 80106b4:	69fb      	ldr	r3, [r7, #28]
 80106b6:	61bb      	str	r3, [r7, #24]
 80106b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106ba:	6979      	ldr	r1, [r7, #20]
 80106bc:	69ba      	ldr	r2, [r7, #24]
 80106be:	e841 2300 	strex	r3, r2, [r1]
 80106c2:	613b      	str	r3, [r7, #16]
   return(result);
 80106c4:	693b      	ldr	r3, [r7, #16]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d1e6      	bne.n	8010698 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2220      	movs	r2, #32
 80106ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	2200      	movs	r2, #0
 80106d6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f7ff f957 	bl	800f98c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106de:	bf00      	nop
 80106e0:	3720      	adds	r7, #32
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}

080106e6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80106e6:	b580      	push	{r7, lr}
 80106e8:	b096      	sub	sp, #88	; 0x58
 80106ea:	af00      	add	r7, sp, #0
 80106ec:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80106f4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80106fe:	2b22      	cmp	r3, #34	; 0x22
 8010700:	f040 8095 	bne.w	801082e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801070a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801070e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8010712:	b2d9      	uxtb	r1, r3
 8010714:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010718:	b2da      	uxtb	r2, r3
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801071e:	400a      	ands	r2, r1
 8010720:	b2d2      	uxtb	r2, r2
 8010722:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010728:	1c5a      	adds	r2, r3, #1
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010734:	b29b      	uxth	r3, r3
 8010736:	3b01      	subs	r3, #1
 8010738:	b29a      	uxth	r2, r3
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010746:	b29b      	uxth	r3, r3
 8010748:	2b00      	cmp	r3, #0
 801074a:	d178      	bne.n	801083e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010754:	e853 3f00 	ldrex	r3, [r3]
 8010758:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801075a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801075c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010760:	653b      	str	r3, [r7, #80]	; 0x50
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	461a      	mov	r2, r3
 8010768:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801076a:	647b      	str	r3, [r7, #68]	; 0x44
 801076c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801076e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010772:	e841 2300 	strex	r3, r2, [r1]
 8010776:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801077a:	2b00      	cmp	r3, #0
 801077c:	d1e6      	bne.n	801074c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	3308      	adds	r3, #8
 8010784:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010788:	e853 3f00 	ldrex	r3, [r3]
 801078c:	623b      	str	r3, [r7, #32]
   return(result);
 801078e:	6a3b      	ldr	r3, [r7, #32]
 8010790:	f023 0301 	bic.w	r3, r3, #1
 8010794:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	3308      	adds	r3, #8
 801079c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801079e:	633a      	str	r2, [r7, #48]	; 0x30
 80107a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80107a6:	e841 2300 	strex	r3, r2, [r1]
 80107aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80107ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d1e5      	bne.n	801077e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	2220      	movs	r2, #32
 80107b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	2200      	movs	r2, #0
 80107be:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80107c4:	2b01      	cmp	r3, #1
 80107c6:	d12e      	bne.n	8010826 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2200      	movs	r2, #0
 80107cc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	e853 3f00 	ldrex	r3, [r3]
 80107da:	60fb      	str	r3, [r7, #12]
   return(result);
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	f023 0310 	bic.w	r3, r3, #16
 80107e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	461a      	mov	r2, r3
 80107ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80107ec:	61fb      	str	r3, [r7, #28]
 80107ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107f0:	69b9      	ldr	r1, [r7, #24]
 80107f2:	69fa      	ldr	r2, [r7, #28]
 80107f4:	e841 2300 	strex	r3, r2, [r1]
 80107f8:	617b      	str	r3, [r7, #20]
   return(result);
 80107fa:	697b      	ldr	r3, [r7, #20]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d1e6      	bne.n	80107ce <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	69db      	ldr	r3, [r3, #28]
 8010806:	f003 0310 	and.w	r3, r3, #16
 801080a:	2b10      	cmp	r3, #16
 801080c:	d103      	bne.n	8010816 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	2210      	movs	r2, #16
 8010814:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801081c:	4619      	mov	r1, r3
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f7ff f8d2 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010824:	e00b      	b.n	801083e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010826:	6878      	ldr	r0, [r7, #4]
 8010828:	f7ff f8ba 	bl	800f9a0 <HAL_UART_RxCpltCallback>
}
 801082c:	e007      	b.n	801083e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	699a      	ldr	r2, [r3, #24]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	f042 0208 	orr.w	r2, r2, #8
 801083c:	619a      	str	r2, [r3, #24]
}
 801083e:	bf00      	nop
 8010840:	3758      	adds	r7, #88	; 0x58
 8010842:	46bd      	mov	sp, r7
 8010844:	bd80      	pop	{r7, pc}

08010846 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010846:	b580      	push	{r7, lr}
 8010848:	b096      	sub	sp, #88	; 0x58
 801084a:	af00      	add	r7, sp, #0
 801084c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010854:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801085e:	2b22      	cmp	r3, #34	; 0x22
 8010860:	f040 8095 	bne.w	801098e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801086a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010872:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8010874:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8010878:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 801087c:	4013      	ands	r3, r2
 801087e:	b29a      	uxth	r2, r3
 8010880:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010882:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010888:	1c9a      	adds	r2, r3, #2
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010894:	b29b      	uxth	r3, r3
 8010896:	3b01      	subs	r3, #1
 8010898:	b29a      	uxth	r2, r3
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80108a6:	b29b      	uxth	r3, r3
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d178      	bne.n	801099e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108b4:	e853 3f00 	ldrex	r3, [r3]
 80108b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80108ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80108c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	461a      	mov	r2, r3
 80108c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80108ca:	643b      	str	r3, [r7, #64]	; 0x40
 80108cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80108d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80108d2:	e841 2300 	strex	r3, r2, [r1]
 80108d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80108d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d1e6      	bne.n	80108ac <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	3308      	adds	r3, #8
 80108e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108e6:	6a3b      	ldr	r3, [r7, #32]
 80108e8:	e853 3f00 	ldrex	r3, [r3]
 80108ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80108ee:	69fb      	ldr	r3, [r7, #28]
 80108f0:	f023 0301 	bic.w	r3, r3, #1
 80108f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	3308      	adds	r3, #8
 80108fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80108fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010900:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010902:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010904:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010906:	e841 2300 	strex	r3, r2, [r1]
 801090a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801090c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801090e:	2b00      	cmp	r3, #0
 8010910:	d1e5      	bne.n	80108de <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	2220      	movs	r2, #32
 8010916:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2200      	movs	r2, #0
 801091e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010924:	2b01      	cmp	r3, #1
 8010926:	d12e      	bne.n	8010986 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2200      	movs	r2, #0
 801092c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	e853 3f00 	ldrex	r3, [r3]
 801093a:	60bb      	str	r3, [r7, #8]
   return(result);
 801093c:	68bb      	ldr	r3, [r7, #8]
 801093e:	f023 0310 	bic.w	r3, r3, #16
 8010942:	647b      	str	r3, [r7, #68]	; 0x44
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	461a      	mov	r2, r3
 801094a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801094c:	61bb      	str	r3, [r7, #24]
 801094e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010950:	6979      	ldr	r1, [r7, #20]
 8010952:	69ba      	ldr	r2, [r7, #24]
 8010954:	e841 2300 	strex	r3, r2, [r1]
 8010958:	613b      	str	r3, [r7, #16]
   return(result);
 801095a:	693b      	ldr	r3, [r7, #16]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d1e6      	bne.n	801092e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	69db      	ldr	r3, [r3, #28]
 8010966:	f003 0310 	and.w	r3, r3, #16
 801096a:	2b10      	cmp	r3, #16
 801096c:	d103      	bne.n	8010976 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	2210      	movs	r2, #16
 8010974:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801097c:	4619      	mov	r1, r3
 801097e:	6878      	ldr	r0, [r7, #4]
 8010980:	f7ff f822 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010984:	e00b      	b.n	801099e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010986:	6878      	ldr	r0, [r7, #4]
 8010988:	f7ff f80a 	bl	800f9a0 <HAL_UART_RxCpltCallback>
}
 801098c:	e007      	b.n	801099e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	699a      	ldr	r2, [r3, #24]
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	f042 0208 	orr.w	r2, r2, #8
 801099c:	619a      	str	r2, [r3, #24]
}
 801099e:	bf00      	nop
 80109a0:	3758      	adds	r7, #88	; 0x58
 80109a2:	46bd      	mov	sp, r7
 80109a4:	bd80      	pop	{r7, pc}
	...

080109a8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b0a6      	sub	sp, #152	; 0x98
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80109b6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	69db      	ldr	r3, [r3, #28]
 80109c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	689b      	ldr	r3, [r3, #8]
 80109d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80109de:	2b22      	cmp	r3, #34	; 0x22
 80109e0:	f040 814f 	bne.w	8010c82 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80109ea:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80109ee:	e0f6      	b.n	8010bde <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109f6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80109fa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80109fe:	b2d9      	uxtb	r1, r3
 8010a00:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8010a04:	b2da      	uxtb	r2, r3
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a0a:	400a      	ands	r2, r1
 8010a0c:	b2d2      	uxtb	r2, r2
 8010a0e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a14:	1c5a      	adds	r2, r3, #1
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a20:	b29b      	uxth	r3, r3
 8010a22:	3b01      	subs	r3, #1
 8010a24:	b29a      	uxth	r2, r3
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	69db      	ldr	r3, [r3, #28]
 8010a32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010a36:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a3a:	f003 0307 	and.w	r3, r3, #7
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d053      	beq.n	8010aea <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010a42:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a46:	f003 0301 	and.w	r3, r3, #1
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d011      	beq.n	8010a72 <UART_RxISR_8BIT_FIFOEN+0xca>
 8010a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d00b      	beq.n	8010a72 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	2201      	movs	r2, #1
 8010a60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010a68:	f043 0201 	orr.w	r2, r3, #1
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010a72:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a76:	f003 0302 	and.w	r3, r3, #2
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d011      	beq.n	8010aa2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8010a7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010a82:	f003 0301 	and.w	r3, r3, #1
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d00b      	beq.n	8010aa2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	2202      	movs	r2, #2
 8010a90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010a98:	f043 0204 	orr.w	r2, r3, #4
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010aa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010aa6:	f003 0304 	and.w	r3, r3, #4
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d011      	beq.n	8010ad2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8010aae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010ab2:	f003 0301 	and.w	r3, r3, #1
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d00b      	beq.n	8010ad2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	2204      	movs	r2, #4
 8010ac0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ac8:	f043 0202 	orr.w	r2, r3, #2
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d006      	beq.n	8010aea <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7fe ff69 	bl	800f9b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010af0:	b29b      	uxth	r3, r3
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d173      	bne.n	8010bde <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010afc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010afe:	e853 3f00 	ldrex	r3, [r3]
 8010b02:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8010b04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010b06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010b0a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	461a      	mov	r2, r3
 8010b14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010b18:	66bb      	str	r3, [r7, #104]	; 0x68
 8010b1a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b1c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8010b1e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010b20:	e841 2300 	strex	r3, r2, [r1]
 8010b24:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8010b26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d1e4      	bne.n	8010af6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	3308      	adds	r3, #8
 8010b32:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b36:	e853 3f00 	ldrex	r3, [r3]
 8010b3a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8010b3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010b42:	f023 0301 	bic.w	r3, r3, #1
 8010b46:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	3308      	adds	r3, #8
 8010b4e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8010b50:	657a      	str	r2, [r7, #84]	; 0x54
 8010b52:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b54:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010b56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010b58:	e841 2300 	strex	r3, r2, [r1]
 8010b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d1e3      	bne.n	8010b2c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	2220      	movs	r2, #32
 8010b68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	2200      	movs	r2, #0
 8010b70:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b76:	2b01      	cmp	r3, #1
 8010b78:	d12e      	bne.n	8010bd8 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b88:	e853 3f00 	ldrex	r3, [r3]
 8010b8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b90:	f023 0310 	bic.w	r3, r3, #16
 8010b94:	67bb      	str	r3, [r7, #120]	; 0x78
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	461a      	mov	r2, r3
 8010b9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010b9e:	643b      	str	r3, [r7, #64]	; 0x40
 8010ba0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ba2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010ba4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010ba6:	e841 2300 	strex	r3, r2, [r1]
 8010baa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d1e6      	bne.n	8010b80 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	69db      	ldr	r3, [r3, #28]
 8010bb8:	f003 0310 	and.w	r3, r3, #16
 8010bbc:	2b10      	cmp	r3, #16
 8010bbe:	d103      	bne.n	8010bc8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2210      	movs	r2, #16
 8010bc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010bce:	4619      	mov	r1, r3
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f7fe fef9 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
 8010bd6:	e002      	b.n	8010bde <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	f7fe fee1 	bl	800f9a0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010bde:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d006      	beq.n	8010bf4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8010be6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010bea:	f003 0320 	and.w	r3, r3, #32
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	f47f aefe 	bne.w	80109f0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010bfa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010bfe:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d045      	beq.n	8010c92 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010c0c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010c10:	429a      	cmp	r2, r3
 8010c12:	d23e      	bcs.n	8010c92 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	3308      	adds	r3, #8
 8010c1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c1c:	6a3b      	ldr	r3, [r7, #32]
 8010c1e:	e853 3f00 	ldrex	r3, [r3]
 8010c22:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c24:	69fb      	ldr	r3, [r7, #28]
 8010c26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010c2a:	673b      	str	r3, [r7, #112]	; 0x70
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	3308      	adds	r3, #8
 8010c32:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010c34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010c36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010c3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010c3c:	e841 2300 	strex	r3, r2, [r1]
 8010c40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d1e5      	bne.n	8010c14 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	4a14      	ldr	r2, [pc, #80]	; (8010c9c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8010c4c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	e853 3f00 	ldrex	r3, [r3]
 8010c5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	f043 0320 	orr.w	r3, r3, #32
 8010c62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	461a      	mov	r2, r3
 8010c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010c6c:	61bb      	str	r3, [r7, #24]
 8010c6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c70:	6979      	ldr	r1, [r7, #20]
 8010c72:	69ba      	ldr	r2, [r7, #24]
 8010c74:	e841 2300 	strex	r3, r2, [r1]
 8010c78:	613b      	str	r3, [r7, #16]
   return(result);
 8010c7a:	693b      	ldr	r3, [r7, #16]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d1e6      	bne.n	8010c4e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010c80:	e007      	b.n	8010c92 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	699a      	ldr	r2, [r3, #24]
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	f042 0208 	orr.w	r2, r2, #8
 8010c90:	619a      	str	r2, [r3, #24]
}
 8010c92:	bf00      	nop
 8010c94:	3798      	adds	r7, #152	; 0x98
 8010c96:	46bd      	mov	sp, r7
 8010c98:	bd80      	pop	{r7, pc}
 8010c9a:	bf00      	nop
 8010c9c:	080106e7 	.word	0x080106e7

08010ca0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b0a8      	sub	sp, #160	; 0xa0
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010cae:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	69db      	ldr	r3, [r3, #28]
 8010cb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	689b      	ldr	r3, [r3, #8]
 8010ccc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010cd6:	2b22      	cmp	r3, #34	; 0x22
 8010cd8:	f040 8153 	bne.w	8010f82 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010ce2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010ce6:	e0fa      	b.n	8010ede <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cee:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010cf6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8010cfa:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8010cfe:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8010d02:	4013      	ands	r3, r2
 8010d04:	b29a      	uxth	r2, r3
 8010d06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010d0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010d10:	1c9a      	adds	r2, r3, #2
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	3b01      	subs	r3, #1
 8010d20:	b29a      	uxth	r2, r3
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	69db      	ldr	r3, [r3, #28]
 8010d2e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010d32:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d36:	f003 0307 	and.w	r3, r3, #7
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d053      	beq.n	8010de6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010d3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d42:	f003 0301 	and.w	r3, r3, #1
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d011      	beq.n	8010d6e <UART_RxISR_16BIT_FIFOEN+0xce>
 8010d4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d00b      	beq.n	8010d6e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	2201      	movs	r2, #1
 8010d5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010d64:	f043 0201 	orr.w	r2, r3, #1
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d72:	f003 0302 	and.w	r3, r3, #2
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d011      	beq.n	8010d9e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8010d7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010d7e:	f003 0301 	and.w	r3, r3, #1
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d00b      	beq.n	8010d9e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	2202      	movs	r2, #2
 8010d8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010d94:	f043 0204 	orr.w	r2, r3, #4
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010da2:	f003 0304 	and.w	r3, r3, #4
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d011      	beq.n	8010dce <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010daa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010dae:	f003 0301 	and.w	r3, r3, #1
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d00b      	beq.n	8010dce <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	2204      	movs	r2, #4
 8010dbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010dc4:	f043 0202 	orr.w	r2, r3, #2
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d006      	beq.n	8010de6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010dd8:	6878      	ldr	r0, [r7, #4]
 8010dda:	f7fe fdeb 	bl	800f9b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	2200      	movs	r2, #0
 8010de2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010dec:	b29b      	uxth	r3, r3
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d175      	bne.n	8010ede <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010df8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010dfa:	e853 3f00 	ldrex	r3, [r3]
 8010dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010e06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010e14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010e16:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e18:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010e1a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010e1c:	e841 2300 	strex	r3, r2, [r1]
 8010e20:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010e22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d1e4      	bne.n	8010df2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	3308      	adds	r3, #8
 8010e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010e32:	e853 3f00 	ldrex	r3, [r3]
 8010e36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010e3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010e3e:	f023 0301 	bic.w	r3, r3, #1
 8010e42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	3308      	adds	r3, #8
 8010e4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010e50:	65ba      	str	r2, [r7, #88]	; 0x58
 8010e52:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010e56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010e58:	e841 2300 	strex	r3, r2, [r1]
 8010e5c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010e5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d1e1      	bne.n	8010e28 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	2220      	movs	r2, #32
 8010e68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010e76:	2b01      	cmp	r3, #1
 8010e78:	d12e      	bne.n	8010ed8 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e88:	e853 3f00 	ldrex	r3, [r3]
 8010e8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e90:	f023 0310 	bic.w	r3, r3, #16
 8010e94:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	461a      	mov	r2, r3
 8010e9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8010ea0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010ea6:	e841 2300 	strex	r3, r2, [r1]
 8010eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d1e6      	bne.n	8010e80 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	69db      	ldr	r3, [r3, #28]
 8010eb8:	f003 0310 	and.w	r3, r3, #16
 8010ebc:	2b10      	cmp	r3, #16
 8010ebe:	d103      	bne.n	8010ec8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	2210      	movs	r2, #16
 8010ec6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010ece:	4619      	mov	r1, r3
 8010ed0:	6878      	ldr	r0, [r7, #4]
 8010ed2:	f7fe fd79 	bl	800f9c8 <HAL_UARTEx_RxEventCallback>
 8010ed6:	e002      	b.n	8010ede <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010ed8:	6878      	ldr	r0, [r7, #4]
 8010eda:	f7fe fd61 	bl	800f9a0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010ede:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d006      	beq.n	8010ef4 <UART_RxISR_16BIT_FIFOEN+0x254>
 8010ee6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010eea:	f003 0320 	and.w	r3, r3, #32
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	f47f aefa 	bne.w	8010ce8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010efa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010efe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d045      	beq.n	8010f92 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010f0c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d23e      	bcs.n	8010f92 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	3308      	adds	r3, #8
 8010f1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f1e:	e853 3f00 	ldrex	r3, [r3]
 8010f22:	623b      	str	r3, [r7, #32]
   return(result);
 8010f24:	6a3b      	ldr	r3, [r7, #32]
 8010f26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010f2a:	677b      	str	r3, [r7, #116]	; 0x74
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	3308      	adds	r3, #8
 8010f32:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8010f34:	633a      	str	r2, [r7, #48]	; 0x30
 8010f36:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010f3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f3c:	e841 2300 	strex	r3, r2, [r1]
 8010f40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d1e5      	bne.n	8010f14 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	4a14      	ldr	r2, [pc, #80]	; (8010f9c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8010f4c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f54:	693b      	ldr	r3, [r7, #16]
 8010f56:	e853 3f00 	ldrex	r3, [r3]
 8010f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	f043 0320 	orr.w	r3, r3, #32
 8010f62:	673b      	str	r3, [r7, #112]	; 0x70
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	461a      	mov	r2, r3
 8010f6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010f6c:	61fb      	str	r3, [r7, #28]
 8010f6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f70:	69b9      	ldr	r1, [r7, #24]
 8010f72:	69fa      	ldr	r2, [r7, #28]
 8010f74:	e841 2300 	strex	r3, r2, [r1]
 8010f78:	617b      	str	r3, [r7, #20]
   return(result);
 8010f7a:	697b      	ldr	r3, [r7, #20]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d1e6      	bne.n	8010f4e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010f80:	e007      	b.n	8010f92 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	699a      	ldr	r2, [r3, #24]
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f042 0208 	orr.w	r2, r2, #8
 8010f90:	619a      	str	r2, [r3, #24]
}
 8010f92:	bf00      	nop
 8010f94:	37a0      	adds	r7, #160	; 0xa0
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	08010847 	.word	0x08010847

08010fa0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010fa0:	b480      	push	{r7}
 8010fa2:	b083      	sub	sp, #12
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010fa8:	bf00      	nop
 8010faa:	370c      	adds	r7, #12
 8010fac:	46bd      	mov	sp, r7
 8010fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb2:	4770      	bx	lr

08010fb4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b083      	sub	sp, #12
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010fbc:	bf00      	nop
 8010fbe:	370c      	adds	r7, #12
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc6:	4770      	bx	lr

08010fc8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010fc8:	b480      	push	{r7}
 8010fca:	b083      	sub	sp, #12
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010fd0:	bf00      	nop
 8010fd2:	370c      	adds	r7, #12
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fda:	4770      	bx	lr

08010fdc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010fdc:	b480      	push	{r7}
 8010fde:	b085      	sub	sp, #20
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010fea:	2b01      	cmp	r3, #1
 8010fec:	d101      	bne.n	8010ff2 <HAL_UARTEx_DisableFifoMode+0x16>
 8010fee:	2302      	movs	r3, #2
 8010ff0:	e027      	b.n	8011042 <HAL_UARTEx_DisableFifoMode+0x66>
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	2201      	movs	r2, #1
 8010ff6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	2224      	movs	r2, #36	; 0x24
 8010ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	681a      	ldr	r2, [r3, #0]
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	f022 0201 	bic.w	r2, r2, #1
 8011018:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011020:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2200      	movs	r2, #0
 8011026:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	68fa      	ldr	r2, [r7, #12]
 801102e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2220      	movs	r2, #32
 8011034:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2200      	movs	r2, #0
 801103c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011040:	2300      	movs	r3, #0
}
 8011042:	4618      	mov	r0, r3
 8011044:	3714      	adds	r7, #20
 8011046:	46bd      	mov	sp, r7
 8011048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104c:	4770      	bx	lr

0801104e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801104e:	b580      	push	{r7, lr}
 8011050:	b084      	sub	sp, #16
 8011052:	af00      	add	r7, sp, #0
 8011054:	6078      	str	r0, [r7, #4]
 8011056:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801105e:	2b01      	cmp	r3, #1
 8011060:	d101      	bne.n	8011066 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011062:	2302      	movs	r3, #2
 8011064:	e02d      	b.n	80110c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	2201      	movs	r2, #1
 801106a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	2224      	movs	r2, #36	; 0x24
 8011072:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	681a      	ldr	r2, [r3, #0]
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	f022 0201 	bic.w	r2, r2, #1
 801108c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	689b      	ldr	r3, [r3, #8]
 8011094:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	683a      	ldr	r2, [r7, #0]
 801109e:	430a      	orrs	r2, r1
 80110a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80110a2:	6878      	ldr	r0, [r7, #4]
 80110a4:	f000 f850 	bl	8011148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	68fa      	ldr	r2, [r7, #12]
 80110ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	2220      	movs	r2, #32
 80110b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	2200      	movs	r2, #0
 80110bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80110c0:	2300      	movs	r3, #0
}
 80110c2:	4618      	mov	r0, r3
 80110c4:	3710      	adds	r7, #16
 80110c6:	46bd      	mov	sp, r7
 80110c8:	bd80      	pop	{r7, pc}

080110ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80110ca:	b580      	push	{r7, lr}
 80110cc:	b084      	sub	sp, #16
 80110ce:	af00      	add	r7, sp, #0
 80110d0:	6078      	str	r0, [r7, #4]
 80110d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80110da:	2b01      	cmp	r3, #1
 80110dc:	d101      	bne.n	80110e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80110de:	2302      	movs	r3, #2
 80110e0:	e02d      	b.n	801113e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	2201      	movs	r2, #1
 80110e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	2224      	movs	r2, #36	; 0x24
 80110ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	681a      	ldr	r2, [r3, #0]
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	f022 0201 	bic.w	r2, r2, #1
 8011108:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	689b      	ldr	r3, [r3, #8]
 8011110:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	683a      	ldr	r2, [r7, #0]
 801111a:	430a      	orrs	r2, r1
 801111c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f000 f812 	bl	8011148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	68fa      	ldr	r2, [r7, #12]
 801112a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	2220      	movs	r2, #32
 8011130:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2200      	movs	r2, #0
 8011138:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801113c:	2300      	movs	r3, #0
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
	...

08011148 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011148:	b480      	push	{r7}
 801114a:	b085      	sub	sp, #20
 801114c:	af00      	add	r7, sp, #0
 801114e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011154:	2b00      	cmp	r3, #0
 8011156:	d108      	bne.n	801116a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2201      	movs	r2, #1
 801115c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2201      	movs	r2, #1
 8011164:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011168:	e031      	b.n	80111ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801116a:	2308      	movs	r3, #8
 801116c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801116e:	2308      	movs	r3, #8
 8011170:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	689b      	ldr	r3, [r3, #8]
 8011178:	0e5b      	lsrs	r3, r3, #25
 801117a:	b2db      	uxtb	r3, r3
 801117c:	f003 0307 	and.w	r3, r3, #7
 8011180:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	689b      	ldr	r3, [r3, #8]
 8011188:	0f5b      	lsrs	r3, r3, #29
 801118a:	b2db      	uxtb	r3, r3
 801118c:	f003 0307 	and.w	r3, r3, #7
 8011190:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011192:	7bbb      	ldrb	r3, [r7, #14]
 8011194:	7b3a      	ldrb	r2, [r7, #12]
 8011196:	4911      	ldr	r1, [pc, #68]	; (80111dc <UARTEx_SetNbDataToProcess+0x94>)
 8011198:	5c8a      	ldrb	r2, [r1, r2]
 801119a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801119e:	7b3a      	ldrb	r2, [r7, #12]
 80111a0:	490f      	ldr	r1, [pc, #60]	; (80111e0 <UARTEx_SetNbDataToProcess+0x98>)
 80111a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80111a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80111a8:	b29a      	uxth	r2, r3
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80111b0:	7bfb      	ldrb	r3, [r7, #15]
 80111b2:	7b7a      	ldrb	r2, [r7, #13]
 80111b4:	4909      	ldr	r1, [pc, #36]	; (80111dc <UARTEx_SetNbDataToProcess+0x94>)
 80111b6:	5c8a      	ldrb	r2, [r1, r2]
 80111b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80111bc:	7b7a      	ldrb	r2, [r7, #13]
 80111be:	4908      	ldr	r1, [pc, #32]	; (80111e0 <UARTEx_SetNbDataToProcess+0x98>)
 80111c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80111c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80111c6:	b29a      	uxth	r2, r3
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80111ce:	bf00      	nop
 80111d0:	3714      	adds	r7, #20
 80111d2:	46bd      	mov	sp, r7
 80111d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d8:	4770      	bx	lr
 80111da:	bf00      	nop
 80111dc:	08018e68 	.word	0x08018e68
 80111e0:	08018e70 	.word	0x08018e70

080111e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80111e4:	b480      	push	{r7}
 80111e6:	b085      	sub	sp, #20
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2200      	movs	r2, #0
 80111f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80111f4:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80111f8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	b29a      	uxth	r2, r3
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8011204:	2300      	movs	r3, #0
}
 8011206:	4618      	mov	r0, r3
 8011208:	3714      	adds	r7, #20
 801120a:	46bd      	mov	sp, r7
 801120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011210:	4770      	bx	lr

08011212 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8011212:	b480      	push	{r7}
 8011214:	b085      	sub	sp, #20
 8011216:	af00      	add	r7, sp, #0
 8011218:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801121a:	f64b 7380 	movw	r3, #49024	; 0xbf80
 801121e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8011226:	b29a      	uxth	r2, r3
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	b29b      	uxth	r3, r3
 801122c:	43db      	mvns	r3, r3
 801122e:	b29b      	uxth	r3, r3
 8011230:	4013      	ands	r3, r2
 8011232:	b29a      	uxth	r2, r3
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 801123a:	2300      	movs	r3, #0
}
 801123c:	4618      	mov	r0, r3
 801123e:	3714      	adds	r7, #20
 8011240:	46bd      	mov	sp, r7
 8011242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011246:	4770      	bx	lr

08011248 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8011248:	b084      	sub	sp, #16
 801124a:	b480      	push	{r7}
 801124c:	b083      	sub	sp, #12
 801124e:	af00      	add	r7, sp, #0
 8011250:	6078      	str	r0, [r7, #4]
 8011252:	f107 0014 	add.w	r0, r7, #20
 8011256:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2201      	movs	r2, #1
 801125e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	2200      	movs	r2, #0
 8011266:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	2200      	movs	r2, #0
 801126e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	2200      	movs	r2, #0
 8011276:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 801127a:	2300      	movs	r3, #0
}
 801127c:	4618      	mov	r0, r3
 801127e:	370c      	adds	r7, #12
 8011280:	46bd      	mov	sp, r7
 8011282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011286:	b004      	add	sp, #16
 8011288:	4770      	bx	lr
	...

0801128c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801128c:	b480      	push	{r7}
 801128e:	b09d      	sub	sp, #116	; 0x74
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
 8011294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8011296:	2300      	movs	r3, #0
 8011298:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 801129c:	687a      	ldr	r2, [r7, #4]
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	4413      	add	r3, r2
 80112a6:	881b      	ldrh	r3, [r3, #0]
 80112a8:	b29b      	uxth	r3, r3
 80112aa:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80112ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80112b2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	78db      	ldrb	r3, [r3, #3]
 80112ba:	2b03      	cmp	r3, #3
 80112bc:	d81f      	bhi.n	80112fe <USB_ActivateEndpoint+0x72>
 80112be:	a201      	add	r2, pc, #4	; (adr r2, 80112c4 <USB_ActivateEndpoint+0x38>)
 80112c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112c4:	080112d5 	.word	0x080112d5
 80112c8:	080112f1 	.word	0x080112f1
 80112cc:	08011307 	.word	0x08011307
 80112d0:	080112e3 	.word	0x080112e3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80112d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80112d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80112dc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80112e0:	e012      	b.n	8011308 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80112e2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80112e6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80112ea:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80112ee:	e00b      	b.n	8011308 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80112f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80112f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80112f8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80112fc:	e004      	b.n	8011308 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80112fe:	2301      	movs	r3, #1
 8011300:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8011304:	e000      	b.n	8011308 <USB_ActivateEndpoint+0x7c>
      break;
 8011306:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011308:	687a      	ldr	r2, [r7, #4]
 801130a:	683b      	ldr	r3, [r7, #0]
 801130c:	781b      	ldrb	r3, [r3, #0]
 801130e:	009b      	lsls	r3, r3, #2
 8011310:	441a      	add	r2, r3
 8011312:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8011316:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801131a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801131e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011326:	b29b      	uxth	r3, r3
 8011328:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801132a:	687a      	ldr	r2, [r7, #4]
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	781b      	ldrb	r3, [r3, #0]
 8011330:	009b      	lsls	r3, r3, #2
 8011332:	4413      	add	r3, r2
 8011334:	881b      	ldrh	r3, [r3, #0]
 8011336:	b29b      	uxth	r3, r3
 8011338:	b21b      	sxth	r3, r3
 801133a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801133e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011342:	b21a      	sxth	r2, r3
 8011344:	683b      	ldr	r3, [r7, #0]
 8011346:	781b      	ldrb	r3, [r3, #0]
 8011348:	b21b      	sxth	r3, r3
 801134a:	4313      	orrs	r3, r2
 801134c:	b21b      	sxth	r3, r3
 801134e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8011352:	687a      	ldr	r2, [r7, #4]
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	781b      	ldrb	r3, [r3, #0]
 8011358:	009b      	lsls	r3, r3, #2
 801135a:	441a      	add	r2, r3
 801135c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8011360:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011364:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011368:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801136c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011370:	b29b      	uxth	r3, r3
 8011372:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	7b1b      	ldrb	r3, [r3, #12]
 8011378:	2b00      	cmp	r3, #0
 801137a:	f040 8149 	bne.w	8011610 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	785b      	ldrb	r3, [r3, #1]
 8011382:	2b00      	cmp	r3, #0
 8011384:	f000 8084 	beq.w	8011490 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	61bb      	str	r3, [r7, #24]
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011392:	b29b      	uxth	r3, r3
 8011394:	461a      	mov	r2, r3
 8011396:	69bb      	ldr	r3, [r7, #24]
 8011398:	4413      	add	r3, r2
 801139a:	61bb      	str	r3, [r7, #24]
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	781b      	ldrb	r3, [r3, #0]
 80113a0:	00da      	lsls	r2, r3, #3
 80113a2:	69bb      	ldr	r3, [r7, #24]
 80113a4:	4413      	add	r3, r2
 80113a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80113aa:	617b      	str	r3, [r7, #20]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	88db      	ldrh	r3, [r3, #6]
 80113b0:	085b      	lsrs	r3, r3, #1
 80113b2:	b29b      	uxth	r3, r3
 80113b4:	005b      	lsls	r3, r3, #1
 80113b6:	b29a      	uxth	r2, r3
 80113b8:	697b      	ldr	r3, [r7, #20]
 80113ba:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80113bc:	687a      	ldr	r2, [r7, #4]
 80113be:	683b      	ldr	r3, [r7, #0]
 80113c0:	781b      	ldrb	r3, [r3, #0]
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	4413      	add	r3, r2
 80113c6:	881b      	ldrh	r3, [r3, #0]
 80113c8:	827b      	strh	r3, [r7, #18]
 80113ca:	8a7b      	ldrh	r3, [r7, #18]
 80113cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d01b      	beq.n	801140c <USB_ActivateEndpoint+0x180>
 80113d4:	687a      	ldr	r2, [r7, #4]
 80113d6:	683b      	ldr	r3, [r7, #0]
 80113d8:	781b      	ldrb	r3, [r3, #0]
 80113da:	009b      	lsls	r3, r3, #2
 80113dc:	4413      	add	r3, r2
 80113de:	881b      	ldrh	r3, [r3, #0]
 80113e0:	b29b      	uxth	r3, r3
 80113e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80113e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80113ea:	823b      	strh	r3, [r7, #16]
 80113ec:	687a      	ldr	r2, [r7, #4]
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	781b      	ldrb	r3, [r3, #0]
 80113f2:	009b      	lsls	r3, r3, #2
 80113f4:	441a      	add	r2, r3
 80113f6:	8a3b      	ldrh	r3, [r7, #16]
 80113f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80113fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011400:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011404:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011408:	b29b      	uxth	r3, r3
 801140a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801140c:	683b      	ldr	r3, [r7, #0]
 801140e:	78db      	ldrb	r3, [r3, #3]
 8011410:	2b01      	cmp	r3, #1
 8011412:	d020      	beq.n	8011456 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011414:	687a      	ldr	r2, [r7, #4]
 8011416:	683b      	ldr	r3, [r7, #0]
 8011418:	781b      	ldrb	r3, [r3, #0]
 801141a:	009b      	lsls	r3, r3, #2
 801141c:	4413      	add	r3, r2
 801141e:	881b      	ldrh	r3, [r3, #0]
 8011420:	b29b      	uxth	r3, r3
 8011422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801142a:	81bb      	strh	r3, [r7, #12]
 801142c:	89bb      	ldrh	r3, [r7, #12]
 801142e:	f083 0320 	eor.w	r3, r3, #32
 8011432:	81bb      	strh	r3, [r7, #12]
 8011434:	687a      	ldr	r2, [r7, #4]
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	009b      	lsls	r3, r3, #2
 801143c:	441a      	add	r2, r3
 801143e:	89bb      	ldrh	r3, [r7, #12]
 8011440:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011444:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801144c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011450:	b29b      	uxth	r3, r3
 8011452:	8013      	strh	r3, [r2, #0]
 8011454:	e2a6      	b.n	80119a4 <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011456:	687a      	ldr	r2, [r7, #4]
 8011458:	683b      	ldr	r3, [r7, #0]
 801145a:	781b      	ldrb	r3, [r3, #0]
 801145c:	009b      	lsls	r3, r3, #2
 801145e:	4413      	add	r3, r2
 8011460:	881b      	ldrh	r3, [r3, #0]
 8011462:	b29b      	uxth	r3, r3
 8011464:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011468:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801146c:	81fb      	strh	r3, [r7, #14]
 801146e:	687a      	ldr	r2, [r7, #4]
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	009b      	lsls	r3, r3, #2
 8011476:	441a      	add	r2, r3
 8011478:	89fb      	ldrh	r3, [r7, #14]
 801147a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801147e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801148a:	b29b      	uxth	r3, r3
 801148c:	8013      	strh	r3, [r2, #0]
 801148e:	e289      	b.n	80119a4 <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	633b      	str	r3, [r7, #48]	; 0x30
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801149a:	b29b      	uxth	r3, r3
 801149c:	461a      	mov	r2, r3
 801149e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114a0:	4413      	add	r3, r2
 80114a2:	633b      	str	r3, [r7, #48]	; 0x30
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	781b      	ldrb	r3, [r3, #0]
 80114a8:	00da      	lsls	r2, r3, #3
 80114aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114ac:	4413      	add	r3, r2
 80114ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80114b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	88db      	ldrh	r3, [r3, #6]
 80114b8:	085b      	lsrs	r3, r3, #1
 80114ba:	b29b      	uxth	r3, r3
 80114bc:	005b      	lsls	r3, r3, #1
 80114be:	b29a      	uxth	r2, r3
 80114c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80114ce:	b29b      	uxth	r3, r3
 80114d0:	461a      	mov	r2, r3
 80114d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114d4:	4413      	add	r3, r2
 80114d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80114d8:	683b      	ldr	r3, [r7, #0]
 80114da:	781b      	ldrb	r3, [r3, #0]
 80114dc:	00da      	lsls	r2, r3, #3
 80114de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e0:	4413      	add	r3, r2
 80114e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80114e6:	627b      	str	r3, [r7, #36]	; 0x24
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	691b      	ldr	r3, [r3, #16]
 80114ec:	2b3e      	cmp	r3, #62	; 0x3e
 80114ee:	d918      	bls.n	8011522 <USB_ActivateEndpoint+0x296>
 80114f0:	683b      	ldr	r3, [r7, #0]
 80114f2:	691b      	ldr	r3, [r3, #16]
 80114f4:	095b      	lsrs	r3, r3, #5
 80114f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	691b      	ldr	r3, [r3, #16]
 80114fc:	f003 031f 	and.w	r3, r3, #31
 8011500:	2b00      	cmp	r3, #0
 8011502:	d102      	bne.n	801150a <USB_ActivateEndpoint+0x27e>
 8011504:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011506:	3b01      	subs	r3, #1
 8011508:	66bb      	str	r3, [r7, #104]	; 0x68
 801150a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801150c:	b29b      	uxth	r3, r3
 801150e:	029b      	lsls	r3, r3, #10
 8011510:	b29b      	uxth	r3, r3
 8011512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801151a:	b29a      	uxth	r2, r3
 801151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801151e:	801a      	strh	r2, [r3, #0]
 8011520:	e029      	b.n	8011576 <USB_ActivateEndpoint+0x2ea>
 8011522:	683b      	ldr	r3, [r7, #0]
 8011524:	691b      	ldr	r3, [r3, #16]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d112      	bne.n	8011550 <USB_ActivateEndpoint+0x2c4>
 801152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801152c:	881b      	ldrh	r3, [r3, #0]
 801152e:	b29b      	uxth	r3, r3
 8011530:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011534:	b29a      	uxth	r2, r3
 8011536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011538:	801a      	strh	r2, [r3, #0]
 801153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801153c:	881b      	ldrh	r3, [r3, #0]
 801153e:	b29b      	uxth	r3, r3
 8011540:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011544:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011548:	b29a      	uxth	r2, r3
 801154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801154c:	801a      	strh	r2, [r3, #0]
 801154e:	e012      	b.n	8011576 <USB_ActivateEndpoint+0x2ea>
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	691b      	ldr	r3, [r3, #16]
 8011554:	085b      	lsrs	r3, r3, #1
 8011556:	66bb      	str	r3, [r7, #104]	; 0x68
 8011558:	683b      	ldr	r3, [r7, #0]
 801155a:	691b      	ldr	r3, [r3, #16]
 801155c:	f003 0301 	and.w	r3, r3, #1
 8011560:	2b00      	cmp	r3, #0
 8011562:	d002      	beq.n	801156a <USB_ActivateEndpoint+0x2de>
 8011564:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011566:	3301      	adds	r3, #1
 8011568:	66bb      	str	r3, [r7, #104]	; 0x68
 801156a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801156c:	b29b      	uxth	r3, r3
 801156e:	029b      	lsls	r3, r3, #10
 8011570:	b29a      	uxth	r2, r3
 8011572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011574:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011576:	687a      	ldr	r2, [r7, #4]
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	781b      	ldrb	r3, [r3, #0]
 801157c:	009b      	lsls	r3, r3, #2
 801157e:	4413      	add	r3, r2
 8011580:	881b      	ldrh	r3, [r3, #0]
 8011582:	847b      	strh	r3, [r7, #34]	; 0x22
 8011584:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011586:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801158a:	2b00      	cmp	r3, #0
 801158c:	d01b      	beq.n	80115c6 <USB_ActivateEndpoint+0x33a>
 801158e:	687a      	ldr	r2, [r7, #4]
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	781b      	ldrb	r3, [r3, #0]
 8011594:	009b      	lsls	r3, r3, #2
 8011596:	4413      	add	r3, r2
 8011598:	881b      	ldrh	r3, [r3, #0]
 801159a:	b29b      	uxth	r3, r3
 801159c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80115a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80115a4:	843b      	strh	r3, [r7, #32]
 80115a6:	687a      	ldr	r2, [r7, #4]
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	781b      	ldrb	r3, [r3, #0]
 80115ac:	009b      	lsls	r3, r3, #2
 80115ae:	441a      	add	r2, r3
 80115b0:	8c3b      	ldrh	r3, [r7, #32]
 80115b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80115b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80115ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80115be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80115c2:	b29b      	uxth	r3, r3
 80115c4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80115c6:	687a      	ldr	r2, [r7, #4]
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	009b      	lsls	r3, r3, #2
 80115ce:	4413      	add	r3, r2
 80115d0:	881b      	ldrh	r3, [r3, #0]
 80115d2:	b29b      	uxth	r3, r3
 80115d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80115d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80115dc:	83fb      	strh	r3, [r7, #30]
 80115de:	8bfb      	ldrh	r3, [r7, #30]
 80115e0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80115e4:	83fb      	strh	r3, [r7, #30]
 80115e6:	8bfb      	ldrh	r3, [r7, #30]
 80115e8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80115ec:	83fb      	strh	r3, [r7, #30]
 80115ee:	687a      	ldr	r2, [r7, #4]
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	781b      	ldrb	r3, [r3, #0]
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	441a      	add	r2, r3
 80115f8:	8bfb      	ldrh	r3, [r7, #30]
 80115fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80115fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011602:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801160a:	b29b      	uxth	r3, r3
 801160c:	8013      	strh	r3, [r2, #0]
 801160e:	e1c9      	b.n	80119a4 <USB_ActivateEndpoint+0x718>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	78db      	ldrb	r3, [r3, #3]
 8011614:	2b02      	cmp	r3, #2
 8011616:	d11e      	bne.n	8011656 <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011618:	687a      	ldr	r2, [r7, #4]
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	781b      	ldrb	r3, [r3, #0]
 801161e:	009b      	lsls	r3, r3, #2
 8011620:	4413      	add	r3, r2
 8011622:	881b      	ldrh	r3, [r3, #0]
 8011624:	b29b      	uxth	r3, r3
 8011626:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801162a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801162e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8011632:	687a      	ldr	r2, [r7, #4]
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	781b      	ldrb	r3, [r3, #0]
 8011638:	009b      	lsls	r3, r3, #2
 801163a:	441a      	add	r2, r3
 801163c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8011640:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011644:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011648:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 801164c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011650:	b29b      	uxth	r3, r3
 8011652:	8013      	strh	r3, [r2, #0]
 8011654:	e01d      	b.n	8011692 <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011656:	687a      	ldr	r2, [r7, #4]
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	781b      	ldrb	r3, [r3, #0]
 801165c:	009b      	lsls	r3, r3, #2
 801165e:	4413      	add	r3, r2
 8011660:	881b      	ldrh	r3, [r3, #0]
 8011662:	b29b      	uxth	r3, r3
 8011664:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8011668:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801166c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8011670:	687a      	ldr	r2, [r7, #4]
 8011672:	683b      	ldr	r3, [r7, #0]
 8011674:	781b      	ldrb	r3, [r3, #0]
 8011676:	009b      	lsls	r3, r3, #2
 8011678:	441a      	add	r2, r3
 801167a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 801167e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011682:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801168a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801168e:	b29b      	uxth	r3, r3
 8011690:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801169c:	b29b      	uxth	r3, r3
 801169e:	461a      	mov	r2, r3
 80116a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80116a2:	4413      	add	r3, r2
 80116a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80116a6:	683b      	ldr	r3, [r7, #0]
 80116a8:	781b      	ldrb	r3, [r3, #0]
 80116aa:	00da      	lsls	r2, r3, #3
 80116ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80116ae:	4413      	add	r3, r2
 80116b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80116b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	891b      	ldrh	r3, [r3, #8]
 80116ba:	085b      	lsrs	r3, r3, #1
 80116bc:	b29b      	uxth	r3, r3
 80116be:	005b      	lsls	r3, r3, #1
 80116c0:	b29a      	uxth	r2, r3
 80116c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80116c4:	801a      	strh	r2, [r3, #0]
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	657b      	str	r3, [r7, #84]	; 0x54
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80116d0:	b29b      	uxth	r3, r3
 80116d2:	461a      	mov	r2, r3
 80116d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116d6:	4413      	add	r3, r2
 80116d8:	657b      	str	r3, [r7, #84]	; 0x54
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	781b      	ldrb	r3, [r3, #0]
 80116de:	00da      	lsls	r2, r3, #3
 80116e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116e2:	4413      	add	r3, r2
 80116e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80116e8:	653b      	str	r3, [r7, #80]	; 0x50
 80116ea:	683b      	ldr	r3, [r7, #0]
 80116ec:	895b      	ldrh	r3, [r3, #10]
 80116ee:	085b      	lsrs	r3, r3, #1
 80116f0:	b29b      	uxth	r3, r3
 80116f2:	005b      	lsls	r3, r3, #1
 80116f4:	b29a      	uxth	r2, r3
 80116f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116f8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80116fa:	683b      	ldr	r3, [r7, #0]
 80116fc:	785b      	ldrb	r3, [r3, #1]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	f040 8093 	bne.w	801182a <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011704:	687a      	ldr	r2, [r7, #4]
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	781b      	ldrb	r3, [r3, #0]
 801170a:	009b      	lsls	r3, r3, #2
 801170c:	4413      	add	r3, r2
 801170e:	881b      	ldrh	r3, [r3, #0]
 8011710:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8011714:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801171c:	2b00      	cmp	r3, #0
 801171e:	d01b      	beq.n	8011758 <USB_ActivateEndpoint+0x4cc>
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	781b      	ldrb	r3, [r3, #0]
 8011726:	009b      	lsls	r3, r3, #2
 8011728:	4413      	add	r3, r2
 801172a:	881b      	ldrh	r3, [r3, #0]
 801172c:	b29b      	uxth	r3, r3
 801172e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011736:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8011738:	687a      	ldr	r2, [r7, #4]
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	781b      	ldrb	r3, [r3, #0]
 801173e:	009b      	lsls	r3, r3, #2
 8011740:	441a      	add	r2, r3
 8011742:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801174c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011754:	b29b      	uxth	r3, r3
 8011756:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011758:	687a      	ldr	r2, [r7, #4]
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	781b      	ldrb	r3, [r3, #0]
 801175e:	009b      	lsls	r3, r3, #2
 8011760:	4413      	add	r3, r2
 8011762:	881b      	ldrh	r3, [r3, #0]
 8011764:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8011766:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801176c:	2b00      	cmp	r3, #0
 801176e:	d01b      	beq.n	80117a8 <USB_ActivateEndpoint+0x51c>
 8011770:	687a      	ldr	r2, [r7, #4]
 8011772:	683b      	ldr	r3, [r7, #0]
 8011774:	781b      	ldrb	r3, [r3, #0]
 8011776:	009b      	lsls	r3, r3, #2
 8011778:	4413      	add	r3, r2
 801177a:	881b      	ldrh	r3, [r3, #0]
 801177c:	b29b      	uxth	r3, r3
 801177e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011786:	877b      	strh	r3, [r7, #58]	; 0x3a
 8011788:	687a      	ldr	r2, [r7, #4]
 801178a:	683b      	ldr	r3, [r7, #0]
 801178c:	781b      	ldrb	r3, [r3, #0]
 801178e:	009b      	lsls	r3, r3, #2
 8011790:	441a      	add	r2, r3
 8011792:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011794:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011798:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801179c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80117a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80117a8:	687a      	ldr	r2, [r7, #4]
 80117aa:	683b      	ldr	r3, [r7, #0]
 80117ac:	781b      	ldrb	r3, [r3, #0]
 80117ae:	009b      	lsls	r3, r3, #2
 80117b0:	4413      	add	r3, r2
 80117b2:	881b      	ldrh	r3, [r3, #0]
 80117b4:	b29b      	uxth	r3, r3
 80117b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80117ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80117be:	873b      	strh	r3, [r7, #56]	; 0x38
 80117c0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80117c2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80117c6:	873b      	strh	r3, [r7, #56]	; 0x38
 80117c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80117ca:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80117ce:	873b      	strh	r3, [r7, #56]	; 0x38
 80117d0:	687a      	ldr	r2, [r7, #4]
 80117d2:	683b      	ldr	r3, [r7, #0]
 80117d4:	781b      	ldrb	r3, [r3, #0]
 80117d6:	009b      	lsls	r3, r3, #2
 80117d8:	441a      	add	r2, r3
 80117da:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80117dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80117e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80117e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80117e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80117ec:	b29b      	uxth	r3, r3
 80117ee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	683b      	ldr	r3, [r7, #0]
 80117f4:	781b      	ldrb	r3, [r3, #0]
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	4413      	add	r3, r2
 80117fa:	881b      	ldrh	r3, [r3, #0]
 80117fc:	b29b      	uxth	r3, r3
 80117fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011806:	86fb      	strh	r3, [r7, #54]	; 0x36
 8011808:	687a      	ldr	r2, [r7, #4]
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	781b      	ldrb	r3, [r3, #0]
 801180e:	009b      	lsls	r3, r3, #2
 8011810:	441a      	add	r2, r3
 8011812:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011814:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011818:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801181c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011824:	b29b      	uxth	r3, r3
 8011826:	8013      	strh	r3, [r2, #0]
 8011828:	e0bc      	b.n	80119a4 <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801182a:	687a      	ldr	r2, [r7, #4]
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	781b      	ldrb	r3, [r3, #0]
 8011830:	009b      	lsls	r3, r3, #2
 8011832:	4413      	add	r3, r2
 8011834:	881b      	ldrh	r3, [r3, #0]
 8011836:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 801183a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801183e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011842:	2b00      	cmp	r3, #0
 8011844:	d01d      	beq.n	8011882 <USB_ActivateEndpoint+0x5f6>
 8011846:	687a      	ldr	r2, [r7, #4]
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	781b      	ldrb	r3, [r3, #0]
 801184c:	009b      	lsls	r3, r3, #2
 801184e:	4413      	add	r3, r2
 8011850:	881b      	ldrh	r3, [r3, #0]
 8011852:	b29b      	uxth	r3, r3
 8011854:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801185c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8011860:	687a      	ldr	r2, [r7, #4]
 8011862:	683b      	ldr	r3, [r7, #0]
 8011864:	781b      	ldrb	r3, [r3, #0]
 8011866:	009b      	lsls	r3, r3, #2
 8011868:	441a      	add	r2, r3
 801186a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 801186e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011872:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011876:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801187a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801187e:	b29b      	uxth	r3, r3
 8011880:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011882:	687a      	ldr	r2, [r7, #4]
 8011884:	683b      	ldr	r3, [r7, #0]
 8011886:	781b      	ldrb	r3, [r3, #0]
 8011888:	009b      	lsls	r3, r3, #2
 801188a:	4413      	add	r3, r2
 801188c:	881b      	ldrh	r3, [r3, #0]
 801188e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8011892:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8011896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801189a:	2b00      	cmp	r3, #0
 801189c:	d01d      	beq.n	80118da <USB_ActivateEndpoint+0x64e>
 801189e:	687a      	ldr	r2, [r7, #4]
 80118a0:	683b      	ldr	r3, [r7, #0]
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	009b      	lsls	r3, r3, #2
 80118a6:	4413      	add	r3, r2
 80118a8:	881b      	ldrh	r3, [r3, #0]
 80118aa:	b29b      	uxth	r3, r3
 80118ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80118b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80118b4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80118b8:	687a      	ldr	r2, [r7, #4]
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	781b      	ldrb	r3, [r3, #0]
 80118be:	009b      	lsls	r3, r3, #2
 80118c0:	441a      	add	r2, r3
 80118c2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80118c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80118ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80118ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80118d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80118d6:	b29b      	uxth	r3, r3
 80118d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	78db      	ldrb	r3, [r3, #3]
 80118de:	2b01      	cmp	r3, #1
 80118e0:	d024      	beq.n	801192c <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80118e2:	687a      	ldr	r2, [r7, #4]
 80118e4:	683b      	ldr	r3, [r7, #0]
 80118e6:	781b      	ldrb	r3, [r3, #0]
 80118e8:	009b      	lsls	r3, r3, #2
 80118ea:	4413      	add	r3, r2
 80118ec:	881b      	ldrh	r3, [r3, #0]
 80118ee:	b29b      	uxth	r3, r3
 80118f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80118f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80118f8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80118fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011900:	f083 0320 	eor.w	r3, r3, #32
 8011904:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8011908:	687a      	ldr	r2, [r7, #4]
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	781b      	ldrb	r3, [r3, #0]
 801190e:	009b      	lsls	r3, r3, #2
 8011910:	441a      	add	r2, r3
 8011912:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011916:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801191a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801191e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011926:	b29b      	uxth	r3, r3
 8011928:	8013      	strh	r3, [r2, #0]
 801192a:	e01d      	b.n	8011968 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801192c:	687a      	ldr	r2, [r7, #4]
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	781b      	ldrb	r3, [r3, #0]
 8011932:	009b      	lsls	r3, r3, #2
 8011934:	4413      	add	r3, r2
 8011936:	881b      	ldrh	r3, [r3, #0]
 8011938:	b29b      	uxth	r3, r3
 801193a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801193e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011942:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8011946:	687a      	ldr	r2, [r7, #4]
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	781b      	ldrb	r3, [r3, #0]
 801194c:	009b      	lsls	r3, r3, #2
 801194e:	441a      	add	r2, r3
 8011950:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8011954:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011958:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801195c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011964:	b29b      	uxth	r3, r3
 8011966:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011968:	687a      	ldr	r2, [r7, #4]
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	781b      	ldrb	r3, [r3, #0]
 801196e:	009b      	lsls	r3, r3, #2
 8011970:	4413      	add	r3, r2
 8011972:	881b      	ldrh	r3, [r3, #0]
 8011974:	b29b      	uxth	r3, r3
 8011976:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801197a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801197e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8011982:	687a      	ldr	r2, [r7, #4]
 8011984:	683b      	ldr	r3, [r7, #0]
 8011986:	781b      	ldrb	r3, [r3, #0]
 8011988:	009b      	lsls	r3, r3, #2
 801198a:	441a      	add	r2, r3
 801198c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011990:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011994:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011998:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801199c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80119a0:	b29b      	uxth	r3, r3
 80119a2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80119a4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3774      	adds	r7, #116	; 0x74
 80119ac:	46bd      	mov	sp, r7
 80119ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b2:	4770      	bx	lr

080119b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80119b4:	b480      	push	{r7}
 80119b6:	b08d      	sub	sp, #52	; 0x34
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	6078      	str	r0, [r7, #4]
 80119bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	7b1b      	ldrb	r3, [r3, #12]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	f040 808e 	bne.w	8011ae4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	785b      	ldrb	r3, [r3, #1]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d044      	beq.n	8011a5a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80119d0:	687a      	ldr	r2, [r7, #4]
 80119d2:	683b      	ldr	r3, [r7, #0]
 80119d4:	781b      	ldrb	r3, [r3, #0]
 80119d6:	009b      	lsls	r3, r3, #2
 80119d8:	4413      	add	r3, r2
 80119da:	881b      	ldrh	r3, [r3, #0]
 80119dc:	81bb      	strh	r3, [r7, #12]
 80119de:	89bb      	ldrh	r3, [r7, #12]
 80119e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d01b      	beq.n	8011a20 <USB_DeactivateEndpoint+0x6c>
 80119e8:	687a      	ldr	r2, [r7, #4]
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	781b      	ldrb	r3, [r3, #0]
 80119ee:	009b      	lsls	r3, r3, #2
 80119f0:	4413      	add	r3, r2
 80119f2:	881b      	ldrh	r3, [r3, #0]
 80119f4:	b29b      	uxth	r3, r3
 80119f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80119fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80119fe:	817b      	strh	r3, [r7, #10]
 8011a00:	687a      	ldr	r2, [r7, #4]
 8011a02:	683b      	ldr	r3, [r7, #0]
 8011a04:	781b      	ldrb	r3, [r3, #0]
 8011a06:	009b      	lsls	r3, r3, #2
 8011a08:	441a      	add	r2, r3
 8011a0a:	897b      	ldrh	r3, [r7, #10]
 8011a0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a18:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011a1c:	b29b      	uxth	r3, r3
 8011a1e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011a20:	687a      	ldr	r2, [r7, #4]
 8011a22:	683b      	ldr	r3, [r7, #0]
 8011a24:	781b      	ldrb	r3, [r3, #0]
 8011a26:	009b      	lsls	r3, r3, #2
 8011a28:	4413      	add	r3, r2
 8011a2a:	881b      	ldrh	r3, [r3, #0]
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011a32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011a36:	813b      	strh	r3, [r7, #8]
 8011a38:	687a      	ldr	r2, [r7, #4]
 8011a3a:	683b      	ldr	r3, [r7, #0]
 8011a3c:	781b      	ldrb	r3, [r3, #0]
 8011a3e:	009b      	lsls	r3, r3, #2
 8011a40:	441a      	add	r2, r3
 8011a42:	893b      	ldrh	r3, [r7, #8]
 8011a44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a54:	b29b      	uxth	r3, r3
 8011a56:	8013      	strh	r3, [r2, #0]
 8011a58:	e192      	b.n	8011d80 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011a5a:	687a      	ldr	r2, [r7, #4]
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	781b      	ldrb	r3, [r3, #0]
 8011a60:	009b      	lsls	r3, r3, #2
 8011a62:	4413      	add	r3, r2
 8011a64:	881b      	ldrh	r3, [r3, #0]
 8011a66:	827b      	strh	r3, [r7, #18]
 8011a68:	8a7b      	ldrh	r3, [r7, #18]
 8011a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d01b      	beq.n	8011aaa <USB_DeactivateEndpoint+0xf6>
 8011a72:	687a      	ldr	r2, [r7, #4]
 8011a74:	683b      	ldr	r3, [r7, #0]
 8011a76:	781b      	ldrb	r3, [r3, #0]
 8011a78:	009b      	lsls	r3, r3, #2
 8011a7a:	4413      	add	r3, r2
 8011a7c:	881b      	ldrh	r3, [r3, #0]
 8011a7e:	b29b      	uxth	r3, r3
 8011a80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011a88:	823b      	strh	r3, [r7, #16]
 8011a8a:	687a      	ldr	r2, [r7, #4]
 8011a8c:	683b      	ldr	r3, [r7, #0]
 8011a8e:	781b      	ldrb	r3, [r3, #0]
 8011a90:	009b      	lsls	r3, r3, #2
 8011a92:	441a      	add	r2, r3
 8011a94:	8a3b      	ldrh	r3, [r7, #16]
 8011a96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011aa6:	b29b      	uxth	r3, r3
 8011aa8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011aaa:	687a      	ldr	r2, [r7, #4]
 8011aac:	683b      	ldr	r3, [r7, #0]
 8011aae:	781b      	ldrb	r3, [r3, #0]
 8011ab0:	009b      	lsls	r3, r3, #2
 8011ab2:	4413      	add	r3, r2
 8011ab4:	881b      	ldrh	r3, [r3, #0]
 8011ab6:	b29b      	uxth	r3, r3
 8011ab8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011ac0:	81fb      	strh	r3, [r7, #14]
 8011ac2:	687a      	ldr	r2, [r7, #4]
 8011ac4:	683b      	ldr	r3, [r7, #0]
 8011ac6:	781b      	ldrb	r3, [r3, #0]
 8011ac8:	009b      	lsls	r3, r3, #2
 8011aca:	441a      	add	r2, r3
 8011acc:	89fb      	ldrh	r3, [r7, #14]
 8011ace:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011ad2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ade:	b29b      	uxth	r3, r3
 8011ae0:	8013      	strh	r3, [r2, #0]
 8011ae2:	e14d      	b.n	8011d80 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011ae4:	683b      	ldr	r3, [r7, #0]
 8011ae6:	785b      	ldrb	r3, [r3, #1]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	f040 80a5 	bne.w	8011c38 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011aee:	687a      	ldr	r2, [r7, #4]
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	781b      	ldrb	r3, [r3, #0]
 8011af4:	009b      	lsls	r3, r3, #2
 8011af6:	4413      	add	r3, r2
 8011af8:	881b      	ldrh	r3, [r3, #0]
 8011afa:	843b      	strh	r3, [r7, #32]
 8011afc:	8c3b      	ldrh	r3, [r7, #32]
 8011afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d01b      	beq.n	8011b3e <USB_DeactivateEndpoint+0x18a>
 8011b06:	687a      	ldr	r2, [r7, #4]
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	781b      	ldrb	r3, [r3, #0]
 8011b0c:	009b      	lsls	r3, r3, #2
 8011b0e:	4413      	add	r3, r2
 8011b10:	881b      	ldrh	r3, [r3, #0]
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011b1c:	83fb      	strh	r3, [r7, #30]
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	683b      	ldr	r3, [r7, #0]
 8011b22:	781b      	ldrb	r3, [r3, #0]
 8011b24:	009b      	lsls	r3, r3, #2
 8011b26:	441a      	add	r2, r3
 8011b28:	8bfb      	ldrh	r3, [r7, #30]
 8011b2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011b2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011b32:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b3a:	b29b      	uxth	r3, r3
 8011b3c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011b3e:	687a      	ldr	r2, [r7, #4]
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	781b      	ldrb	r3, [r3, #0]
 8011b44:	009b      	lsls	r3, r3, #2
 8011b46:	4413      	add	r3, r2
 8011b48:	881b      	ldrh	r3, [r3, #0]
 8011b4a:	83bb      	strh	r3, [r7, #28]
 8011b4c:	8bbb      	ldrh	r3, [r7, #28]
 8011b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d01b      	beq.n	8011b8e <USB_DeactivateEndpoint+0x1da>
 8011b56:	687a      	ldr	r2, [r7, #4]
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	781b      	ldrb	r3, [r3, #0]
 8011b5c:	009b      	lsls	r3, r3, #2
 8011b5e:	4413      	add	r3, r2
 8011b60:	881b      	ldrh	r3, [r3, #0]
 8011b62:	b29b      	uxth	r3, r3
 8011b64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011b6c:	837b      	strh	r3, [r7, #26]
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	781b      	ldrb	r3, [r3, #0]
 8011b74:	009b      	lsls	r3, r3, #2
 8011b76:	441a      	add	r2, r3
 8011b78:	8b7b      	ldrh	r3, [r7, #26]
 8011b7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011b7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011b86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011b8a:	b29b      	uxth	r3, r3
 8011b8c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011b8e:	687a      	ldr	r2, [r7, #4]
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	009b      	lsls	r3, r3, #2
 8011b96:	4413      	add	r3, r2
 8011b98:	881b      	ldrh	r3, [r3, #0]
 8011b9a:	b29b      	uxth	r3, r3
 8011b9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011ba4:	833b      	strh	r3, [r7, #24]
 8011ba6:	687a      	ldr	r2, [r7, #4]
 8011ba8:	683b      	ldr	r3, [r7, #0]
 8011baa:	781b      	ldrb	r3, [r3, #0]
 8011bac:	009b      	lsls	r3, r3, #2
 8011bae:	441a      	add	r2, r3
 8011bb0:	8b3b      	ldrh	r3, [r7, #24]
 8011bb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011bb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011bba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011bbe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011bc2:	b29b      	uxth	r3, r3
 8011bc4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011bc6:	687a      	ldr	r2, [r7, #4]
 8011bc8:	683b      	ldr	r3, [r7, #0]
 8011bca:	781b      	ldrb	r3, [r3, #0]
 8011bcc:	009b      	lsls	r3, r3, #2
 8011bce:	4413      	add	r3, r2
 8011bd0:	881b      	ldrh	r3, [r3, #0]
 8011bd2:	b29b      	uxth	r3, r3
 8011bd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011bdc:	82fb      	strh	r3, [r7, #22]
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	781b      	ldrb	r3, [r3, #0]
 8011be4:	009b      	lsls	r3, r3, #2
 8011be6:	441a      	add	r2, r3
 8011be8:	8afb      	ldrh	r3, [r7, #22]
 8011bea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011bee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011bfa:	b29b      	uxth	r3, r3
 8011bfc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011bfe:	687a      	ldr	r2, [r7, #4]
 8011c00:	683b      	ldr	r3, [r7, #0]
 8011c02:	781b      	ldrb	r3, [r3, #0]
 8011c04:	009b      	lsls	r3, r3, #2
 8011c06:	4413      	add	r3, r2
 8011c08:	881b      	ldrh	r3, [r3, #0]
 8011c0a:	b29b      	uxth	r3, r3
 8011c0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011c10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011c14:	82bb      	strh	r3, [r7, #20]
 8011c16:	687a      	ldr	r2, [r7, #4]
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	781b      	ldrb	r3, [r3, #0]
 8011c1c:	009b      	lsls	r3, r3, #2
 8011c1e:	441a      	add	r2, r3
 8011c20:	8abb      	ldrh	r3, [r7, #20]
 8011c22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011c26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011c2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c32:	b29b      	uxth	r3, r3
 8011c34:	8013      	strh	r3, [r2, #0]
 8011c36:	e0a3      	b.n	8011d80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011c38:	687a      	ldr	r2, [r7, #4]
 8011c3a:	683b      	ldr	r3, [r7, #0]
 8011c3c:	781b      	ldrb	r3, [r3, #0]
 8011c3e:	009b      	lsls	r3, r3, #2
 8011c40:	4413      	add	r3, r2
 8011c42:	881b      	ldrh	r3, [r3, #0]
 8011c44:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8011c46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011c48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d01b      	beq.n	8011c88 <USB_DeactivateEndpoint+0x2d4>
 8011c50:	687a      	ldr	r2, [r7, #4]
 8011c52:	683b      	ldr	r3, [r7, #0]
 8011c54:	781b      	ldrb	r3, [r3, #0]
 8011c56:	009b      	lsls	r3, r3, #2
 8011c58:	4413      	add	r3, r2
 8011c5a:	881b      	ldrh	r3, [r3, #0]
 8011c5c:	b29b      	uxth	r3, r3
 8011c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011c66:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8011c68:	687a      	ldr	r2, [r7, #4]
 8011c6a:	683b      	ldr	r3, [r7, #0]
 8011c6c:	781b      	ldrb	r3, [r3, #0]
 8011c6e:	009b      	lsls	r3, r3, #2
 8011c70:	441a      	add	r2, r3
 8011c72:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011c74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011c78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011c7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c84:	b29b      	uxth	r3, r3
 8011c86:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011c88:	687a      	ldr	r2, [r7, #4]
 8011c8a:	683b      	ldr	r3, [r7, #0]
 8011c8c:	781b      	ldrb	r3, [r3, #0]
 8011c8e:	009b      	lsls	r3, r3, #2
 8011c90:	4413      	add	r3, r2
 8011c92:	881b      	ldrh	r3, [r3, #0]
 8011c94:	857b      	strh	r3, [r7, #42]	; 0x2a
 8011c96:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d01b      	beq.n	8011cd8 <USB_DeactivateEndpoint+0x324>
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4413      	add	r3, r2
 8011caa:	881b      	ldrh	r3, [r3, #0]
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011cb6:	853b      	strh	r3, [r7, #40]	; 0x28
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	441a      	add	r2, r3
 8011cc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011cc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011cc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011ccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011cd0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011cd4:	b29b      	uxth	r3, r3
 8011cd6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011cd8:	687a      	ldr	r2, [r7, #4]
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	009b      	lsls	r3, r3, #2
 8011ce0:	4413      	add	r3, r2
 8011ce2:	881b      	ldrh	r3, [r3, #0]
 8011ce4:	b29b      	uxth	r3, r3
 8011ce6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011cee:	84fb      	strh	r3, [r7, #38]	; 0x26
 8011cf0:	687a      	ldr	r2, [r7, #4]
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	009b      	lsls	r3, r3, #2
 8011cf8:	441a      	add	r2, r3
 8011cfa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011cfc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011d00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011d04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011d08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d0c:	b29b      	uxth	r3, r3
 8011d0e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011d10:	687a      	ldr	r2, [r7, #4]
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	781b      	ldrb	r3, [r3, #0]
 8011d16:	009b      	lsls	r3, r3, #2
 8011d18:	4413      	add	r3, r2
 8011d1a:	881b      	ldrh	r3, [r3, #0]
 8011d1c:	b29b      	uxth	r3, r3
 8011d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011d22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011d26:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011d28:	687a      	ldr	r2, [r7, #4]
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	781b      	ldrb	r3, [r3, #0]
 8011d2e:	009b      	lsls	r3, r3, #2
 8011d30:	441a      	add	r2, r3
 8011d32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011d34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011d38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011d3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d44:	b29b      	uxth	r3, r3
 8011d46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011d48:	687a      	ldr	r2, [r7, #4]
 8011d4a:	683b      	ldr	r3, [r7, #0]
 8011d4c:	781b      	ldrb	r3, [r3, #0]
 8011d4e:	009b      	lsls	r3, r3, #2
 8011d50:	4413      	add	r3, r2
 8011d52:	881b      	ldrh	r3, [r3, #0]
 8011d54:	b29b      	uxth	r3, r3
 8011d56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011d5e:	847b      	strh	r3, [r7, #34]	; 0x22
 8011d60:	687a      	ldr	r2, [r7, #4]
 8011d62:	683b      	ldr	r3, [r7, #0]
 8011d64:	781b      	ldrb	r3, [r3, #0]
 8011d66:	009b      	lsls	r3, r3, #2
 8011d68:	441a      	add	r2, r3
 8011d6a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011d70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011d74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d7c:	b29b      	uxth	r3, r3
 8011d7e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011d80:	2300      	movs	r3, #0
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3734      	adds	r7, #52	; 0x34
 8011d86:	46bd      	mov	sp, r7
 8011d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d8c:	4770      	bx	lr

08011d8e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011d8e:	b580      	push	{r7, lr}
 8011d90:	b0c2      	sub	sp, #264	; 0x108
 8011d92:	af00      	add	r7, sp, #0
 8011d94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d9c:	6018      	str	r0, [r3, #0]
 8011d9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011da2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011da6:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011da8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	785b      	ldrb	r3, [r3, #1]
 8011db4:	2b01      	cmp	r3, #1
 8011db6:	f040 867b 	bne.w	8012ab0 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8011dba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	699a      	ldr	r2, [r3, #24]
 8011dc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	691b      	ldr	r3, [r3, #16]
 8011dd2:	429a      	cmp	r2, r3
 8011dd4:	d908      	bls.n	8011de8 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8011dd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	691b      	ldr	r3, [r3, #16]
 8011de2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8011de6:	e007      	b.n	8011df8 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8011de8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	699b      	ldr	r3, [r3, #24]
 8011df4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011df8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	7b1b      	ldrb	r3, [r3, #12]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d13a      	bne.n	8011e7e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011e08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	6959      	ldr	r1, [r3, #20]
 8011e14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	88da      	ldrh	r2, [r3, #6]
 8011e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011e24:	b29b      	uxth	r3, r3
 8011e26:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011e2a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011e2e:	6800      	ldr	r0, [r0, #0]
 8011e30:	f001 fc1d 	bl	801366e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011e34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	613b      	str	r3, [r7, #16]
 8011e40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011e4e:	b29b      	uxth	r3, r3
 8011e50:	461a      	mov	r2, r3
 8011e52:	693b      	ldr	r3, [r7, #16]
 8011e54:	4413      	add	r3, r2
 8011e56:	613b      	str	r3, [r7, #16]
 8011e58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	781b      	ldrb	r3, [r3, #0]
 8011e64:	00da      	lsls	r2, r3, #3
 8011e66:	693b      	ldr	r3, [r7, #16]
 8011e68:	4413      	add	r3, r2
 8011e6a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8011e6e:	60fb      	str	r3, [r7, #12]
 8011e70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011e74:	b29a      	uxth	r2, r3
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	801a      	strh	r2, [r3, #0]
 8011e7a:	f000 bde3 	b.w	8012a44 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011e7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	78db      	ldrb	r3, [r3, #3]
 8011e8a:	2b02      	cmp	r3, #2
 8011e8c:	f040 843a 	bne.w	8012704 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	6a1a      	ldr	r2, [r3, #32]
 8011e9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ea0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	691b      	ldr	r3, [r3, #16]
 8011ea8:	429a      	cmp	r2, r3
 8011eaa:	f240 83b7 	bls.w	801261c <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011eae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011eb6:	681a      	ldr	r2, [r3, #0]
 8011eb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ebc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	781b      	ldrb	r3, [r3, #0]
 8011ec4:	009b      	lsls	r3, r3, #2
 8011ec6:	4413      	add	r3, r2
 8011ec8:	881b      	ldrh	r3, [r3, #0]
 8011eca:	b29b      	uxth	r3, r3
 8011ecc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011ed0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011ed4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8011ed8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011edc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011ee0:	681a      	ldr	r2, [r3, #0]
 8011ee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ee6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	781b      	ldrb	r3, [r3, #0]
 8011eee:	009b      	lsls	r3, r3, #2
 8011ef0:	441a      	add	r2, r3
 8011ef2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8011ef6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011efa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011efe:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8011f02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011f0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	6a1a      	ldr	r2, [r3, #32]
 8011f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f1a:	1ad2      	subs	r2, r2, r3
 8011f1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011f28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f2c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f30:	681a      	ldr	r2, [r3, #0]
 8011f32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	781b      	ldrb	r3, [r3, #0]
 8011f3e:	009b      	lsls	r3, r3, #2
 8011f40:	4413      	add	r3, r2
 8011f42:	881b      	ldrh	r3, [r3, #0]
 8011f44:	b29b      	uxth	r3, r3
 8011f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	f000 81b3 	beq.w	80122b6 <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011f50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	633b      	str	r3, [r7, #48]	; 0x30
 8011f5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	785b      	ldrb	r3, [r3, #1]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d16d      	bne.n	8012048 <USB_EPStartXfer+0x2ba>
 8011f6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	62bb      	str	r3, [r7, #40]	; 0x28
 8011f78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f7c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011f86:	b29b      	uxth	r3, r3
 8011f88:	461a      	mov	r2, r3
 8011f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f8c:	4413      	add	r3, r2
 8011f8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8011f90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	781b      	ldrb	r3, [r3, #0]
 8011f9c:	00da      	lsls	r2, r3, #3
 8011f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fa0:	4413      	add	r3, r2
 8011fa2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8011fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fac:	2b3e      	cmp	r3, #62	; 0x3e
 8011fae:	d91c      	bls.n	8011fea <USB_EPStartXfer+0x25c>
 8011fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fb4:	095b      	lsrs	r3, r3, #5
 8011fb6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fbe:	f003 031f 	and.w	r3, r3, #31
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d104      	bne.n	8011fd0 <USB_EPStartXfer+0x242>
 8011fc6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011fca:	3b01      	subs	r3, #1
 8011fcc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011fd0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8011fd4:	b29b      	uxth	r3, r3
 8011fd6:	029b      	lsls	r3, r3, #10
 8011fd8:	b29b      	uxth	r3, r3
 8011fda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011fde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011fe2:	b29a      	uxth	r2, r3
 8011fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fe6:	801a      	strh	r2, [r3, #0]
 8011fe8:	e053      	b.n	8012092 <USB_EPStartXfer+0x304>
 8011fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d112      	bne.n	8012018 <USB_EPStartXfer+0x28a>
 8011ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ff4:	881b      	ldrh	r3, [r3, #0]
 8011ff6:	b29b      	uxth	r3, r3
 8011ff8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011ffc:	b29a      	uxth	r2, r3
 8011ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012000:	801a      	strh	r2, [r3, #0]
 8012002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012004:	881b      	ldrh	r3, [r3, #0]
 8012006:	b29b      	uxth	r3, r3
 8012008:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801200c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012010:	b29a      	uxth	r2, r3
 8012012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012014:	801a      	strh	r2, [r3, #0]
 8012016:	e03c      	b.n	8012092 <USB_EPStartXfer+0x304>
 8012018:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801201c:	085b      	lsrs	r3, r3, #1
 801201e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8012022:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012026:	f003 0301 	and.w	r3, r3, #1
 801202a:	2b00      	cmp	r3, #0
 801202c:	d004      	beq.n	8012038 <USB_EPStartXfer+0x2aa>
 801202e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8012032:	3301      	adds	r3, #1
 8012034:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8012038:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 801203c:	b29b      	uxth	r3, r3
 801203e:	029b      	lsls	r3, r3, #10
 8012040:	b29a      	uxth	r2, r3
 8012042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012044:	801a      	strh	r2, [r3, #0]
 8012046:	e024      	b.n	8012092 <USB_EPStartXfer+0x304>
 8012048:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801204c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	785b      	ldrb	r3, [r3, #1]
 8012054:	2b01      	cmp	r3, #1
 8012056:	d11c      	bne.n	8012092 <USB_EPStartXfer+0x304>
 8012058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801205c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012066:	b29b      	uxth	r3, r3
 8012068:	461a      	mov	r2, r3
 801206a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801206c:	4413      	add	r3, r2
 801206e:	633b      	str	r3, [r7, #48]	; 0x30
 8012070:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012074:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	781b      	ldrb	r3, [r3, #0]
 801207c:	00da      	lsls	r2, r3, #3
 801207e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012080:	4413      	add	r3, r2
 8012082:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8012086:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012088:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801208c:	b29a      	uxth	r2, r3
 801208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012090:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012092:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012096:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	895b      	ldrh	r3, [r3, #10]
 801209e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80120a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	6959      	ldr	r1, [r3, #20]
 80120ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120b2:	b29b      	uxth	r3, r3
 80120b4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80120b8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80120bc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80120c0:	6800      	ldr	r0, [r0, #0]
 80120c2:	f001 fad4 	bl	801366e <USB_WritePMA>
            ep->xfer_buff += len;
 80120c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	695a      	ldr	r2, [r3, #20]
 80120d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120d6:	441a      	add	r2, r3
 80120d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80120e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	6a1a      	ldr	r2, [r3, #32]
 80120f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	691b      	ldr	r3, [r3, #16]
 80120fc:	429a      	cmp	r2, r3
 80120fe:	d90f      	bls.n	8012120 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 8012100:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012104:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	6a1a      	ldr	r2, [r3, #32]
 801210c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012110:	1ad2      	subs	r2, r2, r3
 8012112:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012116:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	621a      	str	r2, [r3, #32]
 801211e:	e00e      	b.n	801213e <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8012120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012124:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	6a1b      	ldr	r3, [r3, #32]
 801212c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8012130:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012134:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	2200      	movs	r2, #0
 801213c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801213e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012142:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	785b      	ldrb	r3, [r3, #1]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d16d      	bne.n	801222a <USB_EPStartXfer+0x49c>
 801214e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012152:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	61bb      	str	r3, [r7, #24]
 801215a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801215e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012168:	b29b      	uxth	r3, r3
 801216a:	461a      	mov	r2, r3
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	4413      	add	r3, r2
 8012170:	61bb      	str	r3, [r7, #24]
 8012172:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012176:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	781b      	ldrb	r3, [r3, #0]
 801217e:	00da      	lsls	r2, r3, #3
 8012180:	69bb      	ldr	r3, [r7, #24]
 8012182:	4413      	add	r3, r2
 8012184:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012188:	617b      	str	r3, [r7, #20]
 801218a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801218e:	2b3e      	cmp	r3, #62	; 0x3e
 8012190:	d91c      	bls.n	80121cc <USB_EPStartXfer+0x43e>
 8012192:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012196:	095b      	lsrs	r3, r3, #5
 8012198:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801219c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121a0:	f003 031f 	and.w	r3, r3, #31
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d104      	bne.n	80121b2 <USB_EPStartXfer+0x424>
 80121a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80121ac:	3b01      	subs	r3, #1
 80121ae:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80121b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	029b      	lsls	r3, r3, #10
 80121ba:	b29b      	uxth	r3, r3
 80121bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121c4:	b29a      	uxth	r2, r3
 80121c6:	697b      	ldr	r3, [r7, #20]
 80121c8:	801a      	strh	r2, [r3, #0]
 80121ca:	e059      	b.n	8012280 <USB_EPStartXfer+0x4f2>
 80121cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d112      	bne.n	80121fa <USB_EPStartXfer+0x46c>
 80121d4:	697b      	ldr	r3, [r7, #20]
 80121d6:	881b      	ldrh	r3, [r3, #0]
 80121d8:	b29b      	uxth	r3, r3
 80121da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80121de:	b29a      	uxth	r2, r3
 80121e0:	697b      	ldr	r3, [r7, #20]
 80121e2:	801a      	strh	r2, [r3, #0]
 80121e4:	697b      	ldr	r3, [r7, #20]
 80121e6:	881b      	ldrh	r3, [r3, #0]
 80121e8:	b29b      	uxth	r3, r3
 80121ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121f2:	b29a      	uxth	r2, r3
 80121f4:	697b      	ldr	r3, [r7, #20]
 80121f6:	801a      	strh	r2, [r3, #0]
 80121f8:	e042      	b.n	8012280 <USB_EPStartXfer+0x4f2>
 80121fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121fe:	085b      	lsrs	r3, r3, #1
 8012200:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8012204:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012208:	f003 0301 	and.w	r3, r3, #1
 801220c:	2b00      	cmp	r3, #0
 801220e:	d004      	beq.n	801221a <USB_EPStartXfer+0x48c>
 8012210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8012214:	3301      	adds	r3, #1
 8012216:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801221a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801221e:	b29b      	uxth	r3, r3
 8012220:	029b      	lsls	r3, r3, #10
 8012222:	b29a      	uxth	r2, r3
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	801a      	strh	r2, [r3, #0]
 8012228:	e02a      	b.n	8012280 <USB_EPStartXfer+0x4f2>
 801222a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801222e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	785b      	ldrb	r3, [r3, #1]
 8012236:	2b01      	cmp	r3, #1
 8012238:	d122      	bne.n	8012280 <USB_EPStartXfer+0x4f2>
 801223a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801223e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	623b      	str	r3, [r7, #32]
 8012246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801224a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012254:	b29b      	uxth	r3, r3
 8012256:	461a      	mov	r2, r3
 8012258:	6a3b      	ldr	r3, [r7, #32]
 801225a:	4413      	add	r3, r2
 801225c:	623b      	str	r3, [r7, #32]
 801225e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012262:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	781b      	ldrb	r3, [r3, #0]
 801226a:	00da      	lsls	r2, r3, #3
 801226c:	6a3b      	ldr	r3, [r7, #32]
 801226e:	4413      	add	r3, r2
 8012270:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012274:	61fb      	str	r3, [r7, #28]
 8012276:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801227a:	b29a      	uxth	r2, r3
 801227c:	69fb      	ldr	r3, [r7, #28]
 801227e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012284:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	891b      	ldrh	r3, [r3, #8]
 801228c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012290:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012294:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	6959      	ldr	r1, [r3, #20]
 801229c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80122a0:	b29b      	uxth	r3, r3
 80122a2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80122a6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80122aa:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80122ae:	6800      	ldr	r0, [r0, #0]
 80122b0:	f001 f9dd 	bl	801366e <USB_WritePMA>
 80122b4:	e3c6      	b.n	8012a44 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80122b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	785b      	ldrb	r3, [r3, #1]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d16d      	bne.n	80123a2 <USB_EPStartXfer+0x614>
 80122c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80122d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80122e0:	b29b      	uxth	r3, r3
 80122e2:	461a      	mov	r2, r3
 80122e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80122e6:	4413      	add	r3, r2
 80122e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80122ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	00da      	lsls	r2, r3, #3
 80122f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80122fa:	4413      	add	r3, r2
 80122fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012300:	647b      	str	r3, [r7, #68]	; 0x44
 8012302:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012306:	2b3e      	cmp	r3, #62	; 0x3e
 8012308:	d91c      	bls.n	8012344 <USB_EPStartXfer+0x5b6>
 801230a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801230e:	095b      	lsrs	r3, r3, #5
 8012310:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8012314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012318:	f003 031f 	and.w	r3, r3, #31
 801231c:	2b00      	cmp	r3, #0
 801231e:	d104      	bne.n	801232a <USB_EPStartXfer+0x59c>
 8012320:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012324:	3b01      	subs	r3, #1
 8012326:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801232a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801232e:	b29b      	uxth	r3, r3
 8012330:	029b      	lsls	r3, r3, #10
 8012332:	b29b      	uxth	r3, r3
 8012334:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012338:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801233c:	b29a      	uxth	r2, r3
 801233e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012340:	801a      	strh	r2, [r3, #0]
 8012342:	e059      	b.n	80123f8 <USB_EPStartXfer+0x66a>
 8012344:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012348:	2b00      	cmp	r3, #0
 801234a:	d112      	bne.n	8012372 <USB_EPStartXfer+0x5e4>
 801234c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801234e:	881b      	ldrh	r3, [r3, #0]
 8012350:	b29b      	uxth	r3, r3
 8012352:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012356:	b29a      	uxth	r2, r3
 8012358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801235a:	801a      	strh	r2, [r3, #0]
 801235c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801235e:	881b      	ldrh	r3, [r3, #0]
 8012360:	b29b      	uxth	r3, r3
 8012362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801236a:	b29a      	uxth	r2, r3
 801236c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801236e:	801a      	strh	r2, [r3, #0]
 8012370:	e042      	b.n	80123f8 <USB_EPStartXfer+0x66a>
 8012372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012376:	085b      	lsrs	r3, r3, #1
 8012378:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801237c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012380:	f003 0301 	and.w	r3, r3, #1
 8012384:	2b00      	cmp	r3, #0
 8012386:	d004      	beq.n	8012392 <USB_EPStartXfer+0x604>
 8012388:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801238c:	3301      	adds	r3, #1
 801238e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8012392:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012396:	b29b      	uxth	r3, r3
 8012398:	029b      	lsls	r3, r3, #10
 801239a:	b29a      	uxth	r2, r3
 801239c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801239e:	801a      	strh	r2, [r3, #0]
 80123a0:	e02a      	b.n	80123f8 <USB_EPStartXfer+0x66a>
 80123a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	785b      	ldrb	r3, [r3, #1]
 80123ae:	2b01      	cmp	r3, #1
 80123b0:	d122      	bne.n	80123f8 <USB_EPStartXfer+0x66a>
 80123b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	653b      	str	r3, [r7, #80]	; 0x50
 80123be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80123cc:	b29b      	uxth	r3, r3
 80123ce:	461a      	mov	r2, r3
 80123d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80123d2:	4413      	add	r3, r2
 80123d4:	653b      	str	r3, [r7, #80]	; 0x50
 80123d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	781b      	ldrb	r3, [r3, #0]
 80123e2:	00da      	lsls	r2, r3, #3
 80123e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80123e6:	4413      	add	r3, r2
 80123e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80123ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80123ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80123f2:	b29a      	uxth	r2, r3
 80123f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123f6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80123f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	891b      	ldrh	r3, [r3, #8]
 8012404:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012408:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801240c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	6959      	ldr	r1, [r3, #20]
 8012414:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012418:	b29b      	uxth	r3, r3
 801241a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801241e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012422:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8012426:	6800      	ldr	r0, [r0, #0]
 8012428:	f001 f921 	bl	801366e <USB_WritePMA>
            ep->xfer_buff += len;
 801242c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012430:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	695a      	ldr	r2, [r3, #20]
 8012438:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801243c:	441a      	add	r2, r3
 801243e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012442:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801244a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801244e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	6a1a      	ldr	r2, [r3, #32]
 8012456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801245a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	691b      	ldr	r3, [r3, #16]
 8012462:	429a      	cmp	r2, r3
 8012464:	d90f      	bls.n	8012486 <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 8012466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801246a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	6a1a      	ldr	r2, [r3, #32]
 8012472:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012476:	1ad2      	subs	r2, r2, r3
 8012478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801247c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	621a      	str	r2, [r3, #32]
 8012484:	e00e      	b.n	80124a4 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 8012486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801248a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	6a1b      	ldr	r3, [r3, #32]
 8012492:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8012496:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801249a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	2200      	movs	r2, #0
 80124a2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80124a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	643b      	str	r3, [r7, #64]	; 0x40
 80124b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	785b      	ldrb	r3, [r3, #1]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d16d      	bne.n	801259c <USB_EPStartXfer+0x80e>
 80124c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80124cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80124da:	b29b      	uxth	r3, r3
 80124dc:	461a      	mov	r2, r3
 80124de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124e0:	4413      	add	r3, r2
 80124e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80124e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80124e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	781b      	ldrb	r3, [r3, #0]
 80124f0:	00da      	lsls	r2, r3, #3
 80124f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124f4:	4413      	add	r3, r2
 80124f6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80124fa:	637b      	str	r3, [r7, #52]	; 0x34
 80124fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012500:	2b3e      	cmp	r3, #62	; 0x3e
 8012502:	d91c      	bls.n	801253e <USB_EPStartXfer+0x7b0>
 8012504:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012508:	095b      	lsrs	r3, r3, #5
 801250a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801250e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012512:	f003 031f 	and.w	r3, r3, #31
 8012516:	2b00      	cmp	r3, #0
 8012518:	d104      	bne.n	8012524 <USB_EPStartXfer+0x796>
 801251a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801251e:	3b01      	subs	r3, #1
 8012520:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8012524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012528:	b29b      	uxth	r3, r3
 801252a:	029b      	lsls	r3, r3, #10
 801252c:	b29b      	uxth	r3, r3
 801252e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012532:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012536:	b29a      	uxth	r2, r3
 8012538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801253a:	801a      	strh	r2, [r3, #0]
 801253c:	e053      	b.n	80125e6 <USB_EPStartXfer+0x858>
 801253e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012542:	2b00      	cmp	r3, #0
 8012544:	d112      	bne.n	801256c <USB_EPStartXfer+0x7de>
 8012546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012548:	881b      	ldrh	r3, [r3, #0]
 801254a:	b29b      	uxth	r3, r3
 801254c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012550:	b29a      	uxth	r2, r3
 8012552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012554:	801a      	strh	r2, [r3, #0]
 8012556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012558:	881b      	ldrh	r3, [r3, #0]
 801255a:	b29b      	uxth	r3, r3
 801255c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012564:	b29a      	uxth	r2, r3
 8012566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012568:	801a      	strh	r2, [r3, #0]
 801256a:	e03c      	b.n	80125e6 <USB_EPStartXfer+0x858>
 801256c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012570:	085b      	lsrs	r3, r3, #1
 8012572:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8012576:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801257a:	f003 0301 	and.w	r3, r3, #1
 801257e:	2b00      	cmp	r3, #0
 8012580:	d004      	beq.n	801258c <USB_EPStartXfer+0x7fe>
 8012582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012586:	3301      	adds	r3, #1
 8012588:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801258c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012590:	b29b      	uxth	r3, r3
 8012592:	029b      	lsls	r3, r3, #10
 8012594:	b29a      	uxth	r2, r3
 8012596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012598:	801a      	strh	r2, [r3, #0]
 801259a:	e024      	b.n	80125e6 <USB_EPStartXfer+0x858>
 801259c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	785b      	ldrb	r3, [r3, #1]
 80125a8:	2b01      	cmp	r3, #1
 80125aa:	d11c      	bne.n	80125e6 <USB_EPStartXfer+0x858>
 80125ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80125ba:	b29b      	uxth	r3, r3
 80125bc:	461a      	mov	r2, r3
 80125be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80125c0:	4413      	add	r3, r2
 80125c2:	643b      	str	r3, [r7, #64]	; 0x40
 80125c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	00da      	lsls	r2, r3, #3
 80125d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80125d4:	4413      	add	r3, r2
 80125d6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80125da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80125dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125e4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80125e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	895b      	ldrh	r3, [r3, #10]
 80125f2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80125f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80125fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	6959      	ldr	r1, [r3, #20]
 8012602:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012606:	b29b      	uxth	r3, r3
 8012608:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801260c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012610:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8012614:	6800      	ldr	r0, [r0, #0]
 8012616:	f001 f82a 	bl	801366e <USB_WritePMA>
 801261a:	e213      	b.n	8012a44 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801261c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012620:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	6a1b      	ldr	r3, [r3, #32]
 8012628:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801262c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012630:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012634:	681a      	ldr	r2, [r3, #0]
 8012636:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801263a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	781b      	ldrb	r3, [r3, #0]
 8012642:	009b      	lsls	r3, r3, #2
 8012644:	4413      	add	r3, r2
 8012646:	881b      	ldrh	r3, [r3, #0]
 8012648:	b29b      	uxth	r3, r3
 801264a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 801264e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012652:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8012656:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801265a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801265e:	681a      	ldr	r2, [r3, #0]
 8012660:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	781b      	ldrb	r3, [r3, #0]
 801266c:	009b      	lsls	r3, r3, #2
 801266e:	441a      	add	r2, r3
 8012670:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8012674:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012678:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801267c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012684:	b29b      	uxth	r3, r3
 8012686:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801268c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012698:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80126a2:	b29b      	uxth	r3, r3
 80126a4:	461a      	mov	r2, r3
 80126a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80126a8:	4413      	add	r3, r2
 80126aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80126ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	781b      	ldrb	r3, [r3, #0]
 80126b8:	00da      	lsls	r2, r3, #3
 80126ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80126bc:	4413      	add	r3, r2
 80126be:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80126c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80126c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80126c8:	b29a      	uxth	r2, r3
 80126ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80126cc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80126ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	891b      	ldrh	r3, [r3, #8]
 80126da:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80126de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80126e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	6959      	ldr	r1, [r3, #20]
 80126ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80126ee:	b29b      	uxth	r3, r3
 80126f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80126f4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80126f8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80126fc:	6800      	ldr	r0, [r0, #0]
 80126fe:	f000 ffb6 	bl	801366e <USB_WritePMA>
 8012702:	e19f      	b.n	8012a44 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8012704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	6a1a      	ldr	r2, [r3, #32]
 8012710:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012714:	1ad2      	subs	r2, r2, r3
 8012716:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801271a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8012722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012726:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801272a:	681a      	ldr	r2, [r3, #0]
 801272c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012730:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	781b      	ldrb	r3, [r3, #0]
 8012738:	009b      	lsls	r3, r3, #2
 801273a:	4413      	add	r3, r2
 801273c:	881b      	ldrh	r3, [r3, #0]
 801273e:	b29b      	uxth	r3, r3
 8012740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012744:	2b00      	cmp	r3, #0
 8012746:	f000 80bc 	beq.w	80128c2 <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801274a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801274e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	673b      	str	r3, [r7, #112]	; 0x70
 8012756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801275a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	785b      	ldrb	r3, [r3, #1]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d16d      	bne.n	8012842 <USB_EPStartXfer+0xab4>
 8012766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801276a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	66bb      	str	r3, [r7, #104]	; 0x68
 8012772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012776:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012780:	b29b      	uxth	r3, r3
 8012782:	461a      	mov	r2, r3
 8012784:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012786:	4413      	add	r3, r2
 8012788:	66bb      	str	r3, [r7, #104]	; 0x68
 801278a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801278e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	781b      	ldrb	r3, [r3, #0]
 8012796:	00da      	lsls	r2, r3, #3
 8012798:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801279a:	4413      	add	r3, r2
 801279c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80127a0:	667b      	str	r3, [r7, #100]	; 0x64
 80127a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80127a6:	2b3e      	cmp	r3, #62	; 0x3e
 80127a8:	d91c      	bls.n	80127e4 <USB_EPStartXfer+0xa56>
 80127aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80127ae:	095b      	lsrs	r3, r3, #5
 80127b0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80127b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80127b8:	f003 031f 	and.w	r3, r3, #31
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d104      	bne.n	80127ca <USB_EPStartXfer+0xa3c>
 80127c0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80127c4:	3b01      	subs	r3, #1
 80127c6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80127ca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80127ce:	b29b      	uxth	r3, r3
 80127d0:	029b      	lsls	r3, r3, #10
 80127d2:	b29b      	uxth	r3, r3
 80127d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127dc:	b29a      	uxth	r2, r3
 80127de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80127e0:	801a      	strh	r2, [r3, #0]
 80127e2:	e053      	b.n	801288c <USB_EPStartXfer+0xafe>
 80127e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d112      	bne.n	8012812 <USB_EPStartXfer+0xa84>
 80127ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80127ee:	881b      	ldrh	r3, [r3, #0]
 80127f0:	b29b      	uxth	r3, r3
 80127f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80127f6:	b29a      	uxth	r2, r3
 80127f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80127fa:	801a      	strh	r2, [r3, #0]
 80127fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80127fe:	881b      	ldrh	r3, [r3, #0]
 8012800:	b29b      	uxth	r3, r3
 8012802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801280a:	b29a      	uxth	r2, r3
 801280c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801280e:	801a      	strh	r2, [r3, #0]
 8012810:	e03c      	b.n	801288c <USB_EPStartXfer+0xafe>
 8012812:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012816:	085b      	lsrs	r3, r3, #1
 8012818:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801281c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012820:	f003 0301 	and.w	r3, r3, #1
 8012824:	2b00      	cmp	r3, #0
 8012826:	d004      	beq.n	8012832 <USB_EPStartXfer+0xaa4>
 8012828:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801282c:	3301      	adds	r3, #1
 801282e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8012832:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012836:	b29b      	uxth	r3, r3
 8012838:	029b      	lsls	r3, r3, #10
 801283a:	b29a      	uxth	r2, r3
 801283c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801283e:	801a      	strh	r2, [r3, #0]
 8012840:	e024      	b.n	801288c <USB_EPStartXfer+0xafe>
 8012842:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012846:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	785b      	ldrb	r3, [r3, #1]
 801284e:	2b01      	cmp	r3, #1
 8012850:	d11c      	bne.n	801288c <USB_EPStartXfer+0xafe>
 8012852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012856:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012860:	b29b      	uxth	r3, r3
 8012862:	461a      	mov	r2, r3
 8012864:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012866:	4413      	add	r3, r2
 8012868:	673b      	str	r3, [r7, #112]	; 0x70
 801286a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801286e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	781b      	ldrb	r3, [r3, #0]
 8012876:	00da      	lsls	r2, r3, #3
 8012878:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801287a:	4413      	add	r3, r2
 801287c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8012880:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012886:	b29a      	uxth	r2, r3
 8012888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801288a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801288c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012890:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	895b      	ldrh	r3, [r3, #10]
 8012898:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801289c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	6959      	ldr	r1, [r3, #20]
 80128a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80128ac:	b29b      	uxth	r3, r3
 80128ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80128b2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80128b6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80128ba:	6800      	ldr	r0, [r0, #0]
 80128bc:	f000 fed7 	bl	801366e <USB_WritePMA>
 80128c0:	e0c0      	b.n	8012a44 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80128c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	785b      	ldrb	r3, [r3, #1]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d16d      	bne.n	80129ae <USB_EPStartXfer+0xc20>
 80128d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80128de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80128ec:	b29b      	uxth	r3, r3
 80128ee:	461a      	mov	r2, r3
 80128f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80128f2:	4413      	add	r3, r2
 80128f4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80128f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80128fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	781b      	ldrb	r3, [r3, #0]
 8012902:	00da      	lsls	r2, r3, #3
 8012904:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8012906:	4413      	add	r3, r2
 8012908:	f203 4302 	addw	r3, r3, #1026	; 0x402
 801290c:	67bb      	str	r3, [r7, #120]	; 0x78
 801290e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012912:	2b3e      	cmp	r3, #62	; 0x3e
 8012914:	d91c      	bls.n	8012950 <USB_EPStartXfer+0xbc2>
 8012916:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801291a:	095b      	lsrs	r3, r3, #5
 801291c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8012920:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012924:	f003 031f 	and.w	r3, r3, #31
 8012928:	2b00      	cmp	r3, #0
 801292a:	d104      	bne.n	8012936 <USB_EPStartXfer+0xba8>
 801292c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8012930:	3b01      	subs	r3, #1
 8012932:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8012936:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801293a:	b29b      	uxth	r3, r3
 801293c:	029b      	lsls	r3, r3, #10
 801293e:	b29b      	uxth	r3, r3
 8012940:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012944:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012948:	b29a      	uxth	r2, r3
 801294a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801294c:	801a      	strh	r2, [r3, #0]
 801294e:	e05f      	b.n	8012a10 <USB_EPStartXfer+0xc82>
 8012950:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012954:	2b00      	cmp	r3, #0
 8012956:	d112      	bne.n	801297e <USB_EPStartXfer+0xbf0>
 8012958:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801295a:	881b      	ldrh	r3, [r3, #0]
 801295c:	b29b      	uxth	r3, r3
 801295e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012962:	b29a      	uxth	r2, r3
 8012964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012966:	801a      	strh	r2, [r3, #0]
 8012968:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801296a:	881b      	ldrh	r3, [r3, #0]
 801296c:	b29b      	uxth	r3, r3
 801296e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012976:	b29a      	uxth	r2, r3
 8012978:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801297a:	801a      	strh	r2, [r3, #0]
 801297c:	e048      	b.n	8012a10 <USB_EPStartXfer+0xc82>
 801297e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012982:	085b      	lsrs	r3, r3, #1
 8012984:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8012988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801298c:	f003 0301 	and.w	r3, r3, #1
 8012990:	2b00      	cmp	r3, #0
 8012992:	d004      	beq.n	801299e <USB_EPStartXfer+0xc10>
 8012994:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8012998:	3301      	adds	r3, #1
 801299a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801299e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80129a2:	b29b      	uxth	r3, r3
 80129a4:	029b      	lsls	r3, r3, #10
 80129a6:	b29a      	uxth	r2, r3
 80129a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80129aa:	801a      	strh	r2, [r3, #0]
 80129ac:	e030      	b.n	8012a10 <USB_EPStartXfer+0xc82>
 80129ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80129b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	785b      	ldrb	r3, [r3, #1]
 80129ba:	2b01      	cmp	r3, #1
 80129bc:	d128      	bne.n	8012a10 <USB_EPStartXfer+0xc82>
 80129be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80129c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80129cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80129d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80129da:	b29b      	uxth	r3, r3
 80129dc:	461a      	mov	r2, r3
 80129de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80129e2:	4413      	add	r3, r2
 80129e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80129e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80129ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	781b      	ldrb	r3, [r3, #0]
 80129f4:	00da      	lsls	r2, r3, #3
 80129f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80129fa:	4413      	add	r3, r2
 80129fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012a00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012a08:	b29a      	uxth	r2, r3
 8012a0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012a0e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012a10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	891b      	ldrh	r3, [r3, #8]
 8012a1c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012a20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	6959      	ldr	r1, [r3, #20]
 8012a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012a30:	b29b      	uxth	r3, r3
 8012a32:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8012a36:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8012a3a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8012a3e:	6800      	ldr	r0, [r0, #0]
 8012a40:	f000 fe15 	bl	801366e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012a44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012a4c:	681a      	ldr	r2, [r3, #0]
 8012a4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	781b      	ldrb	r3, [r3, #0]
 8012a5a:	009b      	lsls	r3, r3, #2
 8012a5c:	4413      	add	r3, r2
 8012a5e:	881b      	ldrh	r3, [r3, #0]
 8012a60:	b29b      	uxth	r3, r3
 8012a62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012a66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012a6a:	817b      	strh	r3, [r7, #10]
 8012a6c:	897b      	ldrh	r3, [r7, #10]
 8012a6e:	f083 0310 	eor.w	r3, r3, #16
 8012a72:	817b      	strh	r3, [r7, #10]
 8012a74:	897b      	ldrh	r3, [r7, #10]
 8012a76:	f083 0320 	eor.w	r3, r3, #32
 8012a7a:	817b      	strh	r3, [r7, #10]
 8012a7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a80:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012a84:	681a      	ldr	r2, [r3, #0]
 8012a86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012a8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	009b      	lsls	r3, r3, #2
 8012a94:	441a      	add	r2, r3
 8012a96:	897b      	ldrh	r3, [r7, #10]
 8012a98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012a9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012aa0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012aa8:	b29b      	uxth	r3, r3
 8012aaa:	8013      	strh	r3, [r2, #0]
 8012aac:	f000 bc9f 	b.w	80133ee <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012ab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	7b1b      	ldrb	r3, [r3, #12]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	f040 80ae 	bne.w	8012c1e <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012ac2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ac6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	699a      	ldr	r2, [r3, #24]
 8012ace:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ad2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	691b      	ldr	r3, [r3, #16]
 8012ada:	429a      	cmp	r2, r3
 8012adc:	d917      	bls.n	8012b0e <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 8012ade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ae2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	691b      	ldr	r3, [r3, #16]
 8012aea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8012aee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012af2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	699a      	ldr	r2, [r3, #24]
 8012afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012afe:	1ad2      	subs	r2, r2, r3
 8012b00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	619a      	str	r2, [r3, #24]
 8012b0c:	e00e      	b.n	8012b2c <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 8012b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	699b      	ldr	r3, [r3, #24]
 8012b1a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8012b1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	2200      	movs	r2, #0
 8012b2a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8012b2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012b3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012b48:	b29b      	uxth	r3, r3
 8012b4a:	461a      	mov	r2, r3
 8012b4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012b50:	4413      	add	r3, r2
 8012b52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012b56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012b5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	781b      	ldrb	r3, [r3, #0]
 8012b62:	00da      	lsls	r2, r3, #3
 8012b64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012b68:	4413      	add	r3, r2
 8012b6a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8012b6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8012b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012b76:	2b3e      	cmp	r3, #62	; 0x3e
 8012b78:	d91d      	bls.n	8012bb6 <USB_EPStartXfer+0xe28>
 8012b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012b7e:	095b      	lsrs	r3, r3, #5
 8012b80:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012b88:	f003 031f 	and.w	r3, r3, #31
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d104      	bne.n	8012b9a <USB_EPStartXfer+0xe0c>
 8012b90:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012b94:	3b01      	subs	r3, #1
 8012b96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012b9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012b9e:	b29b      	uxth	r3, r3
 8012ba0:	029b      	lsls	r3, r3, #10
 8012ba2:	b29b      	uxth	r3, r3
 8012ba4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ba8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012bac:	b29a      	uxth	r2, r3
 8012bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012bb2:	801a      	strh	r2, [r3, #0]
 8012bb4:	e3e1      	b.n	801337a <USB_EPStartXfer+0x15ec>
 8012bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d116      	bne.n	8012bec <USB_EPStartXfer+0xe5e>
 8012bbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012bc2:	881b      	ldrh	r3, [r3, #0]
 8012bc4:	b29b      	uxth	r3, r3
 8012bc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012bca:	b29a      	uxth	r2, r3
 8012bcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012bd0:	801a      	strh	r2, [r3, #0]
 8012bd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012bd6:	881b      	ldrh	r3, [r3, #0]
 8012bd8:	b29b      	uxth	r3, r3
 8012bda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012bde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012be2:	b29a      	uxth	r2, r3
 8012be4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012be8:	801a      	strh	r2, [r3, #0]
 8012bea:	e3c6      	b.n	801337a <USB_EPStartXfer+0x15ec>
 8012bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012bf0:	085b      	lsrs	r3, r3, #1
 8012bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012bfa:	f003 0301 	and.w	r3, r3, #1
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d004      	beq.n	8012c0c <USB_EPStartXfer+0xe7e>
 8012c02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012c06:	3301      	adds	r3, #1
 8012c08:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012c0c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8012c10:	b29b      	uxth	r3, r3
 8012c12:	029b      	lsls	r3, r3, #10
 8012c14:	b29a      	uxth	r2, r3
 8012c16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012c1a:	801a      	strh	r2, [r3, #0]
 8012c1c:	e3ad      	b.n	801337a <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012c1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	78db      	ldrb	r3, [r3, #3]
 8012c2a:	2b02      	cmp	r3, #2
 8012c2c:	f040 8200 	bne.w	8013030 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8012c30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	785b      	ldrb	r3, [r3, #1]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	f040 8091 	bne.w	8012d64 <USB_EPStartXfer+0xfd6>
 8012c42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8012c50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012c5e:	b29b      	uxth	r3, r3
 8012c60:	461a      	mov	r2, r3
 8012c62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012c66:	4413      	add	r3, r2
 8012c68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8012c6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	781b      	ldrb	r3, [r3, #0]
 8012c78:	00da      	lsls	r2, r3, #3
 8012c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012c7e:	4413      	add	r3, r2
 8012c80:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012c84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8012c88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	691b      	ldr	r3, [r3, #16]
 8012c94:	2b3e      	cmp	r3, #62	; 0x3e
 8012c96:	d925      	bls.n	8012ce4 <USB_EPStartXfer+0xf56>
 8012c98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	691b      	ldr	r3, [r3, #16]
 8012ca4:	095b      	lsrs	r3, r3, #5
 8012ca6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012caa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012cae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	691b      	ldr	r3, [r3, #16]
 8012cb6:	f003 031f 	and.w	r3, r3, #31
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d104      	bne.n	8012cc8 <USB_EPStartXfer+0xf3a>
 8012cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012cc2:	3b01      	subs	r3, #1
 8012cc4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012ccc:	b29b      	uxth	r3, r3
 8012cce:	029b      	lsls	r3, r3, #10
 8012cd0:	b29b      	uxth	r3, r3
 8012cd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012cd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012cda:	b29a      	uxth	r2, r3
 8012cdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012ce0:	801a      	strh	r2, [r3, #0]
 8012ce2:	e074      	b.n	8012dce <USB_EPStartXfer+0x1040>
 8012ce4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ce8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012cec:	681b      	ldr	r3, [r3, #0]
 8012cee:	691b      	ldr	r3, [r3, #16]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d116      	bne.n	8012d22 <USB_EPStartXfer+0xf94>
 8012cf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012cf8:	881b      	ldrh	r3, [r3, #0]
 8012cfa:	b29b      	uxth	r3, r3
 8012cfc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012d00:	b29a      	uxth	r2, r3
 8012d02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012d06:	801a      	strh	r2, [r3, #0]
 8012d08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012d0c:	881b      	ldrh	r3, [r3, #0]
 8012d0e:	b29b      	uxth	r3, r3
 8012d10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d18:	b29a      	uxth	r2, r3
 8012d1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012d1e:	801a      	strh	r2, [r3, #0]
 8012d20:	e055      	b.n	8012dce <USB_EPStartXfer+0x1040>
 8012d22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	691b      	ldr	r3, [r3, #16]
 8012d2e:	085b      	lsrs	r3, r3, #1
 8012d30:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012d34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	691b      	ldr	r3, [r3, #16]
 8012d40:	f003 0301 	and.w	r3, r3, #1
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d004      	beq.n	8012d52 <USB_EPStartXfer+0xfc4>
 8012d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012d4c:	3301      	adds	r3, #1
 8012d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012d56:	b29b      	uxth	r3, r3
 8012d58:	029b      	lsls	r3, r3, #10
 8012d5a:	b29a      	uxth	r2, r3
 8012d5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012d60:	801a      	strh	r2, [r3, #0]
 8012d62:	e034      	b.n	8012dce <USB_EPStartXfer+0x1040>
 8012d64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	785b      	ldrb	r3, [r3, #1]
 8012d70:	2b01      	cmp	r3, #1
 8012d72:	d12c      	bne.n	8012dce <USB_EPStartXfer+0x1040>
 8012d74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8012d82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012d86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012d90:	b29b      	uxth	r3, r3
 8012d92:	461a      	mov	r2, r3
 8012d94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012d98:	4413      	add	r3, r2
 8012d9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8012d9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012da2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	781b      	ldrb	r3, [r3, #0]
 8012daa:	00da      	lsls	r2, r3, #3
 8012dac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012db0:	4413      	add	r3, r2
 8012db2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8012db6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8012dba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012dbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	691b      	ldr	r3, [r3, #16]
 8012dc6:	b29a      	uxth	r2, r3
 8012dc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8012dcc:	801a      	strh	r2, [r3, #0]
 8012dce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012dd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8012ddc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012de0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	785b      	ldrb	r3, [r3, #1]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	f040 8091 	bne.w	8012f10 <USB_EPStartXfer+0x1182>
 8012dee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012df2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012dfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e00:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012e0a:	b29b      	uxth	r3, r3
 8012e0c:	461a      	mov	r2, r3
 8012e0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012e12:	4413      	add	r3, r2
 8012e14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012e18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	781b      	ldrb	r3, [r3, #0]
 8012e24:	00da      	lsls	r2, r3, #3
 8012e26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012e2a:	4413      	add	r3, r2
 8012e2c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8012e30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8012e34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	691b      	ldr	r3, [r3, #16]
 8012e40:	2b3e      	cmp	r3, #62	; 0x3e
 8012e42:	d925      	bls.n	8012e90 <USB_EPStartXfer+0x1102>
 8012e44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	691b      	ldr	r3, [r3, #16]
 8012e50:	095b      	lsrs	r3, r3, #5
 8012e52:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012e56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	691b      	ldr	r3, [r3, #16]
 8012e62:	f003 031f 	and.w	r3, r3, #31
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d104      	bne.n	8012e74 <USB_EPStartXfer+0x10e6>
 8012e6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012e6e:	3b01      	subs	r3, #1
 8012e70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012e78:	b29b      	uxth	r3, r3
 8012e7a:	029b      	lsls	r3, r3, #10
 8012e7c:	b29b      	uxth	r3, r3
 8012e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012e86:	b29a      	uxth	r2, r3
 8012e88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012e8c:	801a      	strh	r2, [r3, #0]
 8012e8e:	e06d      	b.n	8012f6c <USB_EPStartXfer+0x11de>
 8012e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	691b      	ldr	r3, [r3, #16]
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d116      	bne.n	8012ece <USB_EPStartXfer+0x1140>
 8012ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012ea4:	881b      	ldrh	r3, [r3, #0]
 8012ea6:	b29b      	uxth	r3, r3
 8012ea8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8012eac:	b29a      	uxth	r2, r3
 8012eae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012eb2:	801a      	strh	r2, [r3, #0]
 8012eb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012eb8:	881b      	ldrh	r3, [r3, #0]
 8012eba:	b29b      	uxth	r3, r3
 8012ebc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ec0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ec4:	b29a      	uxth	r2, r3
 8012ec6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012eca:	801a      	strh	r2, [r3, #0]
 8012ecc:	e04e      	b.n	8012f6c <USB_EPStartXfer+0x11de>
 8012ece:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ed2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	691b      	ldr	r3, [r3, #16]
 8012eda:	085b      	lsrs	r3, r3, #1
 8012edc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012ee0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012ee4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	691b      	ldr	r3, [r3, #16]
 8012eec:	f003 0301 	and.w	r3, r3, #1
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d004      	beq.n	8012efe <USB_EPStartXfer+0x1170>
 8012ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012ef8:	3301      	adds	r3, #1
 8012efa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012f02:	b29b      	uxth	r3, r3
 8012f04:	029b      	lsls	r3, r3, #10
 8012f06:	b29a      	uxth	r2, r3
 8012f08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012f0c:	801a      	strh	r2, [r3, #0]
 8012f0e:	e02d      	b.n	8012f6c <USB_EPStartXfer+0x11de>
 8012f10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	785b      	ldrb	r3, [r3, #1]
 8012f1c:	2b01      	cmp	r3, #1
 8012f1e:	d125      	bne.n	8012f6c <USB_EPStartXfer+0x11de>
 8012f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012f2e:	b29b      	uxth	r3, r3
 8012f30:	461a      	mov	r2, r3
 8012f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012f36:	4413      	add	r3, r2
 8012f38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8012f3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	00da      	lsls	r2, r3, #3
 8012f4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012f4e:	4413      	add	r3, r2
 8012f50:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8012f54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8012f58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	691b      	ldr	r3, [r3, #16]
 8012f64:	b29a      	uxth	r2, r3
 8012f66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012f6a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012f6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	69db      	ldr	r3, [r3, #28]
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	f000 81fe 	beq.w	801337a <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012f7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012f8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	781b      	ldrb	r3, [r3, #0]
 8012f94:	009b      	lsls	r3, r3, #2
 8012f96:	4413      	add	r3, r2
 8012f98:	881b      	ldrh	r3, [r3, #0]
 8012f9a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012f9e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d005      	beq.n	8012fb6 <USB_EPStartXfer+0x1228>
 8012faa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d10d      	bne.n	8012fd2 <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012fb6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012fba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	f040 81db 	bne.w	801337a <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012fc4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8012fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	f040 81d4 	bne.w	801337a <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012fd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012fd6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012fda:	681a      	ldr	r2, [r3, #0]
 8012fdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012fe0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	781b      	ldrb	r3, [r3, #0]
 8012fe8:	009b      	lsls	r3, r3, #2
 8012fea:	4413      	add	r3, r2
 8012fec:	881b      	ldrh	r3, [r3, #0]
 8012fee:	b29b      	uxth	r3, r3
 8012ff0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012ff8:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8012ffc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013000:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013004:	681a      	ldr	r2, [r3, #0]
 8013006:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801300a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	781b      	ldrb	r3, [r3, #0]
 8013012:	009b      	lsls	r3, r3, #2
 8013014:	441a      	add	r2, r3
 8013016:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 801301a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801301e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013022:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013026:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801302a:	b29b      	uxth	r3, r3
 801302c:	8013      	strh	r3, [r2, #0]
 801302e:	e1a4      	b.n	801337a <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8013030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013034:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	78db      	ldrb	r3, [r3, #3]
 801303c:	2b01      	cmp	r3, #1
 801303e:	f040 819a 	bne.w	8013376 <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8013042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013046:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	699a      	ldr	r2, [r3, #24]
 801304e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013052:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	691b      	ldr	r3, [r3, #16]
 801305a:	429a      	cmp	r2, r3
 801305c:	d917      	bls.n	801308e <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 801305e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013062:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	691b      	ldr	r3, [r3, #16]
 801306a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 801306e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013072:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	699a      	ldr	r2, [r3, #24]
 801307a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801307e:	1ad2      	subs	r2, r2, r3
 8013080:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013084:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	619a      	str	r2, [r3, #24]
 801308c:	e00e      	b.n	80130ac <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 801308e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013092:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	699b      	ldr	r3, [r3, #24]
 801309a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 801309e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80130a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	2200      	movs	r2, #0
 80130aa:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80130ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80130b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	785b      	ldrb	r3, [r3, #1]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d178      	bne.n	80131ae <USB_EPStartXfer+0x1420>
 80130bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80130c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80130c4:	681b      	ldr	r3, [r3, #0]
 80130c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80130ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80130ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80130d8:	b29b      	uxth	r3, r3
 80130da:	461a      	mov	r2, r3
 80130dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80130e0:	4413      	add	r3, r2
 80130e2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80130e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80130ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	781b      	ldrb	r3, [r3, #0]
 80130f2:	00da      	lsls	r2, r3, #3
 80130f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80130f8:	4413      	add	r3, r2
 80130fa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80130fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8013102:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013106:	2b3e      	cmp	r3, #62	; 0x3e
 8013108:	d91d      	bls.n	8013146 <USB_EPStartXfer+0x13b8>
 801310a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801310e:	095b      	lsrs	r3, r3, #5
 8013110:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8013114:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013118:	f003 031f 	and.w	r3, r3, #31
 801311c:	2b00      	cmp	r3, #0
 801311e:	d104      	bne.n	801312a <USB_EPStartXfer+0x139c>
 8013120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013124:	3b01      	subs	r3, #1
 8013126:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801312a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801312e:	b29b      	uxth	r3, r3
 8013130:	029b      	lsls	r3, r3, #10
 8013132:	b29b      	uxth	r3, r3
 8013134:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013138:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801313c:	b29a      	uxth	r2, r3
 801313e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013142:	801a      	strh	r2, [r3, #0]
 8013144:	e064      	b.n	8013210 <USB_EPStartXfer+0x1482>
 8013146:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801314a:	2b00      	cmp	r3, #0
 801314c:	d116      	bne.n	801317c <USB_EPStartXfer+0x13ee>
 801314e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013152:	881b      	ldrh	r3, [r3, #0]
 8013154:	b29b      	uxth	r3, r3
 8013156:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801315a:	b29a      	uxth	r2, r3
 801315c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013160:	801a      	strh	r2, [r3, #0]
 8013162:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013166:	881b      	ldrh	r3, [r3, #0]
 8013168:	b29b      	uxth	r3, r3
 801316a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801316e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013172:	b29a      	uxth	r2, r3
 8013174:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013178:	801a      	strh	r2, [r3, #0]
 801317a:	e049      	b.n	8013210 <USB_EPStartXfer+0x1482>
 801317c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013180:	085b      	lsrs	r3, r3, #1
 8013182:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8013186:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801318a:	f003 0301 	and.w	r3, r3, #1
 801318e:	2b00      	cmp	r3, #0
 8013190:	d004      	beq.n	801319c <USB_EPStartXfer+0x140e>
 8013192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013196:	3301      	adds	r3, #1
 8013198:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801319c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80131a0:	b29b      	uxth	r3, r3
 80131a2:	029b      	lsls	r3, r3, #10
 80131a4:	b29a      	uxth	r2, r3
 80131a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80131aa:	801a      	strh	r2, [r3, #0]
 80131ac:	e030      	b.n	8013210 <USB_EPStartXfer+0x1482>
 80131ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	785b      	ldrb	r3, [r3, #1]
 80131ba:	2b01      	cmp	r3, #1
 80131bc:	d128      	bne.n	8013210 <USB_EPStartXfer+0x1482>
 80131be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80131cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80131da:	b29b      	uxth	r3, r3
 80131dc:	461a      	mov	r2, r3
 80131de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80131e2:	4413      	add	r3, r2
 80131e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80131e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80131ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	781b      	ldrb	r3, [r3, #0]
 80131f4:	00da      	lsls	r2, r3, #3
 80131f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80131fa:	4413      	add	r3, r2
 80131fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8013200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8013204:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013208:	b29a      	uxth	r2, r3
 801320a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801320e:	801a      	strh	r2, [r3, #0]
 8013210:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013214:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801321e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013222:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	785b      	ldrb	r3, [r3, #1]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d178      	bne.n	8013320 <USB_EPStartXfer+0x1592>
 801322e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013232:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801323c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013240:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801324a:	b29b      	uxth	r3, r3
 801324c:	461a      	mov	r2, r3
 801324e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8013252:	4413      	add	r3, r2
 8013254:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8013258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801325c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	781b      	ldrb	r3, [r3, #0]
 8013264:	00da      	lsls	r2, r3, #3
 8013266:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801326a:	4413      	add	r3, r2
 801326c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8013270:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8013274:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013278:	2b3e      	cmp	r3, #62	; 0x3e
 801327a:	d91d      	bls.n	80132b8 <USB_EPStartXfer+0x152a>
 801327c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8013280:	095b      	lsrs	r3, r3, #5
 8013282:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8013286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801328a:	f003 031f 	and.w	r3, r3, #31
 801328e:	2b00      	cmp	r3, #0
 8013290:	d104      	bne.n	801329c <USB_EPStartXfer+0x150e>
 8013292:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013296:	3b01      	subs	r3, #1
 8013298:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801329c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80132a0:	b29b      	uxth	r3, r3
 80132a2:	029b      	lsls	r3, r3, #10
 80132a4:	b29b      	uxth	r3, r3
 80132a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80132aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80132ae:	b29a      	uxth	r2, r3
 80132b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80132b4:	801a      	strh	r2, [r3, #0]
 80132b6:	e060      	b.n	801337a <USB_EPStartXfer+0x15ec>
 80132b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d116      	bne.n	80132ee <USB_EPStartXfer+0x1560>
 80132c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80132c4:	881b      	ldrh	r3, [r3, #0]
 80132c6:	b29b      	uxth	r3, r3
 80132c8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80132cc:	b29a      	uxth	r2, r3
 80132ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80132d2:	801a      	strh	r2, [r3, #0]
 80132d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80132d8:	881b      	ldrh	r3, [r3, #0]
 80132da:	b29b      	uxth	r3, r3
 80132dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80132e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80132e4:	b29a      	uxth	r2, r3
 80132e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80132ea:	801a      	strh	r2, [r3, #0]
 80132ec:	e045      	b.n	801337a <USB_EPStartXfer+0x15ec>
 80132ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80132f2:	085b      	lsrs	r3, r3, #1
 80132f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80132f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80132fc:	f003 0301 	and.w	r3, r3, #1
 8013300:	2b00      	cmp	r3, #0
 8013302:	d004      	beq.n	801330e <USB_EPStartXfer+0x1580>
 8013304:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013308:	3301      	adds	r3, #1
 801330a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801330e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013312:	b29b      	uxth	r3, r3
 8013314:	029b      	lsls	r3, r3, #10
 8013316:	b29a      	uxth	r2, r3
 8013318:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801331c:	801a      	strh	r2, [r3, #0]
 801331e:	e02c      	b.n	801337a <USB_EPStartXfer+0x15ec>
 8013320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	785b      	ldrb	r3, [r3, #1]
 801332c:	2b01      	cmp	r3, #1
 801332e:	d124      	bne.n	801337a <USB_EPStartXfer+0x15ec>
 8013330:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013334:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801333e:	b29b      	uxth	r3, r3
 8013340:	461a      	mov	r2, r3
 8013342:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013346:	4413      	add	r3, r2
 8013348:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801334c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013350:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	781b      	ldrb	r3, [r3, #0]
 8013358:	00da      	lsls	r2, r3, #3
 801335a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801335e:	4413      	add	r3, r2
 8013360:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8013364:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8013368:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801336c:	b29a      	uxth	r2, r3
 801336e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8013372:	801a      	strh	r2, [r3, #0]
 8013374:	e001      	b.n	801337a <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 8013376:	2301      	movs	r3, #1
 8013378:	e03a      	b.n	80133f0 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801337a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801337e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013382:	681a      	ldr	r2, [r3, #0]
 8013384:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8013388:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	781b      	ldrb	r3, [r3, #0]
 8013390:	009b      	lsls	r3, r3, #2
 8013392:	4413      	add	r3, r2
 8013394:	881b      	ldrh	r3, [r3, #0]
 8013396:	b29b      	uxth	r3, r3
 8013398:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801339c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80133a0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80133a4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80133a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80133ac:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80133b0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80133b4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80133b8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80133bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80133c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80133c4:	681a      	ldr	r2, [r3, #0]
 80133c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80133ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	781b      	ldrb	r3, [r3, #0]
 80133d2:	009b      	lsls	r3, r3, #2
 80133d4:	441a      	add	r2, r3
 80133d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80133da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80133de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80133e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80133e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133ea:	b29b      	uxth	r3, r3
 80133ec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80133ee:	2300      	movs	r3, #0
}
 80133f0:	4618      	mov	r0, r3
 80133f2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80133f6:	46bd      	mov	sp, r7
 80133f8:	bd80      	pop	{r7, pc}

080133fa <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80133fa:	b480      	push	{r7}
 80133fc:	b085      	sub	sp, #20
 80133fe:	af00      	add	r7, sp, #0
 8013400:	6078      	str	r0, [r7, #4]
 8013402:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8013404:	683b      	ldr	r3, [r7, #0]
 8013406:	785b      	ldrb	r3, [r3, #1]
 8013408:	2b00      	cmp	r3, #0
 801340a:	d020      	beq.n	801344e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801340c:	687a      	ldr	r2, [r7, #4]
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	781b      	ldrb	r3, [r3, #0]
 8013412:	009b      	lsls	r3, r3, #2
 8013414:	4413      	add	r3, r2
 8013416:	881b      	ldrh	r3, [r3, #0]
 8013418:	b29b      	uxth	r3, r3
 801341a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801341e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013422:	81bb      	strh	r3, [r7, #12]
 8013424:	89bb      	ldrh	r3, [r7, #12]
 8013426:	f083 0310 	eor.w	r3, r3, #16
 801342a:	81bb      	strh	r3, [r7, #12]
 801342c:	687a      	ldr	r2, [r7, #4]
 801342e:	683b      	ldr	r3, [r7, #0]
 8013430:	781b      	ldrb	r3, [r3, #0]
 8013432:	009b      	lsls	r3, r3, #2
 8013434:	441a      	add	r2, r3
 8013436:	89bb      	ldrh	r3, [r7, #12]
 8013438:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801343c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013440:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013448:	b29b      	uxth	r3, r3
 801344a:	8013      	strh	r3, [r2, #0]
 801344c:	e01f      	b.n	801348e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801344e:	687a      	ldr	r2, [r7, #4]
 8013450:	683b      	ldr	r3, [r7, #0]
 8013452:	781b      	ldrb	r3, [r3, #0]
 8013454:	009b      	lsls	r3, r3, #2
 8013456:	4413      	add	r3, r2
 8013458:	881b      	ldrh	r3, [r3, #0]
 801345a:	b29b      	uxth	r3, r3
 801345c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013464:	81fb      	strh	r3, [r7, #14]
 8013466:	89fb      	ldrh	r3, [r7, #14]
 8013468:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801346c:	81fb      	strh	r3, [r7, #14]
 801346e:	687a      	ldr	r2, [r7, #4]
 8013470:	683b      	ldr	r3, [r7, #0]
 8013472:	781b      	ldrb	r3, [r3, #0]
 8013474:	009b      	lsls	r3, r3, #2
 8013476:	441a      	add	r2, r3
 8013478:	89fb      	ldrh	r3, [r7, #14]
 801347a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801347e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801348a:	b29b      	uxth	r3, r3
 801348c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801348e:	2300      	movs	r3, #0
}
 8013490:	4618      	mov	r0, r3
 8013492:	3714      	adds	r7, #20
 8013494:	46bd      	mov	sp, r7
 8013496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801349a:	4770      	bx	lr

0801349c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801349c:	b480      	push	{r7}
 801349e:	b087      	sub	sp, #28
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	6078      	str	r0, [r7, #4]
 80134a4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	7b1b      	ldrb	r3, [r3, #12]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	f040 809d 	bne.w	80135ea <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	785b      	ldrb	r3, [r3, #1]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d04c      	beq.n	8013552 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80134b8:	687a      	ldr	r2, [r7, #4]
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	781b      	ldrb	r3, [r3, #0]
 80134be:	009b      	lsls	r3, r3, #2
 80134c0:	4413      	add	r3, r2
 80134c2:	881b      	ldrh	r3, [r3, #0]
 80134c4:	823b      	strh	r3, [r7, #16]
 80134c6:	8a3b      	ldrh	r3, [r7, #16]
 80134c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d01b      	beq.n	8013508 <USB_EPClearStall+0x6c>
 80134d0:	687a      	ldr	r2, [r7, #4]
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	781b      	ldrb	r3, [r3, #0]
 80134d6:	009b      	lsls	r3, r3, #2
 80134d8:	4413      	add	r3, r2
 80134da:	881b      	ldrh	r3, [r3, #0]
 80134dc:	b29b      	uxth	r3, r3
 80134de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80134e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80134e6:	81fb      	strh	r3, [r7, #14]
 80134e8:	687a      	ldr	r2, [r7, #4]
 80134ea:	683b      	ldr	r3, [r7, #0]
 80134ec:	781b      	ldrb	r3, [r3, #0]
 80134ee:	009b      	lsls	r3, r3, #2
 80134f0:	441a      	add	r2, r3
 80134f2:	89fb      	ldrh	r3, [r7, #14]
 80134f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80134f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80134fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013500:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8013504:	b29b      	uxth	r3, r3
 8013506:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	78db      	ldrb	r3, [r3, #3]
 801350c:	2b01      	cmp	r3, #1
 801350e:	d06c      	beq.n	80135ea <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8013510:	687a      	ldr	r2, [r7, #4]
 8013512:	683b      	ldr	r3, [r7, #0]
 8013514:	781b      	ldrb	r3, [r3, #0]
 8013516:	009b      	lsls	r3, r3, #2
 8013518:	4413      	add	r3, r2
 801351a:	881b      	ldrh	r3, [r3, #0]
 801351c:	b29b      	uxth	r3, r3
 801351e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013526:	81bb      	strh	r3, [r7, #12]
 8013528:	89bb      	ldrh	r3, [r7, #12]
 801352a:	f083 0320 	eor.w	r3, r3, #32
 801352e:	81bb      	strh	r3, [r7, #12]
 8013530:	687a      	ldr	r2, [r7, #4]
 8013532:	683b      	ldr	r3, [r7, #0]
 8013534:	781b      	ldrb	r3, [r3, #0]
 8013536:	009b      	lsls	r3, r3, #2
 8013538:	441a      	add	r2, r3
 801353a:	89bb      	ldrh	r3, [r7, #12]
 801353c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013540:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013544:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801354c:	b29b      	uxth	r3, r3
 801354e:	8013      	strh	r3, [r2, #0]
 8013550:	e04b      	b.n	80135ea <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8013552:	687a      	ldr	r2, [r7, #4]
 8013554:	683b      	ldr	r3, [r7, #0]
 8013556:	781b      	ldrb	r3, [r3, #0]
 8013558:	009b      	lsls	r3, r3, #2
 801355a:	4413      	add	r3, r2
 801355c:	881b      	ldrh	r3, [r3, #0]
 801355e:	82fb      	strh	r3, [r7, #22]
 8013560:	8afb      	ldrh	r3, [r7, #22]
 8013562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013566:	2b00      	cmp	r3, #0
 8013568:	d01b      	beq.n	80135a2 <USB_EPClearStall+0x106>
 801356a:	687a      	ldr	r2, [r7, #4]
 801356c:	683b      	ldr	r3, [r7, #0]
 801356e:	781b      	ldrb	r3, [r3, #0]
 8013570:	009b      	lsls	r3, r3, #2
 8013572:	4413      	add	r3, r2
 8013574:	881b      	ldrh	r3, [r3, #0]
 8013576:	b29b      	uxth	r3, r3
 8013578:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801357c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013580:	82bb      	strh	r3, [r7, #20]
 8013582:	687a      	ldr	r2, [r7, #4]
 8013584:	683b      	ldr	r3, [r7, #0]
 8013586:	781b      	ldrb	r3, [r3, #0]
 8013588:	009b      	lsls	r3, r3, #2
 801358a:	441a      	add	r2, r3
 801358c:	8abb      	ldrh	r3, [r7, #20]
 801358e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8013592:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8013596:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801359a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801359e:	b29b      	uxth	r3, r3
 80135a0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80135a2:	687a      	ldr	r2, [r7, #4]
 80135a4:	683b      	ldr	r3, [r7, #0]
 80135a6:	781b      	ldrb	r3, [r3, #0]
 80135a8:	009b      	lsls	r3, r3, #2
 80135aa:	4413      	add	r3, r2
 80135ac:	881b      	ldrh	r3, [r3, #0]
 80135ae:	b29b      	uxth	r3, r3
 80135b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80135b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80135b8:	827b      	strh	r3, [r7, #18]
 80135ba:	8a7b      	ldrh	r3, [r7, #18]
 80135bc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80135c0:	827b      	strh	r3, [r7, #18]
 80135c2:	8a7b      	ldrh	r3, [r7, #18]
 80135c4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80135c8:	827b      	strh	r3, [r7, #18]
 80135ca:	687a      	ldr	r2, [r7, #4]
 80135cc:	683b      	ldr	r3, [r7, #0]
 80135ce:	781b      	ldrb	r3, [r3, #0]
 80135d0:	009b      	lsls	r3, r3, #2
 80135d2:	441a      	add	r2, r3
 80135d4:	8a7b      	ldrh	r3, [r7, #18]
 80135d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80135da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80135de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80135e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80135e6:	b29b      	uxth	r3, r3
 80135e8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80135ea:	2300      	movs	r3, #0
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	371c      	adds	r7, #28
 80135f0:	46bd      	mov	sp, r7
 80135f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135f6:	4770      	bx	lr

080135f8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80135f8:	b480      	push	{r7}
 80135fa:	b083      	sub	sp, #12
 80135fc:	af00      	add	r7, sp, #0
 80135fe:	6078      	str	r0, [r7, #4]
 8013600:	460b      	mov	r3, r1
 8013602:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8013604:	78fb      	ldrb	r3, [r7, #3]
 8013606:	2b00      	cmp	r3, #0
 8013608:	d103      	bne.n	8013612 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	2280      	movs	r2, #128	; 0x80
 801360e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8013612:	2300      	movs	r3, #0
}
 8013614:	4618      	mov	r0, r3
 8013616:	370c      	adds	r7, #12
 8013618:	46bd      	mov	sp, r7
 801361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801361e:	4770      	bx	lr

08013620 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8013620:	b480      	push	{r7}
 8013622:	b083      	sub	sp, #12
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 801362e:	b29b      	uxth	r3, r3
 8013630:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013634:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013638:	b29a      	uxth	r2, r3
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8013640:	2300      	movs	r3, #0
}
 8013642:	4618      	mov	r0, r3
 8013644:	370c      	adds	r7, #12
 8013646:	46bd      	mov	sp, r7
 8013648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801364c:	4770      	bx	lr

0801364e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 801364e:	b480      	push	{r7}
 8013650:	b085      	sub	sp, #20
 8013652:	af00      	add	r7, sp, #0
 8013654:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801365c:	b29b      	uxth	r3, r3
 801365e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8013660:	68fb      	ldr	r3, [r7, #12]
}
 8013662:	4618      	mov	r0, r3
 8013664:	3714      	adds	r7, #20
 8013666:	46bd      	mov	sp, r7
 8013668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366c:	4770      	bx	lr

0801366e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801366e:	b480      	push	{r7}
 8013670:	b08d      	sub	sp, #52	; 0x34
 8013672:	af00      	add	r7, sp, #0
 8013674:	60f8      	str	r0, [r7, #12]
 8013676:	60b9      	str	r1, [r7, #8]
 8013678:	4611      	mov	r1, r2
 801367a:	461a      	mov	r2, r3
 801367c:	460b      	mov	r3, r1
 801367e:	80fb      	strh	r3, [r7, #6]
 8013680:	4613      	mov	r3, r2
 8013682:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8013684:	88bb      	ldrh	r3, [r7, #4]
 8013686:	3301      	adds	r3, #1
 8013688:	085b      	lsrs	r3, r3, #1
 801368a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013690:	68bb      	ldr	r3, [r7, #8]
 8013692:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013694:	88fa      	ldrh	r2, [r7, #6]
 8013696:	69fb      	ldr	r3, [r7, #28]
 8013698:	4413      	add	r3, r2
 801369a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801369e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80136a0:	6a3b      	ldr	r3, [r7, #32]
 80136a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80136a4:	e01b      	b.n	80136de <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 80136a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136a8:	781b      	ldrb	r3, [r3, #0]
 80136aa:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80136ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ae:	3301      	adds	r3, #1
 80136b0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80136b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136b4:	781b      	ldrb	r3, [r3, #0]
 80136b6:	b29b      	uxth	r3, r3
 80136b8:	021b      	lsls	r3, r3, #8
 80136ba:	b29b      	uxth	r3, r3
 80136bc:	461a      	mov	r2, r3
 80136be:	69bb      	ldr	r3, [r7, #24]
 80136c0:	4313      	orrs	r3, r2
 80136c2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80136c4:	697b      	ldr	r3, [r7, #20]
 80136c6:	b29a      	uxth	r2, r3
 80136c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ca:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80136cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ce:	3302      	adds	r3, #2
 80136d0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80136d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136d4:	3301      	adds	r3, #1
 80136d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80136d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136da:	3b01      	subs	r3, #1
 80136dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80136de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d1e0      	bne.n	80136a6 <USB_WritePMA+0x38>
  }
}
 80136e4:	bf00      	nop
 80136e6:	bf00      	nop
 80136e8:	3734      	adds	r7, #52	; 0x34
 80136ea:	46bd      	mov	sp, r7
 80136ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f0:	4770      	bx	lr

080136f2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80136f2:	b480      	push	{r7}
 80136f4:	b08b      	sub	sp, #44	; 0x2c
 80136f6:	af00      	add	r7, sp, #0
 80136f8:	60f8      	str	r0, [r7, #12]
 80136fa:	60b9      	str	r1, [r7, #8]
 80136fc:	4611      	mov	r1, r2
 80136fe:	461a      	mov	r2, r3
 8013700:	460b      	mov	r3, r1
 8013702:	80fb      	strh	r3, [r7, #6]
 8013704:	4613      	mov	r3, r2
 8013706:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8013708:	88bb      	ldrh	r3, [r7, #4]
 801370a:	085b      	lsrs	r3, r3, #1
 801370c:	b29b      	uxth	r3, r3
 801370e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013714:	68bb      	ldr	r3, [r7, #8]
 8013716:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013718:	88fa      	ldrh	r2, [r7, #6]
 801371a:	697b      	ldr	r3, [r7, #20]
 801371c:	4413      	add	r3, r2
 801371e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8013722:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8013724:	69bb      	ldr	r3, [r7, #24]
 8013726:	627b      	str	r3, [r7, #36]	; 0x24
 8013728:	e018      	b.n	801375c <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 801372a:	6a3b      	ldr	r3, [r7, #32]
 801372c:	881b      	ldrh	r3, [r3, #0]
 801372e:	b29b      	uxth	r3, r3
 8013730:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013732:	6a3b      	ldr	r3, [r7, #32]
 8013734:	3302      	adds	r3, #2
 8013736:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8013738:	693b      	ldr	r3, [r7, #16]
 801373a:	b2da      	uxtb	r2, r3
 801373c:	69fb      	ldr	r3, [r7, #28]
 801373e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013740:	69fb      	ldr	r3, [r7, #28]
 8013742:	3301      	adds	r3, #1
 8013744:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8013746:	693b      	ldr	r3, [r7, #16]
 8013748:	0a1b      	lsrs	r3, r3, #8
 801374a:	b2da      	uxtb	r2, r3
 801374c:	69fb      	ldr	r3, [r7, #28]
 801374e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013750:	69fb      	ldr	r3, [r7, #28]
 8013752:	3301      	adds	r3, #1
 8013754:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8013756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013758:	3b01      	subs	r3, #1
 801375a:	627b      	str	r3, [r7, #36]	; 0x24
 801375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801375e:	2b00      	cmp	r3, #0
 8013760:	d1e3      	bne.n	801372a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8013762:	88bb      	ldrh	r3, [r7, #4]
 8013764:	f003 0301 	and.w	r3, r3, #1
 8013768:	b29b      	uxth	r3, r3
 801376a:	2b00      	cmp	r3, #0
 801376c:	d007      	beq.n	801377e <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 801376e:	6a3b      	ldr	r3, [r7, #32]
 8013770:	881b      	ldrh	r3, [r3, #0]
 8013772:	b29b      	uxth	r3, r3
 8013774:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8013776:	693b      	ldr	r3, [r7, #16]
 8013778:	b2da      	uxtb	r2, r3
 801377a:	69fb      	ldr	r3, [r7, #28]
 801377c:	701a      	strb	r2, [r3, #0]
  }
}
 801377e:	bf00      	nop
 8013780:	372c      	adds	r7, #44	; 0x2c
 8013782:	46bd      	mov	sp, r7
 8013784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013788:	4770      	bx	lr

0801378a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801378a:	b580      	push	{r7, lr}
 801378c:	b084      	sub	sp, #16
 801378e:	af00      	add	r7, sp, #0
 8013790:	6078      	str	r0, [r7, #4]
 8013792:	460b      	mov	r3, r1
 8013794:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013796:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801379a:	f004 f9bb 	bl	8017b14 <USBD_static_malloc>
 801379e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d105      	bne.n	80137b2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	2200      	movs	r2, #0
 80137aa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80137ae:	2302      	movs	r3, #2
 80137b0:	e066      	b.n	8013880 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	68fa      	ldr	r2, [r7, #12]
 80137b6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	7c1b      	ldrb	r3, [r3, #16]
 80137be:	2b00      	cmp	r3, #0
 80137c0:	d119      	bne.n	80137f6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80137c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80137c6:	2202      	movs	r2, #2
 80137c8:	2181      	movs	r1, #129	; 0x81
 80137ca:	6878      	ldr	r0, [r7, #4]
 80137cc:	f004 f847 	bl	801785e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	2201      	movs	r2, #1
 80137d4:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80137d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80137da:	2202      	movs	r2, #2
 80137dc:	2101      	movs	r1, #1
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f004 f83d 	bl	801785e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	2201      	movs	r2, #1
 80137e8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2210      	movs	r2, #16
 80137f0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80137f4:	e016      	b.n	8013824 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80137f6:	2340      	movs	r3, #64	; 0x40
 80137f8:	2202      	movs	r2, #2
 80137fa:	2181      	movs	r1, #129	; 0x81
 80137fc:	6878      	ldr	r0, [r7, #4]
 80137fe:	f004 f82e 	bl	801785e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	2201      	movs	r2, #1
 8013806:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013808:	2340      	movs	r3, #64	; 0x40
 801380a:	2202      	movs	r2, #2
 801380c:	2101      	movs	r1, #1
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	f004 f825 	bl	801785e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	2201      	movs	r2, #1
 8013818:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	2210      	movs	r2, #16
 8013820:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013824:	2308      	movs	r3, #8
 8013826:	2203      	movs	r2, #3
 8013828:	2182      	movs	r1, #130	; 0x82
 801382a:	6878      	ldr	r0, [r7, #4]
 801382c:	f004 f817 	bl	801785e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	2201      	movs	r2, #1
 8013834:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013842:	68fb      	ldr	r3, [r7, #12]
 8013844:	2200      	movs	r2, #0
 8013846:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	2200      	movs	r2, #0
 801384e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	7c1b      	ldrb	r3, [r3, #16]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d109      	bne.n	801386e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013864:	2101      	movs	r1, #1
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f004 f8e9 	bl	8017a3e <USBD_LL_PrepareReceive>
 801386c:	e007      	b.n	801387e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801386e:	68fb      	ldr	r3, [r7, #12]
 8013870:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013874:	2340      	movs	r3, #64	; 0x40
 8013876:	2101      	movs	r1, #1
 8013878:	6878      	ldr	r0, [r7, #4]
 801387a:	f004 f8e0 	bl	8017a3e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801387e:	2300      	movs	r3, #0
}
 8013880:	4618      	mov	r0, r3
 8013882:	3710      	adds	r7, #16
 8013884:	46bd      	mov	sp, r7
 8013886:	bd80      	pop	{r7, pc}

08013888 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b082      	sub	sp, #8
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
 8013890:	460b      	mov	r3, r1
 8013892:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013894:	2181      	movs	r1, #129	; 0x81
 8013896:	6878      	ldr	r0, [r7, #4]
 8013898:	f004 f807 	bl	80178aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	2200      	movs	r2, #0
 80138a0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80138a2:	2101      	movs	r1, #1
 80138a4:	6878      	ldr	r0, [r7, #4]
 80138a6:	f004 f800 	bl	80178aa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	2200      	movs	r2, #0
 80138ae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80138b2:	2182      	movs	r1, #130	; 0x82
 80138b4:	6878      	ldr	r0, [r7, #4]
 80138b6:	f003 fff8 	bl	80178aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	2200      	movs	r2, #0
 80138be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	2200      	movs	r2, #0
 80138c6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d00e      	beq.n	80138f2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80138da:	685b      	ldr	r3, [r3, #4]
 80138dc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80138e4:	4618      	mov	r0, r3
 80138e6:	f004 f923 	bl	8017b30 <USBD_static_free>
    pdev->pClassData = NULL;
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	2200      	movs	r2, #0
 80138ee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80138f2:	2300      	movs	r3, #0
}
 80138f4:	4618      	mov	r0, r3
 80138f6:	3708      	adds	r7, #8
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}

080138fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80138fc:	b580      	push	{r7, lr}
 80138fe:	b086      	sub	sp, #24
 8013900:	af00      	add	r7, sp, #0
 8013902:	6078      	str	r0, [r7, #4]
 8013904:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801390c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801390e:	2300      	movs	r3, #0
 8013910:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013912:	2300      	movs	r3, #0
 8013914:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013916:	2300      	movs	r3, #0
 8013918:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801391a:	693b      	ldr	r3, [r7, #16]
 801391c:	2b00      	cmp	r3, #0
 801391e:	d101      	bne.n	8013924 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013920:	2303      	movs	r3, #3
 8013922:	e0af      	b.n	8013a84 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013924:	683b      	ldr	r3, [r7, #0]
 8013926:	781b      	ldrb	r3, [r3, #0]
 8013928:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801392c:	2b00      	cmp	r3, #0
 801392e:	d03f      	beq.n	80139b0 <USBD_CDC_Setup+0xb4>
 8013930:	2b20      	cmp	r3, #32
 8013932:	f040 809f 	bne.w	8013a74 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013936:	683b      	ldr	r3, [r7, #0]
 8013938:	88db      	ldrh	r3, [r3, #6]
 801393a:	2b00      	cmp	r3, #0
 801393c:	d02e      	beq.n	801399c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801393e:	683b      	ldr	r3, [r7, #0]
 8013940:	781b      	ldrb	r3, [r3, #0]
 8013942:	b25b      	sxtb	r3, r3
 8013944:	2b00      	cmp	r3, #0
 8013946:	da16      	bge.n	8013976 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801394e:	689b      	ldr	r3, [r3, #8]
 8013950:	683a      	ldr	r2, [r7, #0]
 8013952:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013954:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013956:	683a      	ldr	r2, [r7, #0]
 8013958:	88d2      	ldrh	r2, [r2, #6]
 801395a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801395c:	683b      	ldr	r3, [r7, #0]
 801395e:	88db      	ldrh	r3, [r3, #6]
 8013960:	2b07      	cmp	r3, #7
 8013962:	bf28      	it	cs
 8013964:	2307      	movcs	r3, #7
 8013966:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013968:	693b      	ldr	r3, [r7, #16]
 801396a:	89fa      	ldrh	r2, [r7, #14]
 801396c:	4619      	mov	r1, r3
 801396e:	6878      	ldr	r0, [r7, #4]
 8013970:	f001 fa9f 	bl	8014eb2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013974:	e085      	b.n	8013a82 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013976:	683b      	ldr	r3, [r7, #0]
 8013978:	785a      	ldrb	r2, [r3, #1]
 801397a:	693b      	ldr	r3, [r7, #16]
 801397c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8013980:	683b      	ldr	r3, [r7, #0]
 8013982:	88db      	ldrh	r3, [r3, #6]
 8013984:	b2da      	uxtb	r2, r3
 8013986:	693b      	ldr	r3, [r7, #16]
 8013988:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 801398c:	6939      	ldr	r1, [r7, #16]
 801398e:	683b      	ldr	r3, [r7, #0]
 8013990:	88db      	ldrh	r3, [r3, #6]
 8013992:	461a      	mov	r2, r3
 8013994:	6878      	ldr	r0, [r7, #4]
 8013996:	f001 fab8 	bl	8014f0a <USBD_CtlPrepareRx>
      break;
 801399a:	e072      	b.n	8013a82 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80139a2:	689b      	ldr	r3, [r3, #8]
 80139a4:	683a      	ldr	r2, [r7, #0]
 80139a6:	7850      	ldrb	r0, [r2, #1]
 80139a8:	2200      	movs	r2, #0
 80139aa:	6839      	ldr	r1, [r7, #0]
 80139ac:	4798      	blx	r3
      break;
 80139ae:	e068      	b.n	8013a82 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80139b0:	683b      	ldr	r3, [r7, #0]
 80139b2:	785b      	ldrb	r3, [r3, #1]
 80139b4:	2b0b      	cmp	r3, #11
 80139b6:	d852      	bhi.n	8013a5e <USBD_CDC_Setup+0x162>
 80139b8:	a201      	add	r2, pc, #4	; (adr r2, 80139c0 <USBD_CDC_Setup+0xc4>)
 80139ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139be:	bf00      	nop
 80139c0:	080139f1 	.word	0x080139f1
 80139c4:	08013a6d 	.word	0x08013a6d
 80139c8:	08013a5f 	.word	0x08013a5f
 80139cc:	08013a5f 	.word	0x08013a5f
 80139d0:	08013a5f 	.word	0x08013a5f
 80139d4:	08013a5f 	.word	0x08013a5f
 80139d8:	08013a5f 	.word	0x08013a5f
 80139dc:	08013a5f 	.word	0x08013a5f
 80139e0:	08013a5f 	.word	0x08013a5f
 80139e4:	08013a5f 	.word	0x08013a5f
 80139e8:	08013a1b 	.word	0x08013a1b
 80139ec:	08013a45 	.word	0x08013a45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80139f6:	b2db      	uxtb	r3, r3
 80139f8:	2b03      	cmp	r3, #3
 80139fa:	d107      	bne.n	8013a0c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80139fc:	f107 030a 	add.w	r3, r7, #10
 8013a00:	2202      	movs	r2, #2
 8013a02:	4619      	mov	r1, r3
 8013a04:	6878      	ldr	r0, [r7, #4]
 8013a06:	f001 fa54 	bl	8014eb2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013a0a:	e032      	b.n	8013a72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013a0c:	6839      	ldr	r1, [r7, #0]
 8013a0e:	6878      	ldr	r0, [r7, #4]
 8013a10:	f001 f9de 	bl	8014dd0 <USBD_CtlError>
            ret = USBD_FAIL;
 8013a14:	2303      	movs	r3, #3
 8013a16:	75fb      	strb	r3, [r7, #23]
          break;
 8013a18:	e02b      	b.n	8013a72 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013a20:	b2db      	uxtb	r3, r3
 8013a22:	2b03      	cmp	r3, #3
 8013a24:	d107      	bne.n	8013a36 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013a26:	f107 030d 	add.w	r3, r7, #13
 8013a2a:	2201      	movs	r2, #1
 8013a2c:	4619      	mov	r1, r3
 8013a2e:	6878      	ldr	r0, [r7, #4]
 8013a30:	f001 fa3f 	bl	8014eb2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013a34:	e01d      	b.n	8013a72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013a36:	6839      	ldr	r1, [r7, #0]
 8013a38:	6878      	ldr	r0, [r7, #4]
 8013a3a:	f001 f9c9 	bl	8014dd0 <USBD_CtlError>
            ret = USBD_FAIL;
 8013a3e:	2303      	movs	r3, #3
 8013a40:	75fb      	strb	r3, [r7, #23]
          break;
 8013a42:	e016      	b.n	8013a72 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013a4a:	b2db      	uxtb	r3, r3
 8013a4c:	2b03      	cmp	r3, #3
 8013a4e:	d00f      	beq.n	8013a70 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013a50:	6839      	ldr	r1, [r7, #0]
 8013a52:	6878      	ldr	r0, [r7, #4]
 8013a54:	f001 f9bc 	bl	8014dd0 <USBD_CtlError>
            ret = USBD_FAIL;
 8013a58:	2303      	movs	r3, #3
 8013a5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013a5c:	e008      	b.n	8013a70 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013a5e:	6839      	ldr	r1, [r7, #0]
 8013a60:	6878      	ldr	r0, [r7, #4]
 8013a62:	f001 f9b5 	bl	8014dd0 <USBD_CtlError>
          ret = USBD_FAIL;
 8013a66:	2303      	movs	r3, #3
 8013a68:	75fb      	strb	r3, [r7, #23]
          break;
 8013a6a:	e002      	b.n	8013a72 <USBD_CDC_Setup+0x176>
          break;
 8013a6c:	bf00      	nop
 8013a6e:	e008      	b.n	8013a82 <USBD_CDC_Setup+0x186>
          break;
 8013a70:	bf00      	nop
      }
      break;
 8013a72:	e006      	b.n	8013a82 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013a74:	6839      	ldr	r1, [r7, #0]
 8013a76:	6878      	ldr	r0, [r7, #4]
 8013a78:	f001 f9aa 	bl	8014dd0 <USBD_CtlError>
      ret = USBD_FAIL;
 8013a7c:	2303      	movs	r3, #3
 8013a7e:	75fb      	strb	r3, [r7, #23]
      break;
 8013a80:	bf00      	nop
  }

  return (uint8_t)ret;
 8013a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a84:	4618      	mov	r0, r3
 8013a86:	3718      	adds	r7, #24
 8013a88:	46bd      	mov	sp, r7
 8013a8a:	bd80      	pop	{r7, pc}

08013a8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b084      	sub	sp, #16
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	6078      	str	r0, [r7, #4]
 8013a94:	460b      	mov	r3, r1
 8013a96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013a9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d101      	bne.n	8013aae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013aaa:	2303      	movs	r3, #3
 8013aac:	e04f      	b.n	8013b4e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013ab4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013ab6:	78fa      	ldrb	r2, [r7, #3]
 8013ab8:	6879      	ldr	r1, [r7, #4]
 8013aba:	4613      	mov	r3, r2
 8013abc:	009b      	lsls	r3, r3, #2
 8013abe:	4413      	add	r3, r2
 8013ac0:	009b      	lsls	r3, r3, #2
 8013ac2:	440b      	add	r3, r1
 8013ac4:	3318      	adds	r3, #24
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d029      	beq.n	8013b20 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013acc:	78fa      	ldrb	r2, [r7, #3]
 8013ace:	6879      	ldr	r1, [r7, #4]
 8013ad0:	4613      	mov	r3, r2
 8013ad2:	009b      	lsls	r3, r3, #2
 8013ad4:	4413      	add	r3, r2
 8013ad6:	009b      	lsls	r3, r3, #2
 8013ad8:	440b      	add	r3, r1
 8013ada:	3318      	adds	r3, #24
 8013adc:	681a      	ldr	r2, [r3, #0]
 8013ade:	78f9      	ldrb	r1, [r7, #3]
 8013ae0:	68f8      	ldr	r0, [r7, #12]
 8013ae2:	460b      	mov	r3, r1
 8013ae4:	009b      	lsls	r3, r3, #2
 8013ae6:	440b      	add	r3, r1
 8013ae8:	00db      	lsls	r3, r3, #3
 8013aea:	4403      	add	r3, r0
 8013aec:	3338      	adds	r3, #56	; 0x38
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	fbb2 f1f3 	udiv	r1, r2, r3
 8013af4:	fb01 f303 	mul.w	r3, r1, r3
 8013af8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d110      	bne.n	8013b20 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013afe:	78fa      	ldrb	r2, [r7, #3]
 8013b00:	6879      	ldr	r1, [r7, #4]
 8013b02:	4613      	mov	r3, r2
 8013b04:	009b      	lsls	r3, r3, #2
 8013b06:	4413      	add	r3, r2
 8013b08:	009b      	lsls	r3, r3, #2
 8013b0a:	440b      	add	r3, r1
 8013b0c:	3318      	adds	r3, #24
 8013b0e:	2200      	movs	r2, #0
 8013b10:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013b12:	78f9      	ldrb	r1, [r7, #3]
 8013b14:	2300      	movs	r3, #0
 8013b16:	2200      	movs	r2, #0
 8013b18:	6878      	ldr	r0, [r7, #4]
 8013b1a:	f003 ff6f 	bl	80179fc <USBD_LL_Transmit>
 8013b1e:	e015      	b.n	8013b4c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013b20:	68bb      	ldr	r3, [r7, #8]
 8013b22:	2200      	movs	r2, #0
 8013b24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b2e:	691b      	ldr	r3, [r3, #16]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d00b      	beq.n	8013b4c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b3a:	691b      	ldr	r3, [r3, #16]
 8013b3c:	68ba      	ldr	r2, [r7, #8]
 8013b3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8013b42:	68ba      	ldr	r2, [r7, #8]
 8013b44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8013b48:	78fa      	ldrb	r2, [r7, #3]
 8013b4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013b4c:	2300      	movs	r3, #0
}
 8013b4e:	4618      	mov	r0, r3
 8013b50:	3710      	adds	r7, #16
 8013b52:	46bd      	mov	sp, r7
 8013b54:	bd80      	pop	{r7, pc}

08013b56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013b56:	b580      	push	{r7, lr}
 8013b58:	b084      	sub	sp, #16
 8013b5a:	af00      	add	r7, sp, #0
 8013b5c:	6078      	str	r0, [r7, #4]
 8013b5e:	460b      	mov	r3, r1
 8013b60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013b68:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d101      	bne.n	8013b78 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013b74:	2303      	movs	r3, #3
 8013b76:	e015      	b.n	8013ba4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013b78:	78fb      	ldrb	r3, [r7, #3]
 8013b7a:	4619      	mov	r1, r3
 8013b7c:	6878      	ldr	r0, [r7, #4]
 8013b7e:	f003 ff7f 	bl	8017a80 <USBD_LL_GetRxDataSize>
 8013b82:	4602      	mov	r2, r0
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b90:	68db      	ldr	r3, [r3, #12]
 8013b92:	68fa      	ldr	r2, [r7, #12]
 8013b94:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8013b98:	68fa      	ldr	r2, [r7, #12]
 8013b9a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8013b9e:	4611      	mov	r1, r2
 8013ba0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013ba2:	2300      	movs	r3, #0
}
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	3710      	adds	r7, #16
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	bd80      	pop	{r7, pc}

08013bac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013bba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d101      	bne.n	8013bc6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8013bc2:	2303      	movs	r3, #3
 8013bc4:	e01b      	b.n	8013bfe <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d015      	beq.n	8013bfc <USBD_CDC_EP0_RxReady+0x50>
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8013bd6:	2bff      	cmp	r3, #255	; 0xff
 8013bd8:	d010      	beq.n	8013bfc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013be0:	689b      	ldr	r3, [r3, #8]
 8013be2:	68fa      	ldr	r2, [r7, #12]
 8013be4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8013be8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013bea:	68fa      	ldr	r2, [r7, #12]
 8013bec:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013bf0:	b292      	uxth	r2, r2
 8013bf2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
 8013bf6:	22ff      	movs	r2, #255	; 0xff
 8013bf8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8013bfc:	2300      	movs	r3, #0
}
 8013bfe:	4618      	mov	r0, r3
 8013c00:	3710      	adds	r7, #16
 8013c02:	46bd      	mov	sp, r7
 8013c04:	bd80      	pop	{r7, pc}
	...

08013c08 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013c08:	b480      	push	{r7}
 8013c0a:	b083      	sub	sp, #12
 8013c0c:	af00      	add	r7, sp, #0
 8013c0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	2243      	movs	r2, #67	; 0x43
 8013c14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8013c16:	4b03      	ldr	r3, [pc, #12]	; (8013c24 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8013c18:	4618      	mov	r0, r3
 8013c1a:	370c      	adds	r7, #12
 8013c1c:	46bd      	mov	sp, r7
 8013c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c22:	4770      	bx	lr
 8013c24:	20000098 	.word	0x20000098

08013c28 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013c28:	b480      	push	{r7}
 8013c2a:	b083      	sub	sp, #12
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	2243      	movs	r2, #67	; 0x43
 8013c34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8013c36:	4b03      	ldr	r3, [pc, #12]	; (8013c44 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013c38:	4618      	mov	r0, r3
 8013c3a:	370c      	adds	r7, #12
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c42:	4770      	bx	lr
 8013c44:	20000054 	.word	0x20000054

08013c48 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013c48:	b480      	push	{r7}
 8013c4a:	b083      	sub	sp, #12
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	2243      	movs	r2, #67	; 0x43
 8013c54:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8013c56:	4b03      	ldr	r3, [pc, #12]	; (8013c64 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	370c      	adds	r7, #12
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c62:	4770      	bx	lr
 8013c64:	200000dc 	.word	0x200000dc

08013c68 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013c68:	b480      	push	{r7}
 8013c6a:	b083      	sub	sp, #12
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	220a      	movs	r2, #10
 8013c74:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8013c76:	4b03      	ldr	r3, [pc, #12]	; (8013c84 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013c78:	4618      	mov	r0, r3
 8013c7a:	370c      	adds	r7, #12
 8013c7c:	46bd      	mov	sp, r7
 8013c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c82:	4770      	bx	lr
 8013c84:	20000010 	.word	0x20000010

08013c88 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8013c88:	b480      	push	{r7}
 8013c8a:	b083      	sub	sp, #12
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	6078      	str	r0, [r7, #4]
 8013c90:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d101      	bne.n	8013c9c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8013c98:	2303      	movs	r3, #3
 8013c9a:	e004      	b.n	8013ca6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	683a      	ldr	r2, [r7, #0]
 8013ca0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8013ca4:	2300      	movs	r3, #0
}
 8013ca6:	4618      	mov	r0, r3
 8013ca8:	370c      	adds	r7, #12
 8013caa:	46bd      	mov	sp, r7
 8013cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb0:	4770      	bx	lr

08013cb2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013cb2:	b480      	push	{r7}
 8013cb4:	b087      	sub	sp, #28
 8013cb6:	af00      	add	r7, sp, #0
 8013cb8:	60f8      	str	r0, [r7, #12]
 8013cba:	60b9      	str	r1, [r7, #8]
 8013cbc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013cc4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8013cc6:	697b      	ldr	r3, [r7, #20]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d101      	bne.n	8013cd0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013ccc:	2303      	movs	r3, #3
 8013cce:	e008      	b.n	8013ce2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8013cd0:	697b      	ldr	r3, [r7, #20]
 8013cd2:	68ba      	ldr	r2, [r7, #8]
 8013cd4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8013cd8:	697b      	ldr	r3, [r7, #20]
 8013cda:	687a      	ldr	r2, [r7, #4]
 8013cdc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8013ce0:	2300      	movs	r3, #0
}
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	371c      	adds	r7, #28
 8013ce6:	46bd      	mov	sp, r7
 8013ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cec:	4770      	bx	lr

08013cee <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013cee:	b480      	push	{r7}
 8013cf0:	b085      	sub	sp, #20
 8013cf2:	af00      	add	r7, sp, #0
 8013cf4:	6078      	str	r0, [r7, #4]
 8013cf6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013cfe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d101      	bne.n	8013d0a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8013d06:	2303      	movs	r3, #3
 8013d08:	e004      	b.n	8013d14 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	683a      	ldr	r2, [r7, #0]
 8013d0e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8013d12:	2300      	movs	r3, #0
}
 8013d14:	4618      	mov	r0, r3
 8013d16:	3714      	adds	r7, #20
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d1e:	4770      	bx	lr

08013d20 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b084      	sub	sp, #16
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013d2e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d101      	bne.n	8013d3e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013d3a:	2303      	movs	r3, #3
 8013d3c:	e016      	b.n	8013d6c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	7c1b      	ldrb	r3, [r3, #16]
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d109      	bne.n	8013d5a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013d50:	2101      	movs	r1, #1
 8013d52:	6878      	ldr	r0, [r7, #4]
 8013d54:	f003 fe73 	bl	8017a3e <USBD_LL_PrepareReceive>
 8013d58:	e007      	b.n	8013d6a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013d60:	2340      	movs	r3, #64	; 0x40
 8013d62:	2101      	movs	r1, #1
 8013d64:	6878      	ldr	r0, [r7, #4]
 8013d66:	f003 fe6a 	bl	8017a3e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013d6a:	2300      	movs	r3, #0
}
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	3710      	adds	r7, #16
 8013d70:	46bd      	mov	sp, r7
 8013d72:	bd80      	pop	{r7, pc}

08013d74 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	b086      	sub	sp, #24
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	60f8      	str	r0, [r7, #12]
 8013d7c:	60b9      	str	r1, [r7, #8]
 8013d7e:	4613      	mov	r3, r2
 8013d80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d101      	bne.n	8013d8c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013d88:	2303      	movs	r3, #3
 8013d8a:	e01f      	b.n	8013dcc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	2200      	movs	r2, #0
 8013d90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	2200      	movs	r2, #0
 8013d98:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	2200      	movs	r2, #0
 8013da0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d003      	beq.n	8013db2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	68ba      	ldr	r2, [r7, #8]
 8013dae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	2201      	movs	r2, #1
 8013db6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	79fa      	ldrb	r2, [r7, #7]
 8013dbe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013dc0:	68f8      	ldr	r0, [r7, #12]
 8013dc2:	f003 fcd1 	bl	8017768 <USBD_LL_Init>
 8013dc6:	4603      	mov	r3, r0
 8013dc8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8013dcc:	4618      	mov	r0, r3
 8013dce:	3718      	adds	r7, #24
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	bd80      	pop	{r7, pc}

08013dd4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	b084      	sub	sp, #16
 8013dd8:	af00      	add	r7, sp, #0
 8013dda:	6078      	str	r0, [r7, #4]
 8013ddc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013dde:	2300      	movs	r3, #0
 8013de0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d101      	bne.n	8013dec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8013de8:	2303      	movs	r3, #3
 8013dea:	e016      	b.n	8013e1a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	683a      	ldr	r2, [r7, #0]
 8013df0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d00b      	beq.n	8013e18 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e08:	f107 020e 	add.w	r2, r7, #14
 8013e0c:	4610      	mov	r0, r2
 8013e0e:	4798      	blx	r3
 8013e10:	4602      	mov	r2, r0
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8013e18:	2300      	movs	r3, #0
}
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	3710      	adds	r7, #16
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	bd80      	pop	{r7, pc}

08013e22 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013e22:	b580      	push	{r7, lr}
 8013e24:	b082      	sub	sp, #8
 8013e26:	af00      	add	r7, sp, #0
 8013e28:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013e2a:	6878      	ldr	r0, [r7, #4]
 8013e2c:	f003 fcfc 	bl	8017828 <USBD_LL_Start>
 8013e30:	4603      	mov	r3, r0
}
 8013e32:	4618      	mov	r0, r3
 8013e34:	3708      	adds	r7, #8
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bd80      	pop	{r7, pc}

08013e3a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013e3a:	b480      	push	{r7}
 8013e3c:	b083      	sub	sp, #12
 8013e3e:	af00      	add	r7, sp, #0
 8013e40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013e42:	2300      	movs	r3, #0
}
 8013e44:	4618      	mov	r0, r3
 8013e46:	370c      	adds	r7, #12
 8013e48:	46bd      	mov	sp, r7
 8013e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4e:	4770      	bx	lr

08013e50 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013e50:	b580      	push	{r7, lr}
 8013e52:	b084      	sub	sp, #16
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
 8013e58:	460b      	mov	r3, r1
 8013e5a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013e5c:	2303      	movs	r3, #3
 8013e5e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d009      	beq.n	8013e7e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013e70:	681b      	ldr	r3, [r3, #0]
 8013e72:	78fa      	ldrb	r2, [r7, #3]
 8013e74:	4611      	mov	r1, r2
 8013e76:	6878      	ldr	r0, [r7, #4]
 8013e78:	4798      	blx	r3
 8013e7a:	4603      	mov	r3, r0
 8013e7c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8013e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3710      	adds	r7, #16
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}

08013e88 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b082      	sub	sp, #8
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
 8013e90:	460b      	mov	r3, r1
 8013e92:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d007      	beq.n	8013eae <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013ea4:	685b      	ldr	r3, [r3, #4]
 8013ea6:	78fa      	ldrb	r2, [r7, #3]
 8013ea8:	4611      	mov	r1, r2
 8013eaa:	6878      	ldr	r0, [r7, #4]
 8013eac:	4798      	blx	r3
  }

  return USBD_OK;
 8013eae:	2300      	movs	r3, #0
}
 8013eb0:	4618      	mov	r0, r3
 8013eb2:	3708      	adds	r7, #8
 8013eb4:	46bd      	mov	sp, r7
 8013eb6:	bd80      	pop	{r7, pc}

08013eb8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b084      	sub	sp, #16
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	6078      	str	r0, [r7, #4]
 8013ec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013ec8:	6839      	ldr	r1, [r7, #0]
 8013eca:	4618      	mov	r0, r3
 8013ecc:	f000 ff46 	bl	8014d5c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	2201      	movs	r2, #1
 8013ed4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8013ede:	461a      	mov	r2, r3
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8013eec:	f003 031f 	and.w	r3, r3, #31
 8013ef0:	2b02      	cmp	r3, #2
 8013ef2:	d01a      	beq.n	8013f2a <USBD_LL_SetupStage+0x72>
 8013ef4:	2b02      	cmp	r3, #2
 8013ef6:	d822      	bhi.n	8013f3e <USBD_LL_SetupStage+0x86>
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d002      	beq.n	8013f02 <USBD_LL_SetupStage+0x4a>
 8013efc:	2b01      	cmp	r3, #1
 8013efe:	d00a      	beq.n	8013f16 <USBD_LL_SetupStage+0x5e>
 8013f00:	e01d      	b.n	8013f3e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013f08:	4619      	mov	r1, r3
 8013f0a:	6878      	ldr	r0, [r7, #4]
 8013f0c:	f000 f9ee 	bl	80142ec <USBD_StdDevReq>
 8013f10:	4603      	mov	r3, r0
 8013f12:	73fb      	strb	r3, [r7, #15]
      break;
 8013f14:	e020      	b.n	8013f58 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013f1c:	4619      	mov	r1, r3
 8013f1e:	6878      	ldr	r0, [r7, #4]
 8013f20:	f000 fa52 	bl	80143c8 <USBD_StdItfReq>
 8013f24:	4603      	mov	r3, r0
 8013f26:	73fb      	strb	r3, [r7, #15]
      break;
 8013f28:	e016      	b.n	8013f58 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013f30:	4619      	mov	r1, r3
 8013f32:	6878      	ldr	r0, [r7, #4]
 8013f34:	f000 fa91 	bl	801445a <USBD_StdEPReq>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8013f3c:	e00c      	b.n	8013f58 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8013f44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8013f48:	b2db      	uxtb	r3, r3
 8013f4a:	4619      	mov	r1, r3
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f003 fccb 	bl	80178e8 <USBD_LL_StallEP>
 8013f52:	4603      	mov	r3, r0
 8013f54:	73fb      	strb	r3, [r7, #15]
      break;
 8013f56:	bf00      	nop
  }

  return ret;
 8013f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3710      	adds	r7, #16
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}

08013f62 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013f62:	b580      	push	{r7, lr}
 8013f64:	b086      	sub	sp, #24
 8013f66:	af00      	add	r7, sp, #0
 8013f68:	60f8      	str	r0, [r7, #12]
 8013f6a:	460b      	mov	r3, r1
 8013f6c:	607a      	str	r2, [r7, #4]
 8013f6e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013f70:	7afb      	ldrb	r3, [r7, #11]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d138      	bne.n	8013fe8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8013f76:	68fb      	ldr	r3, [r7, #12]
 8013f78:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8013f7c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013f84:	2b03      	cmp	r3, #3
 8013f86:	d14a      	bne.n	801401e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8013f88:	693b      	ldr	r3, [r7, #16]
 8013f8a:	689a      	ldr	r2, [r3, #8]
 8013f8c:	693b      	ldr	r3, [r7, #16]
 8013f8e:	68db      	ldr	r3, [r3, #12]
 8013f90:	429a      	cmp	r2, r3
 8013f92:	d913      	bls.n	8013fbc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013f94:	693b      	ldr	r3, [r7, #16]
 8013f96:	689a      	ldr	r2, [r3, #8]
 8013f98:	693b      	ldr	r3, [r7, #16]
 8013f9a:	68db      	ldr	r3, [r3, #12]
 8013f9c:	1ad2      	subs	r2, r2, r3
 8013f9e:	693b      	ldr	r3, [r7, #16]
 8013fa0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013fa2:	693b      	ldr	r3, [r7, #16]
 8013fa4:	68da      	ldr	r2, [r3, #12]
 8013fa6:	693b      	ldr	r3, [r7, #16]
 8013fa8:	689b      	ldr	r3, [r3, #8]
 8013faa:	4293      	cmp	r3, r2
 8013fac:	bf28      	it	cs
 8013fae:	4613      	movcs	r3, r2
 8013fb0:	461a      	mov	r2, r3
 8013fb2:	6879      	ldr	r1, [r7, #4]
 8013fb4:	68f8      	ldr	r0, [r7, #12]
 8013fb6:	f000 ffc5 	bl	8014f44 <USBD_CtlContinueRx>
 8013fba:	e030      	b.n	801401e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013fc2:	b2db      	uxtb	r3, r3
 8013fc4:	2b03      	cmp	r3, #3
 8013fc6:	d10b      	bne.n	8013fe0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013fce:	691b      	ldr	r3, [r3, #16]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d005      	beq.n	8013fe0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013fda:	691b      	ldr	r3, [r3, #16]
 8013fdc:	68f8      	ldr	r0, [r7, #12]
 8013fde:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013fe0:	68f8      	ldr	r0, [r7, #12]
 8013fe2:	f000 ffc0 	bl	8014f66 <USBD_CtlSendStatus>
 8013fe6:	e01a      	b.n	801401e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013fe8:	68fb      	ldr	r3, [r7, #12]
 8013fea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013fee:	b2db      	uxtb	r3, r3
 8013ff0:	2b03      	cmp	r3, #3
 8013ff2:	d114      	bne.n	801401e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013ffa:	699b      	ldr	r3, [r3, #24]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d00e      	beq.n	801401e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014006:	699b      	ldr	r3, [r3, #24]
 8014008:	7afa      	ldrb	r2, [r7, #11]
 801400a:	4611      	mov	r1, r2
 801400c:	68f8      	ldr	r0, [r7, #12]
 801400e:	4798      	blx	r3
 8014010:	4603      	mov	r3, r0
 8014012:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8014014:	7dfb      	ldrb	r3, [r7, #23]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d001      	beq.n	801401e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801401a:	7dfb      	ldrb	r3, [r7, #23]
 801401c:	e000      	b.n	8014020 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801401e:	2300      	movs	r3, #0
}
 8014020:	4618      	mov	r0, r3
 8014022:	3718      	adds	r7, #24
 8014024:	46bd      	mov	sp, r7
 8014026:	bd80      	pop	{r7, pc}

08014028 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8014028:	b580      	push	{r7, lr}
 801402a:	b086      	sub	sp, #24
 801402c:	af00      	add	r7, sp, #0
 801402e:	60f8      	str	r0, [r7, #12]
 8014030:	460b      	mov	r3, r1
 8014032:	607a      	str	r2, [r7, #4]
 8014034:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8014036:	7afb      	ldrb	r3, [r7, #11]
 8014038:	2b00      	cmp	r3, #0
 801403a:	d16b      	bne.n	8014114 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	3314      	adds	r3, #20
 8014040:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8014048:	2b02      	cmp	r3, #2
 801404a:	d156      	bne.n	80140fa <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 801404c:	693b      	ldr	r3, [r7, #16]
 801404e:	689a      	ldr	r2, [r3, #8]
 8014050:	693b      	ldr	r3, [r7, #16]
 8014052:	68db      	ldr	r3, [r3, #12]
 8014054:	429a      	cmp	r2, r3
 8014056:	d914      	bls.n	8014082 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014058:	693b      	ldr	r3, [r7, #16]
 801405a:	689a      	ldr	r2, [r3, #8]
 801405c:	693b      	ldr	r3, [r7, #16]
 801405e:	68db      	ldr	r3, [r3, #12]
 8014060:	1ad2      	subs	r2, r2, r3
 8014062:	693b      	ldr	r3, [r7, #16]
 8014064:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8014066:	693b      	ldr	r3, [r7, #16]
 8014068:	689b      	ldr	r3, [r3, #8]
 801406a:	461a      	mov	r2, r3
 801406c:	6879      	ldr	r1, [r7, #4]
 801406e:	68f8      	ldr	r0, [r7, #12]
 8014070:	f000 ff3a 	bl	8014ee8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014074:	2300      	movs	r3, #0
 8014076:	2200      	movs	r2, #0
 8014078:	2100      	movs	r1, #0
 801407a:	68f8      	ldr	r0, [r7, #12]
 801407c:	f003 fcdf 	bl	8017a3e <USBD_LL_PrepareReceive>
 8014080:	e03b      	b.n	80140fa <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8014082:	693b      	ldr	r3, [r7, #16]
 8014084:	68da      	ldr	r2, [r3, #12]
 8014086:	693b      	ldr	r3, [r7, #16]
 8014088:	689b      	ldr	r3, [r3, #8]
 801408a:	429a      	cmp	r2, r3
 801408c:	d11c      	bne.n	80140c8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801408e:	693b      	ldr	r3, [r7, #16]
 8014090:	685a      	ldr	r2, [r3, #4]
 8014092:	693b      	ldr	r3, [r7, #16]
 8014094:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8014096:	429a      	cmp	r2, r3
 8014098:	d316      	bcc.n	80140c8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801409a:	693b      	ldr	r3, [r7, #16]
 801409c:	685a      	ldr	r2, [r3, #4]
 801409e:	68fb      	ldr	r3, [r7, #12]
 80140a0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80140a4:	429a      	cmp	r2, r3
 80140a6:	d20f      	bcs.n	80140c8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80140a8:	2200      	movs	r2, #0
 80140aa:	2100      	movs	r1, #0
 80140ac:	68f8      	ldr	r0, [r7, #12]
 80140ae:	f000 ff1b 	bl	8014ee8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	2200      	movs	r2, #0
 80140b6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80140ba:	2300      	movs	r3, #0
 80140bc:	2200      	movs	r2, #0
 80140be:	2100      	movs	r1, #0
 80140c0:	68f8      	ldr	r0, [r7, #12]
 80140c2:	f003 fcbc 	bl	8017a3e <USBD_LL_PrepareReceive>
 80140c6:	e018      	b.n	80140fa <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80140ce:	b2db      	uxtb	r3, r3
 80140d0:	2b03      	cmp	r3, #3
 80140d2:	d10b      	bne.n	80140ec <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80140da:	68db      	ldr	r3, [r3, #12]
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d005      	beq.n	80140ec <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80140e6:	68db      	ldr	r3, [r3, #12]
 80140e8:	68f8      	ldr	r0, [r7, #12]
 80140ea:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80140ec:	2180      	movs	r1, #128	; 0x80
 80140ee:	68f8      	ldr	r0, [r7, #12]
 80140f0:	f003 fbfa 	bl	80178e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80140f4:	68f8      	ldr	r0, [r7, #12]
 80140f6:	f000 ff49 	bl	8014f8c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8014100:	2b01      	cmp	r3, #1
 8014102:	d122      	bne.n	801414a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8014104:	68f8      	ldr	r0, [r7, #12]
 8014106:	f7ff fe98 	bl	8013e3a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801410a:	68fb      	ldr	r3, [r7, #12]
 801410c:	2200      	movs	r2, #0
 801410e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8014112:	e01a      	b.n	801414a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801411a:	b2db      	uxtb	r3, r3
 801411c:	2b03      	cmp	r3, #3
 801411e:	d114      	bne.n	801414a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014126:	695b      	ldr	r3, [r3, #20]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d00e      	beq.n	801414a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801412c:	68fb      	ldr	r3, [r7, #12]
 801412e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014132:	695b      	ldr	r3, [r3, #20]
 8014134:	7afa      	ldrb	r2, [r7, #11]
 8014136:	4611      	mov	r1, r2
 8014138:	68f8      	ldr	r0, [r7, #12]
 801413a:	4798      	blx	r3
 801413c:	4603      	mov	r3, r0
 801413e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8014140:	7dfb      	ldrb	r3, [r7, #23]
 8014142:	2b00      	cmp	r3, #0
 8014144:	d001      	beq.n	801414a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8014146:	7dfb      	ldrb	r3, [r7, #23]
 8014148:	e000      	b.n	801414c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801414a:	2300      	movs	r3, #0
}
 801414c:	4618      	mov	r0, r3
 801414e:	3718      	adds	r7, #24
 8014150:	46bd      	mov	sp, r7
 8014152:	bd80      	pop	{r7, pc}

08014154 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b082      	sub	sp, #8
 8014158:	af00      	add	r7, sp, #0
 801415a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	2201      	movs	r2, #1
 8014160:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	2200      	movs	r2, #0
 8014168:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2200      	movs	r2, #0
 8014170:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	2200      	movs	r2, #0
 8014176:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014180:	2b00      	cmp	r3, #0
 8014182:	d101      	bne.n	8014188 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8014184:	2303      	movs	r3, #3
 8014186:	e02f      	b.n	80141e8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801418e:	2b00      	cmp	r3, #0
 8014190:	d00f      	beq.n	80141b2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014198:	685b      	ldr	r3, [r3, #4]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d009      	beq.n	80141b2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80141a4:	685b      	ldr	r3, [r3, #4]
 80141a6:	687a      	ldr	r2, [r7, #4]
 80141a8:	6852      	ldr	r2, [r2, #4]
 80141aa:	b2d2      	uxtb	r2, r2
 80141ac:	4611      	mov	r1, r2
 80141ae:	6878      	ldr	r0, [r7, #4]
 80141b0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80141b2:	2340      	movs	r3, #64	; 0x40
 80141b4:	2200      	movs	r2, #0
 80141b6:	2100      	movs	r1, #0
 80141b8:	6878      	ldr	r0, [r7, #4]
 80141ba:	f003 fb50 	bl	801785e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	2201      	movs	r2, #1
 80141c2:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	2240      	movs	r2, #64	; 0x40
 80141ca:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80141ce:	2340      	movs	r3, #64	; 0x40
 80141d0:	2200      	movs	r2, #0
 80141d2:	2180      	movs	r1, #128	; 0x80
 80141d4:	6878      	ldr	r0, [r7, #4]
 80141d6:	f003 fb42 	bl	801785e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	2201      	movs	r2, #1
 80141de:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	2240      	movs	r2, #64	; 0x40
 80141e4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80141e6:	2300      	movs	r3, #0
}
 80141e8:	4618      	mov	r0, r3
 80141ea:	3708      	adds	r7, #8
 80141ec:	46bd      	mov	sp, r7
 80141ee:	bd80      	pop	{r7, pc}

080141f0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80141f0:	b480      	push	{r7}
 80141f2:	b083      	sub	sp, #12
 80141f4:	af00      	add	r7, sp, #0
 80141f6:	6078      	str	r0, [r7, #4]
 80141f8:	460b      	mov	r3, r1
 80141fa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	78fa      	ldrb	r2, [r7, #3]
 8014200:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8014202:	2300      	movs	r3, #0
}
 8014204:	4618      	mov	r0, r3
 8014206:	370c      	adds	r7, #12
 8014208:	46bd      	mov	sp, r7
 801420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801420e:	4770      	bx	lr

08014210 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8014210:	b480      	push	{r7}
 8014212:	b083      	sub	sp, #12
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801421e:	b2da      	uxtb	r2, r3
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	2204      	movs	r2, #4
 801422a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801422e:	2300      	movs	r3, #0
}
 8014230:	4618      	mov	r0, r3
 8014232:	370c      	adds	r7, #12
 8014234:	46bd      	mov	sp, r7
 8014236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801423a:	4770      	bx	lr

0801423c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801423c:	b480      	push	{r7}
 801423e:	b083      	sub	sp, #12
 8014240:	af00      	add	r7, sp, #0
 8014242:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801424a:	b2db      	uxtb	r3, r3
 801424c:	2b04      	cmp	r3, #4
 801424e:	d106      	bne.n	801425e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8014256:	b2da      	uxtb	r2, r3
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801425e:	2300      	movs	r3, #0
}
 8014260:	4618      	mov	r0, r3
 8014262:	370c      	adds	r7, #12
 8014264:	46bd      	mov	sp, r7
 8014266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426a:	4770      	bx	lr

0801426c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801426c:	b580      	push	{r7, lr}
 801426e:	b082      	sub	sp, #8
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801427a:	2b00      	cmp	r3, #0
 801427c:	d101      	bne.n	8014282 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801427e:	2303      	movs	r3, #3
 8014280:	e012      	b.n	80142a8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014288:	b2db      	uxtb	r3, r3
 801428a:	2b03      	cmp	r3, #3
 801428c:	d10b      	bne.n	80142a6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014294:	69db      	ldr	r3, [r3, #28]
 8014296:	2b00      	cmp	r3, #0
 8014298:	d005      	beq.n	80142a6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80142a0:	69db      	ldr	r3, [r3, #28]
 80142a2:	6878      	ldr	r0, [r7, #4]
 80142a4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80142a6:	2300      	movs	r3, #0
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	3708      	adds	r7, #8
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd80      	pop	{r7, pc}

080142b0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80142b0:	b480      	push	{r7}
 80142b2:	b087      	sub	sp, #28
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80142bc:	697b      	ldr	r3, [r7, #20]
 80142be:	781b      	ldrb	r3, [r3, #0]
 80142c0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80142c2:	697b      	ldr	r3, [r7, #20]
 80142c4:	3301      	adds	r3, #1
 80142c6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80142c8:	697b      	ldr	r3, [r7, #20]
 80142ca:	781b      	ldrb	r3, [r3, #0]
 80142cc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80142ce:	8a3b      	ldrh	r3, [r7, #16]
 80142d0:	021b      	lsls	r3, r3, #8
 80142d2:	b21a      	sxth	r2, r3
 80142d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80142d8:	4313      	orrs	r3, r2
 80142da:	b21b      	sxth	r3, r3
 80142dc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80142de:	89fb      	ldrh	r3, [r7, #14]
}
 80142e0:	4618      	mov	r0, r3
 80142e2:	371c      	adds	r7, #28
 80142e4:	46bd      	mov	sp, r7
 80142e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ea:	4770      	bx	lr

080142ec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b084      	sub	sp, #16
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
 80142f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80142f6:	2300      	movs	r3, #0
 80142f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	781b      	ldrb	r3, [r3, #0]
 80142fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014302:	2b40      	cmp	r3, #64	; 0x40
 8014304:	d005      	beq.n	8014312 <USBD_StdDevReq+0x26>
 8014306:	2b40      	cmp	r3, #64	; 0x40
 8014308:	d853      	bhi.n	80143b2 <USBD_StdDevReq+0xc6>
 801430a:	2b00      	cmp	r3, #0
 801430c:	d00b      	beq.n	8014326 <USBD_StdDevReq+0x3a>
 801430e:	2b20      	cmp	r3, #32
 8014310:	d14f      	bne.n	80143b2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014318:	689b      	ldr	r3, [r3, #8]
 801431a:	6839      	ldr	r1, [r7, #0]
 801431c:	6878      	ldr	r0, [r7, #4]
 801431e:	4798      	blx	r3
 8014320:	4603      	mov	r3, r0
 8014322:	73fb      	strb	r3, [r7, #15]
      break;
 8014324:	e04a      	b.n	80143bc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014326:	683b      	ldr	r3, [r7, #0]
 8014328:	785b      	ldrb	r3, [r3, #1]
 801432a:	2b09      	cmp	r3, #9
 801432c:	d83b      	bhi.n	80143a6 <USBD_StdDevReq+0xba>
 801432e:	a201      	add	r2, pc, #4	; (adr r2, 8014334 <USBD_StdDevReq+0x48>)
 8014330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014334:	08014389 	.word	0x08014389
 8014338:	0801439d 	.word	0x0801439d
 801433c:	080143a7 	.word	0x080143a7
 8014340:	08014393 	.word	0x08014393
 8014344:	080143a7 	.word	0x080143a7
 8014348:	08014367 	.word	0x08014367
 801434c:	0801435d 	.word	0x0801435d
 8014350:	080143a7 	.word	0x080143a7
 8014354:	0801437f 	.word	0x0801437f
 8014358:	08014371 	.word	0x08014371
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801435c:	6839      	ldr	r1, [r7, #0]
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f000 f9de 	bl	8014720 <USBD_GetDescriptor>
          break;
 8014364:	e024      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8014366:	6839      	ldr	r1, [r7, #0]
 8014368:	6878      	ldr	r0, [r7, #4]
 801436a:	f000 fb6d 	bl	8014a48 <USBD_SetAddress>
          break;
 801436e:	e01f      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8014370:	6839      	ldr	r1, [r7, #0]
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f000 fbac 	bl	8014ad0 <USBD_SetConfig>
 8014378:	4603      	mov	r3, r0
 801437a:	73fb      	strb	r3, [r7, #15]
          break;
 801437c:	e018      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801437e:	6839      	ldr	r1, [r7, #0]
 8014380:	6878      	ldr	r0, [r7, #4]
 8014382:	f000 fc4b 	bl	8014c1c <USBD_GetConfig>
          break;
 8014386:	e013      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8014388:	6839      	ldr	r1, [r7, #0]
 801438a:	6878      	ldr	r0, [r7, #4]
 801438c:	f000 fc7c 	bl	8014c88 <USBD_GetStatus>
          break;
 8014390:	e00e      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8014392:	6839      	ldr	r1, [r7, #0]
 8014394:	6878      	ldr	r0, [r7, #4]
 8014396:	f000 fcab 	bl	8014cf0 <USBD_SetFeature>
          break;
 801439a:	e009      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801439c:	6839      	ldr	r1, [r7, #0]
 801439e:	6878      	ldr	r0, [r7, #4]
 80143a0:	f000 fcba 	bl	8014d18 <USBD_ClrFeature>
          break;
 80143a4:	e004      	b.n	80143b0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80143a6:	6839      	ldr	r1, [r7, #0]
 80143a8:	6878      	ldr	r0, [r7, #4]
 80143aa:	f000 fd11 	bl	8014dd0 <USBD_CtlError>
          break;
 80143ae:	bf00      	nop
      }
      break;
 80143b0:	e004      	b.n	80143bc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80143b2:	6839      	ldr	r1, [r7, #0]
 80143b4:	6878      	ldr	r0, [r7, #4]
 80143b6:	f000 fd0b 	bl	8014dd0 <USBD_CtlError>
      break;
 80143ba:	bf00      	nop
  }

  return ret;
 80143bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80143be:	4618      	mov	r0, r3
 80143c0:	3710      	adds	r7, #16
 80143c2:	46bd      	mov	sp, r7
 80143c4:	bd80      	pop	{r7, pc}
 80143c6:	bf00      	nop

080143c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80143c8:	b580      	push	{r7, lr}
 80143ca:	b084      	sub	sp, #16
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
 80143d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80143d2:	2300      	movs	r3, #0
 80143d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80143d6:	683b      	ldr	r3, [r7, #0]
 80143d8:	781b      	ldrb	r3, [r3, #0]
 80143da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80143de:	2b40      	cmp	r3, #64	; 0x40
 80143e0:	d005      	beq.n	80143ee <USBD_StdItfReq+0x26>
 80143e2:	2b40      	cmp	r3, #64	; 0x40
 80143e4:	d82f      	bhi.n	8014446 <USBD_StdItfReq+0x7e>
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d001      	beq.n	80143ee <USBD_StdItfReq+0x26>
 80143ea:	2b20      	cmp	r3, #32
 80143ec:	d12b      	bne.n	8014446 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80143f4:	b2db      	uxtb	r3, r3
 80143f6:	3b01      	subs	r3, #1
 80143f8:	2b02      	cmp	r3, #2
 80143fa:	d81d      	bhi.n	8014438 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80143fc:	683b      	ldr	r3, [r7, #0]
 80143fe:	889b      	ldrh	r3, [r3, #4]
 8014400:	b2db      	uxtb	r3, r3
 8014402:	2b01      	cmp	r3, #1
 8014404:	d813      	bhi.n	801442e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801440c:	689b      	ldr	r3, [r3, #8]
 801440e:	6839      	ldr	r1, [r7, #0]
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	4798      	blx	r3
 8014414:	4603      	mov	r3, r0
 8014416:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014418:	683b      	ldr	r3, [r7, #0]
 801441a:	88db      	ldrh	r3, [r3, #6]
 801441c:	2b00      	cmp	r3, #0
 801441e:	d110      	bne.n	8014442 <USBD_StdItfReq+0x7a>
 8014420:	7bfb      	ldrb	r3, [r7, #15]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d10d      	bne.n	8014442 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8014426:	6878      	ldr	r0, [r7, #4]
 8014428:	f000 fd9d 	bl	8014f66 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801442c:	e009      	b.n	8014442 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801442e:	6839      	ldr	r1, [r7, #0]
 8014430:	6878      	ldr	r0, [r7, #4]
 8014432:	f000 fccd 	bl	8014dd0 <USBD_CtlError>
          break;
 8014436:	e004      	b.n	8014442 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8014438:	6839      	ldr	r1, [r7, #0]
 801443a:	6878      	ldr	r0, [r7, #4]
 801443c:	f000 fcc8 	bl	8014dd0 <USBD_CtlError>
          break;
 8014440:	e000      	b.n	8014444 <USBD_StdItfReq+0x7c>
          break;
 8014442:	bf00      	nop
      }
      break;
 8014444:	e004      	b.n	8014450 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8014446:	6839      	ldr	r1, [r7, #0]
 8014448:	6878      	ldr	r0, [r7, #4]
 801444a:	f000 fcc1 	bl	8014dd0 <USBD_CtlError>
      break;
 801444e:	bf00      	nop
  }

  return ret;
 8014450:	7bfb      	ldrb	r3, [r7, #15]
}
 8014452:	4618      	mov	r0, r3
 8014454:	3710      	adds	r7, #16
 8014456:	46bd      	mov	sp, r7
 8014458:	bd80      	pop	{r7, pc}

0801445a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801445a:	b580      	push	{r7, lr}
 801445c:	b084      	sub	sp, #16
 801445e:	af00      	add	r7, sp, #0
 8014460:	6078      	str	r0, [r7, #4]
 8014462:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8014464:	2300      	movs	r3, #0
 8014466:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8014468:	683b      	ldr	r3, [r7, #0]
 801446a:	889b      	ldrh	r3, [r3, #4]
 801446c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801446e:	683b      	ldr	r3, [r7, #0]
 8014470:	781b      	ldrb	r3, [r3, #0]
 8014472:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014476:	2b40      	cmp	r3, #64	; 0x40
 8014478:	d007      	beq.n	801448a <USBD_StdEPReq+0x30>
 801447a:	2b40      	cmp	r3, #64	; 0x40
 801447c:	f200 8145 	bhi.w	801470a <USBD_StdEPReq+0x2b0>
 8014480:	2b00      	cmp	r3, #0
 8014482:	d00c      	beq.n	801449e <USBD_StdEPReq+0x44>
 8014484:	2b20      	cmp	r3, #32
 8014486:	f040 8140 	bne.w	801470a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014490:	689b      	ldr	r3, [r3, #8]
 8014492:	6839      	ldr	r1, [r7, #0]
 8014494:	6878      	ldr	r0, [r7, #4]
 8014496:	4798      	blx	r3
 8014498:	4603      	mov	r3, r0
 801449a:	73fb      	strb	r3, [r7, #15]
      break;
 801449c:	e13a      	b.n	8014714 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801449e:	683b      	ldr	r3, [r7, #0]
 80144a0:	785b      	ldrb	r3, [r3, #1]
 80144a2:	2b03      	cmp	r3, #3
 80144a4:	d007      	beq.n	80144b6 <USBD_StdEPReq+0x5c>
 80144a6:	2b03      	cmp	r3, #3
 80144a8:	f300 8129 	bgt.w	80146fe <USBD_StdEPReq+0x2a4>
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d07f      	beq.n	80145b0 <USBD_StdEPReq+0x156>
 80144b0:	2b01      	cmp	r3, #1
 80144b2:	d03c      	beq.n	801452e <USBD_StdEPReq+0xd4>
 80144b4:	e123      	b.n	80146fe <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80144bc:	b2db      	uxtb	r3, r3
 80144be:	2b02      	cmp	r3, #2
 80144c0:	d002      	beq.n	80144c8 <USBD_StdEPReq+0x6e>
 80144c2:	2b03      	cmp	r3, #3
 80144c4:	d016      	beq.n	80144f4 <USBD_StdEPReq+0x9a>
 80144c6:	e02c      	b.n	8014522 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80144c8:	7bbb      	ldrb	r3, [r7, #14]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d00d      	beq.n	80144ea <USBD_StdEPReq+0x90>
 80144ce:	7bbb      	ldrb	r3, [r7, #14]
 80144d0:	2b80      	cmp	r3, #128	; 0x80
 80144d2:	d00a      	beq.n	80144ea <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80144d4:	7bbb      	ldrb	r3, [r7, #14]
 80144d6:	4619      	mov	r1, r3
 80144d8:	6878      	ldr	r0, [r7, #4]
 80144da:	f003 fa05 	bl	80178e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80144de:	2180      	movs	r1, #128	; 0x80
 80144e0:	6878      	ldr	r0, [r7, #4]
 80144e2:	f003 fa01 	bl	80178e8 <USBD_LL_StallEP>
 80144e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80144e8:	e020      	b.n	801452c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80144ea:	6839      	ldr	r1, [r7, #0]
 80144ec:	6878      	ldr	r0, [r7, #4]
 80144ee:	f000 fc6f 	bl	8014dd0 <USBD_CtlError>
              break;
 80144f2:	e01b      	b.n	801452c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80144f4:	683b      	ldr	r3, [r7, #0]
 80144f6:	885b      	ldrh	r3, [r3, #2]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d10e      	bne.n	801451a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80144fc:	7bbb      	ldrb	r3, [r7, #14]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d00b      	beq.n	801451a <USBD_StdEPReq+0xc0>
 8014502:	7bbb      	ldrb	r3, [r7, #14]
 8014504:	2b80      	cmp	r3, #128	; 0x80
 8014506:	d008      	beq.n	801451a <USBD_StdEPReq+0xc0>
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	88db      	ldrh	r3, [r3, #6]
 801450c:	2b00      	cmp	r3, #0
 801450e:	d104      	bne.n	801451a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8014510:	7bbb      	ldrb	r3, [r7, #14]
 8014512:	4619      	mov	r1, r3
 8014514:	6878      	ldr	r0, [r7, #4]
 8014516:	f003 f9e7 	bl	80178e8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801451a:	6878      	ldr	r0, [r7, #4]
 801451c:	f000 fd23 	bl	8014f66 <USBD_CtlSendStatus>

              break;
 8014520:	e004      	b.n	801452c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8014522:	6839      	ldr	r1, [r7, #0]
 8014524:	6878      	ldr	r0, [r7, #4]
 8014526:	f000 fc53 	bl	8014dd0 <USBD_CtlError>
              break;
 801452a:	bf00      	nop
          }
          break;
 801452c:	e0ec      	b.n	8014708 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014534:	b2db      	uxtb	r3, r3
 8014536:	2b02      	cmp	r3, #2
 8014538:	d002      	beq.n	8014540 <USBD_StdEPReq+0xe6>
 801453a:	2b03      	cmp	r3, #3
 801453c:	d016      	beq.n	801456c <USBD_StdEPReq+0x112>
 801453e:	e030      	b.n	80145a2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014540:	7bbb      	ldrb	r3, [r7, #14]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d00d      	beq.n	8014562 <USBD_StdEPReq+0x108>
 8014546:	7bbb      	ldrb	r3, [r7, #14]
 8014548:	2b80      	cmp	r3, #128	; 0x80
 801454a:	d00a      	beq.n	8014562 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801454c:	7bbb      	ldrb	r3, [r7, #14]
 801454e:	4619      	mov	r1, r3
 8014550:	6878      	ldr	r0, [r7, #4]
 8014552:	f003 f9c9 	bl	80178e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014556:	2180      	movs	r1, #128	; 0x80
 8014558:	6878      	ldr	r0, [r7, #4]
 801455a:	f003 f9c5 	bl	80178e8 <USBD_LL_StallEP>
 801455e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014560:	e025      	b.n	80145ae <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8014562:	6839      	ldr	r1, [r7, #0]
 8014564:	6878      	ldr	r0, [r7, #4]
 8014566:	f000 fc33 	bl	8014dd0 <USBD_CtlError>
              break;
 801456a:	e020      	b.n	80145ae <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801456c:	683b      	ldr	r3, [r7, #0]
 801456e:	885b      	ldrh	r3, [r3, #2]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d11b      	bne.n	80145ac <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014574:	7bbb      	ldrb	r3, [r7, #14]
 8014576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801457a:	2b00      	cmp	r3, #0
 801457c:	d004      	beq.n	8014588 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801457e:	7bbb      	ldrb	r3, [r7, #14]
 8014580:	4619      	mov	r1, r3
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f003 f9cf 	bl	8017926 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014588:	6878      	ldr	r0, [r7, #4]
 801458a:	f000 fcec 	bl	8014f66 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014594:	689b      	ldr	r3, [r3, #8]
 8014596:	6839      	ldr	r1, [r7, #0]
 8014598:	6878      	ldr	r0, [r7, #4]
 801459a:	4798      	blx	r3
 801459c:	4603      	mov	r3, r0
 801459e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80145a0:	e004      	b.n	80145ac <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80145a2:	6839      	ldr	r1, [r7, #0]
 80145a4:	6878      	ldr	r0, [r7, #4]
 80145a6:	f000 fc13 	bl	8014dd0 <USBD_CtlError>
              break;
 80145aa:	e000      	b.n	80145ae <USBD_StdEPReq+0x154>
              break;
 80145ac:	bf00      	nop
          }
          break;
 80145ae:	e0ab      	b.n	8014708 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80145b6:	b2db      	uxtb	r3, r3
 80145b8:	2b02      	cmp	r3, #2
 80145ba:	d002      	beq.n	80145c2 <USBD_StdEPReq+0x168>
 80145bc:	2b03      	cmp	r3, #3
 80145be:	d032      	beq.n	8014626 <USBD_StdEPReq+0x1cc>
 80145c0:	e097      	b.n	80146f2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80145c2:	7bbb      	ldrb	r3, [r7, #14]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d007      	beq.n	80145d8 <USBD_StdEPReq+0x17e>
 80145c8:	7bbb      	ldrb	r3, [r7, #14]
 80145ca:	2b80      	cmp	r3, #128	; 0x80
 80145cc:	d004      	beq.n	80145d8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80145ce:	6839      	ldr	r1, [r7, #0]
 80145d0:	6878      	ldr	r0, [r7, #4]
 80145d2:	f000 fbfd 	bl	8014dd0 <USBD_CtlError>
                break;
 80145d6:	e091      	b.n	80146fc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80145d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	da0b      	bge.n	80145f8 <USBD_StdEPReq+0x19e>
 80145e0:	7bbb      	ldrb	r3, [r7, #14]
 80145e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80145e6:	4613      	mov	r3, r2
 80145e8:	009b      	lsls	r3, r3, #2
 80145ea:	4413      	add	r3, r2
 80145ec:	009b      	lsls	r3, r3, #2
 80145ee:	3310      	adds	r3, #16
 80145f0:	687a      	ldr	r2, [r7, #4]
 80145f2:	4413      	add	r3, r2
 80145f4:	3304      	adds	r3, #4
 80145f6:	e00b      	b.n	8014610 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80145f8:	7bbb      	ldrb	r3, [r7, #14]
 80145fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80145fe:	4613      	mov	r3, r2
 8014600:	009b      	lsls	r3, r3, #2
 8014602:	4413      	add	r3, r2
 8014604:	009b      	lsls	r3, r3, #2
 8014606:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801460a:	687a      	ldr	r2, [r7, #4]
 801460c:	4413      	add	r3, r2
 801460e:	3304      	adds	r3, #4
 8014610:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014612:	68bb      	ldr	r3, [r7, #8]
 8014614:	2200      	movs	r2, #0
 8014616:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014618:	68bb      	ldr	r3, [r7, #8]
 801461a:	2202      	movs	r2, #2
 801461c:	4619      	mov	r1, r3
 801461e:	6878      	ldr	r0, [r7, #4]
 8014620:	f000 fc47 	bl	8014eb2 <USBD_CtlSendData>
              break;
 8014624:	e06a      	b.n	80146fc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014626:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801462a:	2b00      	cmp	r3, #0
 801462c:	da11      	bge.n	8014652 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801462e:	7bbb      	ldrb	r3, [r7, #14]
 8014630:	f003 020f 	and.w	r2, r3, #15
 8014634:	6879      	ldr	r1, [r7, #4]
 8014636:	4613      	mov	r3, r2
 8014638:	009b      	lsls	r3, r3, #2
 801463a:	4413      	add	r3, r2
 801463c:	009b      	lsls	r3, r3, #2
 801463e:	440b      	add	r3, r1
 8014640:	3324      	adds	r3, #36	; 0x24
 8014642:	881b      	ldrh	r3, [r3, #0]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d117      	bne.n	8014678 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014648:	6839      	ldr	r1, [r7, #0]
 801464a:	6878      	ldr	r0, [r7, #4]
 801464c:	f000 fbc0 	bl	8014dd0 <USBD_CtlError>
                  break;
 8014650:	e054      	b.n	80146fc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014652:	7bbb      	ldrb	r3, [r7, #14]
 8014654:	f003 020f 	and.w	r2, r3, #15
 8014658:	6879      	ldr	r1, [r7, #4]
 801465a:	4613      	mov	r3, r2
 801465c:	009b      	lsls	r3, r3, #2
 801465e:	4413      	add	r3, r2
 8014660:	009b      	lsls	r3, r3, #2
 8014662:	440b      	add	r3, r1
 8014664:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014668:	881b      	ldrh	r3, [r3, #0]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d104      	bne.n	8014678 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801466e:	6839      	ldr	r1, [r7, #0]
 8014670:	6878      	ldr	r0, [r7, #4]
 8014672:	f000 fbad 	bl	8014dd0 <USBD_CtlError>
                  break;
 8014676:	e041      	b.n	80146fc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801467c:	2b00      	cmp	r3, #0
 801467e:	da0b      	bge.n	8014698 <USBD_StdEPReq+0x23e>
 8014680:	7bbb      	ldrb	r3, [r7, #14]
 8014682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014686:	4613      	mov	r3, r2
 8014688:	009b      	lsls	r3, r3, #2
 801468a:	4413      	add	r3, r2
 801468c:	009b      	lsls	r3, r3, #2
 801468e:	3310      	adds	r3, #16
 8014690:	687a      	ldr	r2, [r7, #4]
 8014692:	4413      	add	r3, r2
 8014694:	3304      	adds	r3, #4
 8014696:	e00b      	b.n	80146b0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014698:	7bbb      	ldrb	r3, [r7, #14]
 801469a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801469e:	4613      	mov	r3, r2
 80146a0:	009b      	lsls	r3, r3, #2
 80146a2:	4413      	add	r3, r2
 80146a4:	009b      	lsls	r3, r3, #2
 80146a6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80146aa:	687a      	ldr	r2, [r7, #4]
 80146ac:	4413      	add	r3, r2
 80146ae:	3304      	adds	r3, #4
 80146b0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80146b2:	7bbb      	ldrb	r3, [r7, #14]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d002      	beq.n	80146be <USBD_StdEPReq+0x264>
 80146b8:	7bbb      	ldrb	r3, [r7, #14]
 80146ba:	2b80      	cmp	r3, #128	; 0x80
 80146bc:	d103      	bne.n	80146c6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80146be:	68bb      	ldr	r3, [r7, #8]
 80146c0:	2200      	movs	r2, #0
 80146c2:	601a      	str	r2, [r3, #0]
 80146c4:	e00e      	b.n	80146e4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80146c6:	7bbb      	ldrb	r3, [r7, #14]
 80146c8:	4619      	mov	r1, r3
 80146ca:	6878      	ldr	r0, [r7, #4]
 80146cc:	f003 f94a 	bl	8017964 <USBD_LL_IsStallEP>
 80146d0:	4603      	mov	r3, r0
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d003      	beq.n	80146de <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80146d6:	68bb      	ldr	r3, [r7, #8]
 80146d8:	2201      	movs	r2, #1
 80146da:	601a      	str	r2, [r3, #0]
 80146dc:	e002      	b.n	80146e4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	2200      	movs	r2, #0
 80146e2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80146e4:	68bb      	ldr	r3, [r7, #8]
 80146e6:	2202      	movs	r2, #2
 80146e8:	4619      	mov	r1, r3
 80146ea:	6878      	ldr	r0, [r7, #4]
 80146ec:	f000 fbe1 	bl	8014eb2 <USBD_CtlSendData>
              break;
 80146f0:	e004      	b.n	80146fc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80146f2:	6839      	ldr	r1, [r7, #0]
 80146f4:	6878      	ldr	r0, [r7, #4]
 80146f6:	f000 fb6b 	bl	8014dd0 <USBD_CtlError>
              break;
 80146fa:	bf00      	nop
          }
          break;
 80146fc:	e004      	b.n	8014708 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80146fe:	6839      	ldr	r1, [r7, #0]
 8014700:	6878      	ldr	r0, [r7, #4]
 8014702:	f000 fb65 	bl	8014dd0 <USBD_CtlError>
          break;
 8014706:	bf00      	nop
      }
      break;
 8014708:	e004      	b.n	8014714 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801470a:	6839      	ldr	r1, [r7, #0]
 801470c:	6878      	ldr	r0, [r7, #4]
 801470e:	f000 fb5f 	bl	8014dd0 <USBD_CtlError>
      break;
 8014712:	bf00      	nop
  }

  return ret;
 8014714:	7bfb      	ldrb	r3, [r7, #15]
}
 8014716:	4618      	mov	r0, r3
 8014718:	3710      	adds	r7, #16
 801471a:	46bd      	mov	sp, r7
 801471c:	bd80      	pop	{r7, pc}
	...

08014720 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	b084      	sub	sp, #16
 8014724:	af00      	add	r7, sp, #0
 8014726:	6078      	str	r0, [r7, #4]
 8014728:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801472a:	2300      	movs	r3, #0
 801472c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801472e:	2300      	movs	r3, #0
 8014730:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014732:	2300      	movs	r3, #0
 8014734:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014736:	683b      	ldr	r3, [r7, #0]
 8014738:	885b      	ldrh	r3, [r3, #2]
 801473a:	0a1b      	lsrs	r3, r3, #8
 801473c:	b29b      	uxth	r3, r3
 801473e:	3b01      	subs	r3, #1
 8014740:	2b0e      	cmp	r3, #14
 8014742:	f200 8152 	bhi.w	80149ea <USBD_GetDescriptor+0x2ca>
 8014746:	a201      	add	r2, pc, #4	; (adr r2, 801474c <USBD_GetDescriptor+0x2c>)
 8014748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801474c:	080147bd 	.word	0x080147bd
 8014750:	080147d5 	.word	0x080147d5
 8014754:	08014815 	.word	0x08014815
 8014758:	080149eb 	.word	0x080149eb
 801475c:	080149eb 	.word	0x080149eb
 8014760:	0801498b 	.word	0x0801498b
 8014764:	080149b7 	.word	0x080149b7
 8014768:	080149eb 	.word	0x080149eb
 801476c:	080149eb 	.word	0x080149eb
 8014770:	080149eb 	.word	0x080149eb
 8014774:	080149eb 	.word	0x080149eb
 8014778:	080149eb 	.word	0x080149eb
 801477c:	080149eb 	.word	0x080149eb
 8014780:	080149eb 	.word	0x080149eb
 8014784:	08014789 	.word	0x08014789
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801478e:	69db      	ldr	r3, [r3, #28]
 8014790:	2b00      	cmp	r3, #0
 8014792:	d00b      	beq.n	80147ac <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801479a:	69db      	ldr	r3, [r3, #28]
 801479c:	687a      	ldr	r2, [r7, #4]
 801479e:	7c12      	ldrb	r2, [r2, #16]
 80147a0:	f107 0108 	add.w	r1, r7, #8
 80147a4:	4610      	mov	r0, r2
 80147a6:	4798      	blx	r3
 80147a8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80147aa:	e126      	b.n	80149fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80147ac:	6839      	ldr	r1, [r7, #0]
 80147ae:	6878      	ldr	r0, [r7, #4]
 80147b0:	f000 fb0e 	bl	8014dd0 <USBD_CtlError>
        err++;
 80147b4:	7afb      	ldrb	r3, [r7, #11]
 80147b6:	3301      	adds	r3, #1
 80147b8:	72fb      	strb	r3, [r7, #11]
      break;
 80147ba:	e11e      	b.n	80149fa <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	687a      	ldr	r2, [r7, #4]
 80147c6:	7c12      	ldrb	r2, [r2, #16]
 80147c8:	f107 0108 	add.w	r1, r7, #8
 80147cc:	4610      	mov	r0, r2
 80147ce:	4798      	blx	r3
 80147d0:	60f8      	str	r0, [r7, #12]
      break;
 80147d2:	e112      	b.n	80149fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	7c1b      	ldrb	r3, [r3, #16]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d10d      	bne.n	80147f8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80147e4:	f107 0208 	add.w	r2, r7, #8
 80147e8:	4610      	mov	r0, r2
 80147ea:	4798      	blx	r3
 80147ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	3301      	adds	r3, #1
 80147f2:	2202      	movs	r2, #2
 80147f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80147f6:	e100      	b.n	80149fa <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014800:	f107 0208 	add.w	r2, r7, #8
 8014804:	4610      	mov	r0, r2
 8014806:	4798      	blx	r3
 8014808:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	3301      	adds	r3, #1
 801480e:	2202      	movs	r2, #2
 8014810:	701a      	strb	r2, [r3, #0]
      break;
 8014812:	e0f2      	b.n	80149fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014814:	683b      	ldr	r3, [r7, #0]
 8014816:	885b      	ldrh	r3, [r3, #2]
 8014818:	b2db      	uxtb	r3, r3
 801481a:	2b05      	cmp	r3, #5
 801481c:	f200 80ac 	bhi.w	8014978 <USBD_GetDescriptor+0x258>
 8014820:	a201      	add	r2, pc, #4	; (adr r2, 8014828 <USBD_GetDescriptor+0x108>)
 8014822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014826:	bf00      	nop
 8014828:	08014841 	.word	0x08014841
 801482c:	08014875 	.word	0x08014875
 8014830:	080148a9 	.word	0x080148a9
 8014834:	080148dd 	.word	0x080148dd
 8014838:	08014911 	.word	0x08014911
 801483c:	08014945 	.word	0x08014945
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014846:	685b      	ldr	r3, [r3, #4]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d00b      	beq.n	8014864 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014852:	685b      	ldr	r3, [r3, #4]
 8014854:	687a      	ldr	r2, [r7, #4]
 8014856:	7c12      	ldrb	r2, [r2, #16]
 8014858:	f107 0108 	add.w	r1, r7, #8
 801485c:	4610      	mov	r0, r2
 801485e:	4798      	blx	r3
 8014860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014862:	e091      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014864:	6839      	ldr	r1, [r7, #0]
 8014866:	6878      	ldr	r0, [r7, #4]
 8014868:	f000 fab2 	bl	8014dd0 <USBD_CtlError>
            err++;
 801486c:	7afb      	ldrb	r3, [r7, #11]
 801486e:	3301      	adds	r3, #1
 8014870:	72fb      	strb	r3, [r7, #11]
          break;
 8014872:	e089      	b.n	8014988 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801487a:	689b      	ldr	r3, [r3, #8]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d00b      	beq.n	8014898 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014886:	689b      	ldr	r3, [r3, #8]
 8014888:	687a      	ldr	r2, [r7, #4]
 801488a:	7c12      	ldrb	r2, [r2, #16]
 801488c:	f107 0108 	add.w	r1, r7, #8
 8014890:	4610      	mov	r0, r2
 8014892:	4798      	blx	r3
 8014894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014896:	e077      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014898:	6839      	ldr	r1, [r7, #0]
 801489a:	6878      	ldr	r0, [r7, #4]
 801489c:	f000 fa98 	bl	8014dd0 <USBD_CtlError>
            err++;
 80148a0:	7afb      	ldrb	r3, [r7, #11]
 80148a2:	3301      	adds	r3, #1
 80148a4:	72fb      	strb	r3, [r7, #11]
          break;
 80148a6:	e06f      	b.n	8014988 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80148ae:	68db      	ldr	r3, [r3, #12]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d00b      	beq.n	80148cc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80148ba:	68db      	ldr	r3, [r3, #12]
 80148bc:	687a      	ldr	r2, [r7, #4]
 80148be:	7c12      	ldrb	r2, [r2, #16]
 80148c0:	f107 0108 	add.w	r1, r7, #8
 80148c4:	4610      	mov	r0, r2
 80148c6:	4798      	blx	r3
 80148c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80148ca:	e05d      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80148cc:	6839      	ldr	r1, [r7, #0]
 80148ce:	6878      	ldr	r0, [r7, #4]
 80148d0:	f000 fa7e 	bl	8014dd0 <USBD_CtlError>
            err++;
 80148d4:	7afb      	ldrb	r3, [r7, #11]
 80148d6:	3301      	adds	r3, #1
 80148d8:	72fb      	strb	r3, [r7, #11]
          break;
 80148da:	e055      	b.n	8014988 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80148e2:	691b      	ldr	r3, [r3, #16]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d00b      	beq.n	8014900 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80148ee:	691b      	ldr	r3, [r3, #16]
 80148f0:	687a      	ldr	r2, [r7, #4]
 80148f2:	7c12      	ldrb	r2, [r2, #16]
 80148f4:	f107 0108 	add.w	r1, r7, #8
 80148f8:	4610      	mov	r0, r2
 80148fa:	4798      	blx	r3
 80148fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80148fe:	e043      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014900:	6839      	ldr	r1, [r7, #0]
 8014902:	6878      	ldr	r0, [r7, #4]
 8014904:	f000 fa64 	bl	8014dd0 <USBD_CtlError>
            err++;
 8014908:	7afb      	ldrb	r3, [r7, #11]
 801490a:	3301      	adds	r3, #1
 801490c:	72fb      	strb	r3, [r7, #11]
          break;
 801490e:	e03b      	b.n	8014988 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014916:	695b      	ldr	r3, [r3, #20]
 8014918:	2b00      	cmp	r3, #0
 801491a:	d00b      	beq.n	8014934 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014922:	695b      	ldr	r3, [r3, #20]
 8014924:	687a      	ldr	r2, [r7, #4]
 8014926:	7c12      	ldrb	r2, [r2, #16]
 8014928:	f107 0108 	add.w	r1, r7, #8
 801492c:	4610      	mov	r0, r2
 801492e:	4798      	blx	r3
 8014930:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014932:	e029      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014934:	6839      	ldr	r1, [r7, #0]
 8014936:	6878      	ldr	r0, [r7, #4]
 8014938:	f000 fa4a 	bl	8014dd0 <USBD_CtlError>
            err++;
 801493c:	7afb      	ldrb	r3, [r7, #11]
 801493e:	3301      	adds	r3, #1
 8014940:	72fb      	strb	r3, [r7, #11]
          break;
 8014942:	e021      	b.n	8014988 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801494a:	699b      	ldr	r3, [r3, #24]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d00b      	beq.n	8014968 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014956:	699b      	ldr	r3, [r3, #24]
 8014958:	687a      	ldr	r2, [r7, #4]
 801495a:	7c12      	ldrb	r2, [r2, #16]
 801495c:	f107 0108 	add.w	r1, r7, #8
 8014960:	4610      	mov	r0, r2
 8014962:	4798      	blx	r3
 8014964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014966:	e00f      	b.n	8014988 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014968:	6839      	ldr	r1, [r7, #0]
 801496a:	6878      	ldr	r0, [r7, #4]
 801496c:	f000 fa30 	bl	8014dd0 <USBD_CtlError>
            err++;
 8014970:	7afb      	ldrb	r3, [r7, #11]
 8014972:	3301      	adds	r3, #1
 8014974:	72fb      	strb	r3, [r7, #11]
          break;
 8014976:	e007      	b.n	8014988 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014978:	6839      	ldr	r1, [r7, #0]
 801497a:	6878      	ldr	r0, [r7, #4]
 801497c:	f000 fa28 	bl	8014dd0 <USBD_CtlError>
          err++;
 8014980:	7afb      	ldrb	r3, [r7, #11]
 8014982:	3301      	adds	r3, #1
 8014984:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014986:	bf00      	nop
      }
      break;
 8014988:	e037      	b.n	80149fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	7c1b      	ldrb	r3, [r3, #16]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d109      	bne.n	80149a6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801499a:	f107 0208 	add.w	r2, r7, #8
 801499e:	4610      	mov	r0, r2
 80149a0:	4798      	blx	r3
 80149a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80149a4:	e029      	b.n	80149fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80149a6:	6839      	ldr	r1, [r7, #0]
 80149a8:	6878      	ldr	r0, [r7, #4]
 80149aa:	f000 fa11 	bl	8014dd0 <USBD_CtlError>
        err++;
 80149ae:	7afb      	ldrb	r3, [r7, #11]
 80149b0:	3301      	adds	r3, #1
 80149b2:	72fb      	strb	r3, [r7, #11]
      break;
 80149b4:	e021      	b.n	80149fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	7c1b      	ldrb	r3, [r3, #16]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d10d      	bne.n	80149da <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80149c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80149c6:	f107 0208 	add.w	r2, r7, #8
 80149ca:	4610      	mov	r0, r2
 80149cc:	4798      	blx	r3
 80149ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	3301      	adds	r3, #1
 80149d4:	2207      	movs	r2, #7
 80149d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80149d8:	e00f      	b.n	80149fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80149da:	6839      	ldr	r1, [r7, #0]
 80149dc:	6878      	ldr	r0, [r7, #4]
 80149de:	f000 f9f7 	bl	8014dd0 <USBD_CtlError>
        err++;
 80149e2:	7afb      	ldrb	r3, [r7, #11]
 80149e4:	3301      	adds	r3, #1
 80149e6:	72fb      	strb	r3, [r7, #11]
      break;
 80149e8:	e007      	b.n	80149fa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80149ea:	6839      	ldr	r1, [r7, #0]
 80149ec:	6878      	ldr	r0, [r7, #4]
 80149ee:	f000 f9ef 	bl	8014dd0 <USBD_CtlError>
      err++;
 80149f2:	7afb      	ldrb	r3, [r7, #11]
 80149f4:	3301      	adds	r3, #1
 80149f6:	72fb      	strb	r3, [r7, #11]
      break;
 80149f8:	bf00      	nop
  }

  if (err != 0U)
 80149fa:	7afb      	ldrb	r3, [r7, #11]
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	d11e      	bne.n	8014a3e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8014a00:	683b      	ldr	r3, [r7, #0]
 8014a02:	88db      	ldrh	r3, [r3, #6]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d016      	beq.n	8014a36 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014a08:	893b      	ldrh	r3, [r7, #8]
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d00e      	beq.n	8014a2c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014a0e:	683b      	ldr	r3, [r7, #0]
 8014a10:	88da      	ldrh	r2, [r3, #6]
 8014a12:	893b      	ldrh	r3, [r7, #8]
 8014a14:	4293      	cmp	r3, r2
 8014a16:	bf28      	it	cs
 8014a18:	4613      	movcs	r3, r2
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014a1e:	893b      	ldrh	r3, [r7, #8]
 8014a20:	461a      	mov	r2, r3
 8014a22:	68f9      	ldr	r1, [r7, #12]
 8014a24:	6878      	ldr	r0, [r7, #4]
 8014a26:	f000 fa44 	bl	8014eb2 <USBD_CtlSendData>
 8014a2a:	e009      	b.n	8014a40 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014a2c:	6839      	ldr	r1, [r7, #0]
 8014a2e:	6878      	ldr	r0, [r7, #4]
 8014a30:	f000 f9ce 	bl	8014dd0 <USBD_CtlError>
 8014a34:	e004      	b.n	8014a40 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014a36:	6878      	ldr	r0, [r7, #4]
 8014a38:	f000 fa95 	bl	8014f66 <USBD_CtlSendStatus>
 8014a3c:	e000      	b.n	8014a40 <USBD_GetDescriptor+0x320>
    return;
 8014a3e:	bf00      	nop
  }
}
 8014a40:	3710      	adds	r7, #16
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}
 8014a46:	bf00      	nop

08014a48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b084      	sub	sp, #16
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]
 8014a50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014a52:	683b      	ldr	r3, [r7, #0]
 8014a54:	889b      	ldrh	r3, [r3, #4]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d131      	bne.n	8014abe <USBD_SetAddress+0x76>
 8014a5a:	683b      	ldr	r3, [r7, #0]
 8014a5c:	88db      	ldrh	r3, [r3, #6]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d12d      	bne.n	8014abe <USBD_SetAddress+0x76>
 8014a62:	683b      	ldr	r3, [r7, #0]
 8014a64:	885b      	ldrh	r3, [r3, #2]
 8014a66:	2b7f      	cmp	r3, #127	; 0x7f
 8014a68:	d829      	bhi.n	8014abe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014a6a:	683b      	ldr	r3, [r7, #0]
 8014a6c:	885b      	ldrh	r3, [r3, #2]
 8014a6e:	b2db      	uxtb	r3, r3
 8014a70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014a74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a7c:	b2db      	uxtb	r3, r3
 8014a7e:	2b03      	cmp	r3, #3
 8014a80:	d104      	bne.n	8014a8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014a82:	6839      	ldr	r1, [r7, #0]
 8014a84:	6878      	ldr	r0, [r7, #4]
 8014a86:	f000 f9a3 	bl	8014dd0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014a8a:	e01d      	b.n	8014ac8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	7bfa      	ldrb	r2, [r7, #15]
 8014a90:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014a94:	7bfb      	ldrb	r3, [r7, #15]
 8014a96:	4619      	mov	r1, r3
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f002 ff90 	bl	80179be <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014a9e:	6878      	ldr	r0, [r7, #4]
 8014aa0:	f000 fa61 	bl	8014f66 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014aa4:	7bfb      	ldrb	r3, [r7, #15]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d004      	beq.n	8014ab4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	2202      	movs	r2, #2
 8014aae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014ab2:	e009      	b.n	8014ac8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	2201      	movs	r2, #1
 8014ab8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014abc:	e004      	b.n	8014ac8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014abe:	6839      	ldr	r1, [r7, #0]
 8014ac0:	6878      	ldr	r0, [r7, #4]
 8014ac2:	f000 f985 	bl	8014dd0 <USBD_CtlError>
  }
}
 8014ac6:	bf00      	nop
 8014ac8:	bf00      	nop
 8014aca:	3710      	adds	r7, #16
 8014acc:	46bd      	mov	sp, r7
 8014ace:	bd80      	pop	{r7, pc}

08014ad0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014ad0:	b580      	push	{r7, lr}
 8014ad2:	b084      	sub	sp, #16
 8014ad4:	af00      	add	r7, sp, #0
 8014ad6:	6078      	str	r0, [r7, #4]
 8014ad8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014ada:	2300      	movs	r3, #0
 8014adc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014ade:	683b      	ldr	r3, [r7, #0]
 8014ae0:	885b      	ldrh	r3, [r3, #2]
 8014ae2:	b2da      	uxtb	r2, r3
 8014ae4:	4b4c      	ldr	r3, [pc, #304]	; (8014c18 <USBD_SetConfig+0x148>)
 8014ae6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014ae8:	4b4b      	ldr	r3, [pc, #300]	; (8014c18 <USBD_SetConfig+0x148>)
 8014aea:	781b      	ldrb	r3, [r3, #0]
 8014aec:	2b01      	cmp	r3, #1
 8014aee:	d905      	bls.n	8014afc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014af0:	6839      	ldr	r1, [r7, #0]
 8014af2:	6878      	ldr	r0, [r7, #4]
 8014af4:	f000 f96c 	bl	8014dd0 <USBD_CtlError>
    return USBD_FAIL;
 8014af8:	2303      	movs	r3, #3
 8014afa:	e088      	b.n	8014c0e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014b02:	b2db      	uxtb	r3, r3
 8014b04:	2b02      	cmp	r3, #2
 8014b06:	d002      	beq.n	8014b0e <USBD_SetConfig+0x3e>
 8014b08:	2b03      	cmp	r3, #3
 8014b0a:	d025      	beq.n	8014b58 <USBD_SetConfig+0x88>
 8014b0c:	e071      	b.n	8014bf2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014b0e:	4b42      	ldr	r3, [pc, #264]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b10:	781b      	ldrb	r3, [r3, #0]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d01c      	beq.n	8014b50 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8014b16:	4b40      	ldr	r3, [pc, #256]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b18:	781b      	ldrb	r3, [r3, #0]
 8014b1a:	461a      	mov	r2, r3
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014b20:	4b3d      	ldr	r3, [pc, #244]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	4619      	mov	r1, r3
 8014b26:	6878      	ldr	r0, [r7, #4]
 8014b28:	f7ff f992 	bl	8013e50 <USBD_SetClassConfig>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014b30:	7bfb      	ldrb	r3, [r7, #15]
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d004      	beq.n	8014b40 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8014b36:	6839      	ldr	r1, [r7, #0]
 8014b38:	6878      	ldr	r0, [r7, #4]
 8014b3a:	f000 f949 	bl	8014dd0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014b3e:	e065      	b.n	8014c0c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014b40:	6878      	ldr	r0, [r7, #4]
 8014b42:	f000 fa10 	bl	8014f66 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	2203      	movs	r2, #3
 8014b4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8014b4e:	e05d      	b.n	8014c0c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014b50:	6878      	ldr	r0, [r7, #4]
 8014b52:	f000 fa08 	bl	8014f66 <USBD_CtlSendStatus>
      break;
 8014b56:	e059      	b.n	8014c0c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014b58:	4b2f      	ldr	r3, [pc, #188]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b5a:	781b      	ldrb	r3, [r3, #0]
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d112      	bne.n	8014b86 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	2202      	movs	r2, #2
 8014b64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8014b68:	4b2b      	ldr	r3, [pc, #172]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b6a:	781b      	ldrb	r3, [r3, #0]
 8014b6c:	461a      	mov	r2, r3
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014b72:	4b29      	ldr	r3, [pc, #164]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b74:	781b      	ldrb	r3, [r3, #0]
 8014b76:	4619      	mov	r1, r3
 8014b78:	6878      	ldr	r0, [r7, #4]
 8014b7a:	f7ff f985 	bl	8013e88 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8014b7e:	6878      	ldr	r0, [r7, #4]
 8014b80:	f000 f9f1 	bl	8014f66 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014b84:	e042      	b.n	8014c0c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8014b86:	4b24      	ldr	r3, [pc, #144]	; (8014c18 <USBD_SetConfig+0x148>)
 8014b88:	781b      	ldrb	r3, [r3, #0]
 8014b8a:	461a      	mov	r2, r3
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	685b      	ldr	r3, [r3, #4]
 8014b90:	429a      	cmp	r2, r3
 8014b92:	d02a      	beq.n	8014bea <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	685b      	ldr	r3, [r3, #4]
 8014b98:	b2db      	uxtb	r3, r3
 8014b9a:	4619      	mov	r1, r3
 8014b9c:	6878      	ldr	r0, [r7, #4]
 8014b9e:	f7ff f973 	bl	8013e88 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8014ba2:	4b1d      	ldr	r3, [pc, #116]	; (8014c18 <USBD_SetConfig+0x148>)
 8014ba4:	781b      	ldrb	r3, [r3, #0]
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014bac:	4b1a      	ldr	r3, [pc, #104]	; (8014c18 <USBD_SetConfig+0x148>)
 8014bae:	781b      	ldrb	r3, [r3, #0]
 8014bb0:	4619      	mov	r1, r3
 8014bb2:	6878      	ldr	r0, [r7, #4]
 8014bb4:	f7ff f94c 	bl	8013e50 <USBD_SetClassConfig>
 8014bb8:	4603      	mov	r3, r0
 8014bba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014bbc:	7bfb      	ldrb	r3, [r7, #15]
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d00f      	beq.n	8014be2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8014bc2:	6839      	ldr	r1, [r7, #0]
 8014bc4:	6878      	ldr	r0, [r7, #4]
 8014bc6:	f000 f903 	bl	8014dd0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	685b      	ldr	r3, [r3, #4]
 8014bce:	b2db      	uxtb	r3, r3
 8014bd0:	4619      	mov	r1, r3
 8014bd2:	6878      	ldr	r0, [r7, #4]
 8014bd4:	f7ff f958 	bl	8013e88 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	2202      	movs	r2, #2
 8014bdc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8014be0:	e014      	b.n	8014c0c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014be2:	6878      	ldr	r0, [r7, #4]
 8014be4:	f000 f9bf 	bl	8014f66 <USBD_CtlSendStatus>
      break;
 8014be8:	e010      	b.n	8014c0c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014bea:	6878      	ldr	r0, [r7, #4]
 8014bec:	f000 f9bb 	bl	8014f66 <USBD_CtlSendStatus>
      break;
 8014bf0:	e00c      	b.n	8014c0c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8014bf2:	6839      	ldr	r1, [r7, #0]
 8014bf4:	6878      	ldr	r0, [r7, #4]
 8014bf6:	f000 f8eb 	bl	8014dd0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014bfa:	4b07      	ldr	r3, [pc, #28]	; (8014c18 <USBD_SetConfig+0x148>)
 8014bfc:	781b      	ldrb	r3, [r3, #0]
 8014bfe:	4619      	mov	r1, r3
 8014c00:	6878      	ldr	r0, [r7, #4]
 8014c02:	f7ff f941 	bl	8013e88 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014c06:	2303      	movs	r3, #3
 8014c08:	73fb      	strb	r3, [r7, #15]
      break;
 8014c0a:	bf00      	nop
  }

  return ret;
 8014c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	3710      	adds	r7, #16
 8014c12:	46bd      	mov	sp, r7
 8014c14:	bd80      	pop	{r7, pc}
 8014c16:	bf00      	nop
 8014c18:	20000b98 	.word	0x20000b98

08014c1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b082      	sub	sp, #8
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	6078      	str	r0, [r7, #4]
 8014c24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014c26:	683b      	ldr	r3, [r7, #0]
 8014c28:	88db      	ldrh	r3, [r3, #6]
 8014c2a:	2b01      	cmp	r3, #1
 8014c2c:	d004      	beq.n	8014c38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014c2e:	6839      	ldr	r1, [r7, #0]
 8014c30:	6878      	ldr	r0, [r7, #4]
 8014c32:	f000 f8cd 	bl	8014dd0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014c36:	e023      	b.n	8014c80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014c3e:	b2db      	uxtb	r3, r3
 8014c40:	2b02      	cmp	r3, #2
 8014c42:	dc02      	bgt.n	8014c4a <USBD_GetConfig+0x2e>
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	dc03      	bgt.n	8014c50 <USBD_GetConfig+0x34>
 8014c48:	e015      	b.n	8014c76 <USBD_GetConfig+0x5a>
 8014c4a:	2b03      	cmp	r3, #3
 8014c4c:	d00b      	beq.n	8014c66 <USBD_GetConfig+0x4a>
 8014c4e:	e012      	b.n	8014c76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2200      	movs	r2, #0
 8014c54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	3308      	adds	r3, #8
 8014c5a:	2201      	movs	r2, #1
 8014c5c:	4619      	mov	r1, r3
 8014c5e:	6878      	ldr	r0, [r7, #4]
 8014c60:	f000 f927 	bl	8014eb2 <USBD_CtlSendData>
        break;
 8014c64:	e00c      	b.n	8014c80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	3304      	adds	r3, #4
 8014c6a:	2201      	movs	r2, #1
 8014c6c:	4619      	mov	r1, r3
 8014c6e:	6878      	ldr	r0, [r7, #4]
 8014c70:	f000 f91f 	bl	8014eb2 <USBD_CtlSendData>
        break;
 8014c74:	e004      	b.n	8014c80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014c76:	6839      	ldr	r1, [r7, #0]
 8014c78:	6878      	ldr	r0, [r7, #4]
 8014c7a:	f000 f8a9 	bl	8014dd0 <USBD_CtlError>
        break;
 8014c7e:	bf00      	nop
}
 8014c80:	bf00      	nop
 8014c82:	3708      	adds	r7, #8
 8014c84:	46bd      	mov	sp, r7
 8014c86:	bd80      	pop	{r7, pc}

08014c88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	b082      	sub	sp, #8
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	6078      	str	r0, [r7, #4]
 8014c90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014c98:	b2db      	uxtb	r3, r3
 8014c9a:	3b01      	subs	r3, #1
 8014c9c:	2b02      	cmp	r3, #2
 8014c9e:	d81e      	bhi.n	8014cde <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	88db      	ldrh	r3, [r3, #6]
 8014ca4:	2b02      	cmp	r3, #2
 8014ca6:	d004      	beq.n	8014cb2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014ca8:	6839      	ldr	r1, [r7, #0]
 8014caa:	6878      	ldr	r0, [r7, #4]
 8014cac:	f000 f890 	bl	8014dd0 <USBD_CtlError>
        break;
 8014cb0:	e01a      	b.n	8014ce8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	2201      	movs	r2, #1
 8014cb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d005      	beq.n	8014cce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	68db      	ldr	r3, [r3, #12]
 8014cc6:	f043 0202 	orr.w	r2, r3, #2
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	330c      	adds	r3, #12
 8014cd2:	2202      	movs	r2, #2
 8014cd4:	4619      	mov	r1, r3
 8014cd6:	6878      	ldr	r0, [r7, #4]
 8014cd8:	f000 f8eb 	bl	8014eb2 <USBD_CtlSendData>
      break;
 8014cdc:	e004      	b.n	8014ce8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014cde:	6839      	ldr	r1, [r7, #0]
 8014ce0:	6878      	ldr	r0, [r7, #4]
 8014ce2:	f000 f875 	bl	8014dd0 <USBD_CtlError>
      break;
 8014ce6:	bf00      	nop
  }
}
 8014ce8:	bf00      	nop
 8014cea:	3708      	adds	r7, #8
 8014cec:	46bd      	mov	sp, r7
 8014cee:	bd80      	pop	{r7, pc}

08014cf0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014cf0:	b580      	push	{r7, lr}
 8014cf2:	b082      	sub	sp, #8
 8014cf4:	af00      	add	r7, sp, #0
 8014cf6:	6078      	str	r0, [r7, #4]
 8014cf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014cfa:	683b      	ldr	r3, [r7, #0]
 8014cfc:	885b      	ldrh	r3, [r3, #2]
 8014cfe:	2b01      	cmp	r3, #1
 8014d00:	d106      	bne.n	8014d10 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	2201      	movs	r2, #1
 8014d06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014d0a:	6878      	ldr	r0, [r7, #4]
 8014d0c:	f000 f92b 	bl	8014f66 <USBD_CtlSendStatus>
  }
}
 8014d10:	bf00      	nop
 8014d12:	3708      	adds	r7, #8
 8014d14:	46bd      	mov	sp, r7
 8014d16:	bd80      	pop	{r7, pc}

08014d18 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014d18:	b580      	push	{r7, lr}
 8014d1a:	b082      	sub	sp, #8
 8014d1c:	af00      	add	r7, sp, #0
 8014d1e:	6078      	str	r0, [r7, #4]
 8014d20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014d28:	b2db      	uxtb	r3, r3
 8014d2a:	3b01      	subs	r3, #1
 8014d2c:	2b02      	cmp	r3, #2
 8014d2e:	d80b      	bhi.n	8014d48 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014d30:	683b      	ldr	r3, [r7, #0]
 8014d32:	885b      	ldrh	r3, [r3, #2]
 8014d34:	2b01      	cmp	r3, #1
 8014d36:	d10c      	bne.n	8014d52 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	2200      	movs	r2, #0
 8014d3c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014d40:	6878      	ldr	r0, [r7, #4]
 8014d42:	f000 f910 	bl	8014f66 <USBD_CtlSendStatus>
      }
      break;
 8014d46:	e004      	b.n	8014d52 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014d48:	6839      	ldr	r1, [r7, #0]
 8014d4a:	6878      	ldr	r0, [r7, #4]
 8014d4c:	f000 f840 	bl	8014dd0 <USBD_CtlError>
      break;
 8014d50:	e000      	b.n	8014d54 <USBD_ClrFeature+0x3c>
      break;
 8014d52:	bf00      	nop
  }
}
 8014d54:	bf00      	nop
 8014d56:	3708      	adds	r7, #8
 8014d58:	46bd      	mov	sp, r7
 8014d5a:	bd80      	pop	{r7, pc}

08014d5c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014d5c:	b580      	push	{r7, lr}
 8014d5e:	b084      	sub	sp, #16
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	6078      	str	r0, [r7, #4]
 8014d64:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8014d66:	683b      	ldr	r3, [r7, #0]
 8014d68:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	781a      	ldrb	r2, [r3, #0]
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	3301      	adds	r3, #1
 8014d76:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	781a      	ldrb	r2, [r3, #0]
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014d80:	68fb      	ldr	r3, [r7, #12]
 8014d82:	3301      	adds	r3, #1
 8014d84:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014d86:	68f8      	ldr	r0, [r7, #12]
 8014d88:	f7ff fa92 	bl	80142b0 <SWAPBYTE>
 8014d8c:	4603      	mov	r3, r0
 8014d8e:	461a      	mov	r2, r3
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	3301      	adds	r3, #1
 8014d98:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	3301      	adds	r3, #1
 8014d9e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014da0:	68f8      	ldr	r0, [r7, #12]
 8014da2:	f7ff fa85 	bl	80142b0 <SWAPBYTE>
 8014da6:	4603      	mov	r3, r0
 8014da8:	461a      	mov	r2, r3
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014dae:	68fb      	ldr	r3, [r7, #12]
 8014db0:	3301      	adds	r3, #1
 8014db2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	3301      	adds	r3, #1
 8014db8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014dba:	68f8      	ldr	r0, [r7, #12]
 8014dbc:	f7ff fa78 	bl	80142b0 <SWAPBYTE>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	461a      	mov	r2, r3
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	80da      	strh	r2, [r3, #6]
}
 8014dc8:	bf00      	nop
 8014dca:	3710      	adds	r7, #16
 8014dcc:	46bd      	mov	sp, r7
 8014dce:	bd80      	pop	{r7, pc}

08014dd0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014dd0:	b580      	push	{r7, lr}
 8014dd2:	b082      	sub	sp, #8
 8014dd4:	af00      	add	r7, sp, #0
 8014dd6:	6078      	str	r0, [r7, #4]
 8014dd8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014dda:	2180      	movs	r1, #128	; 0x80
 8014ddc:	6878      	ldr	r0, [r7, #4]
 8014dde:	f002 fd83 	bl	80178e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014de2:	2100      	movs	r1, #0
 8014de4:	6878      	ldr	r0, [r7, #4]
 8014de6:	f002 fd7f 	bl	80178e8 <USBD_LL_StallEP>
}
 8014dea:	bf00      	nop
 8014dec:	3708      	adds	r7, #8
 8014dee:	46bd      	mov	sp, r7
 8014df0:	bd80      	pop	{r7, pc}

08014df2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014df2:	b580      	push	{r7, lr}
 8014df4:	b086      	sub	sp, #24
 8014df6:	af00      	add	r7, sp, #0
 8014df8:	60f8      	str	r0, [r7, #12]
 8014dfa:	60b9      	str	r1, [r7, #8]
 8014dfc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014dfe:	2300      	movs	r3, #0
 8014e00:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d036      	beq.n	8014e76 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8014e0c:	6938      	ldr	r0, [r7, #16]
 8014e0e:	f000 f836 	bl	8014e7e <USBD_GetLen>
 8014e12:	4603      	mov	r3, r0
 8014e14:	3301      	adds	r3, #1
 8014e16:	b29b      	uxth	r3, r3
 8014e18:	005b      	lsls	r3, r3, #1
 8014e1a:	b29a      	uxth	r2, r3
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8014e20:	7dfb      	ldrb	r3, [r7, #23]
 8014e22:	68ba      	ldr	r2, [r7, #8]
 8014e24:	4413      	add	r3, r2
 8014e26:	687a      	ldr	r2, [r7, #4]
 8014e28:	7812      	ldrb	r2, [r2, #0]
 8014e2a:	701a      	strb	r2, [r3, #0]
  idx++;
 8014e2c:	7dfb      	ldrb	r3, [r7, #23]
 8014e2e:	3301      	adds	r3, #1
 8014e30:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8014e32:	7dfb      	ldrb	r3, [r7, #23]
 8014e34:	68ba      	ldr	r2, [r7, #8]
 8014e36:	4413      	add	r3, r2
 8014e38:	2203      	movs	r2, #3
 8014e3a:	701a      	strb	r2, [r3, #0]
  idx++;
 8014e3c:	7dfb      	ldrb	r3, [r7, #23]
 8014e3e:	3301      	adds	r3, #1
 8014e40:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8014e42:	e013      	b.n	8014e6c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8014e44:	7dfb      	ldrb	r3, [r7, #23]
 8014e46:	68ba      	ldr	r2, [r7, #8]
 8014e48:	4413      	add	r3, r2
 8014e4a:	693a      	ldr	r2, [r7, #16]
 8014e4c:	7812      	ldrb	r2, [r2, #0]
 8014e4e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8014e50:	693b      	ldr	r3, [r7, #16]
 8014e52:	3301      	adds	r3, #1
 8014e54:	613b      	str	r3, [r7, #16]
    idx++;
 8014e56:	7dfb      	ldrb	r3, [r7, #23]
 8014e58:	3301      	adds	r3, #1
 8014e5a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8014e5c:	7dfb      	ldrb	r3, [r7, #23]
 8014e5e:	68ba      	ldr	r2, [r7, #8]
 8014e60:	4413      	add	r3, r2
 8014e62:	2200      	movs	r2, #0
 8014e64:	701a      	strb	r2, [r3, #0]
    idx++;
 8014e66:	7dfb      	ldrb	r3, [r7, #23]
 8014e68:	3301      	adds	r3, #1
 8014e6a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	781b      	ldrb	r3, [r3, #0]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d1e7      	bne.n	8014e44 <USBD_GetString+0x52>
 8014e74:	e000      	b.n	8014e78 <USBD_GetString+0x86>
    return;
 8014e76:	bf00      	nop
  }
}
 8014e78:	3718      	adds	r7, #24
 8014e7a:	46bd      	mov	sp, r7
 8014e7c:	bd80      	pop	{r7, pc}

08014e7e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8014e7e:	b480      	push	{r7}
 8014e80:	b085      	sub	sp, #20
 8014e82:	af00      	add	r7, sp, #0
 8014e84:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014e86:	2300      	movs	r3, #0
 8014e88:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8014e8e:	e005      	b.n	8014e9c <USBD_GetLen+0x1e>
  {
    len++;
 8014e90:	7bfb      	ldrb	r3, [r7, #15]
 8014e92:	3301      	adds	r3, #1
 8014e94:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014e96:	68bb      	ldr	r3, [r7, #8]
 8014e98:	3301      	adds	r3, #1
 8014e9a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014e9c:	68bb      	ldr	r3, [r7, #8]
 8014e9e:	781b      	ldrb	r3, [r3, #0]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d1f5      	bne.n	8014e90 <USBD_GetLen+0x12>
  }

  return len;
 8014ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ea6:	4618      	mov	r0, r3
 8014ea8:	3714      	adds	r7, #20
 8014eaa:	46bd      	mov	sp, r7
 8014eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eb0:	4770      	bx	lr

08014eb2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8014eb2:	b580      	push	{r7, lr}
 8014eb4:	b084      	sub	sp, #16
 8014eb6:	af00      	add	r7, sp, #0
 8014eb8:	60f8      	str	r0, [r7, #12]
 8014eba:	60b9      	str	r1, [r7, #8]
 8014ebc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	2202      	movs	r2, #2
 8014ec2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	687a      	ldr	r2, [r7, #4]
 8014eca:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	687a      	ldr	r2, [r7, #4]
 8014ed0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	68ba      	ldr	r2, [r7, #8]
 8014ed6:	2100      	movs	r1, #0
 8014ed8:	68f8      	ldr	r0, [r7, #12]
 8014eda:	f002 fd8f 	bl	80179fc <USBD_LL_Transmit>

  return USBD_OK;
 8014ede:	2300      	movs	r3, #0
}
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	3710      	adds	r7, #16
 8014ee4:	46bd      	mov	sp, r7
 8014ee6:	bd80      	pop	{r7, pc}

08014ee8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	b084      	sub	sp, #16
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	60f8      	str	r0, [r7, #12]
 8014ef0:	60b9      	str	r1, [r7, #8]
 8014ef2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	68ba      	ldr	r2, [r7, #8]
 8014ef8:	2100      	movs	r1, #0
 8014efa:	68f8      	ldr	r0, [r7, #12]
 8014efc:	f002 fd7e 	bl	80179fc <USBD_LL_Transmit>

  return USBD_OK;
 8014f00:	2300      	movs	r3, #0
}
 8014f02:	4618      	mov	r0, r3
 8014f04:	3710      	adds	r7, #16
 8014f06:	46bd      	mov	sp, r7
 8014f08:	bd80      	pop	{r7, pc}

08014f0a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014f0a:	b580      	push	{r7, lr}
 8014f0c:	b084      	sub	sp, #16
 8014f0e:	af00      	add	r7, sp, #0
 8014f10:	60f8      	str	r0, [r7, #12]
 8014f12:	60b9      	str	r1, [r7, #8]
 8014f14:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	2203      	movs	r2, #3
 8014f1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	687a      	ldr	r2, [r7, #4]
 8014f22:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	687a      	ldr	r2, [r7, #4]
 8014f2a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	68ba      	ldr	r2, [r7, #8]
 8014f32:	2100      	movs	r1, #0
 8014f34:	68f8      	ldr	r0, [r7, #12]
 8014f36:	f002 fd82 	bl	8017a3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014f3a:	2300      	movs	r3, #0
}
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	3710      	adds	r7, #16
 8014f40:	46bd      	mov	sp, r7
 8014f42:	bd80      	pop	{r7, pc}

08014f44 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b084      	sub	sp, #16
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	60f8      	str	r0, [r7, #12]
 8014f4c:	60b9      	str	r1, [r7, #8]
 8014f4e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	68ba      	ldr	r2, [r7, #8]
 8014f54:	2100      	movs	r1, #0
 8014f56:	68f8      	ldr	r0, [r7, #12]
 8014f58:	f002 fd71 	bl	8017a3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014f5c:	2300      	movs	r3, #0
}
 8014f5e:	4618      	mov	r0, r3
 8014f60:	3710      	adds	r7, #16
 8014f62:	46bd      	mov	sp, r7
 8014f64:	bd80      	pop	{r7, pc}

08014f66 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014f66:	b580      	push	{r7, lr}
 8014f68:	b082      	sub	sp, #8
 8014f6a:	af00      	add	r7, sp, #0
 8014f6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	2204      	movs	r2, #4
 8014f72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014f76:	2300      	movs	r3, #0
 8014f78:	2200      	movs	r2, #0
 8014f7a:	2100      	movs	r1, #0
 8014f7c:	6878      	ldr	r0, [r7, #4]
 8014f7e:	f002 fd3d 	bl	80179fc <USBD_LL_Transmit>

  return USBD_OK;
 8014f82:	2300      	movs	r3, #0
}
 8014f84:	4618      	mov	r0, r3
 8014f86:	3708      	adds	r7, #8
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	bd80      	pop	{r7, pc}

08014f8c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014f8c:	b580      	push	{r7, lr}
 8014f8e:	b082      	sub	sp, #8
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2205      	movs	r2, #5
 8014f98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	2200      	movs	r2, #0
 8014fa0:	2100      	movs	r1, #0
 8014fa2:	6878      	ldr	r0, [r7, #4]
 8014fa4:	f002 fd4b 	bl	8017a3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014fa8:	2300      	movs	r3, #0
}
 8014faa:	4618      	mov	r0, r3
 8014fac:	3708      	adds	r7, #8
 8014fae:	46bd      	mov	sp, r7
 8014fb0:	bd80      	pop	{r7, pc}

08014fb2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014fb2:	b480      	push	{r7}
 8014fb4:	b085      	sub	sp, #20
 8014fb6:	af00      	add	r7, sp, #0
 8014fb8:	4603      	mov	r3, r0
 8014fba:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014fc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014fc4:	2b84      	cmp	r3, #132	; 0x84
 8014fc6:	d005      	beq.n	8014fd4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014fc8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	4413      	add	r3, r2
 8014fd0:	3303      	adds	r3, #3
 8014fd2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014fd4:	68fb      	ldr	r3, [r7, #12]
}
 8014fd6:	4618      	mov	r0, r3
 8014fd8:	3714      	adds	r7, #20
 8014fda:	46bd      	mov	sp, r7
 8014fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fe0:	4770      	bx	lr

08014fe2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014fe2:	b580      	push	{r7, lr}
 8014fe4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014fe6:	f000 fee9 	bl	8015dbc <vTaskStartScheduler>
  
  return osOK;
 8014fea:	2300      	movs	r3, #0
}
 8014fec:	4618      	mov	r0, r3
 8014fee:	bd80      	pop	{r7, pc}

08014ff0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014ff2:	b087      	sub	sp, #28
 8014ff4:	af02      	add	r7, sp, #8
 8014ff6:	6078      	str	r0, [r7, #4]
 8014ff8:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	685c      	ldr	r4, [r3, #4]
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015006:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801500e:	4618      	mov	r0, r3
 8015010:	f7ff ffcf 	bl	8014fb2 <makeFreeRtosPriority>
 8015014:	4602      	mov	r2, r0
 8015016:	f107 030c 	add.w	r3, r7, #12
 801501a:	9301      	str	r3, [sp, #4]
 801501c:	9200      	str	r2, [sp, #0]
 801501e:	683b      	ldr	r3, [r7, #0]
 8015020:	4632      	mov	r2, r6
 8015022:	4629      	mov	r1, r5
 8015024:	4620      	mov	r0, r4
 8015026:	f000 fd55 	bl	8015ad4 <xTaskCreate>
 801502a:	4603      	mov	r3, r0
 801502c:	2b01      	cmp	r3, #1
 801502e:	d001      	beq.n	8015034 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8015030:	2300      	movs	r3, #0
 8015032:	e000      	b.n	8015036 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8015034:	68fb      	ldr	r3, [r7, #12]
}
 8015036:	4618      	mov	r0, r3
 8015038:	3714      	adds	r7, #20
 801503a:	46bd      	mov	sp, r7
 801503c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801503e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801503e:	b580      	push	{r7, lr}
 8015040:	b084      	sub	sp, #16
 8015042:	af00      	add	r7, sp, #0
 8015044:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	2b00      	cmp	r3, #0
 801504e:	d001      	beq.n	8015054 <osDelay+0x16>
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	e000      	b.n	8015056 <osDelay+0x18>
 8015054:	2301      	movs	r3, #1
 8015056:	4618      	mov	r0, r3
 8015058:	f000 fe7c 	bl	8015d54 <vTaskDelay>
  
  return osOK;
 801505c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801505e:	4618      	mov	r0, r3
 8015060:	3710      	adds	r7, #16
 8015062:	46bd      	mov	sp, r7
 8015064:	bd80      	pop	{r7, pc}

08015066 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8015066:	b580      	push	{r7, lr}
 8015068:	b082      	sub	sp, #8
 801506a:	af00      	add	r7, sp, #0
 801506c:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 801506e:	2001      	movs	r0, #1
 8015070:	f000 f9a1 	bl	80153b6 <xQueueCreateMutex>
 8015074:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8015076:	4618      	mov	r0, r3
 8015078:	3708      	adds	r7, #8
 801507a:	46bd      	mov	sp, r7
 801507c:	bd80      	pop	{r7, pc}

0801507e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 801507e:	b580      	push	{r7, lr}
 8015080:	b084      	sub	sp, #16
 8015082:	af00      	add	r7, sp, #0
 8015084:	6078      	str	r0, [r7, #4]
 8015086:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8015088:	683b      	ldr	r3, [r7, #0]
 801508a:	2b01      	cmp	r3, #1
 801508c:	d110      	bne.n	80150b0 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 801508e:	2203      	movs	r2, #3
 8015090:	2100      	movs	r1, #0
 8015092:	2001      	movs	r0, #1
 8015094:	f000 f920 	bl	80152d8 <xQueueGenericCreate>
 8015098:	60f8      	str	r0, [r7, #12]
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	2b00      	cmp	r3, #0
 801509e:	d005      	beq.n	80150ac <osSemaphoreCreate+0x2e>
 80150a0:	2300      	movs	r3, #0
 80150a2:	2200      	movs	r2, #0
 80150a4:	2100      	movs	r1, #0
 80150a6:	68f8      	ldr	r0, [r7, #12]
 80150a8:	f000 f99e 	bl	80153e8 <xQueueGenericSend>
    return sema;
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	e000      	b.n	80150b2 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 80150b0:	2300      	movs	r3, #0
#endif
  }
#endif
}
 80150b2:	4618      	mov	r0, r3
 80150b4:	3710      	adds	r7, #16
 80150b6:	46bd      	mov	sp, r7
 80150b8:	bd80      	pop	{r7, pc}

080150ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80150ba:	b480      	push	{r7}
 80150bc:	b083      	sub	sp, #12
 80150be:	af00      	add	r7, sp, #0
 80150c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	f103 0208 	add.w	r2, r3, #8
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	f04f 32ff 	mov.w	r2, #4294967295
 80150d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	f103 0208 	add.w	r2, r3, #8
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	f103 0208 	add.w	r2, r3, #8
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	2200      	movs	r2, #0
 80150ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80150ee:	bf00      	nop
 80150f0:	370c      	adds	r7, #12
 80150f2:	46bd      	mov	sp, r7
 80150f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f8:	4770      	bx	lr

080150fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80150fa:	b480      	push	{r7}
 80150fc:	b083      	sub	sp, #12
 80150fe:	af00      	add	r7, sp, #0
 8015100:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	2200      	movs	r2, #0
 8015106:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015108:	bf00      	nop
 801510a:	370c      	adds	r7, #12
 801510c:	46bd      	mov	sp, r7
 801510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015112:	4770      	bx	lr

08015114 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015114:	b480      	push	{r7}
 8015116:	b085      	sub	sp, #20
 8015118:	af00      	add	r7, sp, #0
 801511a:	6078      	str	r0, [r7, #4]
 801511c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	685b      	ldr	r3, [r3, #4]
 8015122:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015124:	683b      	ldr	r3, [r7, #0]
 8015126:	68fa      	ldr	r2, [r7, #12]
 8015128:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	689a      	ldr	r2, [r3, #8]
 801512e:	683b      	ldr	r3, [r7, #0]
 8015130:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	689b      	ldr	r3, [r3, #8]
 8015136:	683a      	ldr	r2, [r7, #0]
 8015138:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	683a      	ldr	r2, [r7, #0]
 801513e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015140:	683b      	ldr	r3, [r7, #0]
 8015142:	687a      	ldr	r2, [r7, #4]
 8015144:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	681b      	ldr	r3, [r3, #0]
 801514a:	1c5a      	adds	r2, r3, #1
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	601a      	str	r2, [r3, #0]
}
 8015150:	bf00      	nop
 8015152:	3714      	adds	r7, #20
 8015154:	46bd      	mov	sp, r7
 8015156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801515a:	4770      	bx	lr

0801515c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801515c:	b480      	push	{r7}
 801515e:	b085      	sub	sp, #20
 8015160:	af00      	add	r7, sp, #0
 8015162:	6078      	str	r0, [r7, #4]
 8015164:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	681b      	ldr	r3, [r3, #0]
 801516a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801516c:	68bb      	ldr	r3, [r7, #8]
 801516e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015172:	d103      	bne.n	801517c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	691b      	ldr	r3, [r3, #16]
 8015178:	60fb      	str	r3, [r7, #12]
 801517a:	e00c      	b.n	8015196 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	3308      	adds	r3, #8
 8015180:	60fb      	str	r3, [r7, #12]
 8015182:	e002      	b.n	801518a <vListInsert+0x2e>
 8015184:	68fb      	ldr	r3, [r7, #12]
 8015186:	685b      	ldr	r3, [r3, #4]
 8015188:	60fb      	str	r3, [r7, #12]
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	685b      	ldr	r3, [r3, #4]
 801518e:	681b      	ldr	r3, [r3, #0]
 8015190:	68ba      	ldr	r2, [r7, #8]
 8015192:	429a      	cmp	r2, r3
 8015194:	d2f6      	bcs.n	8015184 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	685a      	ldr	r2, [r3, #4]
 801519a:	683b      	ldr	r3, [r7, #0]
 801519c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801519e:	683b      	ldr	r3, [r7, #0]
 80151a0:	685b      	ldr	r3, [r3, #4]
 80151a2:	683a      	ldr	r2, [r7, #0]
 80151a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80151a6:	683b      	ldr	r3, [r7, #0]
 80151a8:	68fa      	ldr	r2, [r7, #12]
 80151aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	683a      	ldr	r2, [r7, #0]
 80151b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80151b2:	683b      	ldr	r3, [r7, #0]
 80151b4:	687a      	ldr	r2, [r7, #4]
 80151b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	1c5a      	adds	r2, r3, #1
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	601a      	str	r2, [r3, #0]
}
 80151c2:	bf00      	nop
 80151c4:	3714      	adds	r7, #20
 80151c6:	46bd      	mov	sp, r7
 80151c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151cc:	4770      	bx	lr

080151ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80151ce:	b480      	push	{r7}
 80151d0:	b085      	sub	sp, #20
 80151d2:	af00      	add	r7, sp, #0
 80151d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	691b      	ldr	r3, [r3, #16]
 80151da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	685b      	ldr	r3, [r3, #4]
 80151e0:	687a      	ldr	r2, [r7, #4]
 80151e2:	6892      	ldr	r2, [r2, #8]
 80151e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	689b      	ldr	r3, [r3, #8]
 80151ea:	687a      	ldr	r2, [r7, #4]
 80151ec:	6852      	ldr	r2, [r2, #4]
 80151ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	687a      	ldr	r2, [r7, #4]
 80151f6:	429a      	cmp	r2, r3
 80151f8:	d103      	bne.n	8015202 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	689a      	ldr	r2, [r3, #8]
 80151fe:	68fb      	ldr	r3, [r7, #12]
 8015200:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	2200      	movs	r2, #0
 8015206:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	681b      	ldr	r3, [r3, #0]
 801520c:	1e5a      	subs	r2, r3, #1
 801520e:	68fb      	ldr	r3, [r7, #12]
 8015210:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	681b      	ldr	r3, [r3, #0]
}
 8015216:	4618      	mov	r0, r3
 8015218:	3714      	adds	r7, #20
 801521a:	46bd      	mov	sp, r7
 801521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015220:	4770      	bx	lr

08015222 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015222:	b580      	push	{r7, lr}
 8015224:	b084      	sub	sp, #16
 8015226:	af00      	add	r7, sp, #0
 8015228:	6078      	str	r0, [r7, #4]
 801522a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015230:	68fb      	ldr	r3, [r7, #12]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d10a      	bne.n	801524c <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015236:	f04f 0350 	mov.w	r3, #80	; 0x50
 801523a:	f383 8811 	msr	BASEPRI, r3
 801523e:	f3bf 8f6f 	isb	sy
 8015242:	f3bf 8f4f 	dsb	sy
 8015246:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015248:	bf00      	nop
 801524a:	e7fe      	b.n	801524a <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801524c:	f001 fcba 	bl	8016bc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	681a      	ldr	r2, [r3, #0]
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015258:	68f9      	ldr	r1, [r7, #12]
 801525a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801525c:	fb01 f303 	mul.w	r3, r1, r3
 8015260:	441a      	add	r2, r3
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015266:	68fb      	ldr	r3, [r7, #12]
 8015268:	2200      	movs	r2, #0
 801526a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	681a      	ldr	r2, [r3, #0]
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	681a      	ldr	r2, [r3, #0]
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801527c:	3b01      	subs	r3, #1
 801527e:	68f9      	ldr	r1, [r7, #12]
 8015280:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8015282:	fb01 f303 	mul.w	r3, r1, r3
 8015286:	441a      	add	r2, r3
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	22ff      	movs	r2, #255	; 0xff
 8015290:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	22ff      	movs	r2, #255	; 0xff
 8015298:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801529c:	683b      	ldr	r3, [r7, #0]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d109      	bne.n	80152b6 <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80152a2:	68fb      	ldr	r3, [r7, #12]
 80152a4:	691b      	ldr	r3, [r3, #16]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d00f      	beq.n	80152ca <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	3310      	adds	r3, #16
 80152ae:	4618      	mov	r0, r3
 80152b0:	f000 ff8c 	bl	80161cc <xTaskRemoveFromEventList>
 80152b4:	e009      	b.n	80152ca <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	3310      	adds	r3, #16
 80152ba:	4618      	mov	r0, r3
 80152bc:	f7ff fefd 	bl	80150ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80152c0:	68fb      	ldr	r3, [r7, #12]
 80152c2:	3324      	adds	r3, #36	; 0x24
 80152c4:	4618      	mov	r0, r3
 80152c6:	f7ff fef8 	bl	80150ba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80152ca:	f001 fcab 	bl	8016c24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80152ce:	2301      	movs	r3, #1
}
 80152d0:	4618      	mov	r0, r3
 80152d2:	3710      	adds	r7, #16
 80152d4:	46bd      	mov	sp, r7
 80152d6:	bd80      	pop	{r7, pc}

080152d8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b08a      	sub	sp, #40	; 0x28
 80152dc:	af02      	add	r7, sp, #8
 80152de:	60f8      	str	r0, [r7, #12]
 80152e0:	60b9      	str	r1, [r7, #8]
 80152e2:	4613      	mov	r3, r2
 80152e4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80152e6:	68fb      	ldr	r3, [r7, #12]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d10a      	bne.n	8015302 <xQueueGenericCreate+0x2a>
	__asm volatile
 80152ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80152f0:	f383 8811 	msr	BASEPRI, r3
 80152f4:	f3bf 8f6f 	isb	sy
 80152f8:	f3bf 8f4f 	dsb	sy
 80152fc:	613b      	str	r3, [r7, #16]
}
 80152fe:	bf00      	nop
 8015300:	e7fe      	b.n	8015300 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015302:	68fb      	ldr	r3, [r7, #12]
 8015304:	68ba      	ldr	r2, [r7, #8]
 8015306:	fb02 f303 	mul.w	r3, r2, r3
 801530a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801530c:	69fb      	ldr	r3, [r7, #28]
 801530e:	3348      	adds	r3, #72	; 0x48
 8015310:	4618      	mov	r0, r3
 8015312:	f001 fd79 	bl	8016e08 <pvPortMalloc>
 8015316:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015318:	69bb      	ldr	r3, [r7, #24]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d00d      	beq.n	801533a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801531e:	69bb      	ldr	r3, [r7, #24]
 8015320:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015322:	697b      	ldr	r3, [r7, #20]
 8015324:	3348      	adds	r3, #72	; 0x48
 8015326:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015328:	79fa      	ldrb	r2, [r7, #7]
 801532a:	69bb      	ldr	r3, [r7, #24]
 801532c:	9300      	str	r3, [sp, #0]
 801532e:	4613      	mov	r3, r2
 8015330:	697a      	ldr	r2, [r7, #20]
 8015332:	68b9      	ldr	r1, [r7, #8]
 8015334:	68f8      	ldr	r0, [r7, #12]
 8015336:	f000 f805 	bl	8015344 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801533a:	69bb      	ldr	r3, [r7, #24]
	}
 801533c:	4618      	mov	r0, r3
 801533e:	3720      	adds	r7, #32
 8015340:	46bd      	mov	sp, r7
 8015342:	bd80      	pop	{r7, pc}

08015344 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015344:	b580      	push	{r7, lr}
 8015346:	b084      	sub	sp, #16
 8015348:	af00      	add	r7, sp, #0
 801534a:	60f8      	str	r0, [r7, #12]
 801534c:	60b9      	str	r1, [r7, #8]
 801534e:	607a      	str	r2, [r7, #4]
 8015350:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015352:	68bb      	ldr	r3, [r7, #8]
 8015354:	2b00      	cmp	r3, #0
 8015356:	d103      	bne.n	8015360 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015358:	69bb      	ldr	r3, [r7, #24]
 801535a:	69ba      	ldr	r2, [r7, #24]
 801535c:	601a      	str	r2, [r3, #0]
 801535e:	e002      	b.n	8015366 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015360:	69bb      	ldr	r3, [r7, #24]
 8015362:	687a      	ldr	r2, [r7, #4]
 8015364:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015366:	69bb      	ldr	r3, [r7, #24]
 8015368:	68fa      	ldr	r2, [r7, #12]
 801536a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801536c:	69bb      	ldr	r3, [r7, #24]
 801536e:	68ba      	ldr	r2, [r7, #8]
 8015370:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015372:	2101      	movs	r1, #1
 8015374:	69b8      	ldr	r0, [r7, #24]
 8015376:	f7ff ff54 	bl	8015222 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801537a:	bf00      	nop
 801537c:	3710      	adds	r7, #16
 801537e:	46bd      	mov	sp, r7
 8015380:	bd80      	pop	{r7, pc}

08015382 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8015382:	b580      	push	{r7, lr}
 8015384:	b082      	sub	sp, #8
 8015386:	af00      	add	r7, sp, #0
 8015388:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	2b00      	cmp	r3, #0
 801538e:	d00e      	beq.n	80153ae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	2200      	movs	r2, #0
 8015394:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	2200      	movs	r2, #0
 801539a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	2200      	movs	r2, #0
 80153a0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80153a2:	2300      	movs	r3, #0
 80153a4:	2200      	movs	r2, #0
 80153a6:	2100      	movs	r1, #0
 80153a8:	6878      	ldr	r0, [r7, #4]
 80153aa:	f000 f81d 	bl	80153e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80153ae:	bf00      	nop
 80153b0:	3708      	adds	r7, #8
 80153b2:	46bd      	mov	sp, r7
 80153b4:	bd80      	pop	{r7, pc}

080153b6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80153b6:	b580      	push	{r7, lr}
 80153b8:	b086      	sub	sp, #24
 80153ba:	af00      	add	r7, sp, #0
 80153bc:	4603      	mov	r3, r0
 80153be:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80153c0:	2301      	movs	r3, #1
 80153c2:	617b      	str	r3, [r7, #20]
 80153c4:	2300      	movs	r3, #0
 80153c6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80153c8:	79fb      	ldrb	r3, [r7, #7]
 80153ca:	461a      	mov	r2, r3
 80153cc:	6939      	ldr	r1, [r7, #16]
 80153ce:	6978      	ldr	r0, [r7, #20]
 80153d0:	f7ff ff82 	bl	80152d8 <xQueueGenericCreate>
 80153d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80153d6:	68f8      	ldr	r0, [r7, #12]
 80153d8:	f7ff ffd3 	bl	8015382 <prvInitialiseMutex>

		return xNewQueue;
 80153dc:	68fb      	ldr	r3, [r7, #12]
	}
 80153de:	4618      	mov	r0, r3
 80153e0:	3718      	adds	r7, #24
 80153e2:	46bd      	mov	sp, r7
 80153e4:	bd80      	pop	{r7, pc}
	...

080153e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b08e      	sub	sp, #56	; 0x38
 80153ec:	af00      	add	r7, sp, #0
 80153ee:	60f8      	str	r0, [r7, #12]
 80153f0:	60b9      	str	r1, [r7, #8]
 80153f2:	607a      	str	r2, [r7, #4]
 80153f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80153f6:	2300      	movs	r3, #0
 80153f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80153fa:	68fb      	ldr	r3, [r7, #12]
 80153fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80153fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015400:	2b00      	cmp	r3, #0
 8015402:	d10a      	bne.n	801541a <xQueueGenericSend+0x32>
	__asm volatile
 8015404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015408:	f383 8811 	msr	BASEPRI, r3
 801540c:	f3bf 8f6f 	isb	sy
 8015410:	f3bf 8f4f 	dsb	sy
 8015414:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8015416:	bf00      	nop
 8015418:	e7fe      	b.n	8015418 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801541a:	68bb      	ldr	r3, [r7, #8]
 801541c:	2b00      	cmp	r3, #0
 801541e:	d103      	bne.n	8015428 <xQueueGenericSend+0x40>
 8015420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015424:	2b00      	cmp	r3, #0
 8015426:	d101      	bne.n	801542c <xQueueGenericSend+0x44>
 8015428:	2301      	movs	r3, #1
 801542a:	e000      	b.n	801542e <xQueueGenericSend+0x46>
 801542c:	2300      	movs	r3, #0
 801542e:	2b00      	cmp	r3, #0
 8015430:	d10a      	bne.n	8015448 <xQueueGenericSend+0x60>
	__asm volatile
 8015432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015436:	f383 8811 	msr	BASEPRI, r3
 801543a:	f3bf 8f6f 	isb	sy
 801543e:	f3bf 8f4f 	dsb	sy
 8015442:	627b      	str	r3, [r7, #36]	; 0x24
}
 8015444:	bf00      	nop
 8015446:	e7fe      	b.n	8015446 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015448:	683b      	ldr	r3, [r7, #0]
 801544a:	2b02      	cmp	r3, #2
 801544c:	d103      	bne.n	8015456 <xQueueGenericSend+0x6e>
 801544e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015452:	2b01      	cmp	r3, #1
 8015454:	d101      	bne.n	801545a <xQueueGenericSend+0x72>
 8015456:	2301      	movs	r3, #1
 8015458:	e000      	b.n	801545c <xQueueGenericSend+0x74>
 801545a:	2300      	movs	r3, #0
 801545c:	2b00      	cmp	r3, #0
 801545e:	d10a      	bne.n	8015476 <xQueueGenericSend+0x8e>
	__asm volatile
 8015460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015464:	f383 8811 	msr	BASEPRI, r3
 8015468:	f3bf 8f6f 	isb	sy
 801546c:	f3bf 8f4f 	dsb	sy
 8015470:	623b      	str	r3, [r7, #32]
}
 8015472:	bf00      	nop
 8015474:	e7fe      	b.n	8015474 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015476:	f001 f855 	bl	8016524 <xTaskGetSchedulerState>
 801547a:	4603      	mov	r3, r0
 801547c:	2b00      	cmp	r3, #0
 801547e:	d102      	bne.n	8015486 <xQueueGenericSend+0x9e>
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	2b00      	cmp	r3, #0
 8015484:	d101      	bne.n	801548a <xQueueGenericSend+0xa2>
 8015486:	2301      	movs	r3, #1
 8015488:	e000      	b.n	801548c <xQueueGenericSend+0xa4>
 801548a:	2300      	movs	r3, #0
 801548c:	2b00      	cmp	r3, #0
 801548e:	d10a      	bne.n	80154a6 <xQueueGenericSend+0xbe>
	__asm volatile
 8015490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015494:	f383 8811 	msr	BASEPRI, r3
 8015498:	f3bf 8f6f 	isb	sy
 801549c:	f3bf 8f4f 	dsb	sy
 80154a0:	61fb      	str	r3, [r7, #28]
}
 80154a2:	bf00      	nop
 80154a4:	e7fe      	b.n	80154a4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80154a6:	f001 fb8d 	bl	8016bc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80154aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80154ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80154b2:	429a      	cmp	r2, r3
 80154b4:	d302      	bcc.n	80154bc <xQueueGenericSend+0xd4>
 80154b6:	683b      	ldr	r3, [r7, #0]
 80154b8:	2b02      	cmp	r3, #2
 80154ba:	d112      	bne.n	80154e2 <xQueueGenericSend+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80154bc:	683a      	ldr	r2, [r7, #0]
 80154be:	68b9      	ldr	r1, [r7, #8]
 80154c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80154c2:	f000 fa1d 	bl	8015900 <prvCopyDataToQueue>
 80154c6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80154c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d004      	beq.n	80154da <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80154d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80154d2:	3324      	adds	r3, #36	; 0x24
 80154d4:	4618      	mov	r0, r3
 80154d6:	f000 fe79 	bl	80161cc <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80154da:	f001 fba3 	bl	8016c24 <vPortExitCritical>
				return pdPASS;
 80154de:	2301      	movs	r3, #1
 80154e0:	e062      	b.n	80155a8 <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	d103      	bne.n	80154f0 <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80154e8:	f001 fb9c 	bl	8016c24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80154ec:	2300      	movs	r3, #0
 80154ee:	e05b      	b.n	80155a8 <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80154f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d106      	bne.n	8015504 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80154f6:	f107 0314 	add.w	r3, r7, #20
 80154fa:	4618      	mov	r0, r3
 80154fc:	f000 fec8 	bl	8016290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015500:	2301      	movs	r3, #1
 8015502:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015504:	f001 fb8e 	bl	8016c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015508:	f000 fca8 	bl	8015e5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801550c:	f001 fb5a 	bl	8016bc4 <vPortEnterCritical>
 8015510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015512:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015516:	b25b      	sxtb	r3, r3
 8015518:	f1b3 3fff 	cmp.w	r3, #4294967295
 801551c:	d103      	bne.n	8015526 <xQueueGenericSend+0x13e>
 801551e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015520:	2200      	movs	r2, #0
 8015522:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015528:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801552c:	b25b      	sxtb	r3, r3
 801552e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015532:	d103      	bne.n	801553c <xQueueGenericSend+0x154>
 8015534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015536:	2200      	movs	r2, #0
 8015538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801553c:	f001 fb72 	bl	8016c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015540:	1d3a      	adds	r2, r7, #4
 8015542:	f107 0314 	add.w	r3, r7, #20
 8015546:	4611      	mov	r1, r2
 8015548:	4618      	mov	r0, r3
 801554a:	f000 feb7 	bl	80162bc <xTaskCheckForTimeOut>
 801554e:	4603      	mov	r3, r0
 8015550:	2b00      	cmp	r3, #0
 8015552:	d123      	bne.n	801559c <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015556:	f000 faa5 	bl	8015aa4 <prvIsQueueFull>
 801555a:	4603      	mov	r3, r0
 801555c:	2b00      	cmp	r3, #0
 801555e:	d017      	beq.n	8015590 <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015562:	3310      	adds	r3, #16
 8015564:	687a      	ldr	r2, [r7, #4]
 8015566:	4611      	mov	r1, r2
 8015568:	4618      	mov	r0, r3
 801556a:	f000 fe0b 	bl	8016184 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801556e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015570:	f000 fa30 	bl	80159d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015574:	f000 fc80 	bl	8015e78 <xTaskResumeAll>
 8015578:	4603      	mov	r3, r0
 801557a:	2b00      	cmp	r3, #0
 801557c:	d193      	bne.n	80154a6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801557e:	4b0c      	ldr	r3, [pc, #48]	; (80155b0 <xQueueGenericSend+0x1c8>)
 8015580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015584:	601a      	str	r2, [r3, #0]
 8015586:	f3bf 8f4f 	dsb	sy
 801558a:	f3bf 8f6f 	isb	sy
 801558e:	e78a      	b.n	80154a6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015590:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015592:	f000 fa1f 	bl	80159d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015596:	f000 fc6f 	bl	8015e78 <xTaskResumeAll>
 801559a:	e784      	b.n	80154a6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801559c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801559e:	f000 fa19 	bl	80159d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80155a2:	f000 fc69 	bl	8015e78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80155a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	3738      	adds	r7, #56	; 0x38
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bd80      	pop	{r7, pc}
 80155b0:	e000ed04 	.word	0xe000ed04

080155b4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80155b4:	b580      	push	{r7, lr}
 80155b6:	b08e      	sub	sp, #56	; 0x38
 80155b8:	af00      	add	r7, sp, #0
 80155ba:	6078      	str	r0, [r7, #4]
 80155bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80155c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d10a      	bne.n	80155de <xQueueGiveFromISR+0x2a>
	__asm volatile
 80155c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155cc:	f383 8811 	msr	BASEPRI, r3
 80155d0:	f3bf 8f6f 	isb	sy
 80155d4:	f3bf 8f4f 	dsb	sy
 80155d8:	623b      	str	r3, [r7, #32]
}
 80155da:	bf00      	nop
 80155dc:	e7fe      	b.n	80155dc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80155de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d00a      	beq.n	80155fc <xQueueGiveFromISR+0x48>
	__asm volatile
 80155e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155ea:	f383 8811 	msr	BASEPRI, r3
 80155ee:	f3bf 8f6f 	isb	sy
 80155f2:	f3bf 8f4f 	dsb	sy
 80155f6:	61fb      	str	r3, [r7, #28]
}
 80155f8:	bf00      	nop
 80155fa:	e7fe      	b.n	80155fa <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80155fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	2b00      	cmp	r3, #0
 8015602:	d103      	bne.n	801560c <xQueueGiveFromISR+0x58>
 8015604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015606:	689b      	ldr	r3, [r3, #8]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d101      	bne.n	8015610 <xQueueGiveFromISR+0x5c>
 801560c:	2301      	movs	r3, #1
 801560e:	e000      	b.n	8015612 <xQueueGiveFromISR+0x5e>
 8015610:	2300      	movs	r3, #0
 8015612:	2b00      	cmp	r3, #0
 8015614:	d10a      	bne.n	801562c <xQueueGiveFromISR+0x78>
	__asm volatile
 8015616:	f04f 0350 	mov.w	r3, #80	; 0x50
 801561a:	f383 8811 	msr	BASEPRI, r3
 801561e:	f3bf 8f6f 	isb	sy
 8015622:	f3bf 8f4f 	dsb	sy
 8015626:	61bb      	str	r3, [r7, #24]
}
 8015628:	bf00      	nop
 801562a:	e7fe      	b.n	801562a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801562c:	f001 fbac 	bl	8016d88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015630:	f3ef 8211 	mrs	r2, BASEPRI
 8015634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015638:	f383 8811 	msr	BASEPRI, r3
 801563c:	f3bf 8f6f 	isb	sy
 8015640:	f3bf 8f4f 	dsb	sy
 8015644:	617a      	str	r2, [r7, #20]
 8015646:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015648:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801564a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801564c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015650:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8015652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015658:	429a      	cmp	r2, r3
 801565a:	d22b      	bcs.n	80156b4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801565e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015668:	1c5a      	adds	r2, r3, #1
 801566a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801566c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801566e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015676:	d112      	bne.n	801569e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801567c:	2b00      	cmp	r3, #0
 801567e:	d016      	beq.n	80156ae <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015682:	3324      	adds	r3, #36	; 0x24
 8015684:	4618      	mov	r0, r3
 8015686:	f000 fda1 	bl	80161cc <xTaskRemoveFromEventList>
 801568a:	4603      	mov	r3, r0
 801568c:	2b00      	cmp	r3, #0
 801568e:	d00e      	beq.n	80156ae <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015690:	683b      	ldr	r3, [r7, #0]
 8015692:	2b00      	cmp	r3, #0
 8015694:	d00b      	beq.n	80156ae <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015696:	683b      	ldr	r3, [r7, #0]
 8015698:	2201      	movs	r2, #1
 801569a:	601a      	str	r2, [r3, #0]
 801569c:	e007      	b.n	80156ae <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801569e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80156a2:	3301      	adds	r3, #1
 80156a4:	b2db      	uxtb	r3, r3
 80156a6:	b25a      	sxtb	r2, r3
 80156a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80156aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80156ae:	2301      	movs	r3, #1
 80156b0:	637b      	str	r3, [r7, #52]	; 0x34
 80156b2:	e001      	b.n	80156b8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80156b4:	2300      	movs	r3, #0
 80156b6:	637b      	str	r3, [r7, #52]	; 0x34
 80156b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156ba:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80156c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80156c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80156c6:	4618      	mov	r0, r3
 80156c8:	3738      	adds	r7, #56	; 0x38
 80156ca:	46bd      	mov	sp, r7
 80156cc:	bd80      	pop	{r7, pc}
	...

080156d0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80156d0:	b580      	push	{r7, lr}
 80156d2:	b08e      	sub	sp, #56	; 0x38
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	6078      	str	r0, [r7, #4]
 80156d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80156da:	2300      	movs	r3, #0
 80156dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80156e2:	2300      	movs	r3, #0
 80156e4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80156e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d10a      	bne.n	8015702 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80156ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156f0:	f383 8811 	msr	BASEPRI, r3
 80156f4:	f3bf 8f6f 	isb	sy
 80156f8:	f3bf 8f4f 	dsb	sy
 80156fc:	623b      	str	r3, [r7, #32]
}
 80156fe:	bf00      	nop
 8015700:	e7fe      	b.n	8015700 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015706:	2b00      	cmp	r3, #0
 8015708:	d00a      	beq.n	8015720 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801570a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801570e:	f383 8811 	msr	BASEPRI, r3
 8015712:	f3bf 8f6f 	isb	sy
 8015716:	f3bf 8f4f 	dsb	sy
 801571a:	61fb      	str	r3, [r7, #28]
}
 801571c:	bf00      	nop
 801571e:	e7fe      	b.n	801571e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015720:	f000 ff00 	bl	8016524 <xTaskGetSchedulerState>
 8015724:	4603      	mov	r3, r0
 8015726:	2b00      	cmp	r3, #0
 8015728:	d102      	bne.n	8015730 <xQueueSemaphoreTake+0x60>
 801572a:	683b      	ldr	r3, [r7, #0]
 801572c:	2b00      	cmp	r3, #0
 801572e:	d101      	bne.n	8015734 <xQueueSemaphoreTake+0x64>
 8015730:	2301      	movs	r3, #1
 8015732:	e000      	b.n	8015736 <xQueueSemaphoreTake+0x66>
 8015734:	2300      	movs	r3, #0
 8015736:	2b00      	cmp	r3, #0
 8015738:	d10a      	bne.n	8015750 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801573a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801573e:	f383 8811 	msr	BASEPRI, r3
 8015742:	f3bf 8f6f 	isb	sy
 8015746:	f3bf 8f4f 	dsb	sy
 801574a:	61bb      	str	r3, [r7, #24]
}
 801574c:	bf00      	nop
 801574e:	e7fe      	b.n	801574e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015750:	f001 fa38 	bl	8016bc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8015754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015758:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801575a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801575c:	2b00      	cmp	r3, #0
 801575e:	d019      	beq.n	8015794 <xQueueSemaphoreTake+0xc4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015762:	1e5a      	subs	r2, r3, #1
 8015764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015766:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d104      	bne.n	801577a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015770:	f001 f880 	bl	8016874 <pvTaskIncrementMutexHeldCount>
 8015774:	4602      	mov	r2, r0
 8015776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015778:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801577a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801577c:	691b      	ldr	r3, [r3, #16]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d004      	beq.n	801578c <xQueueSemaphoreTake+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015784:	3310      	adds	r3, #16
 8015786:	4618      	mov	r0, r3
 8015788:	f000 fd20 	bl	80161cc <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801578c:	f001 fa4a 	bl	8016c24 <vPortExitCritical>
				return pdPASS;
 8015790:	2301      	movs	r3, #1
 8015792:	e097      	b.n	80158c4 <xQueueSemaphoreTake+0x1f4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015794:	683b      	ldr	r3, [r7, #0]
 8015796:	2b00      	cmp	r3, #0
 8015798:	d111      	bne.n	80157be <xQueueSemaphoreTake+0xee>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801579a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801579c:	2b00      	cmp	r3, #0
 801579e:	d00a      	beq.n	80157b6 <xQueueSemaphoreTake+0xe6>
	__asm volatile
 80157a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157a4:	f383 8811 	msr	BASEPRI, r3
 80157a8:	f3bf 8f6f 	isb	sy
 80157ac:	f3bf 8f4f 	dsb	sy
 80157b0:	617b      	str	r3, [r7, #20]
}
 80157b2:	bf00      	nop
 80157b4:	e7fe      	b.n	80157b4 <xQueueSemaphoreTake+0xe4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80157b6:	f001 fa35 	bl	8016c24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80157ba:	2300      	movs	r3, #0
 80157bc:	e082      	b.n	80158c4 <xQueueSemaphoreTake+0x1f4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80157be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d106      	bne.n	80157d2 <xQueueSemaphoreTake+0x102>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80157c4:	f107 030c 	add.w	r3, r7, #12
 80157c8:	4618      	mov	r0, r3
 80157ca:	f000 fd61 	bl	8016290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80157ce:	2301      	movs	r3, #1
 80157d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80157d2:	f001 fa27 	bl	8016c24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80157d6:	f000 fb41 	bl	8015e5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80157da:	f001 f9f3 	bl	8016bc4 <vPortEnterCritical>
 80157de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80157e4:	b25b      	sxtb	r3, r3
 80157e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157ea:	d103      	bne.n	80157f4 <xQueueSemaphoreTake+0x124>
 80157ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157ee:	2200      	movs	r2, #0
 80157f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80157f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80157fa:	b25b      	sxtb	r3, r3
 80157fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015800:	d103      	bne.n	801580a <xQueueSemaphoreTake+0x13a>
 8015802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015804:	2200      	movs	r2, #0
 8015806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801580a:	f001 fa0b 	bl	8016c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801580e:	463a      	mov	r2, r7
 8015810:	f107 030c 	add.w	r3, r7, #12
 8015814:	4611      	mov	r1, r2
 8015816:	4618      	mov	r0, r3
 8015818:	f000 fd50 	bl	80162bc <xTaskCheckForTimeOut>
 801581c:	4603      	mov	r3, r0
 801581e:	2b00      	cmp	r3, #0
 8015820:	d132      	bne.n	8015888 <xQueueSemaphoreTake+0x1b8>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015822:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015824:	f000 f928 	bl	8015a78 <prvIsQueueEmpty>
 8015828:	4603      	mov	r3, r0
 801582a:	2b00      	cmp	r3, #0
 801582c:	d026      	beq.n	801587c <xQueueSemaphoreTake+0x1ac>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801582e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015830:	681b      	ldr	r3, [r3, #0]
 8015832:	2b00      	cmp	r3, #0
 8015834:	d109      	bne.n	801584a <xQueueSemaphoreTake+0x17a>
					{
						taskENTER_CRITICAL();
 8015836:	f001 f9c5 	bl	8016bc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801583a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801583c:	689b      	ldr	r3, [r3, #8]
 801583e:	4618      	mov	r0, r3
 8015840:	f000 fe8e 	bl	8016560 <xTaskPriorityInherit>
 8015844:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8015846:	f001 f9ed 	bl	8016c24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801584c:	3324      	adds	r3, #36	; 0x24
 801584e:	683a      	ldr	r2, [r7, #0]
 8015850:	4611      	mov	r1, r2
 8015852:	4618      	mov	r0, r3
 8015854:	f000 fc96 	bl	8016184 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015858:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801585a:	f000 f8bb 	bl	80159d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801585e:	f000 fb0b 	bl	8015e78 <xTaskResumeAll>
 8015862:	4603      	mov	r3, r0
 8015864:	2b00      	cmp	r3, #0
 8015866:	f47f af73 	bne.w	8015750 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 801586a:	4b18      	ldr	r3, [pc, #96]	; (80158cc <xQueueSemaphoreTake+0x1fc>)
 801586c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015870:	601a      	str	r2, [r3, #0]
 8015872:	f3bf 8f4f 	dsb	sy
 8015876:	f3bf 8f6f 	isb	sy
 801587a:	e769      	b.n	8015750 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801587c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801587e:	f000 f8a9 	bl	80159d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015882:	f000 faf9 	bl	8015e78 <xTaskResumeAll>
 8015886:	e763      	b.n	8015750 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015888:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801588a:	f000 f8a3 	bl	80159d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801588e:	f000 faf3 	bl	8015e78 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015892:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015894:	f000 f8f0 	bl	8015a78 <prvIsQueueEmpty>
 8015898:	4603      	mov	r3, r0
 801589a:	2b00      	cmp	r3, #0
 801589c:	f43f af58 	beq.w	8015750 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80158a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d00d      	beq.n	80158c2 <xQueueSemaphoreTake+0x1f2>
					{
						taskENTER_CRITICAL();
 80158a6:	f001 f98d 	bl	8016bc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80158aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80158ac:	f000 f810 	bl	80158d0 <prvGetDisinheritPriorityAfterTimeout>
 80158b0:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80158b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158b4:	689b      	ldr	r3, [r3, #8]
 80158b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80158b8:	4618      	mov	r0, r3
 80158ba:	f000 ff4d 	bl	8016758 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80158be:	f001 f9b1 	bl	8016c24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80158c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80158c4:	4618      	mov	r0, r3
 80158c6:	3738      	adds	r7, #56	; 0x38
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bd80      	pop	{r7, pc}
 80158cc:	e000ed04 	.word	0xe000ed04

080158d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80158d0:	b480      	push	{r7}
 80158d2:	b085      	sub	sp, #20
 80158d4:	af00      	add	r7, sp, #0
 80158d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d006      	beq.n	80158ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	f1c3 0307 	rsb	r3, r3, #7
 80158ea:	60fb      	str	r3, [r7, #12]
 80158ec:	e001      	b.n	80158f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80158ee:	2300      	movs	r3, #0
 80158f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80158f2:	68fb      	ldr	r3, [r7, #12]
	}
 80158f4:	4618      	mov	r0, r3
 80158f6:	3714      	adds	r7, #20
 80158f8:	46bd      	mov	sp, r7
 80158fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158fe:	4770      	bx	lr

08015900 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b086      	sub	sp, #24
 8015904:	af00      	add	r7, sp, #0
 8015906:	60f8      	str	r0, [r7, #12]
 8015908:	60b9      	str	r1, [r7, #8]
 801590a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801590c:	2300      	movs	r3, #0
 801590e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015910:	68fb      	ldr	r3, [r7, #12]
 8015912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015914:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015916:	68fb      	ldr	r3, [r7, #12]
 8015918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801591a:	2b00      	cmp	r3, #0
 801591c:	d10d      	bne.n	801593a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801591e:	68fb      	ldr	r3, [r7, #12]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	2b00      	cmp	r3, #0
 8015924:	d14d      	bne.n	80159c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015926:	68fb      	ldr	r3, [r7, #12]
 8015928:	689b      	ldr	r3, [r3, #8]
 801592a:	4618      	mov	r0, r3
 801592c:	f000 fe8e 	bl	801664c <xTaskPriorityDisinherit>
 8015930:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015932:	68fb      	ldr	r3, [r7, #12]
 8015934:	2200      	movs	r2, #0
 8015936:	609a      	str	r2, [r3, #8]
 8015938:	e043      	b.n	80159c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d119      	bne.n	8015974 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015940:	68fb      	ldr	r3, [r7, #12]
 8015942:	6858      	ldr	r0, [r3, #4]
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015948:	461a      	mov	r2, r3
 801594a:	68b9      	ldr	r1, [r7, #8]
 801594c:	f002 f9d4 	bl	8017cf8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015950:	68fb      	ldr	r3, [r7, #12]
 8015952:	685a      	ldr	r2, [r3, #4]
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015958:	441a      	add	r2, r3
 801595a:	68fb      	ldr	r3, [r7, #12]
 801595c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801595e:	68fb      	ldr	r3, [r7, #12]
 8015960:	685a      	ldr	r2, [r3, #4]
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	689b      	ldr	r3, [r3, #8]
 8015966:	429a      	cmp	r2, r3
 8015968:	d32b      	bcc.n	80159c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	681a      	ldr	r2, [r3, #0]
 801596e:	68fb      	ldr	r3, [r7, #12]
 8015970:	605a      	str	r2, [r3, #4]
 8015972:	e026      	b.n	80159c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	68d8      	ldr	r0, [r3, #12]
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801597c:	461a      	mov	r2, r3
 801597e:	68b9      	ldr	r1, [r7, #8]
 8015980:	f002 f9ba 	bl	8017cf8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	68da      	ldr	r2, [r3, #12]
 8015988:	68fb      	ldr	r3, [r7, #12]
 801598a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801598c:	425b      	negs	r3, r3
 801598e:	441a      	add	r2, r3
 8015990:	68fb      	ldr	r3, [r7, #12]
 8015992:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	68da      	ldr	r2, [r3, #12]
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	429a      	cmp	r2, r3
 801599e:	d207      	bcs.n	80159b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	689a      	ldr	r2, [r3, #8]
 80159a4:	68fb      	ldr	r3, [r7, #12]
 80159a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80159a8:	425b      	negs	r3, r3
 80159aa:	441a      	add	r2, r3
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	2b02      	cmp	r3, #2
 80159b4:	d105      	bne.n	80159c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80159b6:	693b      	ldr	r3, [r7, #16]
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	d002      	beq.n	80159c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80159bc:	693b      	ldr	r3, [r7, #16]
 80159be:	3b01      	subs	r3, #1
 80159c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80159c2:	693b      	ldr	r3, [r7, #16]
 80159c4:	1c5a      	adds	r2, r3, #1
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80159ca:	697b      	ldr	r3, [r7, #20]
}
 80159cc:	4618      	mov	r0, r3
 80159ce:	3718      	adds	r7, #24
 80159d0:	46bd      	mov	sp, r7
 80159d2:	bd80      	pop	{r7, pc}

080159d4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b084      	sub	sp, #16
 80159d8:	af00      	add	r7, sp, #0
 80159da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80159dc:	f001 f8f2 	bl	8016bc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80159e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80159e8:	e011      	b.n	8015a0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d012      	beq.n	8015a18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	3324      	adds	r3, #36	; 0x24
 80159f6:	4618      	mov	r0, r3
 80159f8:	f000 fbe8 	bl	80161cc <xTaskRemoveFromEventList>
 80159fc:	4603      	mov	r3, r0
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d001      	beq.n	8015a06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015a02:	f000 fccd 	bl	80163a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015a06:	7bfb      	ldrb	r3, [r7, #15]
 8015a08:	3b01      	subs	r3, #1
 8015a0a:	b2db      	uxtb	r3, r3
 8015a0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	dce9      	bgt.n	80159ea <prvUnlockQueue+0x16>
 8015a16:	e000      	b.n	8015a1a <prvUnlockQueue+0x46>
					break;
 8015a18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	22ff      	movs	r2, #255	; 0xff
 8015a1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8015a22:	f001 f8ff 	bl	8016c24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015a26:	f001 f8cd 	bl	8016bc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015a30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015a32:	e011      	b.n	8015a58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	691b      	ldr	r3, [r3, #16]
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d012      	beq.n	8015a62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	3310      	adds	r3, #16
 8015a40:	4618      	mov	r0, r3
 8015a42:	f000 fbc3 	bl	80161cc <xTaskRemoveFromEventList>
 8015a46:	4603      	mov	r3, r0
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d001      	beq.n	8015a50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015a4c:	f000 fca8 	bl	80163a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015a50:	7bbb      	ldrb	r3, [r7, #14]
 8015a52:	3b01      	subs	r3, #1
 8015a54:	b2db      	uxtb	r3, r3
 8015a56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015a58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	dce9      	bgt.n	8015a34 <prvUnlockQueue+0x60>
 8015a60:	e000      	b.n	8015a64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015a62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	22ff      	movs	r2, #255	; 0xff
 8015a68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8015a6c:	f001 f8da 	bl	8016c24 <vPortExitCritical>
}
 8015a70:	bf00      	nop
 8015a72:	3710      	adds	r7, #16
 8015a74:	46bd      	mov	sp, r7
 8015a76:	bd80      	pop	{r7, pc}

08015a78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b084      	sub	sp, #16
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015a80:	f001 f8a0 	bl	8016bc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d102      	bne.n	8015a92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015a8c:	2301      	movs	r3, #1
 8015a8e:	60fb      	str	r3, [r7, #12]
 8015a90:	e001      	b.n	8015a96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015a92:	2300      	movs	r3, #0
 8015a94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015a96:	f001 f8c5 	bl	8016c24 <vPortExitCritical>

	return xReturn;
 8015a9a:	68fb      	ldr	r3, [r7, #12]
}
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	3710      	adds	r7, #16
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	bd80      	pop	{r7, pc}

08015aa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015aa4:	b580      	push	{r7, lr}
 8015aa6:	b084      	sub	sp, #16
 8015aa8:	af00      	add	r7, sp, #0
 8015aaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015aac:	f001 f88a 	bl	8016bc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015ab8:	429a      	cmp	r2, r3
 8015aba:	d102      	bne.n	8015ac2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015abc:	2301      	movs	r3, #1
 8015abe:	60fb      	str	r3, [r7, #12]
 8015ac0:	e001      	b.n	8015ac6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015ac6:	f001 f8ad 	bl	8016c24 <vPortExitCritical>

	return xReturn;
 8015aca:	68fb      	ldr	r3, [r7, #12]
}
 8015acc:	4618      	mov	r0, r3
 8015ace:	3710      	adds	r7, #16
 8015ad0:	46bd      	mov	sp, r7
 8015ad2:	bd80      	pop	{r7, pc}

08015ad4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015ad4:	b580      	push	{r7, lr}
 8015ad6:	b08c      	sub	sp, #48	; 0x30
 8015ad8:	af04      	add	r7, sp, #16
 8015ada:	60f8      	str	r0, [r7, #12]
 8015adc:	60b9      	str	r1, [r7, #8]
 8015ade:	603b      	str	r3, [r7, #0]
 8015ae0:	4613      	mov	r3, r2
 8015ae2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015ae4:	88fb      	ldrh	r3, [r7, #6]
 8015ae6:	009b      	lsls	r3, r3, #2
 8015ae8:	4618      	mov	r0, r3
 8015aea:	f001 f98d 	bl	8016e08 <pvPortMalloc>
 8015aee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015af0:	697b      	ldr	r3, [r7, #20]
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d00e      	beq.n	8015b14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015af6:	20a0      	movs	r0, #160	; 0xa0
 8015af8:	f001 f986 	bl	8016e08 <pvPortMalloc>
 8015afc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015afe:	69fb      	ldr	r3, [r7, #28]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d003      	beq.n	8015b0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015b04:	69fb      	ldr	r3, [r7, #28]
 8015b06:	697a      	ldr	r2, [r7, #20]
 8015b08:	631a      	str	r2, [r3, #48]	; 0x30
 8015b0a:	e005      	b.n	8015b18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015b0c:	6978      	ldr	r0, [r7, #20]
 8015b0e:	f001 fa47 	bl	8016fa0 <vPortFree>
 8015b12:	e001      	b.n	8015b18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015b14:	2300      	movs	r3, #0
 8015b16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015b18:	69fb      	ldr	r3, [r7, #28]
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d013      	beq.n	8015b46 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015b1e:	88fa      	ldrh	r2, [r7, #6]
 8015b20:	2300      	movs	r3, #0
 8015b22:	9303      	str	r3, [sp, #12]
 8015b24:	69fb      	ldr	r3, [r7, #28]
 8015b26:	9302      	str	r3, [sp, #8]
 8015b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b2a:	9301      	str	r3, [sp, #4]
 8015b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b2e:	9300      	str	r3, [sp, #0]
 8015b30:	683b      	ldr	r3, [r7, #0]
 8015b32:	68b9      	ldr	r1, [r7, #8]
 8015b34:	68f8      	ldr	r0, [r7, #12]
 8015b36:	f000 f80f 	bl	8015b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015b3a:	69f8      	ldr	r0, [r7, #28]
 8015b3c:	f000 f8ae 	bl	8015c9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015b40:	2301      	movs	r3, #1
 8015b42:	61bb      	str	r3, [r7, #24]
 8015b44:	e002      	b.n	8015b4c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015b46:	f04f 33ff 	mov.w	r3, #4294967295
 8015b4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015b4c:	69bb      	ldr	r3, [r7, #24]
	}
 8015b4e:	4618      	mov	r0, r3
 8015b50:	3720      	adds	r7, #32
 8015b52:	46bd      	mov	sp, r7
 8015b54:	bd80      	pop	{r7, pc}
	...

08015b58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015b58:	b580      	push	{r7, lr}
 8015b5a:	b088      	sub	sp, #32
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	60f8      	str	r0, [r7, #12]
 8015b60:	60b9      	str	r1, [r7, #8]
 8015b62:	607a      	str	r2, [r7, #4]
 8015b64:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8015b70:	3b01      	subs	r3, #1
 8015b72:	009b      	lsls	r3, r3, #2
 8015b74:	4413      	add	r3, r2
 8015b76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015b78:	69bb      	ldr	r3, [r7, #24]
 8015b7a:	f023 0307 	bic.w	r3, r3, #7
 8015b7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015b80:	69bb      	ldr	r3, [r7, #24]
 8015b82:	f003 0307 	and.w	r3, r3, #7
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d00a      	beq.n	8015ba0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8015b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b8e:	f383 8811 	msr	BASEPRI, r3
 8015b92:	f3bf 8f6f 	isb	sy
 8015b96:	f3bf 8f4f 	dsb	sy
 8015b9a:	617b      	str	r3, [r7, #20]
}
 8015b9c:	bf00      	nop
 8015b9e:	e7fe      	b.n	8015b9e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015ba0:	68bb      	ldr	r3, [r7, #8]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d01f      	beq.n	8015be6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015ba6:	2300      	movs	r3, #0
 8015ba8:	61fb      	str	r3, [r7, #28]
 8015baa:	e012      	b.n	8015bd2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015bac:	68ba      	ldr	r2, [r7, #8]
 8015bae:	69fb      	ldr	r3, [r7, #28]
 8015bb0:	4413      	add	r3, r2
 8015bb2:	7819      	ldrb	r1, [r3, #0]
 8015bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015bb6:	69fb      	ldr	r3, [r7, #28]
 8015bb8:	4413      	add	r3, r2
 8015bba:	3334      	adds	r3, #52	; 0x34
 8015bbc:	460a      	mov	r2, r1
 8015bbe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015bc0:	68ba      	ldr	r2, [r7, #8]
 8015bc2:	69fb      	ldr	r3, [r7, #28]
 8015bc4:	4413      	add	r3, r2
 8015bc6:	781b      	ldrb	r3, [r3, #0]
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	d006      	beq.n	8015bda <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015bcc:	69fb      	ldr	r3, [r7, #28]
 8015bce:	3301      	adds	r3, #1
 8015bd0:	61fb      	str	r3, [r7, #28]
 8015bd2:	69fb      	ldr	r3, [r7, #28]
 8015bd4:	2b0f      	cmp	r3, #15
 8015bd6:	d9e9      	bls.n	8015bac <prvInitialiseNewTask+0x54>
 8015bd8:	e000      	b.n	8015bdc <prvInitialiseNewTask+0x84>
			{
				break;
 8015bda:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015bde:	2200      	movs	r2, #0
 8015be0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8015be4:	e003      	b.n	8015bee <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015be8:	2200      	movs	r2, #0
 8015bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bf0:	2b06      	cmp	r3, #6
 8015bf2:	d901      	bls.n	8015bf8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015bf4:	2306      	movs	r3, #6
 8015bf6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015bfc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015c02:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c06:	2200      	movs	r2, #0
 8015c08:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c0c:	3304      	adds	r3, #4
 8015c0e:	4618      	mov	r0, r3
 8015c10:	f7ff fa73 	bl	80150fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c16:	3318      	adds	r3, #24
 8015c18:	4618      	mov	r0, r3
 8015c1a:	f7ff fa6e 	bl	80150fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c22:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c26:	f1c3 0207 	rsb	r2, r3, #7
 8015c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c2c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c32:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c36:	2200      	movs	r2, #0
 8015c38:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c3e:	2200      	movs	r2, #0
 8015c40:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c46:	334c      	adds	r3, #76	; 0x4c
 8015c48:	224c      	movs	r2, #76	; 0x4c
 8015c4a:	2100      	movs	r1, #0
 8015c4c:	4618      	mov	r0, r3
 8015c4e:	f001 ffc9 	bl	8017be4 <memset>
 8015c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c54:	4a0e      	ldr	r2, [pc, #56]	; (8015c90 <prvInitialiseNewTask+0x138>)
 8015c56:	651a      	str	r2, [r3, #80]	; 0x50
 8015c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c5a:	4a0e      	ldr	r2, [pc, #56]	; (8015c94 <prvInitialiseNewTask+0x13c>)
 8015c5c:	655a      	str	r2, [r3, #84]	; 0x54
 8015c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c60:	4a0d      	ldr	r2, [pc, #52]	; (8015c98 <prvInitialiseNewTask+0x140>)
 8015c62:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8015c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c66:	2200      	movs	r2, #0
 8015c68:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015c6c:	683a      	ldr	r2, [r7, #0]
 8015c6e:	68f9      	ldr	r1, [r7, #12]
 8015c70:	69b8      	ldr	r0, [r7, #24]
 8015c72:	f000 fe7d 	bl	8016970 <pxPortInitialiseStack>
 8015c76:	4602      	mov	r2, r0
 8015c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c7e:	2b00      	cmp	r3, #0
 8015c80:	d002      	beq.n	8015c88 <prvInitialiseNewTask+0x130>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015c88:	bf00      	nop
 8015c8a:	3720      	adds	r7, #32
 8015c8c:	46bd      	mov	sp, r7
 8015c8e:	bd80      	pop	{r7, pc}
 8015c90:	200056d4 	.word	0x200056d4
 8015c94:	2000573c 	.word	0x2000573c
 8015c98:	200057a4 	.word	0x200057a4

08015c9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015c9c:	b580      	push	{r7, lr}
 8015c9e:	b082      	sub	sp, #8
 8015ca0:	af00      	add	r7, sp, #0
 8015ca2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015ca4:	f000 ff8e 	bl	8016bc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015ca8:	4b24      	ldr	r3, [pc, #144]	; (8015d3c <prvAddNewTaskToReadyList+0xa0>)
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	3301      	adds	r3, #1
 8015cae:	4a23      	ldr	r2, [pc, #140]	; (8015d3c <prvAddNewTaskToReadyList+0xa0>)
 8015cb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015cb2:	4b23      	ldr	r3, [pc, #140]	; (8015d40 <prvAddNewTaskToReadyList+0xa4>)
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d109      	bne.n	8015cce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015cba:	4a21      	ldr	r2, [pc, #132]	; (8015d40 <prvAddNewTaskToReadyList+0xa4>)
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015cc0:	4b1e      	ldr	r3, [pc, #120]	; (8015d3c <prvAddNewTaskToReadyList+0xa0>)
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	2b01      	cmp	r3, #1
 8015cc6:	d110      	bne.n	8015cea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015cc8:	f000 fb88 	bl	80163dc <prvInitialiseTaskLists>
 8015ccc:	e00d      	b.n	8015cea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015cce:	4b1d      	ldr	r3, [pc, #116]	; (8015d44 <prvAddNewTaskToReadyList+0xa8>)
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d109      	bne.n	8015cea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015cd6:	4b1a      	ldr	r3, [pc, #104]	; (8015d40 <prvAddNewTaskToReadyList+0xa4>)
 8015cd8:	681b      	ldr	r3, [r3, #0]
 8015cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ce0:	429a      	cmp	r2, r3
 8015ce2:	d802      	bhi.n	8015cea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015ce4:	4a16      	ldr	r2, [pc, #88]	; (8015d40 <prvAddNewTaskToReadyList+0xa4>)
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015cea:	4b17      	ldr	r3, [pc, #92]	; (8015d48 <prvAddNewTaskToReadyList+0xac>)
 8015cec:	681b      	ldr	r3, [r3, #0]
 8015cee:	3301      	adds	r3, #1
 8015cf0:	4a15      	ldr	r2, [pc, #84]	; (8015d48 <prvAddNewTaskToReadyList+0xac>)
 8015cf2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015cf8:	2201      	movs	r2, #1
 8015cfa:	409a      	lsls	r2, r3
 8015cfc:	4b13      	ldr	r3, [pc, #76]	; (8015d4c <prvAddNewTaskToReadyList+0xb0>)
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	4313      	orrs	r3, r2
 8015d02:	4a12      	ldr	r2, [pc, #72]	; (8015d4c <prvAddNewTaskToReadyList+0xb0>)
 8015d04:	6013      	str	r3, [r2, #0]
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d0a:	4613      	mov	r3, r2
 8015d0c:	009b      	lsls	r3, r3, #2
 8015d0e:	4413      	add	r3, r2
 8015d10:	009b      	lsls	r3, r3, #2
 8015d12:	4a0f      	ldr	r2, [pc, #60]	; (8015d50 <prvAddNewTaskToReadyList+0xb4>)
 8015d14:	441a      	add	r2, r3
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	3304      	adds	r3, #4
 8015d1a:	4619      	mov	r1, r3
 8015d1c:	4610      	mov	r0, r2
 8015d1e:	f7ff f9f9 	bl	8015114 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015d22:	f000 ff7f 	bl	8016c24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015d26:	4b07      	ldr	r3, [pc, #28]	; (8015d44 <prvAddNewTaskToReadyList+0xa8>)
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d001      	beq.n	8015d32 <prvAddNewTaskToReadyList+0x96>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015d2e:	4b04      	ldr	r3, [pc, #16]	; (8015d40 <prvAddNewTaskToReadyList+0xa4>)
 8015d30:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d32:	bf00      	nop
 8015d34:	3708      	adds	r7, #8
 8015d36:	46bd      	mov	sp, r7
 8015d38:	bd80      	pop	{r7, pc}
 8015d3a:	bf00      	nop
 8015d3c:	20000c9c 	.word	0x20000c9c
 8015d40:	20000b9c 	.word	0x20000b9c
 8015d44:	20000ca8 	.word	0x20000ca8
 8015d48:	20000cb8 	.word	0x20000cb8
 8015d4c:	20000ca4 	.word	0x20000ca4
 8015d50:	20000ba0 	.word	0x20000ba0

08015d54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015d54:	b580      	push	{r7, lr}
 8015d56:	b084      	sub	sp, #16
 8015d58:	af00      	add	r7, sp, #0
 8015d5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d017      	beq.n	8015d96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015d66:	4b13      	ldr	r3, [pc, #76]	; (8015db4 <vTaskDelay+0x60>)
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d00a      	beq.n	8015d84 <vTaskDelay+0x30>
	__asm volatile
 8015d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d72:	f383 8811 	msr	BASEPRI, r3
 8015d76:	f3bf 8f6f 	isb	sy
 8015d7a:	f3bf 8f4f 	dsb	sy
 8015d7e:	60bb      	str	r3, [r7, #8]
}
 8015d80:	bf00      	nop
 8015d82:	e7fe      	b.n	8015d82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015d84:	f000 f86a 	bl	8015e5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015d88:	2100      	movs	r1, #0
 8015d8a:	6878      	ldr	r0, [r7, #4]
 8015d8c:	f000 fd86 	bl	801689c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015d90:	f000 f872 	bl	8015e78 <xTaskResumeAll>
 8015d94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d107      	bne.n	8015dac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8015d9c:	4b06      	ldr	r3, [pc, #24]	; (8015db8 <vTaskDelay+0x64>)
 8015d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015da2:	601a      	str	r2, [r3, #0]
 8015da4:	f3bf 8f4f 	dsb	sy
 8015da8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015dac:	bf00      	nop
 8015dae:	3710      	adds	r7, #16
 8015db0:	46bd      	mov	sp, r7
 8015db2:	bd80      	pop	{r7, pc}
 8015db4:	20000cc4 	.word	0x20000cc4
 8015db8:	e000ed04 	.word	0xe000ed04

08015dbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015dbc:	b580      	push	{r7, lr}
 8015dbe:	b086      	sub	sp, #24
 8015dc0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8015dc2:	4b1e      	ldr	r3, [pc, #120]	; (8015e3c <vTaskStartScheduler+0x80>)
 8015dc4:	9301      	str	r3, [sp, #4]
 8015dc6:	2300      	movs	r3, #0
 8015dc8:	9300      	str	r3, [sp, #0]
 8015dca:	2300      	movs	r3, #0
 8015dcc:	2280      	movs	r2, #128	; 0x80
 8015dce:	491c      	ldr	r1, [pc, #112]	; (8015e40 <vTaskStartScheduler+0x84>)
 8015dd0:	481c      	ldr	r0, [pc, #112]	; (8015e44 <vTaskStartScheduler+0x88>)
 8015dd2:	f7ff fe7f 	bl	8015ad4 <xTaskCreate>
 8015dd6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015dd8:	68fb      	ldr	r3, [r7, #12]
 8015dda:	2b01      	cmp	r3, #1
 8015ddc:	d11b      	bne.n	8015e16 <vTaskStartScheduler+0x5a>
	__asm volatile
 8015dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015de2:	f383 8811 	msr	BASEPRI, r3
 8015de6:	f3bf 8f6f 	isb	sy
 8015dea:	f3bf 8f4f 	dsb	sy
 8015dee:	60bb      	str	r3, [r7, #8]
}
 8015df0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015df2:	4b15      	ldr	r3, [pc, #84]	; (8015e48 <vTaskStartScheduler+0x8c>)
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	334c      	adds	r3, #76	; 0x4c
 8015df8:	4a14      	ldr	r2, [pc, #80]	; (8015e4c <vTaskStartScheduler+0x90>)
 8015dfa:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015dfc:	4b14      	ldr	r3, [pc, #80]	; (8015e50 <vTaskStartScheduler+0x94>)
 8015dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8015e02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015e04:	4b13      	ldr	r3, [pc, #76]	; (8015e54 <vTaskStartScheduler+0x98>)
 8015e06:	2201      	movs	r2, #1
 8015e08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015e0a:	4b13      	ldr	r3, [pc, #76]	; (8015e58 <vTaskStartScheduler+0x9c>)
 8015e0c:	2200      	movs	r2, #0
 8015e0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015e10:	f000 fe36 	bl	8016a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015e14:	e00e      	b.n	8015e34 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e1c:	d10a      	bne.n	8015e34 <vTaskStartScheduler+0x78>
	__asm volatile
 8015e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e22:	f383 8811 	msr	BASEPRI, r3
 8015e26:	f3bf 8f6f 	isb	sy
 8015e2a:	f3bf 8f4f 	dsb	sy
 8015e2e:	607b      	str	r3, [r7, #4]
}
 8015e30:	bf00      	nop
 8015e32:	e7fe      	b.n	8015e32 <vTaskStartScheduler+0x76>
}
 8015e34:	bf00      	nop
 8015e36:	3710      	adds	r7, #16
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}
 8015e3c:	20000cc0 	.word	0x20000cc0
 8015e40:	08018de8 	.word	0x08018de8
 8015e44:	080163b9 	.word	0x080163b9
 8015e48:	20000b9c 	.word	0x20000b9c
 8015e4c:	200001d8 	.word	0x200001d8
 8015e50:	20000cbc 	.word	0x20000cbc
 8015e54:	20000ca8 	.word	0x20000ca8
 8015e58:	20000ca0 	.word	0x20000ca0

08015e5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015e5c:	b480      	push	{r7}
 8015e5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015e60:	4b04      	ldr	r3, [pc, #16]	; (8015e74 <vTaskSuspendAll+0x18>)
 8015e62:	681b      	ldr	r3, [r3, #0]
 8015e64:	3301      	adds	r3, #1
 8015e66:	4a03      	ldr	r2, [pc, #12]	; (8015e74 <vTaskSuspendAll+0x18>)
 8015e68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015e6a:	bf00      	nop
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e72:	4770      	bx	lr
 8015e74:	20000cc4 	.word	0x20000cc4

08015e78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015e78:	b580      	push	{r7, lr}
 8015e7a:	b084      	sub	sp, #16
 8015e7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015e7e:	2300      	movs	r3, #0
 8015e80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015e82:	2300      	movs	r3, #0
 8015e84:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015e86:	4b3b      	ldr	r3, [pc, #236]	; (8015f74 <xTaskResumeAll+0xfc>)
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d10a      	bne.n	8015ea4 <xTaskResumeAll+0x2c>
	__asm volatile
 8015e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e92:	f383 8811 	msr	BASEPRI, r3
 8015e96:	f3bf 8f6f 	isb	sy
 8015e9a:	f3bf 8f4f 	dsb	sy
 8015e9e:	603b      	str	r3, [r7, #0]
}
 8015ea0:	bf00      	nop
 8015ea2:	e7fe      	b.n	8015ea2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015ea4:	f000 fe8e 	bl	8016bc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015ea8:	4b32      	ldr	r3, [pc, #200]	; (8015f74 <xTaskResumeAll+0xfc>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	3b01      	subs	r3, #1
 8015eae:	4a31      	ldr	r2, [pc, #196]	; (8015f74 <xTaskResumeAll+0xfc>)
 8015eb0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015eb2:	4b30      	ldr	r3, [pc, #192]	; (8015f74 <xTaskResumeAll+0xfc>)
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d155      	bne.n	8015f66 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015eba:	4b2f      	ldr	r3, [pc, #188]	; (8015f78 <xTaskResumeAll+0x100>)
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d051      	beq.n	8015f66 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015ec2:	e02e      	b.n	8015f22 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ec4:	4b2d      	ldr	r3, [pc, #180]	; (8015f7c <xTaskResumeAll+0x104>)
 8015ec6:	68db      	ldr	r3, [r3, #12]
 8015ec8:	68db      	ldr	r3, [r3, #12]
 8015eca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015ecc:	68fb      	ldr	r3, [r7, #12]
 8015ece:	3318      	adds	r3, #24
 8015ed0:	4618      	mov	r0, r3
 8015ed2:	f7ff f97c 	bl	80151ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015ed6:	68fb      	ldr	r3, [r7, #12]
 8015ed8:	3304      	adds	r3, #4
 8015eda:	4618      	mov	r0, r3
 8015edc:	f7ff f977 	bl	80151ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ee4:	2201      	movs	r2, #1
 8015ee6:	409a      	lsls	r2, r3
 8015ee8:	4b25      	ldr	r3, [pc, #148]	; (8015f80 <xTaskResumeAll+0x108>)
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	4313      	orrs	r3, r2
 8015eee:	4a24      	ldr	r2, [pc, #144]	; (8015f80 <xTaskResumeAll+0x108>)
 8015ef0:	6013      	str	r3, [r2, #0]
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015ef6:	4613      	mov	r3, r2
 8015ef8:	009b      	lsls	r3, r3, #2
 8015efa:	4413      	add	r3, r2
 8015efc:	009b      	lsls	r3, r3, #2
 8015efe:	4a21      	ldr	r2, [pc, #132]	; (8015f84 <xTaskResumeAll+0x10c>)
 8015f00:	441a      	add	r2, r3
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	3304      	adds	r3, #4
 8015f06:	4619      	mov	r1, r3
 8015f08:	4610      	mov	r0, r2
 8015f0a:	f7ff f903 	bl	8015114 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015f12:	4b1d      	ldr	r3, [pc, #116]	; (8015f88 <xTaskResumeAll+0x110>)
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f18:	429a      	cmp	r2, r3
 8015f1a:	d302      	bcc.n	8015f22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8015f1c:	4b1b      	ldr	r3, [pc, #108]	; (8015f8c <xTaskResumeAll+0x114>)
 8015f1e:	2201      	movs	r2, #1
 8015f20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015f22:	4b16      	ldr	r3, [pc, #88]	; (8015f7c <xTaskResumeAll+0x104>)
 8015f24:	681b      	ldr	r3, [r3, #0]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d1cc      	bne.n	8015ec4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d001      	beq.n	8015f34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015f30:	f000 fad8 	bl	80164e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015f34:	4b16      	ldr	r3, [pc, #88]	; (8015f90 <xTaskResumeAll+0x118>)
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015f3a:	68bb      	ldr	r3, [r7, #8]
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d010      	beq.n	8015f62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015f40:	f000 f828 	bl	8015f94 <xTaskIncrementTick>
 8015f44:	4603      	mov	r3, r0
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d002      	beq.n	8015f50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8015f4a:	4b10      	ldr	r3, [pc, #64]	; (8015f8c <xTaskResumeAll+0x114>)
 8015f4c:	2201      	movs	r2, #1
 8015f4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015f50:	68bb      	ldr	r3, [r7, #8]
 8015f52:	3b01      	subs	r3, #1
 8015f54:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015f56:	68bb      	ldr	r3, [r7, #8]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d1f1      	bne.n	8015f40 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8015f5c:	4b0c      	ldr	r3, [pc, #48]	; (8015f90 <xTaskResumeAll+0x118>)
 8015f5e:	2200      	movs	r2, #0
 8015f60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015f62:	4b0a      	ldr	r3, [pc, #40]	; (8015f8c <xTaskResumeAll+0x114>)
 8015f64:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015f66:	f000 fe5d 	bl	8016c24 <vPortExitCritical>

	return xAlreadyYielded;
 8015f6a:	687b      	ldr	r3, [r7, #4]
}
 8015f6c:	4618      	mov	r0, r3
 8015f6e:	3710      	adds	r7, #16
 8015f70:	46bd      	mov	sp, r7
 8015f72:	bd80      	pop	{r7, pc}
 8015f74:	20000cc4 	.word	0x20000cc4
 8015f78:	20000c9c 	.word	0x20000c9c
 8015f7c:	20000c5c 	.word	0x20000c5c
 8015f80:	20000ca4 	.word	0x20000ca4
 8015f84:	20000ba0 	.word	0x20000ba0
 8015f88:	20000b9c 	.word	0x20000b9c
 8015f8c:	20000cb0 	.word	0x20000cb0
 8015f90:	20000cac 	.word	0x20000cac

08015f94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015f94:	b580      	push	{r7, lr}
 8015f96:	b086      	sub	sp, #24
 8015f98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015f9a:	2300      	movs	r3, #0
 8015f9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015f9e:	4b3f      	ldr	r3, [pc, #252]	; (801609c <xTaskIncrementTick+0x108>)
 8015fa0:	681b      	ldr	r3, [r3, #0]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d16f      	bne.n	8016086 <xTaskIncrementTick+0xf2>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015fa6:	4b3e      	ldr	r3, [pc, #248]	; (80160a0 <xTaskIncrementTick+0x10c>)
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	3301      	adds	r3, #1
 8015fac:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015fae:	4a3c      	ldr	r2, [pc, #240]	; (80160a0 <xTaskIncrementTick+0x10c>)
 8015fb0:	693b      	ldr	r3, [r7, #16]
 8015fb2:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015fb4:	693b      	ldr	r3, [r7, #16]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d120      	bne.n	8015ffc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8015fba:	4b3a      	ldr	r3, [pc, #232]	; (80160a4 <xTaskIncrementTick+0x110>)
 8015fbc:	681b      	ldr	r3, [r3, #0]
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d00a      	beq.n	8015fda <xTaskIncrementTick+0x46>
	__asm volatile
 8015fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fc8:	f383 8811 	msr	BASEPRI, r3
 8015fcc:	f3bf 8f6f 	isb	sy
 8015fd0:	f3bf 8f4f 	dsb	sy
 8015fd4:	603b      	str	r3, [r7, #0]
}
 8015fd6:	bf00      	nop
 8015fd8:	e7fe      	b.n	8015fd8 <xTaskIncrementTick+0x44>
 8015fda:	4b32      	ldr	r3, [pc, #200]	; (80160a4 <xTaskIncrementTick+0x110>)
 8015fdc:	681b      	ldr	r3, [r3, #0]
 8015fde:	60fb      	str	r3, [r7, #12]
 8015fe0:	4b31      	ldr	r3, [pc, #196]	; (80160a8 <xTaskIncrementTick+0x114>)
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	4a2f      	ldr	r2, [pc, #188]	; (80160a4 <xTaskIncrementTick+0x110>)
 8015fe6:	6013      	str	r3, [r2, #0]
 8015fe8:	4a2f      	ldr	r2, [pc, #188]	; (80160a8 <xTaskIncrementTick+0x114>)
 8015fea:	68fb      	ldr	r3, [r7, #12]
 8015fec:	6013      	str	r3, [r2, #0]
 8015fee:	4b2f      	ldr	r3, [pc, #188]	; (80160ac <xTaskIncrementTick+0x118>)
 8015ff0:	681b      	ldr	r3, [r3, #0]
 8015ff2:	3301      	adds	r3, #1
 8015ff4:	4a2d      	ldr	r2, [pc, #180]	; (80160ac <xTaskIncrementTick+0x118>)
 8015ff6:	6013      	str	r3, [r2, #0]
 8015ff8:	f000 fa74 	bl	80164e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015ffc:	4b2c      	ldr	r3, [pc, #176]	; (80160b0 <xTaskIncrementTick+0x11c>)
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	693a      	ldr	r2, [r7, #16]
 8016002:	429a      	cmp	r2, r3
 8016004:	d344      	bcc.n	8016090 <xTaskIncrementTick+0xfc>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016006:	4b27      	ldr	r3, [pc, #156]	; (80160a4 <xTaskIncrementTick+0x110>)
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	681b      	ldr	r3, [r3, #0]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d104      	bne.n	801601a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016010:	4b27      	ldr	r3, [pc, #156]	; (80160b0 <xTaskIncrementTick+0x11c>)
 8016012:	f04f 32ff 	mov.w	r2, #4294967295
 8016016:	601a      	str	r2, [r3, #0]
					break;
 8016018:	e03a      	b.n	8016090 <xTaskIncrementTick+0xfc>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801601a:	4b22      	ldr	r3, [pc, #136]	; (80160a4 <xTaskIncrementTick+0x110>)
 801601c:	681b      	ldr	r3, [r3, #0]
 801601e:	68db      	ldr	r3, [r3, #12]
 8016020:	68db      	ldr	r3, [r3, #12]
 8016022:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016024:	68bb      	ldr	r3, [r7, #8]
 8016026:	685b      	ldr	r3, [r3, #4]
 8016028:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801602a:	693a      	ldr	r2, [r7, #16]
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	429a      	cmp	r2, r3
 8016030:	d203      	bcs.n	801603a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016032:	4a1f      	ldr	r2, [pc, #124]	; (80160b0 <xTaskIncrementTick+0x11c>)
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016038:	e02a      	b.n	8016090 <xTaskIncrementTick+0xfc>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801603a:	68bb      	ldr	r3, [r7, #8]
 801603c:	3304      	adds	r3, #4
 801603e:	4618      	mov	r0, r3
 8016040:	f7ff f8c5 	bl	80151ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016044:	68bb      	ldr	r3, [r7, #8]
 8016046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016048:	2b00      	cmp	r3, #0
 801604a:	d004      	beq.n	8016056 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801604c:	68bb      	ldr	r3, [r7, #8]
 801604e:	3318      	adds	r3, #24
 8016050:	4618      	mov	r0, r3
 8016052:	f7ff f8bc 	bl	80151ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016056:	68bb      	ldr	r3, [r7, #8]
 8016058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801605a:	2201      	movs	r2, #1
 801605c:	409a      	lsls	r2, r3
 801605e:	4b15      	ldr	r3, [pc, #84]	; (80160b4 <xTaskIncrementTick+0x120>)
 8016060:	681b      	ldr	r3, [r3, #0]
 8016062:	4313      	orrs	r3, r2
 8016064:	4a13      	ldr	r2, [pc, #76]	; (80160b4 <xTaskIncrementTick+0x120>)
 8016066:	6013      	str	r3, [r2, #0]
 8016068:	68bb      	ldr	r3, [r7, #8]
 801606a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801606c:	4613      	mov	r3, r2
 801606e:	009b      	lsls	r3, r3, #2
 8016070:	4413      	add	r3, r2
 8016072:	009b      	lsls	r3, r3, #2
 8016074:	4a10      	ldr	r2, [pc, #64]	; (80160b8 <xTaskIncrementTick+0x124>)
 8016076:	441a      	add	r2, r3
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	3304      	adds	r3, #4
 801607c:	4619      	mov	r1, r3
 801607e:	4610      	mov	r0, r2
 8016080:	f7ff f848 	bl	8015114 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016084:	e7bf      	b.n	8016006 <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8016086:	4b0d      	ldr	r3, [pc, #52]	; (80160bc <xTaskIncrementTick+0x128>)
 8016088:	681b      	ldr	r3, [r3, #0]
 801608a:	3301      	adds	r3, #1
 801608c:	4a0b      	ldr	r2, [pc, #44]	; (80160bc <xTaskIncrementTick+0x128>)
 801608e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8016090:	697b      	ldr	r3, [r7, #20]
}
 8016092:	4618      	mov	r0, r3
 8016094:	3718      	adds	r7, #24
 8016096:	46bd      	mov	sp, r7
 8016098:	bd80      	pop	{r7, pc}
 801609a:	bf00      	nop
 801609c:	20000cc4 	.word	0x20000cc4
 80160a0:	20000ca0 	.word	0x20000ca0
 80160a4:	20000c54 	.word	0x20000c54
 80160a8:	20000c58 	.word	0x20000c58
 80160ac:	20000cb4 	.word	0x20000cb4
 80160b0:	20000cbc 	.word	0x20000cbc
 80160b4:	20000ca4 	.word	0x20000ca4
 80160b8:	20000ba0 	.word	0x20000ba0
 80160bc:	20000cac 	.word	0x20000cac

080160c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80160c0:	b480      	push	{r7}
 80160c2:	b087      	sub	sp, #28
 80160c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80160c6:	4b29      	ldr	r3, [pc, #164]	; (801616c <vTaskSwitchContext+0xac>)
 80160c8:	681b      	ldr	r3, [r3, #0]
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d003      	beq.n	80160d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80160ce:	4b28      	ldr	r3, [pc, #160]	; (8016170 <vTaskSwitchContext+0xb0>)
 80160d0:	2201      	movs	r2, #1
 80160d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80160d4:	e044      	b.n	8016160 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80160d6:	4b26      	ldr	r3, [pc, #152]	; (8016170 <vTaskSwitchContext+0xb0>)
 80160d8:	2200      	movs	r2, #0
 80160da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80160dc:	4b25      	ldr	r3, [pc, #148]	; (8016174 <vTaskSwitchContext+0xb4>)
 80160de:	681b      	ldr	r3, [r3, #0]
 80160e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	fab3 f383 	clz	r3, r3
 80160e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80160ea:	7afb      	ldrb	r3, [r7, #11]
 80160ec:	f1c3 031f 	rsb	r3, r3, #31
 80160f0:	617b      	str	r3, [r7, #20]
 80160f2:	4921      	ldr	r1, [pc, #132]	; (8016178 <vTaskSwitchContext+0xb8>)
 80160f4:	697a      	ldr	r2, [r7, #20]
 80160f6:	4613      	mov	r3, r2
 80160f8:	009b      	lsls	r3, r3, #2
 80160fa:	4413      	add	r3, r2
 80160fc:	009b      	lsls	r3, r3, #2
 80160fe:	440b      	add	r3, r1
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d10a      	bne.n	801611c <vTaskSwitchContext+0x5c>
	__asm volatile
 8016106:	f04f 0350 	mov.w	r3, #80	; 0x50
 801610a:	f383 8811 	msr	BASEPRI, r3
 801610e:	f3bf 8f6f 	isb	sy
 8016112:	f3bf 8f4f 	dsb	sy
 8016116:	607b      	str	r3, [r7, #4]
}
 8016118:	bf00      	nop
 801611a:	e7fe      	b.n	801611a <vTaskSwitchContext+0x5a>
 801611c:	697a      	ldr	r2, [r7, #20]
 801611e:	4613      	mov	r3, r2
 8016120:	009b      	lsls	r3, r3, #2
 8016122:	4413      	add	r3, r2
 8016124:	009b      	lsls	r3, r3, #2
 8016126:	4a14      	ldr	r2, [pc, #80]	; (8016178 <vTaskSwitchContext+0xb8>)
 8016128:	4413      	add	r3, r2
 801612a:	613b      	str	r3, [r7, #16]
 801612c:	693b      	ldr	r3, [r7, #16]
 801612e:	685b      	ldr	r3, [r3, #4]
 8016130:	685a      	ldr	r2, [r3, #4]
 8016132:	693b      	ldr	r3, [r7, #16]
 8016134:	605a      	str	r2, [r3, #4]
 8016136:	693b      	ldr	r3, [r7, #16]
 8016138:	685a      	ldr	r2, [r3, #4]
 801613a:	693b      	ldr	r3, [r7, #16]
 801613c:	3308      	adds	r3, #8
 801613e:	429a      	cmp	r2, r3
 8016140:	d104      	bne.n	801614c <vTaskSwitchContext+0x8c>
 8016142:	693b      	ldr	r3, [r7, #16]
 8016144:	685b      	ldr	r3, [r3, #4]
 8016146:	685a      	ldr	r2, [r3, #4]
 8016148:	693b      	ldr	r3, [r7, #16]
 801614a:	605a      	str	r2, [r3, #4]
 801614c:	693b      	ldr	r3, [r7, #16]
 801614e:	685b      	ldr	r3, [r3, #4]
 8016150:	68db      	ldr	r3, [r3, #12]
 8016152:	4a0a      	ldr	r2, [pc, #40]	; (801617c <vTaskSwitchContext+0xbc>)
 8016154:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016156:	4b09      	ldr	r3, [pc, #36]	; (801617c <vTaskSwitchContext+0xbc>)
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	334c      	adds	r3, #76	; 0x4c
 801615c:	4a08      	ldr	r2, [pc, #32]	; (8016180 <vTaskSwitchContext+0xc0>)
 801615e:	6013      	str	r3, [r2, #0]
}
 8016160:	bf00      	nop
 8016162:	371c      	adds	r7, #28
 8016164:	46bd      	mov	sp, r7
 8016166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801616a:	4770      	bx	lr
 801616c:	20000cc4 	.word	0x20000cc4
 8016170:	20000cb0 	.word	0x20000cb0
 8016174:	20000ca4 	.word	0x20000ca4
 8016178:	20000ba0 	.word	0x20000ba0
 801617c:	20000b9c 	.word	0x20000b9c
 8016180:	200001d8 	.word	0x200001d8

08016184 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016184:	b580      	push	{r7, lr}
 8016186:	b084      	sub	sp, #16
 8016188:	af00      	add	r7, sp, #0
 801618a:	6078      	str	r0, [r7, #4]
 801618c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	2b00      	cmp	r3, #0
 8016192:	d10a      	bne.n	80161aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8016194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016198:	f383 8811 	msr	BASEPRI, r3
 801619c:	f3bf 8f6f 	isb	sy
 80161a0:	f3bf 8f4f 	dsb	sy
 80161a4:	60fb      	str	r3, [r7, #12]
}
 80161a6:	bf00      	nop
 80161a8:	e7fe      	b.n	80161a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80161aa:	4b07      	ldr	r3, [pc, #28]	; (80161c8 <vTaskPlaceOnEventList+0x44>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	3318      	adds	r3, #24
 80161b0:	4619      	mov	r1, r3
 80161b2:	6878      	ldr	r0, [r7, #4]
 80161b4:	f7fe ffd2 	bl	801515c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80161b8:	2101      	movs	r1, #1
 80161ba:	6838      	ldr	r0, [r7, #0]
 80161bc:	f000 fb6e 	bl	801689c <prvAddCurrentTaskToDelayedList>
}
 80161c0:	bf00      	nop
 80161c2:	3710      	adds	r7, #16
 80161c4:	46bd      	mov	sp, r7
 80161c6:	bd80      	pop	{r7, pc}
 80161c8:	20000b9c 	.word	0x20000b9c

080161cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80161cc:	b580      	push	{r7, lr}
 80161ce:	b086      	sub	sp, #24
 80161d0:	af00      	add	r7, sp, #0
 80161d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	68db      	ldr	r3, [r3, #12]
 80161d8:	68db      	ldr	r3, [r3, #12]
 80161da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80161dc:	693b      	ldr	r3, [r7, #16]
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d10a      	bne.n	80161f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80161e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161e6:	f383 8811 	msr	BASEPRI, r3
 80161ea:	f3bf 8f6f 	isb	sy
 80161ee:	f3bf 8f4f 	dsb	sy
 80161f2:	60fb      	str	r3, [r7, #12]
}
 80161f4:	bf00      	nop
 80161f6:	e7fe      	b.n	80161f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80161f8:	693b      	ldr	r3, [r7, #16]
 80161fa:	3318      	adds	r3, #24
 80161fc:	4618      	mov	r0, r3
 80161fe:	f7fe ffe6 	bl	80151ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016202:	4b1d      	ldr	r3, [pc, #116]	; (8016278 <xTaskRemoveFromEventList+0xac>)
 8016204:	681b      	ldr	r3, [r3, #0]
 8016206:	2b00      	cmp	r3, #0
 8016208:	d11c      	bne.n	8016244 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801620a:	693b      	ldr	r3, [r7, #16]
 801620c:	3304      	adds	r3, #4
 801620e:	4618      	mov	r0, r3
 8016210:	f7fe ffdd 	bl	80151ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016214:	693b      	ldr	r3, [r7, #16]
 8016216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016218:	2201      	movs	r2, #1
 801621a:	409a      	lsls	r2, r3
 801621c:	4b17      	ldr	r3, [pc, #92]	; (801627c <xTaskRemoveFromEventList+0xb0>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	4313      	orrs	r3, r2
 8016222:	4a16      	ldr	r2, [pc, #88]	; (801627c <xTaskRemoveFromEventList+0xb0>)
 8016224:	6013      	str	r3, [r2, #0]
 8016226:	693b      	ldr	r3, [r7, #16]
 8016228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801622a:	4613      	mov	r3, r2
 801622c:	009b      	lsls	r3, r3, #2
 801622e:	4413      	add	r3, r2
 8016230:	009b      	lsls	r3, r3, #2
 8016232:	4a13      	ldr	r2, [pc, #76]	; (8016280 <xTaskRemoveFromEventList+0xb4>)
 8016234:	441a      	add	r2, r3
 8016236:	693b      	ldr	r3, [r7, #16]
 8016238:	3304      	adds	r3, #4
 801623a:	4619      	mov	r1, r3
 801623c:	4610      	mov	r0, r2
 801623e:	f7fe ff69 	bl	8015114 <vListInsertEnd>
 8016242:	e005      	b.n	8016250 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016244:	693b      	ldr	r3, [r7, #16]
 8016246:	3318      	adds	r3, #24
 8016248:	4619      	mov	r1, r3
 801624a:	480e      	ldr	r0, [pc, #56]	; (8016284 <xTaskRemoveFromEventList+0xb8>)
 801624c:	f7fe ff62 	bl	8015114 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016250:	693b      	ldr	r3, [r7, #16]
 8016252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016254:	4b0c      	ldr	r3, [pc, #48]	; (8016288 <xTaskRemoveFromEventList+0xbc>)
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801625a:	429a      	cmp	r2, r3
 801625c:	d905      	bls.n	801626a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801625e:	2301      	movs	r3, #1
 8016260:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016262:	4b0a      	ldr	r3, [pc, #40]	; (801628c <xTaskRemoveFromEventList+0xc0>)
 8016264:	2201      	movs	r2, #1
 8016266:	601a      	str	r2, [r3, #0]
 8016268:	e001      	b.n	801626e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801626a:	2300      	movs	r3, #0
 801626c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801626e:	697b      	ldr	r3, [r7, #20]
}
 8016270:	4618      	mov	r0, r3
 8016272:	3718      	adds	r7, #24
 8016274:	46bd      	mov	sp, r7
 8016276:	bd80      	pop	{r7, pc}
 8016278:	20000cc4 	.word	0x20000cc4
 801627c:	20000ca4 	.word	0x20000ca4
 8016280:	20000ba0 	.word	0x20000ba0
 8016284:	20000c5c 	.word	0x20000c5c
 8016288:	20000b9c 	.word	0x20000b9c
 801628c:	20000cb0 	.word	0x20000cb0

08016290 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016290:	b480      	push	{r7}
 8016292:	b083      	sub	sp, #12
 8016294:	af00      	add	r7, sp, #0
 8016296:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016298:	4b06      	ldr	r3, [pc, #24]	; (80162b4 <vTaskInternalSetTimeOutState+0x24>)
 801629a:	681a      	ldr	r2, [r3, #0]
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80162a0:	4b05      	ldr	r3, [pc, #20]	; (80162b8 <vTaskInternalSetTimeOutState+0x28>)
 80162a2:	681a      	ldr	r2, [r3, #0]
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	605a      	str	r2, [r3, #4]
}
 80162a8:	bf00      	nop
 80162aa:	370c      	adds	r7, #12
 80162ac:	46bd      	mov	sp, r7
 80162ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b2:	4770      	bx	lr
 80162b4:	20000cb4 	.word	0x20000cb4
 80162b8:	20000ca0 	.word	0x20000ca0

080162bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80162bc:	b580      	push	{r7, lr}
 80162be:	b088      	sub	sp, #32
 80162c0:	af00      	add	r7, sp, #0
 80162c2:	6078      	str	r0, [r7, #4]
 80162c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d10a      	bne.n	80162e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80162cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162d0:	f383 8811 	msr	BASEPRI, r3
 80162d4:	f3bf 8f6f 	isb	sy
 80162d8:	f3bf 8f4f 	dsb	sy
 80162dc:	613b      	str	r3, [r7, #16]
}
 80162de:	bf00      	nop
 80162e0:	e7fe      	b.n	80162e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80162e2:	683b      	ldr	r3, [r7, #0]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d10a      	bne.n	80162fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80162e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162ec:	f383 8811 	msr	BASEPRI, r3
 80162f0:	f3bf 8f6f 	isb	sy
 80162f4:	f3bf 8f4f 	dsb	sy
 80162f8:	60fb      	str	r3, [r7, #12]
}
 80162fa:	bf00      	nop
 80162fc:	e7fe      	b.n	80162fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80162fe:	f000 fc61 	bl	8016bc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016302:	4b24      	ldr	r3, [pc, #144]	; (8016394 <xTaskCheckForTimeOut+0xd8>)
 8016304:	681b      	ldr	r3, [r3, #0]
 8016306:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	685b      	ldr	r3, [r3, #4]
 801630c:	69ba      	ldr	r2, [r7, #24]
 801630e:	1ad3      	subs	r3, r2, r3
 8016310:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8016312:	4b21      	ldr	r3, [pc, #132]	; (8016398 <xTaskCheckForTimeOut+0xdc>)
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 801631a:	2b00      	cmp	r3, #0
 801631c:	d007      	beq.n	801632e <xTaskCheckForTimeOut+0x72>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 801631e:	4b1e      	ldr	r3, [pc, #120]	; (8016398 <xTaskCheckForTimeOut+0xdc>)
 8016320:	681b      	ldr	r3, [r3, #0]
 8016322:	2200      	movs	r2, #0
 8016324:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
				xReturn = pdTRUE;
 8016328:	2301      	movs	r3, #1
 801632a:	61fb      	str	r3, [r7, #28]
 801632c:	e02b      	b.n	8016386 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801632e:	683b      	ldr	r3, [r7, #0]
 8016330:	681b      	ldr	r3, [r3, #0]
 8016332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016336:	d102      	bne.n	801633e <xTaskCheckForTimeOut+0x82>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016338:	2300      	movs	r3, #0
 801633a:	61fb      	str	r3, [r7, #28]
 801633c:	e023      	b.n	8016386 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	681a      	ldr	r2, [r3, #0]
 8016342:	4b16      	ldr	r3, [pc, #88]	; (801639c <xTaskCheckForTimeOut+0xe0>)
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	429a      	cmp	r2, r3
 8016348:	d007      	beq.n	801635a <xTaskCheckForTimeOut+0x9e>
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	685b      	ldr	r3, [r3, #4]
 801634e:	69ba      	ldr	r2, [r7, #24]
 8016350:	429a      	cmp	r2, r3
 8016352:	d302      	bcc.n	801635a <xTaskCheckForTimeOut+0x9e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016354:	2301      	movs	r3, #1
 8016356:	61fb      	str	r3, [r7, #28]
 8016358:	e015      	b.n	8016386 <xTaskCheckForTimeOut+0xca>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801635a:	683b      	ldr	r3, [r7, #0]
 801635c:	681b      	ldr	r3, [r3, #0]
 801635e:	697a      	ldr	r2, [r7, #20]
 8016360:	429a      	cmp	r2, r3
 8016362:	d20b      	bcs.n	801637c <xTaskCheckForTimeOut+0xc0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016364:	683b      	ldr	r3, [r7, #0]
 8016366:	681a      	ldr	r2, [r3, #0]
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	1ad2      	subs	r2, r2, r3
 801636c:	683b      	ldr	r3, [r7, #0]
 801636e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016370:	6878      	ldr	r0, [r7, #4]
 8016372:	f7ff ff8d 	bl	8016290 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016376:	2300      	movs	r3, #0
 8016378:	61fb      	str	r3, [r7, #28]
 801637a:	e004      	b.n	8016386 <xTaskCheckForTimeOut+0xca>
		}
		else
		{
			*pxTicksToWait = 0;
 801637c:	683b      	ldr	r3, [r7, #0]
 801637e:	2200      	movs	r2, #0
 8016380:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016382:	2301      	movs	r3, #1
 8016384:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016386:	f000 fc4d 	bl	8016c24 <vPortExitCritical>

	return xReturn;
 801638a:	69fb      	ldr	r3, [r7, #28]
}
 801638c:	4618      	mov	r0, r3
 801638e:	3720      	adds	r7, #32
 8016390:	46bd      	mov	sp, r7
 8016392:	bd80      	pop	{r7, pc}
 8016394:	20000ca0 	.word	0x20000ca0
 8016398:	20000b9c 	.word	0x20000b9c
 801639c:	20000cb4 	.word	0x20000cb4

080163a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80163a0:	b480      	push	{r7}
 80163a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80163a4:	4b03      	ldr	r3, [pc, #12]	; (80163b4 <vTaskMissedYield+0x14>)
 80163a6:	2201      	movs	r2, #1
 80163a8:	601a      	str	r2, [r3, #0]
}
 80163aa:	bf00      	nop
 80163ac:	46bd      	mov	sp, r7
 80163ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b2:	4770      	bx	lr
 80163b4:	20000cb0 	.word	0x20000cb0

080163b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80163b8:	b580      	push	{r7, lr}
 80163ba:	b082      	sub	sp, #8
 80163bc:	af00      	add	r7, sp, #0
 80163be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80163c0:	f000 f84c 	bl	801645c <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 80163c4:	4b04      	ldr	r3, [pc, #16]	; (80163d8 <prvIdleTask+0x20>)
 80163c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80163ca:	601a      	str	r2, [r3, #0]
 80163cc:	f3bf 8f4f 	dsb	sy
 80163d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80163d4:	e7f4      	b.n	80163c0 <prvIdleTask+0x8>
 80163d6:	bf00      	nop
 80163d8:	e000ed04 	.word	0xe000ed04

080163dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80163dc:	b580      	push	{r7, lr}
 80163de:	b082      	sub	sp, #8
 80163e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80163e2:	2300      	movs	r3, #0
 80163e4:	607b      	str	r3, [r7, #4]
 80163e6:	e00c      	b.n	8016402 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80163e8:	687a      	ldr	r2, [r7, #4]
 80163ea:	4613      	mov	r3, r2
 80163ec:	009b      	lsls	r3, r3, #2
 80163ee:	4413      	add	r3, r2
 80163f0:	009b      	lsls	r3, r3, #2
 80163f2:	4a12      	ldr	r2, [pc, #72]	; (801643c <prvInitialiseTaskLists+0x60>)
 80163f4:	4413      	add	r3, r2
 80163f6:	4618      	mov	r0, r3
 80163f8:	f7fe fe5f 	bl	80150ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	3301      	adds	r3, #1
 8016400:	607b      	str	r3, [r7, #4]
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	2b06      	cmp	r3, #6
 8016406:	d9ef      	bls.n	80163e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016408:	480d      	ldr	r0, [pc, #52]	; (8016440 <prvInitialiseTaskLists+0x64>)
 801640a:	f7fe fe56 	bl	80150ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801640e:	480d      	ldr	r0, [pc, #52]	; (8016444 <prvInitialiseTaskLists+0x68>)
 8016410:	f7fe fe53 	bl	80150ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016414:	480c      	ldr	r0, [pc, #48]	; (8016448 <prvInitialiseTaskLists+0x6c>)
 8016416:	f7fe fe50 	bl	80150ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801641a:	480c      	ldr	r0, [pc, #48]	; (801644c <prvInitialiseTaskLists+0x70>)
 801641c:	f7fe fe4d 	bl	80150ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016420:	480b      	ldr	r0, [pc, #44]	; (8016450 <prvInitialiseTaskLists+0x74>)
 8016422:	f7fe fe4a 	bl	80150ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016426:	4b0b      	ldr	r3, [pc, #44]	; (8016454 <prvInitialiseTaskLists+0x78>)
 8016428:	4a05      	ldr	r2, [pc, #20]	; (8016440 <prvInitialiseTaskLists+0x64>)
 801642a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801642c:	4b0a      	ldr	r3, [pc, #40]	; (8016458 <prvInitialiseTaskLists+0x7c>)
 801642e:	4a05      	ldr	r2, [pc, #20]	; (8016444 <prvInitialiseTaskLists+0x68>)
 8016430:	601a      	str	r2, [r3, #0]
}
 8016432:	bf00      	nop
 8016434:	3708      	adds	r7, #8
 8016436:	46bd      	mov	sp, r7
 8016438:	bd80      	pop	{r7, pc}
 801643a:	bf00      	nop
 801643c:	20000ba0 	.word	0x20000ba0
 8016440:	20000c2c 	.word	0x20000c2c
 8016444:	20000c40 	.word	0x20000c40
 8016448:	20000c5c 	.word	0x20000c5c
 801644c:	20000c70 	.word	0x20000c70
 8016450:	20000c88 	.word	0x20000c88
 8016454:	20000c54 	.word	0x20000c54
 8016458:	20000c58 	.word	0x20000c58

0801645c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801645c:	b580      	push	{r7, lr}
 801645e:	b082      	sub	sp, #8
 8016460:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016462:	e019      	b.n	8016498 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016464:	f000 fbae 	bl	8016bc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016468:	4b10      	ldr	r3, [pc, #64]	; (80164ac <prvCheckTasksWaitingTermination+0x50>)
 801646a:	68db      	ldr	r3, [r3, #12]
 801646c:	68db      	ldr	r3, [r3, #12]
 801646e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	3304      	adds	r3, #4
 8016474:	4618      	mov	r0, r3
 8016476:	f7fe feaa 	bl	80151ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 801647a:	4b0d      	ldr	r3, [pc, #52]	; (80164b0 <prvCheckTasksWaitingTermination+0x54>)
 801647c:	681b      	ldr	r3, [r3, #0]
 801647e:	3b01      	subs	r3, #1
 8016480:	4a0b      	ldr	r2, [pc, #44]	; (80164b0 <prvCheckTasksWaitingTermination+0x54>)
 8016482:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016484:	4b0b      	ldr	r3, [pc, #44]	; (80164b4 <prvCheckTasksWaitingTermination+0x58>)
 8016486:	681b      	ldr	r3, [r3, #0]
 8016488:	3b01      	subs	r3, #1
 801648a:	4a0a      	ldr	r2, [pc, #40]	; (80164b4 <prvCheckTasksWaitingTermination+0x58>)
 801648c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801648e:	f000 fbc9 	bl	8016c24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016492:	6878      	ldr	r0, [r7, #4]
 8016494:	f000 f810 	bl	80164b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016498:	4b06      	ldr	r3, [pc, #24]	; (80164b4 <prvCheckTasksWaitingTermination+0x58>)
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d1e1      	bne.n	8016464 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80164a0:	bf00      	nop
 80164a2:	bf00      	nop
 80164a4:	3708      	adds	r7, #8
 80164a6:	46bd      	mov	sp, r7
 80164a8:	bd80      	pop	{r7, pc}
 80164aa:	bf00      	nop
 80164ac:	20000c70 	.word	0x20000c70
 80164b0:	20000c9c 	.word	0x20000c9c
 80164b4:	20000c84 	.word	0x20000c84

080164b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80164b8:	b580      	push	{r7, lr}
 80164ba:	b082      	sub	sp, #8
 80164bc:	af00      	add	r7, sp, #0
 80164be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	334c      	adds	r3, #76	; 0x4c
 80164c4:	4618      	mov	r0, r3
 80164c6:	f001 fb95 	bl	8017bf4 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80164ce:	4618      	mov	r0, r3
 80164d0:	f000 fd66 	bl	8016fa0 <vPortFree>
			vPortFree( pxTCB );
 80164d4:	6878      	ldr	r0, [r7, #4]
 80164d6:	f000 fd63 	bl	8016fa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80164da:	bf00      	nop
 80164dc:	3708      	adds	r7, #8
 80164de:	46bd      	mov	sp, r7
 80164e0:	bd80      	pop	{r7, pc}
	...

080164e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80164e4:	b480      	push	{r7}
 80164e6:	b083      	sub	sp, #12
 80164e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80164ea:	4b0c      	ldr	r3, [pc, #48]	; (801651c <prvResetNextTaskUnblockTime+0x38>)
 80164ec:	681b      	ldr	r3, [r3, #0]
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d104      	bne.n	80164fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80164f4:	4b0a      	ldr	r3, [pc, #40]	; (8016520 <prvResetNextTaskUnblockTime+0x3c>)
 80164f6:	f04f 32ff 	mov.w	r2, #4294967295
 80164fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80164fc:	e008      	b.n	8016510 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80164fe:	4b07      	ldr	r3, [pc, #28]	; (801651c <prvResetNextTaskUnblockTime+0x38>)
 8016500:	681b      	ldr	r3, [r3, #0]
 8016502:	68db      	ldr	r3, [r3, #12]
 8016504:	68db      	ldr	r3, [r3, #12]
 8016506:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	685b      	ldr	r3, [r3, #4]
 801650c:	4a04      	ldr	r2, [pc, #16]	; (8016520 <prvResetNextTaskUnblockTime+0x3c>)
 801650e:	6013      	str	r3, [r2, #0]
}
 8016510:	bf00      	nop
 8016512:	370c      	adds	r7, #12
 8016514:	46bd      	mov	sp, r7
 8016516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801651a:	4770      	bx	lr
 801651c:	20000c54 	.word	0x20000c54
 8016520:	20000cbc 	.word	0x20000cbc

08016524 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016524:	b480      	push	{r7}
 8016526:	b083      	sub	sp, #12
 8016528:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801652a:	4b0b      	ldr	r3, [pc, #44]	; (8016558 <xTaskGetSchedulerState+0x34>)
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	2b00      	cmp	r3, #0
 8016530:	d102      	bne.n	8016538 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016532:	2301      	movs	r3, #1
 8016534:	607b      	str	r3, [r7, #4]
 8016536:	e008      	b.n	801654a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016538:	4b08      	ldr	r3, [pc, #32]	; (801655c <xTaskGetSchedulerState+0x38>)
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	2b00      	cmp	r3, #0
 801653e:	d102      	bne.n	8016546 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016540:	2302      	movs	r3, #2
 8016542:	607b      	str	r3, [r7, #4]
 8016544:	e001      	b.n	801654a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016546:	2300      	movs	r3, #0
 8016548:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801654a:	687b      	ldr	r3, [r7, #4]
	}
 801654c:	4618      	mov	r0, r3
 801654e:	370c      	adds	r7, #12
 8016550:	46bd      	mov	sp, r7
 8016552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016556:	4770      	bx	lr
 8016558:	20000ca8 	.word	0x20000ca8
 801655c:	20000cc4 	.word	0x20000cc4

08016560 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016560:	b580      	push	{r7, lr}
 8016562:	b084      	sub	sp, #16
 8016564:	af00      	add	r7, sp, #0
 8016566:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801656c:	2300      	movs	r3, #0
 801656e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	2b00      	cmp	r3, #0
 8016574:	d05e      	beq.n	8016634 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016576:	68bb      	ldr	r3, [r7, #8]
 8016578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801657a:	4b31      	ldr	r3, [pc, #196]	; (8016640 <xTaskPriorityInherit+0xe0>)
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016580:	429a      	cmp	r2, r3
 8016582:	d24e      	bcs.n	8016622 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016584:	68bb      	ldr	r3, [r7, #8]
 8016586:	699b      	ldr	r3, [r3, #24]
 8016588:	2b00      	cmp	r3, #0
 801658a:	db06      	blt.n	801659a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801658c:	4b2c      	ldr	r3, [pc, #176]	; (8016640 <xTaskPriorityInherit+0xe0>)
 801658e:	681b      	ldr	r3, [r3, #0]
 8016590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016592:	f1c3 0207 	rsb	r2, r3, #7
 8016596:	68bb      	ldr	r3, [r7, #8]
 8016598:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801659a:	68bb      	ldr	r3, [r7, #8]
 801659c:	6959      	ldr	r1, [r3, #20]
 801659e:	68bb      	ldr	r3, [r7, #8]
 80165a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80165a2:	4613      	mov	r3, r2
 80165a4:	009b      	lsls	r3, r3, #2
 80165a6:	4413      	add	r3, r2
 80165a8:	009b      	lsls	r3, r3, #2
 80165aa:	4a26      	ldr	r2, [pc, #152]	; (8016644 <xTaskPriorityInherit+0xe4>)
 80165ac:	4413      	add	r3, r2
 80165ae:	4299      	cmp	r1, r3
 80165b0:	d12f      	bne.n	8016612 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	3304      	adds	r3, #4
 80165b6:	4618      	mov	r0, r3
 80165b8:	f7fe fe09 	bl	80151ce <uxListRemove>
 80165bc:	4603      	mov	r3, r0
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d10a      	bne.n	80165d8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80165c2:	68bb      	ldr	r3, [r7, #8]
 80165c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80165c6:	2201      	movs	r2, #1
 80165c8:	fa02 f303 	lsl.w	r3, r2, r3
 80165cc:	43da      	mvns	r2, r3
 80165ce:	4b1e      	ldr	r3, [pc, #120]	; (8016648 <xTaskPriorityInherit+0xe8>)
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	4013      	ands	r3, r2
 80165d4:	4a1c      	ldr	r2, [pc, #112]	; (8016648 <xTaskPriorityInherit+0xe8>)
 80165d6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80165d8:	4b19      	ldr	r3, [pc, #100]	; (8016640 <xTaskPriorityInherit+0xe0>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80165de:	68bb      	ldr	r3, [r7, #8]
 80165e0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80165e2:	68bb      	ldr	r3, [r7, #8]
 80165e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80165e6:	2201      	movs	r2, #1
 80165e8:	409a      	lsls	r2, r3
 80165ea:	4b17      	ldr	r3, [pc, #92]	; (8016648 <xTaskPriorityInherit+0xe8>)
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	4313      	orrs	r3, r2
 80165f0:	4a15      	ldr	r2, [pc, #84]	; (8016648 <xTaskPriorityInherit+0xe8>)
 80165f2:	6013      	str	r3, [r2, #0]
 80165f4:	68bb      	ldr	r3, [r7, #8]
 80165f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80165f8:	4613      	mov	r3, r2
 80165fa:	009b      	lsls	r3, r3, #2
 80165fc:	4413      	add	r3, r2
 80165fe:	009b      	lsls	r3, r3, #2
 8016600:	4a10      	ldr	r2, [pc, #64]	; (8016644 <xTaskPriorityInherit+0xe4>)
 8016602:	441a      	add	r2, r3
 8016604:	68bb      	ldr	r3, [r7, #8]
 8016606:	3304      	adds	r3, #4
 8016608:	4619      	mov	r1, r3
 801660a:	4610      	mov	r0, r2
 801660c:	f7fe fd82 	bl	8015114 <vListInsertEnd>
 8016610:	e004      	b.n	801661c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016612:	4b0b      	ldr	r3, [pc, #44]	; (8016640 <xTaskPriorityInherit+0xe0>)
 8016614:	681b      	ldr	r3, [r3, #0]
 8016616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016618:	68bb      	ldr	r3, [r7, #8]
 801661a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801661c:	2301      	movs	r3, #1
 801661e:	60fb      	str	r3, [r7, #12]
 8016620:	e008      	b.n	8016634 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016622:	68bb      	ldr	r3, [r7, #8]
 8016624:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016626:	4b06      	ldr	r3, [pc, #24]	; (8016640 <xTaskPriorityInherit+0xe0>)
 8016628:	681b      	ldr	r3, [r3, #0]
 801662a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801662c:	429a      	cmp	r2, r3
 801662e:	d201      	bcs.n	8016634 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016630:	2301      	movs	r3, #1
 8016632:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016634:	68fb      	ldr	r3, [r7, #12]
	}
 8016636:	4618      	mov	r0, r3
 8016638:	3710      	adds	r7, #16
 801663a:	46bd      	mov	sp, r7
 801663c:	bd80      	pop	{r7, pc}
 801663e:	bf00      	nop
 8016640:	20000b9c 	.word	0x20000b9c
 8016644:	20000ba0 	.word	0x20000ba0
 8016648:	20000ca4 	.word	0x20000ca4

0801664c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801664c:	b580      	push	{r7, lr}
 801664e:	b086      	sub	sp, #24
 8016650:	af00      	add	r7, sp, #0
 8016652:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016658:	2300      	movs	r3, #0
 801665a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	2b00      	cmp	r3, #0
 8016660:	d06e      	beq.n	8016740 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016662:	4b3a      	ldr	r3, [pc, #232]	; (801674c <xTaskPriorityDisinherit+0x100>)
 8016664:	681b      	ldr	r3, [r3, #0]
 8016666:	693a      	ldr	r2, [r7, #16]
 8016668:	429a      	cmp	r2, r3
 801666a:	d00a      	beq.n	8016682 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801666c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016670:	f383 8811 	msr	BASEPRI, r3
 8016674:	f3bf 8f6f 	isb	sy
 8016678:	f3bf 8f4f 	dsb	sy
 801667c:	60fb      	str	r3, [r7, #12]
}
 801667e:	bf00      	nop
 8016680:	e7fe      	b.n	8016680 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8016682:	693b      	ldr	r3, [r7, #16]
 8016684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016686:	2b00      	cmp	r3, #0
 8016688:	d10a      	bne.n	80166a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801668a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801668e:	f383 8811 	msr	BASEPRI, r3
 8016692:	f3bf 8f6f 	isb	sy
 8016696:	f3bf 8f4f 	dsb	sy
 801669a:	60bb      	str	r3, [r7, #8]
}
 801669c:	bf00      	nop
 801669e:	e7fe      	b.n	801669e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80166a0:	693b      	ldr	r3, [r7, #16]
 80166a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80166a4:	1e5a      	subs	r2, r3, #1
 80166a6:	693b      	ldr	r3, [r7, #16]
 80166a8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80166aa:	693b      	ldr	r3, [r7, #16]
 80166ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166ae:	693b      	ldr	r3, [r7, #16]
 80166b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80166b2:	429a      	cmp	r2, r3
 80166b4:	d044      	beq.n	8016740 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80166b6:	693b      	ldr	r3, [r7, #16]
 80166b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d140      	bne.n	8016740 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80166be:	693b      	ldr	r3, [r7, #16]
 80166c0:	3304      	adds	r3, #4
 80166c2:	4618      	mov	r0, r3
 80166c4:	f7fe fd83 	bl	80151ce <uxListRemove>
 80166c8:	4603      	mov	r3, r0
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d115      	bne.n	80166fa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80166ce:	693b      	ldr	r3, [r7, #16]
 80166d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166d2:	491f      	ldr	r1, [pc, #124]	; (8016750 <xTaskPriorityDisinherit+0x104>)
 80166d4:	4613      	mov	r3, r2
 80166d6:	009b      	lsls	r3, r3, #2
 80166d8:	4413      	add	r3, r2
 80166da:	009b      	lsls	r3, r3, #2
 80166dc:	440b      	add	r3, r1
 80166de:	681b      	ldr	r3, [r3, #0]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d10a      	bne.n	80166fa <xTaskPriorityDisinherit+0xae>
 80166e4:	693b      	ldr	r3, [r7, #16]
 80166e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80166e8:	2201      	movs	r2, #1
 80166ea:	fa02 f303 	lsl.w	r3, r2, r3
 80166ee:	43da      	mvns	r2, r3
 80166f0:	4b18      	ldr	r3, [pc, #96]	; (8016754 <xTaskPriorityDisinherit+0x108>)
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	4013      	ands	r3, r2
 80166f6:	4a17      	ldr	r2, [pc, #92]	; (8016754 <xTaskPriorityDisinherit+0x108>)
 80166f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80166fa:	693b      	ldr	r3, [r7, #16]
 80166fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80166fe:	693b      	ldr	r3, [r7, #16]
 8016700:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016702:	693b      	ldr	r3, [r7, #16]
 8016704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016706:	f1c3 0207 	rsb	r2, r3, #7
 801670a:	693b      	ldr	r3, [r7, #16]
 801670c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801670e:	693b      	ldr	r3, [r7, #16]
 8016710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016712:	2201      	movs	r2, #1
 8016714:	409a      	lsls	r2, r3
 8016716:	4b0f      	ldr	r3, [pc, #60]	; (8016754 <xTaskPriorityDisinherit+0x108>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	4313      	orrs	r3, r2
 801671c:	4a0d      	ldr	r2, [pc, #52]	; (8016754 <xTaskPriorityDisinherit+0x108>)
 801671e:	6013      	str	r3, [r2, #0]
 8016720:	693b      	ldr	r3, [r7, #16]
 8016722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016724:	4613      	mov	r3, r2
 8016726:	009b      	lsls	r3, r3, #2
 8016728:	4413      	add	r3, r2
 801672a:	009b      	lsls	r3, r3, #2
 801672c:	4a08      	ldr	r2, [pc, #32]	; (8016750 <xTaskPriorityDisinherit+0x104>)
 801672e:	441a      	add	r2, r3
 8016730:	693b      	ldr	r3, [r7, #16]
 8016732:	3304      	adds	r3, #4
 8016734:	4619      	mov	r1, r3
 8016736:	4610      	mov	r0, r2
 8016738:	f7fe fcec 	bl	8015114 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801673c:	2301      	movs	r3, #1
 801673e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016740:	697b      	ldr	r3, [r7, #20]
	}
 8016742:	4618      	mov	r0, r3
 8016744:	3718      	adds	r7, #24
 8016746:	46bd      	mov	sp, r7
 8016748:	bd80      	pop	{r7, pc}
 801674a:	bf00      	nop
 801674c:	20000b9c 	.word	0x20000b9c
 8016750:	20000ba0 	.word	0x20000ba0
 8016754:	20000ca4 	.word	0x20000ca4

08016758 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016758:	b580      	push	{r7, lr}
 801675a:	b088      	sub	sp, #32
 801675c:	af00      	add	r7, sp, #0
 801675e:	6078      	str	r0, [r7, #4]
 8016760:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8016766:	2301      	movs	r3, #1
 8016768:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	2b00      	cmp	r3, #0
 801676e:	d077      	beq.n	8016860 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8016770:	69bb      	ldr	r3, [r7, #24]
 8016772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016774:	2b00      	cmp	r3, #0
 8016776:	d10a      	bne.n	801678e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8016778:	f04f 0350 	mov.w	r3, #80	; 0x50
 801677c:	f383 8811 	msr	BASEPRI, r3
 8016780:	f3bf 8f6f 	isb	sy
 8016784:	f3bf 8f4f 	dsb	sy
 8016788:	60fb      	str	r3, [r7, #12]
}
 801678a:	bf00      	nop
 801678c:	e7fe      	b.n	801678c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801678e:	69bb      	ldr	r3, [r7, #24]
 8016790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016792:	683a      	ldr	r2, [r7, #0]
 8016794:	429a      	cmp	r2, r3
 8016796:	d902      	bls.n	801679e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016798:	683b      	ldr	r3, [r7, #0]
 801679a:	61fb      	str	r3, [r7, #28]
 801679c:	e002      	b.n	80167a4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801679e:	69bb      	ldr	r3, [r7, #24]
 80167a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167a2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80167a4:	69bb      	ldr	r3, [r7, #24]
 80167a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167a8:	69fa      	ldr	r2, [r7, #28]
 80167aa:	429a      	cmp	r2, r3
 80167ac:	d058      	beq.n	8016860 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80167ae:	69bb      	ldr	r3, [r7, #24]
 80167b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80167b2:	697a      	ldr	r2, [r7, #20]
 80167b4:	429a      	cmp	r2, r3
 80167b6:	d153      	bne.n	8016860 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80167b8:	4b2b      	ldr	r3, [pc, #172]	; (8016868 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80167ba:	681b      	ldr	r3, [r3, #0]
 80167bc:	69ba      	ldr	r2, [r7, #24]
 80167be:	429a      	cmp	r2, r3
 80167c0:	d10a      	bne.n	80167d8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80167c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167c6:	f383 8811 	msr	BASEPRI, r3
 80167ca:	f3bf 8f6f 	isb	sy
 80167ce:	f3bf 8f4f 	dsb	sy
 80167d2:	60bb      	str	r3, [r7, #8]
}
 80167d4:	bf00      	nop
 80167d6:	e7fe      	b.n	80167d6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80167d8:	69bb      	ldr	r3, [r7, #24]
 80167da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80167de:	69bb      	ldr	r3, [r7, #24]
 80167e0:	69fa      	ldr	r2, [r7, #28]
 80167e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80167e4:	69bb      	ldr	r3, [r7, #24]
 80167e6:	699b      	ldr	r3, [r3, #24]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	db04      	blt.n	80167f6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80167ec:	69fb      	ldr	r3, [r7, #28]
 80167ee:	f1c3 0207 	rsb	r2, r3, #7
 80167f2:	69bb      	ldr	r3, [r7, #24]
 80167f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80167f6:	69bb      	ldr	r3, [r7, #24]
 80167f8:	6959      	ldr	r1, [r3, #20]
 80167fa:	693a      	ldr	r2, [r7, #16]
 80167fc:	4613      	mov	r3, r2
 80167fe:	009b      	lsls	r3, r3, #2
 8016800:	4413      	add	r3, r2
 8016802:	009b      	lsls	r3, r3, #2
 8016804:	4a19      	ldr	r2, [pc, #100]	; (801686c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8016806:	4413      	add	r3, r2
 8016808:	4299      	cmp	r1, r3
 801680a:	d129      	bne.n	8016860 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801680c:	69bb      	ldr	r3, [r7, #24]
 801680e:	3304      	adds	r3, #4
 8016810:	4618      	mov	r0, r3
 8016812:	f7fe fcdc 	bl	80151ce <uxListRemove>
 8016816:	4603      	mov	r3, r0
 8016818:	2b00      	cmp	r3, #0
 801681a:	d10a      	bne.n	8016832 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801681c:	69bb      	ldr	r3, [r7, #24]
 801681e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016820:	2201      	movs	r2, #1
 8016822:	fa02 f303 	lsl.w	r3, r2, r3
 8016826:	43da      	mvns	r2, r3
 8016828:	4b11      	ldr	r3, [pc, #68]	; (8016870 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801682a:	681b      	ldr	r3, [r3, #0]
 801682c:	4013      	ands	r3, r2
 801682e:	4a10      	ldr	r2, [pc, #64]	; (8016870 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8016830:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016832:	69bb      	ldr	r3, [r7, #24]
 8016834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016836:	2201      	movs	r2, #1
 8016838:	409a      	lsls	r2, r3
 801683a:	4b0d      	ldr	r3, [pc, #52]	; (8016870 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801683c:	681b      	ldr	r3, [r3, #0]
 801683e:	4313      	orrs	r3, r2
 8016840:	4a0b      	ldr	r2, [pc, #44]	; (8016870 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8016842:	6013      	str	r3, [r2, #0]
 8016844:	69bb      	ldr	r3, [r7, #24]
 8016846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016848:	4613      	mov	r3, r2
 801684a:	009b      	lsls	r3, r3, #2
 801684c:	4413      	add	r3, r2
 801684e:	009b      	lsls	r3, r3, #2
 8016850:	4a06      	ldr	r2, [pc, #24]	; (801686c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8016852:	441a      	add	r2, r3
 8016854:	69bb      	ldr	r3, [r7, #24]
 8016856:	3304      	adds	r3, #4
 8016858:	4619      	mov	r1, r3
 801685a:	4610      	mov	r0, r2
 801685c:	f7fe fc5a 	bl	8015114 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016860:	bf00      	nop
 8016862:	3720      	adds	r7, #32
 8016864:	46bd      	mov	sp, r7
 8016866:	bd80      	pop	{r7, pc}
 8016868:	20000b9c 	.word	0x20000b9c
 801686c:	20000ba0 	.word	0x20000ba0
 8016870:	20000ca4 	.word	0x20000ca4

08016874 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016874:	b480      	push	{r7}
 8016876:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016878:	4b07      	ldr	r3, [pc, #28]	; (8016898 <pvTaskIncrementMutexHeldCount+0x24>)
 801687a:	681b      	ldr	r3, [r3, #0]
 801687c:	2b00      	cmp	r3, #0
 801687e:	d004      	beq.n	801688a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016880:	4b05      	ldr	r3, [pc, #20]	; (8016898 <pvTaskIncrementMutexHeldCount+0x24>)
 8016882:	681b      	ldr	r3, [r3, #0]
 8016884:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016886:	3201      	adds	r2, #1
 8016888:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801688a:	4b03      	ldr	r3, [pc, #12]	; (8016898 <pvTaskIncrementMutexHeldCount+0x24>)
 801688c:	681b      	ldr	r3, [r3, #0]
	}
 801688e:	4618      	mov	r0, r3
 8016890:	46bd      	mov	sp, r7
 8016892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016896:	4770      	bx	lr
 8016898:	20000b9c 	.word	0x20000b9c

0801689c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801689c:	b580      	push	{r7, lr}
 801689e:	b084      	sub	sp, #16
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	6078      	str	r0, [r7, #4]
 80168a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80168a6:	4b2b      	ldr	r3, [pc, #172]	; (8016954 <prvAddCurrentTaskToDelayedList+0xb8>)
 80168a8:	681b      	ldr	r3, [r3, #0]
 80168aa:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80168ac:	4b2a      	ldr	r3, [pc, #168]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	2200      	movs	r2, #0
 80168b2:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80168b6:	4b28      	ldr	r3, [pc, #160]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	3304      	adds	r3, #4
 80168bc:	4618      	mov	r0, r3
 80168be:	f7fe fc86 	bl	80151ce <uxListRemove>
 80168c2:	4603      	mov	r3, r0
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d10b      	bne.n	80168e0 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80168c8:	4b23      	ldr	r3, [pc, #140]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 80168ca:	681b      	ldr	r3, [r3, #0]
 80168cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80168ce:	2201      	movs	r2, #1
 80168d0:	fa02 f303 	lsl.w	r3, r2, r3
 80168d4:	43da      	mvns	r2, r3
 80168d6:	4b21      	ldr	r3, [pc, #132]	; (801695c <prvAddCurrentTaskToDelayedList+0xc0>)
 80168d8:	681b      	ldr	r3, [r3, #0]
 80168da:	4013      	ands	r3, r2
 80168dc:	4a1f      	ldr	r2, [pc, #124]	; (801695c <prvAddCurrentTaskToDelayedList+0xc0>)
 80168de:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168e6:	d10a      	bne.n	80168fe <prvAddCurrentTaskToDelayedList+0x62>
 80168e8:	683b      	ldr	r3, [r7, #0]
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d007      	beq.n	80168fe <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80168ee:	4b1a      	ldr	r3, [pc, #104]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	3304      	adds	r3, #4
 80168f4:	4619      	mov	r1, r3
 80168f6:	481a      	ldr	r0, [pc, #104]	; (8016960 <prvAddCurrentTaskToDelayedList+0xc4>)
 80168f8:	f7fe fc0c 	bl	8015114 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80168fc:	e026      	b.n	801694c <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80168fe:	68fa      	ldr	r2, [r7, #12]
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	4413      	add	r3, r2
 8016904:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016906:	4b14      	ldr	r3, [pc, #80]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016908:	681b      	ldr	r3, [r3, #0]
 801690a:	68ba      	ldr	r2, [r7, #8]
 801690c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801690e:	68ba      	ldr	r2, [r7, #8]
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	429a      	cmp	r2, r3
 8016914:	d209      	bcs.n	801692a <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016916:	4b13      	ldr	r3, [pc, #76]	; (8016964 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016918:	681a      	ldr	r2, [r3, #0]
 801691a:	4b0f      	ldr	r3, [pc, #60]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 801691c:	681b      	ldr	r3, [r3, #0]
 801691e:	3304      	adds	r3, #4
 8016920:	4619      	mov	r1, r3
 8016922:	4610      	mov	r0, r2
 8016924:	f7fe fc1a 	bl	801515c <vListInsert>
}
 8016928:	e010      	b.n	801694c <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801692a:	4b0f      	ldr	r3, [pc, #60]	; (8016968 <prvAddCurrentTaskToDelayedList+0xcc>)
 801692c:	681a      	ldr	r2, [r3, #0]
 801692e:	4b0a      	ldr	r3, [pc, #40]	; (8016958 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	3304      	adds	r3, #4
 8016934:	4619      	mov	r1, r3
 8016936:	4610      	mov	r0, r2
 8016938:	f7fe fc10 	bl	801515c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801693c:	4b0b      	ldr	r3, [pc, #44]	; (801696c <prvAddCurrentTaskToDelayedList+0xd0>)
 801693e:	681b      	ldr	r3, [r3, #0]
 8016940:	68ba      	ldr	r2, [r7, #8]
 8016942:	429a      	cmp	r2, r3
 8016944:	d202      	bcs.n	801694c <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 8016946:	4a09      	ldr	r2, [pc, #36]	; (801696c <prvAddCurrentTaskToDelayedList+0xd0>)
 8016948:	68bb      	ldr	r3, [r7, #8]
 801694a:	6013      	str	r3, [r2, #0]
}
 801694c:	bf00      	nop
 801694e:	3710      	adds	r7, #16
 8016950:	46bd      	mov	sp, r7
 8016952:	bd80      	pop	{r7, pc}
 8016954:	20000ca0 	.word	0x20000ca0
 8016958:	20000b9c 	.word	0x20000b9c
 801695c:	20000ca4 	.word	0x20000ca4
 8016960:	20000c88 	.word	0x20000c88
 8016964:	20000c58 	.word	0x20000c58
 8016968:	20000c54 	.word	0x20000c54
 801696c:	20000cbc 	.word	0x20000cbc

08016970 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016970:	b480      	push	{r7}
 8016972:	b085      	sub	sp, #20
 8016974:	af00      	add	r7, sp, #0
 8016976:	60f8      	str	r0, [r7, #12]
 8016978:	60b9      	str	r1, [r7, #8]
 801697a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	3b04      	subs	r3, #4
 8016980:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016982:	68fb      	ldr	r3, [r7, #12]
 8016984:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8016988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	3b04      	subs	r3, #4
 801698e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016990:	68bb      	ldr	r3, [r7, #8]
 8016992:	f023 0201 	bic.w	r2, r3, #1
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	3b04      	subs	r3, #4
 801699e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80169a0:	4a0c      	ldr	r2, [pc, #48]	; (80169d4 <pxPortInitialiseStack+0x64>)
 80169a2:	68fb      	ldr	r3, [r7, #12]
 80169a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80169a6:	68fb      	ldr	r3, [r7, #12]
 80169a8:	3b14      	subs	r3, #20
 80169aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80169ac:	687a      	ldr	r2, [r7, #4]
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80169b2:	68fb      	ldr	r3, [r7, #12]
 80169b4:	3b04      	subs	r3, #4
 80169b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	f06f 0202 	mvn.w	r2, #2
 80169be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80169c0:	68fb      	ldr	r3, [r7, #12]
 80169c2:	3b20      	subs	r3, #32
 80169c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80169c6:	68fb      	ldr	r3, [r7, #12]
}
 80169c8:	4618      	mov	r0, r3
 80169ca:	3714      	adds	r7, #20
 80169cc:	46bd      	mov	sp, r7
 80169ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169d2:	4770      	bx	lr
 80169d4:	080169d9 	.word	0x080169d9

080169d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80169d8:	b480      	push	{r7}
 80169da:	b085      	sub	sp, #20
 80169dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80169de:	2300      	movs	r3, #0
 80169e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80169e2:	4b12      	ldr	r3, [pc, #72]	; (8016a2c <prvTaskExitError+0x54>)
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169ea:	d00a      	beq.n	8016a02 <prvTaskExitError+0x2a>
	__asm volatile
 80169ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169f0:	f383 8811 	msr	BASEPRI, r3
 80169f4:	f3bf 8f6f 	isb	sy
 80169f8:	f3bf 8f4f 	dsb	sy
 80169fc:	60fb      	str	r3, [r7, #12]
}
 80169fe:	bf00      	nop
 8016a00:	e7fe      	b.n	8016a00 <prvTaskExitError+0x28>
	__asm volatile
 8016a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a06:	f383 8811 	msr	BASEPRI, r3
 8016a0a:	f3bf 8f6f 	isb	sy
 8016a0e:	f3bf 8f4f 	dsb	sy
 8016a12:	60bb      	str	r3, [r7, #8]
}
 8016a14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016a16:	bf00      	nop
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d0fc      	beq.n	8016a18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016a1e:	bf00      	nop
 8016a20:	bf00      	nop
 8016a22:	3714      	adds	r7, #20
 8016a24:	46bd      	mov	sp, r7
 8016a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a2a:	4770      	bx	lr
 8016a2c:	20000120 	.word	0x20000120

08016a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016a30:	4b07      	ldr	r3, [pc, #28]	; (8016a50 <pxCurrentTCBConst2>)
 8016a32:	6819      	ldr	r1, [r3, #0]
 8016a34:	6808      	ldr	r0, [r1, #0]
 8016a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a3a:	f380 8809 	msr	PSP, r0
 8016a3e:	f3bf 8f6f 	isb	sy
 8016a42:	f04f 0000 	mov.w	r0, #0
 8016a46:	f380 8811 	msr	BASEPRI, r0
 8016a4a:	4770      	bx	lr
 8016a4c:	f3af 8000 	nop.w

08016a50 <pxCurrentTCBConst2>:
 8016a50:	20000b9c 	.word	0x20000b9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016a54:	bf00      	nop
 8016a56:	bf00      	nop

08016a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016a58:	4808      	ldr	r0, [pc, #32]	; (8016a7c <prvPortStartFirstTask+0x24>)
 8016a5a:	6800      	ldr	r0, [r0, #0]
 8016a5c:	6800      	ldr	r0, [r0, #0]
 8016a5e:	f380 8808 	msr	MSP, r0
 8016a62:	f04f 0000 	mov.w	r0, #0
 8016a66:	f380 8814 	msr	CONTROL, r0
 8016a6a:	b662      	cpsie	i
 8016a6c:	b661      	cpsie	f
 8016a6e:	f3bf 8f4f 	dsb	sy
 8016a72:	f3bf 8f6f 	isb	sy
 8016a76:	df00      	svc	0
 8016a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016a7a:	bf00      	nop
 8016a7c:	e000ed08 	.word	0xe000ed08

08016a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b086      	sub	sp, #24
 8016a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016a86:	4b46      	ldr	r3, [pc, #280]	; (8016ba0 <xPortStartScheduler+0x120>)
 8016a88:	681b      	ldr	r3, [r3, #0]
 8016a8a:	4a46      	ldr	r2, [pc, #280]	; (8016ba4 <xPortStartScheduler+0x124>)
 8016a8c:	4293      	cmp	r3, r2
 8016a8e:	d10a      	bne.n	8016aa6 <xPortStartScheduler+0x26>
	__asm volatile
 8016a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a94:	f383 8811 	msr	BASEPRI, r3
 8016a98:	f3bf 8f6f 	isb	sy
 8016a9c:	f3bf 8f4f 	dsb	sy
 8016aa0:	613b      	str	r3, [r7, #16]
}
 8016aa2:	bf00      	nop
 8016aa4:	e7fe      	b.n	8016aa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016aa6:	4b3e      	ldr	r3, [pc, #248]	; (8016ba0 <xPortStartScheduler+0x120>)
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	4a3f      	ldr	r2, [pc, #252]	; (8016ba8 <xPortStartScheduler+0x128>)
 8016aac:	4293      	cmp	r3, r2
 8016aae:	d10a      	bne.n	8016ac6 <xPortStartScheduler+0x46>
	__asm volatile
 8016ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ab4:	f383 8811 	msr	BASEPRI, r3
 8016ab8:	f3bf 8f6f 	isb	sy
 8016abc:	f3bf 8f4f 	dsb	sy
 8016ac0:	60fb      	str	r3, [r7, #12]
}
 8016ac2:	bf00      	nop
 8016ac4:	e7fe      	b.n	8016ac4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016ac6:	4b39      	ldr	r3, [pc, #228]	; (8016bac <xPortStartScheduler+0x12c>)
 8016ac8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016aca:	697b      	ldr	r3, [r7, #20]
 8016acc:	781b      	ldrb	r3, [r3, #0]
 8016ace:	b2db      	uxtb	r3, r3
 8016ad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016ad2:	697b      	ldr	r3, [r7, #20]
 8016ad4:	22ff      	movs	r2, #255	; 0xff
 8016ad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016ad8:	697b      	ldr	r3, [r7, #20]
 8016ada:	781b      	ldrb	r3, [r3, #0]
 8016adc:	b2db      	uxtb	r3, r3
 8016ade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016ae0:	78fb      	ldrb	r3, [r7, #3]
 8016ae2:	b2db      	uxtb	r3, r3
 8016ae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8016ae8:	b2da      	uxtb	r2, r3
 8016aea:	4b31      	ldr	r3, [pc, #196]	; (8016bb0 <xPortStartScheduler+0x130>)
 8016aec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016aee:	4b31      	ldr	r3, [pc, #196]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016af0:	2207      	movs	r2, #7
 8016af2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016af4:	e009      	b.n	8016b0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8016af6:	4b2f      	ldr	r3, [pc, #188]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	3b01      	subs	r3, #1
 8016afc:	4a2d      	ldr	r2, [pc, #180]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016afe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016b00:	78fb      	ldrb	r3, [r7, #3]
 8016b02:	b2db      	uxtb	r3, r3
 8016b04:	005b      	lsls	r3, r3, #1
 8016b06:	b2db      	uxtb	r3, r3
 8016b08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016b0a:	78fb      	ldrb	r3, [r7, #3]
 8016b0c:	b2db      	uxtb	r3, r3
 8016b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016b12:	2b80      	cmp	r3, #128	; 0x80
 8016b14:	d0ef      	beq.n	8016af6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016b16:	4b27      	ldr	r3, [pc, #156]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016b18:	681b      	ldr	r3, [r3, #0]
 8016b1a:	f1c3 0307 	rsb	r3, r3, #7
 8016b1e:	2b04      	cmp	r3, #4
 8016b20:	d00a      	beq.n	8016b38 <xPortStartScheduler+0xb8>
	__asm volatile
 8016b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b26:	f383 8811 	msr	BASEPRI, r3
 8016b2a:	f3bf 8f6f 	isb	sy
 8016b2e:	f3bf 8f4f 	dsb	sy
 8016b32:	60bb      	str	r3, [r7, #8]
}
 8016b34:	bf00      	nop
 8016b36:	e7fe      	b.n	8016b36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016b38:	4b1e      	ldr	r3, [pc, #120]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	021b      	lsls	r3, r3, #8
 8016b3e:	4a1d      	ldr	r2, [pc, #116]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016b40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016b42:	4b1c      	ldr	r3, [pc, #112]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8016b4a:	4a1a      	ldr	r2, [pc, #104]	; (8016bb4 <xPortStartScheduler+0x134>)
 8016b4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	b2da      	uxtb	r2, r3
 8016b52:	697b      	ldr	r3, [r7, #20]
 8016b54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016b56:	4b18      	ldr	r3, [pc, #96]	; (8016bb8 <xPortStartScheduler+0x138>)
 8016b58:	681b      	ldr	r3, [r3, #0]
 8016b5a:	4a17      	ldr	r2, [pc, #92]	; (8016bb8 <xPortStartScheduler+0x138>)
 8016b5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016b60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016b62:	4b15      	ldr	r3, [pc, #84]	; (8016bb8 <xPortStartScheduler+0x138>)
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	4a14      	ldr	r2, [pc, #80]	; (8016bb8 <xPortStartScheduler+0x138>)
 8016b68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8016b6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016b6e:	f000 f8dd 	bl	8016d2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016b72:	4b12      	ldr	r3, [pc, #72]	; (8016bbc <xPortStartScheduler+0x13c>)
 8016b74:	2200      	movs	r2, #0
 8016b76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016b78:	f000 f8fc 	bl	8016d74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016b7c:	4b10      	ldr	r3, [pc, #64]	; (8016bc0 <xPortStartScheduler+0x140>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	4a0f      	ldr	r2, [pc, #60]	; (8016bc0 <xPortStartScheduler+0x140>)
 8016b82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8016b86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016b88:	f7ff ff66 	bl	8016a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016b8c:	f7ff fa98 	bl	80160c0 <vTaskSwitchContext>
	prvTaskExitError();
 8016b90:	f7ff ff22 	bl	80169d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016b94:	2300      	movs	r3, #0
}
 8016b96:	4618      	mov	r0, r3
 8016b98:	3718      	adds	r7, #24
 8016b9a:	46bd      	mov	sp, r7
 8016b9c:	bd80      	pop	{r7, pc}
 8016b9e:	bf00      	nop
 8016ba0:	e000ed00 	.word	0xe000ed00
 8016ba4:	410fc271 	.word	0x410fc271
 8016ba8:	410fc270 	.word	0x410fc270
 8016bac:	e000e400 	.word	0xe000e400
 8016bb0:	20000cc8 	.word	0x20000cc8
 8016bb4:	20000ccc 	.word	0x20000ccc
 8016bb8:	e000ed20 	.word	0xe000ed20
 8016bbc:	20000120 	.word	0x20000120
 8016bc0:	e000ef34 	.word	0xe000ef34

08016bc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016bc4:	b480      	push	{r7}
 8016bc6:	b083      	sub	sp, #12
 8016bc8:	af00      	add	r7, sp, #0
	__asm volatile
 8016bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bce:	f383 8811 	msr	BASEPRI, r3
 8016bd2:	f3bf 8f6f 	isb	sy
 8016bd6:	f3bf 8f4f 	dsb	sy
 8016bda:	607b      	str	r3, [r7, #4]
}
 8016bdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016bde:	4b0f      	ldr	r3, [pc, #60]	; (8016c1c <vPortEnterCritical+0x58>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	3301      	adds	r3, #1
 8016be4:	4a0d      	ldr	r2, [pc, #52]	; (8016c1c <vPortEnterCritical+0x58>)
 8016be6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016be8:	4b0c      	ldr	r3, [pc, #48]	; (8016c1c <vPortEnterCritical+0x58>)
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	2b01      	cmp	r3, #1
 8016bee:	d10f      	bne.n	8016c10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016bf0:	4b0b      	ldr	r3, [pc, #44]	; (8016c20 <vPortEnterCritical+0x5c>)
 8016bf2:	681b      	ldr	r3, [r3, #0]
 8016bf4:	b2db      	uxtb	r3, r3
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	d00a      	beq.n	8016c10 <vPortEnterCritical+0x4c>
	__asm volatile
 8016bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bfe:	f383 8811 	msr	BASEPRI, r3
 8016c02:	f3bf 8f6f 	isb	sy
 8016c06:	f3bf 8f4f 	dsb	sy
 8016c0a:	603b      	str	r3, [r7, #0]
}
 8016c0c:	bf00      	nop
 8016c0e:	e7fe      	b.n	8016c0e <vPortEnterCritical+0x4a>
	}
}
 8016c10:	bf00      	nop
 8016c12:	370c      	adds	r7, #12
 8016c14:	46bd      	mov	sp, r7
 8016c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c1a:	4770      	bx	lr
 8016c1c:	20000120 	.word	0x20000120
 8016c20:	e000ed04 	.word	0xe000ed04

08016c24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016c24:	b480      	push	{r7}
 8016c26:	b083      	sub	sp, #12
 8016c28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016c2a:	4b12      	ldr	r3, [pc, #72]	; (8016c74 <vPortExitCritical+0x50>)
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d10a      	bne.n	8016c48 <vPortExitCritical+0x24>
	__asm volatile
 8016c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c36:	f383 8811 	msr	BASEPRI, r3
 8016c3a:	f3bf 8f6f 	isb	sy
 8016c3e:	f3bf 8f4f 	dsb	sy
 8016c42:	607b      	str	r3, [r7, #4]
}
 8016c44:	bf00      	nop
 8016c46:	e7fe      	b.n	8016c46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016c48:	4b0a      	ldr	r3, [pc, #40]	; (8016c74 <vPortExitCritical+0x50>)
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	3b01      	subs	r3, #1
 8016c4e:	4a09      	ldr	r2, [pc, #36]	; (8016c74 <vPortExitCritical+0x50>)
 8016c50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016c52:	4b08      	ldr	r3, [pc, #32]	; (8016c74 <vPortExitCritical+0x50>)
 8016c54:	681b      	ldr	r3, [r3, #0]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d105      	bne.n	8016c66 <vPortExitCritical+0x42>
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016c5e:	683b      	ldr	r3, [r7, #0]
 8016c60:	f383 8811 	msr	BASEPRI, r3
}
 8016c64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016c66:	bf00      	nop
 8016c68:	370c      	adds	r7, #12
 8016c6a:	46bd      	mov	sp, r7
 8016c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c70:	4770      	bx	lr
 8016c72:	bf00      	nop
 8016c74:	20000120 	.word	0x20000120
	...

08016c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016c80:	f3ef 8009 	mrs	r0, PSP
 8016c84:	f3bf 8f6f 	isb	sy
 8016c88:	4b15      	ldr	r3, [pc, #84]	; (8016ce0 <pxCurrentTCBConst>)
 8016c8a:	681a      	ldr	r2, [r3, #0]
 8016c8c:	f01e 0f10 	tst.w	lr, #16
 8016c90:	bf08      	it	eq
 8016c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c9a:	6010      	str	r0, [r2, #0]
 8016c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016ca0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8016ca4:	f380 8811 	msr	BASEPRI, r0
 8016ca8:	f3bf 8f4f 	dsb	sy
 8016cac:	f3bf 8f6f 	isb	sy
 8016cb0:	f7ff fa06 	bl	80160c0 <vTaskSwitchContext>
 8016cb4:	f04f 0000 	mov.w	r0, #0
 8016cb8:	f380 8811 	msr	BASEPRI, r0
 8016cbc:	bc09      	pop	{r0, r3}
 8016cbe:	6819      	ldr	r1, [r3, #0]
 8016cc0:	6808      	ldr	r0, [r1, #0]
 8016cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cc6:	f01e 0f10 	tst.w	lr, #16
 8016cca:	bf08      	it	eq
 8016ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016cd0:	f380 8809 	msr	PSP, r0
 8016cd4:	f3bf 8f6f 	isb	sy
 8016cd8:	4770      	bx	lr
 8016cda:	bf00      	nop
 8016cdc:	f3af 8000 	nop.w

08016ce0 <pxCurrentTCBConst>:
 8016ce0:	20000b9c 	.word	0x20000b9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016ce4:	bf00      	nop
 8016ce6:	bf00      	nop

08016ce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016ce8:	b580      	push	{r7, lr}
 8016cea:	b082      	sub	sp, #8
 8016cec:	af00      	add	r7, sp, #0
	__asm volatile
 8016cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cf2:	f383 8811 	msr	BASEPRI, r3
 8016cf6:	f3bf 8f6f 	isb	sy
 8016cfa:	f3bf 8f4f 	dsb	sy
 8016cfe:	607b      	str	r3, [r7, #4]
}
 8016d00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016d02:	f7ff f947 	bl	8015f94 <xTaskIncrementTick>
 8016d06:	4603      	mov	r3, r0
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d003      	beq.n	8016d14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016d0c:	4b06      	ldr	r3, [pc, #24]	; (8016d28 <SysTick_Handler+0x40>)
 8016d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016d12:	601a      	str	r2, [r3, #0]
 8016d14:	2300      	movs	r3, #0
 8016d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016d18:	683b      	ldr	r3, [r7, #0]
 8016d1a:	f383 8811 	msr	BASEPRI, r3
}
 8016d1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016d20:	bf00      	nop
 8016d22:	3708      	adds	r7, #8
 8016d24:	46bd      	mov	sp, r7
 8016d26:	bd80      	pop	{r7, pc}
 8016d28:	e000ed04 	.word	0xe000ed04

08016d2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016d2c:	b480      	push	{r7}
 8016d2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016d30:	4b0b      	ldr	r3, [pc, #44]	; (8016d60 <vPortSetupTimerInterrupt+0x34>)
 8016d32:	2200      	movs	r2, #0
 8016d34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016d36:	4b0b      	ldr	r3, [pc, #44]	; (8016d64 <vPortSetupTimerInterrupt+0x38>)
 8016d38:	2200      	movs	r2, #0
 8016d3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016d3c:	4b0a      	ldr	r3, [pc, #40]	; (8016d68 <vPortSetupTimerInterrupt+0x3c>)
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	4a0a      	ldr	r2, [pc, #40]	; (8016d6c <vPortSetupTimerInterrupt+0x40>)
 8016d42:	fba2 2303 	umull	r2, r3, r2, r3
 8016d46:	099b      	lsrs	r3, r3, #6
 8016d48:	4a09      	ldr	r2, [pc, #36]	; (8016d70 <vPortSetupTimerInterrupt+0x44>)
 8016d4a:	3b01      	subs	r3, #1
 8016d4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016d4e:	4b04      	ldr	r3, [pc, #16]	; (8016d60 <vPortSetupTimerInterrupt+0x34>)
 8016d50:	2207      	movs	r2, #7
 8016d52:	601a      	str	r2, [r3, #0]
}
 8016d54:	bf00      	nop
 8016d56:	46bd      	mov	sp, r7
 8016d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5c:	4770      	bx	lr
 8016d5e:	bf00      	nop
 8016d60:	e000e010 	.word	0xe000e010
 8016d64:	e000e018 	.word	0xe000e018
 8016d68:	20000004 	.word	0x20000004
 8016d6c:	10624dd3 	.word	0x10624dd3
 8016d70:	e000e014 	.word	0xe000e014

08016d74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016d74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016d84 <vPortEnableVFP+0x10>
 8016d78:	6801      	ldr	r1, [r0, #0]
 8016d7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8016d7e:	6001      	str	r1, [r0, #0]
 8016d80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016d82:	bf00      	nop
 8016d84:	e000ed88 	.word	0xe000ed88

08016d88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016d88:	b480      	push	{r7}
 8016d8a:	b085      	sub	sp, #20
 8016d8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016d8e:	f3ef 8305 	mrs	r3, IPSR
 8016d92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	2b0f      	cmp	r3, #15
 8016d98:	d914      	bls.n	8016dc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016d9a:	4a17      	ldr	r2, [pc, #92]	; (8016df8 <vPortValidateInterruptPriority+0x70>)
 8016d9c:	68fb      	ldr	r3, [r7, #12]
 8016d9e:	4413      	add	r3, r2
 8016da0:	781b      	ldrb	r3, [r3, #0]
 8016da2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016da4:	4b15      	ldr	r3, [pc, #84]	; (8016dfc <vPortValidateInterruptPriority+0x74>)
 8016da6:	781b      	ldrb	r3, [r3, #0]
 8016da8:	7afa      	ldrb	r2, [r7, #11]
 8016daa:	429a      	cmp	r2, r3
 8016dac:	d20a      	bcs.n	8016dc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8016dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016db2:	f383 8811 	msr	BASEPRI, r3
 8016db6:	f3bf 8f6f 	isb	sy
 8016dba:	f3bf 8f4f 	dsb	sy
 8016dbe:	607b      	str	r3, [r7, #4]
}
 8016dc0:	bf00      	nop
 8016dc2:	e7fe      	b.n	8016dc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016dc4:	4b0e      	ldr	r3, [pc, #56]	; (8016e00 <vPortValidateInterruptPriority+0x78>)
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8016dcc:	4b0d      	ldr	r3, [pc, #52]	; (8016e04 <vPortValidateInterruptPriority+0x7c>)
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	429a      	cmp	r2, r3
 8016dd2:	d90a      	bls.n	8016dea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8016dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016dd8:	f383 8811 	msr	BASEPRI, r3
 8016ddc:	f3bf 8f6f 	isb	sy
 8016de0:	f3bf 8f4f 	dsb	sy
 8016de4:	603b      	str	r3, [r7, #0]
}
 8016de6:	bf00      	nop
 8016de8:	e7fe      	b.n	8016de8 <vPortValidateInterruptPriority+0x60>
	}
 8016dea:	bf00      	nop
 8016dec:	3714      	adds	r7, #20
 8016dee:	46bd      	mov	sp, r7
 8016df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016df4:	4770      	bx	lr
 8016df6:	bf00      	nop
 8016df8:	e000e3f0 	.word	0xe000e3f0
 8016dfc:	20000cc8 	.word	0x20000cc8
 8016e00:	e000ed0c 	.word	0xe000ed0c
 8016e04:	20000ccc 	.word	0x20000ccc

08016e08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016e08:	b580      	push	{r7, lr}
 8016e0a:	b08a      	sub	sp, #40	; 0x28
 8016e0c:	af00      	add	r7, sp, #0
 8016e0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016e10:	2300      	movs	r3, #0
 8016e12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016e14:	f7ff f822 	bl	8015e5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016e18:	4b5b      	ldr	r3, [pc, #364]	; (8016f88 <pvPortMalloc+0x180>)
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d101      	bne.n	8016e24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016e20:	f000 f920 	bl	8017064 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016e24:	4b59      	ldr	r3, [pc, #356]	; (8016f8c <pvPortMalloc+0x184>)
 8016e26:	681a      	ldr	r2, [r3, #0]
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	4013      	ands	r3, r2
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	f040 8093 	bne.w	8016f58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d01d      	beq.n	8016e74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8016e38:	2208      	movs	r2, #8
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	4413      	add	r3, r2
 8016e3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	f003 0307 	and.w	r3, r3, #7
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d014      	beq.n	8016e74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	f023 0307 	bic.w	r3, r3, #7
 8016e50:	3308      	adds	r3, #8
 8016e52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	f003 0307 	and.w	r3, r3, #7
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d00a      	beq.n	8016e74 <pvPortMalloc+0x6c>
	__asm volatile
 8016e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e62:	f383 8811 	msr	BASEPRI, r3
 8016e66:	f3bf 8f6f 	isb	sy
 8016e6a:	f3bf 8f4f 	dsb	sy
 8016e6e:	617b      	str	r3, [r7, #20]
}
 8016e70:	bf00      	nop
 8016e72:	e7fe      	b.n	8016e72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d06e      	beq.n	8016f58 <pvPortMalloc+0x150>
 8016e7a:	4b45      	ldr	r3, [pc, #276]	; (8016f90 <pvPortMalloc+0x188>)
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	687a      	ldr	r2, [r7, #4]
 8016e80:	429a      	cmp	r2, r3
 8016e82:	d869      	bhi.n	8016f58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016e84:	4b43      	ldr	r3, [pc, #268]	; (8016f94 <pvPortMalloc+0x18c>)
 8016e86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016e88:	4b42      	ldr	r3, [pc, #264]	; (8016f94 <pvPortMalloc+0x18c>)
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016e8e:	e004      	b.n	8016e9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8016e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e9c:	685b      	ldr	r3, [r3, #4]
 8016e9e:	687a      	ldr	r2, [r7, #4]
 8016ea0:	429a      	cmp	r2, r3
 8016ea2:	d903      	bls.n	8016eac <pvPortMalloc+0xa4>
 8016ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	d1f1      	bne.n	8016e90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016eac:	4b36      	ldr	r3, [pc, #216]	; (8016f88 <pvPortMalloc+0x180>)
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016eb2:	429a      	cmp	r2, r3
 8016eb4:	d050      	beq.n	8016f58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016eb6:	6a3b      	ldr	r3, [r7, #32]
 8016eb8:	681b      	ldr	r3, [r3, #0]
 8016eba:	2208      	movs	r2, #8
 8016ebc:	4413      	add	r3, r2
 8016ebe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ec2:	681a      	ldr	r2, [r3, #0]
 8016ec4:	6a3b      	ldr	r3, [r7, #32]
 8016ec6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016eca:	685a      	ldr	r2, [r3, #4]
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	1ad2      	subs	r2, r2, r3
 8016ed0:	2308      	movs	r3, #8
 8016ed2:	005b      	lsls	r3, r3, #1
 8016ed4:	429a      	cmp	r2, r3
 8016ed6:	d91f      	bls.n	8016f18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	4413      	add	r3, r2
 8016ede:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016ee0:	69bb      	ldr	r3, [r7, #24]
 8016ee2:	f003 0307 	and.w	r3, r3, #7
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d00a      	beq.n	8016f00 <pvPortMalloc+0xf8>
	__asm volatile
 8016eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016eee:	f383 8811 	msr	BASEPRI, r3
 8016ef2:	f3bf 8f6f 	isb	sy
 8016ef6:	f3bf 8f4f 	dsb	sy
 8016efa:	613b      	str	r3, [r7, #16]
}
 8016efc:	bf00      	nop
 8016efe:	e7fe      	b.n	8016efe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f02:	685a      	ldr	r2, [r3, #4]
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	1ad2      	subs	r2, r2, r3
 8016f08:	69bb      	ldr	r3, [r7, #24]
 8016f0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f0e:	687a      	ldr	r2, [r7, #4]
 8016f10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016f12:	69b8      	ldr	r0, [r7, #24]
 8016f14:	f000 f908 	bl	8017128 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016f18:	4b1d      	ldr	r3, [pc, #116]	; (8016f90 <pvPortMalloc+0x188>)
 8016f1a:	681a      	ldr	r2, [r3, #0]
 8016f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f1e:	685b      	ldr	r3, [r3, #4]
 8016f20:	1ad3      	subs	r3, r2, r3
 8016f22:	4a1b      	ldr	r2, [pc, #108]	; (8016f90 <pvPortMalloc+0x188>)
 8016f24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016f26:	4b1a      	ldr	r3, [pc, #104]	; (8016f90 <pvPortMalloc+0x188>)
 8016f28:	681a      	ldr	r2, [r3, #0]
 8016f2a:	4b1b      	ldr	r3, [pc, #108]	; (8016f98 <pvPortMalloc+0x190>)
 8016f2c:	681b      	ldr	r3, [r3, #0]
 8016f2e:	429a      	cmp	r2, r3
 8016f30:	d203      	bcs.n	8016f3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016f32:	4b17      	ldr	r3, [pc, #92]	; (8016f90 <pvPortMalloc+0x188>)
 8016f34:	681b      	ldr	r3, [r3, #0]
 8016f36:	4a18      	ldr	r2, [pc, #96]	; (8016f98 <pvPortMalloc+0x190>)
 8016f38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f3c:	685a      	ldr	r2, [r3, #4]
 8016f3e:	4b13      	ldr	r3, [pc, #76]	; (8016f8c <pvPortMalloc+0x184>)
 8016f40:	681b      	ldr	r3, [r3, #0]
 8016f42:	431a      	orrs	r2, r3
 8016f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016f4e:	4b13      	ldr	r3, [pc, #76]	; (8016f9c <pvPortMalloc+0x194>)
 8016f50:	681b      	ldr	r3, [r3, #0]
 8016f52:	3301      	adds	r3, #1
 8016f54:	4a11      	ldr	r2, [pc, #68]	; (8016f9c <pvPortMalloc+0x194>)
 8016f56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016f58:	f7fe ff8e 	bl	8015e78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016f5c:	69fb      	ldr	r3, [r7, #28]
 8016f5e:	f003 0307 	and.w	r3, r3, #7
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d00a      	beq.n	8016f7c <pvPortMalloc+0x174>
	__asm volatile
 8016f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f6a:	f383 8811 	msr	BASEPRI, r3
 8016f6e:	f3bf 8f6f 	isb	sy
 8016f72:	f3bf 8f4f 	dsb	sy
 8016f76:	60fb      	str	r3, [r7, #12]
}
 8016f78:	bf00      	nop
 8016f7a:	e7fe      	b.n	8016f7a <pvPortMalloc+0x172>
	return pvReturn;
 8016f7c:	69fb      	ldr	r3, [r7, #28]
}
 8016f7e:	4618      	mov	r0, r3
 8016f80:	3728      	adds	r7, #40	; 0x28
 8016f82:	46bd      	mov	sp, r7
 8016f84:	bd80      	pop	{r7, pc}
 8016f86:	bf00      	nop
 8016f88:	20003cd8 	.word	0x20003cd8
 8016f8c:	20003cec 	.word	0x20003cec
 8016f90:	20003cdc 	.word	0x20003cdc
 8016f94:	20003cd0 	.word	0x20003cd0
 8016f98:	20003ce0 	.word	0x20003ce0
 8016f9c:	20003ce4 	.word	0x20003ce4

08016fa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016fa0:	b580      	push	{r7, lr}
 8016fa2:	b086      	sub	sp, #24
 8016fa4:	af00      	add	r7, sp, #0
 8016fa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d04d      	beq.n	801704e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016fb2:	2308      	movs	r3, #8
 8016fb4:	425b      	negs	r3, r3
 8016fb6:	697a      	ldr	r2, [r7, #20]
 8016fb8:	4413      	add	r3, r2
 8016fba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016fbc:	697b      	ldr	r3, [r7, #20]
 8016fbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016fc0:	693b      	ldr	r3, [r7, #16]
 8016fc2:	685a      	ldr	r2, [r3, #4]
 8016fc4:	4b24      	ldr	r3, [pc, #144]	; (8017058 <vPortFree+0xb8>)
 8016fc6:	681b      	ldr	r3, [r3, #0]
 8016fc8:	4013      	ands	r3, r2
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	d10a      	bne.n	8016fe4 <vPortFree+0x44>
	__asm volatile
 8016fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016fd2:	f383 8811 	msr	BASEPRI, r3
 8016fd6:	f3bf 8f6f 	isb	sy
 8016fda:	f3bf 8f4f 	dsb	sy
 8016fde:	60fb      	str	r3, [r7, #12]
}
 8016fe0:	bf00      	nop
 8016fe2:	e7fe      	b.n	8016fe2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016fe4:	693b      	ldr	r3, [r7, #16]
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d00a      	beq.n	8017002 <vPortFree+0x62>
	__asm volatile
 8016fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ff0:	f383 8811 	msr	BASEPRI, r3
 8016ff4:	f3bf 8f6f 	isb	sy
 8016ff8:	f3bf 8f4f 	dsb	sy
 8016ffc:	60bb      	str	r3, [r7, #8]
}
 8016ffe:	bf00      	nop
 8017000:	e7fe      	b.n	8017000 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017002:	693b      	ldr	r3, [r7, #16]
 8017004:	685a      	ldr	r2, [r3, #4]
 8017006:	4b14      	ldr	r3, [pc, #80]	; (8017058 <vPortFree+0xb8>)
 8017008:	681b      	ldr	r3, [r3, #0]
 801700a:	4013      	ands	r3, r2
 801700c:	2b00      	cmp	r3, #0
 801700e:	d01e      	beq.n	801704e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017010:	693b      	ldr	r3, [r7, #16]
 8017012:	681b      	ldr	r3, [r3, #0]
 8017014:	2b00      	cmp	r3, #0
 8017016:	d11a      	bne.n	801704e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017018:	693b      	ldr	r3, [r7, #16]
 801701a:	685a      	ldr	r2, [r3, #4]
 801701c:	4b0e      	ldr	r3, [pc, #56]	; (8017058 <vPortFree+0xb8>)
 801701e:	681b      	ldr	r3, [r3, #0]
 8017020:	43db      	mvns	r3, r3
 8017022:	401a      	ands	r2, r3
 8017024:	693b      	ldr	r3, [r7, #16]
 8017026:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017028:	f7fe ff18 	bl	8015e5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801702c:	693b      	ldr	r3, [r7, #16]
 801702e:	685a      	ldr	r2, [r3, #4]
 8017030:	4b0a      	ldr	r3, [pc, #40]	; (801705c <vPortFree+0xbc>)
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	4413      	add	r3, r2
 8017036:	4a09      	ldr	r2, [pc, #36]	; (801705c <vPortFree+0xbc>)
 8017038:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801703a:	6938      	ldr	r0, [r7, #16]
 801703c:	f000 f874 	bl	8017128 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8017040:	4b07      	ldr	r3, [pc, #28]	; (8017060 <vPortFree+0xc0>)
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	3301      	adds	r3, #1
 8017046:	4a06      	ldr	r2, [pc, #24]	; (8017060 <vPortFree+0xc0>)
 8017048:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801704a:	f7fe ff15 	bl	8015e78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801704e:	bf00      	nop
 8017050:	3718      	adds	r7, #24
 8017052:	46bd      	mov	sp, r7
 8017054:	bd80      	pop	{r7, pc}
 8017056:	bf00      	nop
 8017058:	20003cec 	.word	0x20003cec
 801705c:	20003cdc 	.word	0x20003cdc
 8017060:	20003ce8 	.word	0x20003ce8

08017064 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017064:	b480      	push	{r7}
 8017066:	b085      	sub	sp, #20
 8017068:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801706a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 801706e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017070:	4b27      	ldr	r3, [pc, #156]	; (8017110 <prvHeapInit+0xac>)
 8017072:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017074:	68fb      	ldr	r3, [r7, #12]
 8017076:	f003 0307 	and.w	r3, r3, #7
 801707a:	2b00      	cmp	r3, #0
 801707c:	d00c      	beq.n	8017098 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801707e:	68fb      	ldr	r3, [r7, #12]
 8017080:	3307      	adds	r3, #7
 8017082:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	f023 0307 	bic.w	r3, r3, #7
 801708a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801708c:	68ba      	ldr	r2, [r7, #8]
 801708e:	68fb      	ldr	r3, [r7, #12]
 8017090:	1ad3      	subs	r3, r2, r3
 8017092:	4a1f      	ldr	r2, [pc, #124]	; (8017110 <prvHeapInit+0xac>)
 8017094:	4413      	add	r3, r2
 8017096:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801709c:	4a1d      	ldr	r2, [pc, #116]	; (8017114 <prvHeapInit+0xb0>)
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80170a2:	4b1c      	ldr	r3, [pc, #112]	; (8017114 <prvHeapInit+0xb0>)
 80170a4:	2200      	movs	r2, #0
 80170a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	68ba      	ldr	r2, [r7, #8]
 80170ac:	4413      	add	r3, r2
 80170ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80170b0:	2208      	movs	r2, #8
 80170b2:	68fb      	ldr	r3, [r7, #12]
 80170b4:	1a9b      	subs	r3, r3, r2
 80170b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80170b8:	68fb      	ldr	r3, [r7, #12]
 80170ba:	f023 0307 	bic.w	r3, r3, #7
 80170be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80170c0:	68fb      	ldr	r3, [r7, #12]
 80170c2:	4a15      	ldr	r2, [pc, #84]	; (8017118 <prvHeapInit+0xb4>)
 80170c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80170c6:	4b14      	ldr	r3, [pc, #80]	; (8017118 <prvHeapInit+0xb4>)
 80170c8:	681b      	ldr	r3, [r3, #0]
 80170ca:	2200      	movs	r2, #0
 80170cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80170ce:	4b12      	ldr	r3, [pc, #72]	; (8017118 <prvHeapInit+0xb4>)
 80170d0:	681b      	ldr	r3, [r3, #0]
 80170d2:	2200      	movs	r2, #0
 80170d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80170da:	683b      	ldr	r3, [r7, #0]
 80170dc:	68fa      	ldr	r2, [r7, #12]
 80170de:	1ad2      	subs	r2, r2, r3
 80170e0:	683b      	ldr	r3, [r7, #0]
 80170e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80170e4:	4b0c      	ldr	r3, [pc, #48]	; (8017118 <prvHeapInit+0xb4>)
 80170e6:	681a      	ldr	r2, [r3, #0]
 80170e8:	683b      	ldr	r3, [r7, #0]
 80170ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80170ec:	683b      	ldr	r3, [r7, #0]
 80170ee:	685b      	ldr	r3, [r3, #4]
 80170f0:	4a0a      	ldr	r2, [pc, #40]	; (801711c <prvHeapInit+0xb8>)
 80170f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80170f4:	683b      	ldr	r3, [r7, #0]
 80170f6:	685b      	ldr	r3, [r3, #4]
 80170f8:	4a09      	ldr	r2, [pc, #36]	; (8017120 <prvHeapInit+0xbc>)
 80170fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80170fc:	4b09      	ldr	r3, [pc, #36]	; (8017124 <prvHeapInit+0xc0>)
 80170fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8017102:	601a      	str	r2, [r3, #0]
}
 8017104:	bf00      	nop
 8017106:	3714      	adds	r7, #20
 8017108:	46bd      	mov	sp, r7
 801710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801710e:	4770      	bx	lr
 8017110:	20000cd0 	.word	0x20000cd0
 8017114:	20003cd0 	.word	0x20003cd0
 8017118:	20003cd8 	.word	0x20003cd8
 801711c:	20003ce0 	.word	0x20003ce0
 8017120:	20003cdc 	.word	0x20003cdc
 8017124:	20003cec 	.word	0x20003cec

08017128 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017128:	b480      	push	{r7}
 801712a:	b085      	sub	sp, #20
 801712c:	af00      	add	r7, sp, #0
 801712e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017130:	4b28      	ldr	r3, [pc, #160]	; (80171d4 <prvInsertBlockIntoFreeList+0xac>)
 8017132:	60fb      	str	r3, [r7, #12]
 8017134:	e002      	b.n	801713c <prvInsertBlockIntoFreeList+0x14>
 8017136:	68fb      	ldr	r3, [r7, #12]
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	60fb      	str	r3, [r7, #12]
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	687a      	ldr	r2, [r7, #4]
 8017142:	429a      	cmp	r2, r3
 8017144:	d8f7      	bhi.n	8017136 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017146:	68fb      	ldr	r3, [r7, #12]
 8017148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801714a:	68fb      	ldr	r3, [r7, #12]
 801714c:	685b      	ldr	r3, [r3, #4]
 801714e:	68ba      	ldr	r2, [r7, #8]
 8017150:	4413      	add	r3, r2
 8017152:	687a      	ldr	r2, [r7, #4]
 8017154:	429a      	cmp	r2, r3
 8017156:	d108      	bne.n	801716a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	685a      	ldr	r2, [r3, #4]
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	685b      	ldr	r3, [r3, #4]
 8017160:	441a      	add	r2, r3
 8017162:	68fb      	ldr	r3, [r7, #12]
 8017164:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	685b      	ldr	r3, [r3, #4]
 8017172:	68ba      	ldr	r2, [r7, #8]
 8017174:	441a      	add	r2, r3
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	681b      	ldr	r3, [r3, #0]
 801717a:	429a      	cmp	r2, r3
 801717c:	d118      	bne.n	80171b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801717e:	68fb      	ldr	r3, [r7, #12]
 8017180:	681a      	ldr	r2, [r3, #0]
 8017182:	4b15      	ldr	r3, [pc, #84]	; (80171d8 <prvInsertBlockIntoFreeList+0xb0>)
 8017184:	681b      	ldr	r3, [r3, #0]
 8017186:	429a      	cmp	r2, r3
 8017188:	d00d      	beq.n	80171a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	685a      	ldr	r2, [r3, #4]
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	685b      	ldr	r3, [r3, #4]
 8017194:	441a      	add	r2, r3
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801719a:	68fb      	ldr	r3, [r7, #12]
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	681a      	ldr	r2, [r3, #0]
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	601a      	str	r2, [r3, #0]
 80171a4:	e008      	b.n	80171b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80171a6:	4b0c      	ldr	r3, [pc, #48]	; (80171d8 <prvInsertBlockIntoFreeList+0xb0>)
 80171a8:	681a      	ldr	r2, [r3, #0]
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	601a      	str	r2, [r3, #0]
 80171ae:	e003      	b.n	80171b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	681a      	ldr	r2, [r3, #0]
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80171b8:	68fa      	ldr	r2, [r7, #12]
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	429a      	cmp	r2, r3
 80171be:	d002      	beq.n	80171c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80171c0:	68fb      	ldr	r3, [r7, #12]
 80171c2:	687a      	ldr	r2, [r7, #4]
 80171c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80171c6:	bf00      	nop
 80171c8:	3714      	adds	r7, #20
 80171ca:	46bd      	mov	sp, r7
 80171cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171d0:	4770      	bx	lr
 80171d2:	bf00      	nop
 80171d4:	20003cd0 	.word	0x20003cd0
 80171d8:	20003cd8 	.word	0x20003cd8

080171dc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80171dc:	b580      	push	{r7, lr}
 80171de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80171e0:	2200      	movs	r2, #0
 80171e2:	4912      	ldr	r1, [pc, #72]	; (801722c <MX_USB_Device_Init+0x50>)
 80171e4:	4812      	ldr	r0, [pc, #72]	; (8017230 <MX_USB_Device_Init+0x54>)
 80171e6:	f7fc fdc5 	bl	8013d74 <USBD_Init>
 80171ea:	4603      	mov	r3, r0
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d001      	beq.n	80171f4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80171f0:	f7f0 f8a6 	bl	8007340 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80171f4:	490f      	ldr	r1, [pc, #60]	; (8017234 <MX_USB_Device_Init+0x58>)
 80171f6:	480e      	ldr	r0, [pc, #56]	; (8017230 <MX_USB_Device_Init+0x54>)
 80171f8:	f7fc fdec 	bl	8013dd4 <USBD_RegisterClass>
 80171fc:	4603      	mov	r3, r0
 80171fe:	2b00      	cmp	r3, #0
 8017200:	d001      	beq.n	8017206 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017202:	f7f0 f89d 	bl	8007340 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017206:	490c      	ldr	r1, [pc, #48]	; (8017238 <MX_USB_Device_Init+0x5c>)
 8017208:	4809      	ldr	r0, [pc, #36]	; (8017230 <MX_USB_Device_Init+0x54>)
 801720a:	f7fc fd3d 	bl	8013c88 <USBD_CDC_RegisterInterface>
 801720e:	4603      	mov	r3, r0
 8017210:	2b00      	cmp	r3, #0
 8017212:	d001      	beq.n	8017218 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017214:	f7f0 f894 	bl	8007340 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017218:	4805      	ldr	r0, [pc, #20]	; (8017230 <MX_USB_Device_Init+0x54>)
 801721a:	f7fc fe02 	bl	8013e22 <USBD_Start>
 801721e:	4603      	mov	r3, r0
 8017220:	2b00      	cmp	r3, #0
 8017222:	d001      	beq.n	8017228 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017224:	f7f0 f88c 	bl	8007340 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017228:	bf00      	nop
 801722a:	bd80      	pop	{r7, pc}
 801722c:	20000138 	.word	0x20000138
 8017230:	20003cf0 	.word	0x20003cf0
 8017234:	2000001c 	.word	0x2000001c
 8017238:	20000124 	.word	0x20000124

0801723c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801723c:	b580      	push	{r7, lr}
 801723e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017240:	2200      	movs	r2, #0
 8017242:	4905      	ldr	r1, [pc, #20]	; (8017258 <CDC_Init_FS+0x1c>)
 8017244:	4805      	ldr	r0, [pc, #20]	; (801725c <CDC_Init_FS+0x20>)
 8017246:	f7fc fd34 	bl	8013cb2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801724a:	4905      	ldr	r1, [pc, #20]	; (8017260 <CDC_Init_FS+0x24>)
 801724c:	4803      	ldr	r0, [pc, #12]	; (801725c <CDC_Init_FS+0x20>)
 801724e:	f7fc fd4e 	bl	8013cee <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017252:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017254:	4618      	mov	r0, r3
 8017256:	bd80      	pop	{r7, pc}
 8017258:	200047c0 	.word	0x200047c0
 801725c:	20003cf0 	.word	0x20003cf0
 8017260:	20003fc0 	.word	0x20003fc0

08017264 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017264:	b480      	push	{r7}
 8017266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017268:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801726a:	4618      	mov	r0, r3
 801726c:	46bd      	mov	sp, r7
 801726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017272:	4770      	bx	lr

08017274 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017274:	b480      	push	{r7}
 8017276:	b083      	sub	sp, #12
 8017278:	af00      	add	r7, sp, #0
 801727a:	4603      	mov	r3, r0
 801727c:	6039      	str	r1, [r7, #0]
 801727e:	71fb      	strb	r3, [r7, #7]
 8017280:	4613      	mov	r3, r2
 8017282:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017284:	79fb      	ldrb	r3, [r7, #7]
 8017286:	2b23      	cmp	r3, #35	; 0x23
 8017288:	d84a      	bhi.n	8017320 <CDC_Control_FS+0xac>
 801728a:	a201      	add	r2, pc, #4	; (adr r2, 8017290 <CDC_Control_FS+0x1c>)
 801728c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017290:	08017321 	.word	0x08017321
 8017294:	08017321 	.word	0x08017321
 8017298:	08017321 	.word	0x08017321
 801729c:	08017321 	.word	0x08017321
 80172a0:	08017321 	.word	0x08017321
 80172a4:	08017321 	.word	0x08017321
 80172a8:	08017321 	.word	0x08017321
 80172ac:	08017321 	.word	0x08017321
 80172b0:	08017321 	.word	0x08017321
 80172b4:	08017321 	.word	0x08017321
 80172b8:	08017321 	.word	0x08017321
 80172bc:	08017321 	.word	0x08017321
 80172c0:	08017321 	.word	0x08017321
 80172c4:	08017321 	.word	0x08017321
 80172c8:	08017321 	.word	0x08017321
 80172cc:	08017321 	.word	0x08017321
 80172d0:	08017321 	.word	0x08017321
 80172d4:	08017321 	.word	0x08017321
 80172d8:	08017321 	.word	0x08017321
 80172dc:	08017321 	.word	0x08017321
 80172e0:	08017321 	.word	0x08017321
 80172e4:	08017321 	.word	0x08017321
 80172e8:	08017321 	.word	0x08017321
 80172ec:	08017321 	.word	0x08017321
 80172f0:	08017321 	.word	0x08017321
 80172f4:	08017321 	.word	0x08017321
 80172f8:	08017321 	.word	0x08017321
 80172fc:	08017321 	.word	0x08017321
 8017300:	08017321 	.word	0x08017321
 8017304:	08017321 	.word	0x08017321
 8017308:	08017321 	.word	0x08017321
 801730c:	08017321 	.word	0x08017321
 8017310:	08017321 	.word	0x08017321
 8017314:	08017321 	.word	0x08017321
 8017318:	08017321 	.word	0x08017321
 801731c:	08017321 	.word	0x08017321
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017320:	bf00      	nop
  }

  return (USBD_OK);
 8017322:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017324:	4618      	mov	r0, r3
 8017326:	370c      	adds	r7, #12
 8017328:	46bd      	mov	sp, r7
 801732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801732e:	4770      	bx	lr

08017330 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b082      	sub	sp, #8
 8017334:	af00      	add	r7, sp, #0
 8017336:	6078      	str	r0, [r7, #4]
 8017338:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801733a:	6879      	ldr	r1, [r7, #4]
 801733c:	4805      	ldr	r0, [pc, #20]	; (8017354 <CDC_Receive_FS+0x24>)
 801733e:	f7fc fcd6 	bl	8013cee <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017342:	4804      	ldr	r0, [pc, #16]	; (8017354 <CDC_Receive_FS+0x24>)
 8017344:	f7fc fcec 	bl	8013d20 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017348:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801734a:	4618      	mov	r0, r3
 801734c:	3708      	adds	r7, #8
 801734e:	46bd      	mov	sp, r7
 8017350:	bd80      	pop	{r7, pc}
 8017352:	bf00      	nop
 8017354:	20003cf0 	.word	0x20003cf0

08017358 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017358:	b480      	push	{r7}
 801735a:	b087      	sub	sp, #28
 801735c:	af00      	add	r7, sp, #0
 801735e:	60f8      	str	r0, [r7, #12]
 8017360:	60b9      	str	r1, [r7, #8]
 8017362:	4613      	mov	r3, r2
 8017364:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017366:	2300      	movs	r3, #0
 8017368:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801736a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801736e:	4618      	mov	r0, r3
 8017370:	371c      	adds	r7, #28
 8017372:	46bd      	mov	sp, r7
 8017374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017378:	4770      	bx	lr
	...

0801737c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801737c:	b480      	push	{r7}
 801737e:	b083      	sub	sp, #12
 8017380:	af00      	add	r7, sp, #0
 8017382:	4603      	mov	r3, r0
 8017384:	6039      	str	r1, [r7, #0]
 8017386:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017388:	683b      	ldr	r3, [r7, #0]
 801738a:	2212      	movs	r2, #18
 801738c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801738e:	4b03      	ldr	r3, [pc, #12]	; (801739c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017390:	4618      	mov	r0, r3
 8017392:	370c      	adds	r7, #12
 8017394:	46bd      	mov	sp, r7
 8017396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801739a:	4770      	bx	lr
 801739c:	20000158 	.word	0x20000158

080173a0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80173a0:	b480      	push	{r7}
 80173a2:	b083      	sub	sp, #12
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	4603      	mov	r3, r0
 80173a8:	6039      	str	r1, [r7, #0]
 80173aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80173ac:	683b      	ldr	r3, [r7, #0]
 80173ae:	2204      	movs	r2, #4
 80173b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80173b2:	4b03      	ldr	r3, [pc, #12]	; (80173c0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80173b4:	4618      	mov	r0, r3
 80173b6:	370c      	adds	r7, #12
 80173b8:	46bd      	mov	sp, r7
 80173ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173be:	4770      	bx	lr
 80173c0:	2000016c 	.word	0x2000016c

080173c4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80173c4:	b580      	push	{r7, lr}
 80173c6:	b082      	sub	sp, #8
 80173c8:	af00      	add	r7, sp, #0
 80173ca:	4603      	mov	r3, r0
 80173cc:	6039      	str	r1, [r7, #0]
 80173ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80173d0:	79fb      	ldrb	r3, [r7, #7]
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d105      	bne.n	80173e2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80173d6:	683a      	ldr	r2, [r7, #0]
 80173d8:	4907      	ldr	r1, [pc, #28]	; (80173f8 <USBD_CDC_ProductStrDescriptor+0x34>)
 80173da:	4808      	ldr	r0, [pc, #32]	; (80173fc <USBD_CDC_ProductStrDescriptor+0x38>)
 80173dc:	f7fd fd09 	bl	8014df2 <USBD_GetString>
 80173e0:	e004      	b.n	80173ec <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80173e2:	683a      	ldr	r2, [r7, #0]
 80173e4:	4904      	ldr	r1, [pc, #16]	; (80173f8 <USBD_CDC_ProductStrDescriptor+0x34>)
 80173e6:	4805      	ldr	r0, [pc, #20]	; (80173fc <USBD_CDC_ProductStrDescriptor+0x38>)
 80173e8:	f7fd fd03 	bl	8014df2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80173ec:	4b02      	ldr	r3, [pc, #8]	; (80173f8 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80173ee:	4618      	mov	r0, r3
 80173f0:	3708      	adds	r7, #8
 80173f2:	46bd      	mov	sp, r7
 80173f4:	bd80      	pop	{r7, pc}
 80173f6:	bf00      	nop
 80173f8:	20004fc0 	.word	0x20004fc0
 80173fc:	08018df0 	.word	0x08018df0

08017400 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017400:	b580      	push	{r7, lr}
 8017402:	b082      	sub	sp, #8
 8017404:	af00      	add	r7, sp, #0
 8017406:	4603      	mov	r3, r0
 8017408:	6039      	str	r1, [r7, #0]
 801740a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801740c:	683a      	ldr	r2, [r7, #0]
 801740e:	4904      	ldr	r1, [pc, #16]	; (8017420 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017410:	4804      	ldr	r0, [pc, #16]	; (8017424 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017412:	f7fd fcee 	bl	8014df2 <USBD_GetString>
  return USBD_StrDesc;
 8017416:	4b02      	ldr	r3, [pc, #8]	; (8017420 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017418:	4618      	mov	r0, r3
 801741a:	3708      	adds	r7, #8
 801741c:	46bd      	mov	sp, r7
 801741e:	bd80      	pop	{r7, pc}
 8017420:	20004fc0 	.word	0x20004fc0
 8017424:	08018e08 	.word	0x08018e08

08017428 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017428:	b580      	push	{r7, lr}
 801742a:	b082      	sub	sp, #8
 801742c:	af00      	add	r7, sp, #0
 801742e:	4603      	mov	r3, r0
 8017430:	6039      	str	r1, [r7, #0]
 8017432:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017434:	683b      	ldr	r3, [r7, #0]
 8017436:	221a      	movs	r2, #26
 8017438:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801743a:	f000 f843 	bl	80174c4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801743e:	4b02      	ldr	r3, [pc, #8]	; (8017448 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017440:	4618      	mov	r0, r3
 8017442:	3708      	adds	r7, #8
 8017444:	46bd      	mov	sp, r7
 8017446:	bd80      	pop	{r7, pc}
 8017448:	20000170 	.word	0x20000170

0801744c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801744c:	b580      	push	{r7, lr}
 801744e:	b082      	sub	sp, #8
 8017450:	af00      	add	r7, sp, #0
 8017452:	4603      	mov	r3, r0
 8017454:	6039      	str	r1, [r7, #0]
 8017456:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017458:	79fb      	ldrb	r3, [r7, #7]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d105      	bne.n	801746a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801745e:	683a      	ldr	r2, [r7, #0]
 8017460:	4907      	ldr	r1, [pc, #28]	; (8017480 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017462:	4808      	ldr	r0, [pc, #32]	; (8017484 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017464:	f7fd fcc5 	bl	8014df2 <USBD_GetString>
 8017468:	e004      	b.n	8017474 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801746a:	683a      	ldr	r2, [r7, #0]
 801746c:	4904      	ldr	r1, [pc, #16]	; (8017480 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801746e:	4805      	ldr	r0, [pc, #20]	; (8017484 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017470:	f7fd fcbf 	bl	8014df2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017474:	4b02      	ldr	r3, [pc, #8]	; (8017480 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017476:	4618      	mov	r0, r3
 8017478:	3708      	adds	r7, #8
 801747a:	46bd      	mov	sp, r7
 801747c:	bd80      	pop	{r7, pc}
 801747e:	bf00      	nop
 8017480:	20004fc0 	.word	0x20004fc0
 8017484:	08018e1c 	.word	0x08018e1c

08017488 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017488:	b580      	push	{r7, lr}
 801748a:	b082      	sub	sp, #8
 801748c:	af00      	add	r7, sp, #0
 801748e:	4603      	mov	r3, r0
 8017490:	6039      	str	r1, [r7, #0]
 8017492:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017494:	79fb      	ldrb	r3, [r7, #7]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d105      	bne.n	80174a6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801749a:	683a      	ldr	r2, [r7, #0]
 801749c:	4907      	ldr	r1, [pc, #28]	; (80174bc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801749e:	4808      	ldr	r0, [pc, #32]	; (80174c0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80174a0:	f7fd fca7 	bl	8014df2 <USBD_GetString>
 80174a4:	e004      	b.n	80174b0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80174a6:	683a      	ldr	r2, [r7, #0]
 80174a8:	4904      	ldr	r1, [pc, #16]	; (80174bc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80174aa:	4805      	ldr	r0, [pc, #20]	; (80174c0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80174ac:	f7fd fca1 	bl	8014df2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80174b0:	4b02      	ldr	r3, [pc, #8]	; (80174bc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80174b2:	4618      	mov	r0, r3
 80174b4:	3708      	adds	r7, #8
 80174b6:	46bd      	mov	sp, r7
 80174b8:	bd80      	pop	{r7, pc}
 80174ba:	bf00      	nop
 80174bc:	20004fc0 	.word	0x20004fc0
 80174c0:	08018e28 	.word	0x08018e28

080174c4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80174c4:	b580      	push	{r7, lr}
 80174c6:	b084      	sub	sp, #16
 80174c8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80174ca:	4b0f      	ldr	r3, [pc, #60]	; (8017508 <Get_SerialNum+0x44>)
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80174d0:	4b0e      	ldr	r3, [pc, #56]	; (801750c <Get_SerialNum+0x48>)
 80174d2:	681b      	ldr	r3, [r3, #0]
 80174d4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80174d6:	4b0e      	ldr	r3, [pc, #56]	; (8017510 <Get_SerialNum+0x4c>)
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80174dc:	68fa      	ldr	r2, [r7, #12]
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	4413      	add	r3, r2
 80174e2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d009      	beq.n	80174fe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80174ea:	2208      	movs	r2, #8
 80174ec:	4909      	ldr	r1, [pc, #36]	; (8017514 <Get_SerialNum+0x50>)
 80174ee:	68f8      	ldr	r0, [r7, #12]
 80174f0:	f000 f814 	bl	801751c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80174f4:	2204      	movs	r2, #4
 80174f6:	4908      	ldr	r1, [pc, #32]	; (8017518 <Get_SerialNum+0x54>)
 80174f8:	68b8      	ldr	r0, [r7, #8]
 80174fa:	f000 f80f 	bl	801751c <IntToUnicode>
  }
}
 80174fe:	bf00      	nop
 8017500:	3710      	adds	r7, #16
 8017502:	46bd      	mov	sp, r7
 8017504:	bd80      	pop	{r7, pc}
 8017506:	bf00      	nop
 8017508:	1fff7590 	.word	0x1fff7590
 801750c:	1fff7594 	.word	0x1fff7594
 8017510:	1fff7598 	.word	0x1fff7598
 8017514:	20000172 	.word	0x20000172
 8017518:	20000182 	.word	0x20000182

0801751c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801751c:	b480      	push	{r7}
 801751e:	b087      	sub	sp, #28
 8017520:	af00      	add	r7, sp, #0
 8017522:	60f8      	str	r0, [r7, #12]
 8017524:	60b9      	str	r1, [r7, #8]
 8017526:	4613      	mov	r3, r2
 8017528:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801752a:	2300      	movs	r3, #0
 801752c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801752e:	2300      	movs	r3, #0
 8017530:	75fb      	strb	r3, [r7, #23]
 8017532:	e027      	b.n	8017584 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017534:	68fb      	ldr	r3, [r7, #12]
 8017536:	0f1b      	lsrs	r3, r3, #28
 8017538:	2b09      	cmp	r3, #9
 801753a:	d80b      	bhi.n	8017554 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	0f1b      	lsrs	r3, r3, #28
 8017540:	b2da      	uxtb	r2, r3
 8017542:	7dfb      	ldrb	r3, [r7, #23]
 8017544:	005b      	lsls	r3, r3, #1
 8017546:	4619      	mov	r1, r3
 8017548:	68bb      	ldr	r3, [r7, #8]
 801754a:	440b      	add	r3, r1
 801754c:	3230      	adds	r2, #48	; 0x30
 801754e:	b2d2      	uxtb	r2, r2
 8017550:	701a      	strb	r2, [r3, #0]
 8017552:	e00a      	b.n	801756a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017554:	68fb      	ldr	r3, [r7, #12]
 8017556:	0f1b      	lsrs	r3, r3, #28
 8017558:	b2da      	uxtb	r2, r3
 801755a:	7dfb      	ldrb	r3, [r7, #23]
 801755c:	005b      	lsls	r3, r3, #1
 801755e:	4619      	mov	r1, r3
 8017560:	68bb      	ldr	r3, [r7, #8]
 8017562:	440b      	add	r3, r1
 8017564:	3237      	adds	r2, #55	; 0x37
 8017566:	b2d2      	uxtb	r2, r2
 8017568:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801756a:	68fb      	ldr	r3, [r7, #12]
 801756c:	011b      	lsls	r3, r3, #4
 801756e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017570:	7dfb      	ldrb	r3, [r7, #23]
 8017572:	005b      	lsls	r3, r3, #1
 8017574:	3301      	adds	r3, #1
 8017576:	68ba      	ldr	r2, [r7, #8]
 8017578:	4413      	add	r3, r2
 801757a:	2200      	movs	r2, #0
 801757c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801757e:	7dfb      	ldrb	r3, [r7, #23]
 8017580:	3301      	adds	r3, #1
 8017582:	75fb      	strb	r3, [r7, #23]
 8017584:	7dfa      	ldrb	r2, [r7, #23]
 8017586:	79fb      	ldrb	r3, [r7, #7]
 8017588:	429a      	cmp	r2, r3
 801758a:	d3d3      	bcc.n	8017534 <IntToUnicode+0x18>
  }
}
 801758c:	bf00      	nop
 801758e:	bf00      	nop
 8017590:	371c      	adds	r7, #28
 8017592:	46bd      	mov	sp, r7
 8017594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017598:	4770      	bx	lr
	...

0801759c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801759c:	b580      	push	{r7, lr}
 801759e:	b098      	sub	sp, #96	; 0x60
 80175a0:	af00      	add	r7, sp, #0
 80175a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80175a4:	f107 030c 	add.w	r3, r7, #12
 80175a8:	2254      	movs	r2, #84	; 0x54
 80175aa:	2100      	movs	r1, #0
 80175ac:	4618      	mov	r0, r3
 80175ae:	f000 fb19 	bl	8017be4 <memset>
  if(pcdHandle->Instance==USB)
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	681b      	ldr	r3, [r3, #0]
 80175b6:	4a15      	ldr	r2, [pc, #84]	; (801760c <HAL_PCD_MspInit+0x70>)
 80175b8:	4293      	cmp	r3, r2
 80175ba:	d122      	bne.n	8017602 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80175bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80175c0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80175c2:	2300      	movs	r3, #0
 80175c4:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80175c6:	f107 030c 	add.w	r3, r7, #12
 80175ca:	4618      	mov	r0, r3
 80175cc:	f7f5 ffea 	bl	800d5a4 <HAL_RCCEx_PeriphCLKConfig>
 80175d0:	4603      	mov	r3, r0
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d001      	beq.n	80175da <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80175d6:	f7ef feb3 	bl	8007340 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80175da:	4b0d      	ldr	r3, [pc, #52]	; (8017610 <HAL_PCD_MspInit+0x74>)
 80175dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80175de:	4a0c      	ldr	r2, [pc, #48]	; (8017610 <HAL_PCD_MspInit+0x74>)
 80175e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80175e4:	6593      	str	r3, [r2, #88]	; 0x58
 80175e6:	4b0a      	ldr	r3, [pc, #40]	; (8017610 <HAL_PCD_MspInit+0x74>)
 80175e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80175ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80175ee:	60bb      	str	r3, [r7, #8]
 80175f0:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 80175f2:	2200      	movs	r2, #0
 80175f4:	2105      	movs	r1, #5
 80175f6:	2014      	movs	r0, #20
 80175f8:	f7f2 f96c 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80175fc:	2014      	movs	r0, #20
 80175fe:	f7f2 f983 	bl	8009908 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017602:	bf00      	nop
 8017604:	3760      	adds	r7, #96	; 0x60
 8017606:	46bd      	mov	sp, r7
 8017608:	bd80      	pop	{r7, pc}
 801760a:	bf00      	nop
 801760c:	40005c00 	.word	0x40005c00
 8017610:	40021000 	.word	0x40021000

08017614 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017614:	b580      	push	{r7, lr}
 8017616:	b082      	sub	sp, #8
 8017618:	af00      	add	r7, sp, #0
 801761a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8017628:	4619      	mov	r1, r3
 801762a:	4610      	mov	r0, r2
 801762c:	f7fc fc44 	bl	8013eb8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017630:	bf00      	nop
 8017632:	3708      	adds	r7, #8
 8017634:	46bd      	mov	sp, r7
 8017636:	bd80      	pop	{r7, pc}

08017638 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017638:	b580      	push	{r7, lr}
 801763a:	b082      	sub	sp, #8
 801763c:	af00      	add	r7, sp, #0
 801763e:	6078      	str	r0, [r7, #4]
 8017640:	460b      	mov	r3, r1
 8017642:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 801764a:	78fa      	ldrb	r2, [r7, #3]
 801764c:	6879      	ldr	r1, [r7, #4]
 801764e:	4613      	mov	r3, r2
 8017650:	009b      	lsls	r3, r3, #2
 8017652:	4413      	add	r3, r2
 8017654:	00db      	lsls	r3, r3, #3
 8017656:	440b      	add	r3, r1
 8017658:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 801765c:	681a      	ldr	r2, [r3, #0]
 801765e:	78fb      	ldrb	r3, [r7, #3]
 8017660:	4619      	mov	r1, r3
 8017662:	f7fc fc7e 	bl	8013f62 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017666:	bf00      	nop
 8017668:	3708      	adds	r7, #8
 801766a:	46bd      	mov	sp, r7
 801766c:	bd80      	pop	{r7, pc}

0801766e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801766e:	b580      	push	{r7, lr}
 8017670:	b082      	sub	sp, #8
 8017672:	af00      	add	r7, sp, #0
 8017674:	6078      	str	r0, [r7, #4]
 8017676:	460b      	mov	r3, r1
 8017678:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 8017680:	78fa      	ldrb	r2, [r7, #3]
 8017682:	6879      	ldr	r1, [r7, #4]
 8017684:	4613      	mov	r3, r2
 8017686:	009b      	lsls	r3, r3, #2
 8017688:	4413      	add	r3, r2
 801768a:	00db      	lsls	r3, r3, #3
 801768c:	440b      	add	r3, r1
 801768e:	333c      	adds	r3, #60	; 0x3c
 8017690:	681a      	ldr	r2, [r3, #0]
 8017692:	78fb      	ldrb	r3, [r7, #3]
 8017694:	4619      	mov	r1, r3
 8017696:	f7fc fcc7 	bl	8014028 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801769a:	bf00      	nop
 801769c:	3708      	adds	r7, #8
 801769e:	46bd      	mov	sp, r7
 80176a0:	bd80      	pop	{r7, pc}

080176a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176a2:	b580      	push	{r7, lr}
 80176a4:	b082      	sub	sp, #8
 80176a6:	af00      	add	r7, sp, #0
 80176a8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80176aa:	687b      	ldr	r3, [r7, #4]
 80176ac:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80176b0:	4618      	mov	r0, r3
 80176b2:	f7fc fddb 	bl	801426c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80176b6:	bf00      	nop
 80176b8:	3708      	adds	r7, #8
 80176ba:	46bd      	mov	sp, r7
 80176bc:	bd80      	pop	{r7, pc}

080176be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176be:	b580      	push	{r7, lr}
 80176c0:	b084      	sub	sp, #16
 80176c2:	af00      	add	r7, sp, #0
 80176c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80176c6:	2301      	movs	r3, #1
 80176c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	689b      	ldr	r3, [r3, #8]
 80176ce:	2b02      	cmp	r3, #2
 80176d0:	d001      	beq.n	80176d6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80176d2:	f7ef fe35 	bl	8007340 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80176dc:	7bfa      	ldrb	r2, [r7, #15]
 80176de:	4611      	mov	r1, r2
 80176e0:	4618      	mov	r0, r3
 80176e2:	f7fc fd85 	bl	80141f0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80176ec:	4618      	mov	r0, r3
 80176ee:	f7fc fd31 	bl	8014154 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80176f2:	bf00      	nop
 80176f4:	3710      	adds	r7, #16
 80176f6:	46bd      	mov	sp, r7
 80176f8:	bd80      	pop	{r7, pc}
	...

080176fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b082      	sub	sp, #8
 8017700:	af00      	add	r7, sp, #0
 8017702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 801770a:	4618      	mov	r0, r3
 801770c:	f7fc fd80 	bl	8014210 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	699b      	ldr	r3, [r3, #24]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d005      	beq.n	8017724 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017718:	4b04      	ldr	r3, [pc, #16]	; (801772c <HAL_PCD_SuspendCallback+0x30>)
 801771a:	691b      	ldr	r3, [r3, #16]
 801771c:	4a03      	ldr	r2, [pc, #12]	; (801772c <HAL_PCD_SuspendCallback+0x30>)
 801771e:	f043 0306 	orr.w	r3, r3, #6
 8017722:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017724:	bf00      	nop
 8017726:	3708      	adds	r7, #8
 8017728:	46bd      	mov	sp, r7
 801772a:	bd80      	pop	{r7, pc}
 801772c:	e000ed00 	.word	0xe000ed00

08017730 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017730:	b580      	push	{r7, lr}
 8017732:	b082      	sub	sp, #8
 8017734:	af00      	add	r7, sp, #0
 8017736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	699b      	ldr	r3, [r3, #24]
 801773c:	2b00      	cmp	r3, #0
 801773e:	d007      	beq.n	8017750 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017740:	4b08      	ldr	r3, [pc, #32]	; (8017764 <HAL_PCD_ResumeCallback+0x34>)
 8017742:	691b      	ldr	r3, [r3, #16]
 8017744:	4a07      	ldr	r2, [pc, #28]	; (8017764 <HAL_PCD_ResumeCallback+0x34>)
 8017746:	f023 0306 	bic.w	r3, r3, #6
 801774a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801774c:	f000 f9fa 	bl	8017b44 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8017756:	4618      	mov	r0, r3
 8017758:	f7fc fd70 	bl	801423c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 801775c:	bf00      	nop
 801775e:	3708      	adds	r7, #8
 8017760:	46bd      	mov	sp, r7
 8017762:	bd80      	pop	{r7, pc}
 8017764:	e000ed00 	.word	0xe000ed00

08017768 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017768:	b580      	push	{r7, lr}
 801776a:	b082      	sub	sp, #8
 801776c:	af00      	add	r7, sp, #0
 801776e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017770:	4a2b      	ldr	r2, [pc, #172]	; (8017820 <USBD_LL_Init+0xb8>)
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017778:	687b      	ldr	r3, [r7, #4]
 801777a:	4a29      	ldr	r2, [pc, #164]	; (8017820 <USBD_LL_Init+0xb8>)
 801777c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017780:	4b27      	ldr	r3, [pc, #156]	; (8017820 <USBD_LL_Init+0xb8>)
 8017782:	4a28      	ldr	r2, [pc, #160]	; (8017824 <USBD_LL_Init+0xbc>)
 8017784:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017786:	4b26      	ldr	r3, [pc, #152]	; (8017820 <USBD_LL_Init+0xb8>)
 8017788:	2208      	movs	r2, #8
 801778a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801778c:	4b24      	ldr	r3, [pc, #144]	; (8017820 <USBD_LL_Init+0xb8>)
 801778e:	2202      	movs	r2, #2
 8017790:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017792:	4b23      	ldr	r3, [pc, #140]	; (8017820 <USBD_LL_Init+0xb8>)
 8017794:	2202      	movs	r2, #2
 8017796:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017798:	4b21      	ldr	r3, [pc, #132]	; (8017820 <USBD_LL_Init+0xb8>)
 801779a:	2200      	movs	r2, #0
 801779c:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801779e:	4b20      	ldr	r3, [pc, #128]	; (8017820 <USBD_LL_Init+0xb8>)
 80177a0:	2200      	movs	r2, #0
 80177a2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80177a4:	4b1e      	ldr	r3, [pc, #120]	; (8017820 <USBD_LL_Init+0xb8>)
 80177a6:	2200      	movs	r2, #0
 80177a8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80177aa:	4b1d      	ldr	r3, [pc, #116]	; (8017820 <USBD_LL_Init+0xb8>)
 80177ac:	2200      	movs	r2, #0
 80177ae:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80177b0:	481b      	ldr	r0, [pc, #108]	; (8017820 <USBD_LL_Init+0xb8>)
 80177b2:	f7f3 fbba 	bl	800af2a <HAL_PCD_Init>
 80177b6:	4603      	mov	r3, r0
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d001      	beq.n	80177c0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80177bc:	f7ef fdc0 	bl	8007340 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80177c6:	2318      	movs	r3, #24
 80177c8:	2200      	movs	r2, #0
 80177ca:	2100      	movs	r1, #0
 80177cc:	f7f5 f873 	bl	800c8b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80177d6:	2358      	movs	r3, #88	; 0x58
 80177d8:	2200      	movs	r2, #0
 80177da:	2180      	movs	r1, #128	; 0x80
 80177dc:	f7f5 f86b 	bl	800c8b6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80177e0:	687b      	ldr	r3, [r7, #4]
 80177e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80177e6:	23c0      	movs	r3, #192	; 0xc0
 80177e8:	2200      	movs	r2, #0
 80177ea:	2181      	movs	r1, #129	; 0x81
 80177ec:	f7f5 f863 	bl	800c8b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80177f6:	f44f 7388 	mov.w	r3, #272	; 0x110
 80177fa:	2200      	movs	r2, #0
 80177fc:	2101      	movs	r1, #1
 80177fe:	f7f5 f85a 	bl	800c8b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017808:	f44f 7380 	mov.w	r3, #256	; 0x100
 801780c:	2200      	movs	r2, #0
 801780e:	2182      	movs	r1, #130	; 0x82
 8017810:	f7f5 f851 	bl	800c8b6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017814:	2300      	movs	r3, #0
}
 8017816:	4618      	mov	r0, r3
 8017818:	3708      	adds	r7, #8
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}
 801781e:	bf00      	nop
 8017820:	200051c0 	.word	0x200051c0
 8017824:	40005c00 	.word	0x40005c00

08017828 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017828:	b580      	push	{r7, lr}
 801782a:	b084      	sub	sp, #16
 801782c:	af00      	add	r7, sp, #0
 801782e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017830:	2300      	movs	r3, #0
 8017832:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017834:	2300      	movs	r3, #0
 8017836:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017838:	687b      	ldr	r3, [r7, #4]
 801783a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801783e:	4618      	mov	r0, r3
 8017840:	f7f3 fc58 	bl	800b0f4 <HAL_PCD_Start>
 8017844:	4603      	mov	r3, r0
 8017846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017848:	7bfb      	ldrb	r3, [r7, #15]
 801784a:	4618      	mov	r0, r3
 801784c:	f000 f980 	bl	8017b50 <USBD_Get_USB_Status>
 8017850:	4603      	mov	r3, r0
 8017852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017854:	7bbb      	ldrb	r3, [r7, #14]
}
 8017856:	4618      	mov	r0, r3
 8017858:	3710      	adds	r7, #16
 801785a:	46bd      	mov	sp, r7
 801785c:	bd80      	pop	{r7, pc}

0801785e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801785e:	b580      	push	{r7, lr}
 8017860:	b084      	sub	sp, #16
 8017862:	af00      	add	r7, sp, #0
 8017864:	6078      	str	r0, [r7, #4]
 8017866:	4608      	mov	r0, r1
 8017868:	4611      	mov	r1, r2
 801786a:	461a      	mov	r2, r3
 801786c:	4603      	mov	r3, r0
 801786e:	70fb      	strb	r3, [r7, #3]
 8017870:	460b      	mov	r3, r1
 8017872:	70bb      	strb	r3, [r7, #2]
 8017874:	4613      	mov	r3, r2
 8017876:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017878:	2300      	movs	r3, #0
 801787a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801787c:	2300      	movs	r3, #0
 801787e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017886:	78bb      	ldrb	r3, [r7, #2]
 8017888:	883a      	ldrh	r2, [r7, #0]
 801788a:	78f9      	ldrb	r1, [r7, #3]
 801788c:	f7f3 fda0 	bl	800b3d0 <HAL_PCD_EP_Open>
 8017890:	4603      	mov	r3, r0
 8017892:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017894:	7bfb      	ldrb	r3, [r7, #15]
 8017896:	4618      	mov	r0, r3
 8017898:	f000 f95a 	bl	8017b50 <USBD_Get_USB_Status>
 801789c:	4603      	mov	r3, r0
 801789e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80178a2:	4618      	mov	r0, r3
 80178a4:	3710      	adds	r7, #16
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}

080178aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178aa:	b580      	push	{r7, lr}
 80178ac:	b084      	sub	sp, #16
 80178ae:	af00      	add	r7, sp, #0
 80178b0:	6078      	str	r0, [r7, #4]
 80178b2:	460b      	mov	r3, r1
 80178b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178b6:	2300      	movs	r3, #0
 80178b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178ba:	2300      	movs	r3, #0
 80178bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80178c4:	78fa      	ldrb	r2, [r7, #3]
 80178c6:	4611      	mov	r1, r2
 80178c8:	4618      	mov	r0, r3
 80178ca:	f7f3 fde7 	bl	800b49c <HAL_PCD_EP_Close>
 80178ce:	4603      	mov	r3, r0
 80178d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178d2:	7bfb      	ldrb	r3, [r7, #15]
 80178d4:	4618      	mov	r0, r3
 80178d6:	f000 f93b 	bl	8017b50 <USBD_Get_USB_Status>
 80178da:	4603      	mov	r3, r0
 80178dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178de:	7bbb      	ldrb	r3, [r7, #14]
}
 80178e0:	4618      	mov	r0, r3
 80178e2:	3710      	adds	r7, #16
 80178e4:	46bd      	mov	sp, r7
 80178e6:	bd80      	pop	{r7, pc}

080178e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178e8:	b580      	push	{r7, lr}
 80178ea:	b084      	sub	sp, #16
 80178ec:	af00      	add	r7, sp, #0
 80178ee:	6078      	str	r0, [r7, #4]
 80178f0:	460b      	mov	r3, r1
 80178f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178f4:	2300      	movs	r3, #0
 80178f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178f8:	2300      	movs	r3, #0
 80178fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017902:	78fa      	ldrb	r2, [r7, #3]
 8017904:	4611      	mov	r1, r2
 8017906:	4618      	mov	r0, r3
 8017908:	f7f3 fea8 	bl	800b65c <HAL_PCD_EP_SetStall>
 801790c:	4603      	mov	r3, r0
 801790e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017910:	7bfb      	ldrb	r3, [r7, #15]
 8017912:	4618      	mov	r0, r3
 8017914:	f000 f91c 	bl	8017b50 <USBD_Get_USB_Status>
 8017918:	4603      	mov	r3, r0
 801791a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801791c:	7bbb      	ldrb	r3, [r7, #14]
}
 801791e:	4618      	mov	r0, r3
 8017920:	3710      	adds	r7, #16
 8017922:	46bd      	mov	sp, r7
 8017924:	bd80      	pop	{r7, pc}

08017926 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017926:	b580      	push	{r7, lr}
 8017928:	b084      	sub	sp, #16
 801792a:	af00      	add	r7, sp, #0
 801792c:	6078      	str	r0, [r7, #4]
 801792e:	460b      	mov	r3, r1
 8017930:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017932:	2300      	movs	r3, #0
 8017934:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017936:	2300      	movs	r3, #0
 8017938:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017940:	78fa      	ldrb	r2, [r7, #3]
 8017942:	4611      	mov	r1, r2
 8017944:	4618      	mov	r0, r3
 8017946:	f7f3 fedb 	bl	800b700 <HAL_PCD_EP_ClrStall>
 801794a:	4603      	mov	r3, r0
 801794c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801794e:	7bfb      	ldrb	r3, [r7, #15]
 8017950:	4618      	mov	r0, r3
 8017952:	f000 f8fd 	bl	8017b50 <USBD_Get_USB_Status>
 8017956:	4603      	mov	r3, r0
 8017958:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801795a:	7bbb      	ldrb	r3, [r7, #14]
}
 801795c:	4618      	mov	r0, r3
 801795e:	3710      	adds	r7, #16
 8017960:	46bd      	mov	sp, r7
 8017962:	bd80      	pop	{r7, pc}

08017964 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017964:	b480      	push	{r7}
 8017966:	b085      	sub	sp, #20
 8017968:	af00      	add	r7, sp, #0
 801796a:	6078      	str	r0, [r7, #4]
 801796c:	460b      	mov	r3, r1
 801796e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017976:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017978:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801797c:	2b00      	cmp	r3, #0
 801797e:	da0c      	bge.n	801799a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017980:	78fb      	ldrb	r3, [r7, #3]
 8017982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017986:	68f9      	ldr	r1, [r7, #12]
 8017988:	1c5a      	adds	r2, r3, #1
 801798a:	4613      	mov	r3, r2
 801798c:	009b      	lsls	r3, r3, #2
 801798e:	4413      	add	r3, r2
 8017990:	00db      	lsls	r3, r3, #3
 8017992:	440b      	add	r3, r1
 8017994:	3302      	adds	r3, #2
 8017996:	781b      	ldrb	r3, [r3, #0]
 8017998:	e00b      	b.n	80179b2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801799a:	78fb      	ldrb	r3, [r7, #3]
 801799c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80179a0:	68f9      	ldr	r1, [r7, #12]
 80179a2:	4613      	mov	r3, r2
 80179a4:	009b      	lsls	r3, r3, #2
 80179a6:	4413      	add	r3, r2
 80179a8:	00db      	lsls	r3, r3, #3
 80179aa:	440b      	add	r3, r1
 80179ac:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80179b0:	781b      	ldrb	r3, [r3, #0]
  }
}
 80179b2:	4618      	mov	r0, r3
 80179b4:	3714      	adds	r7, #20
 80179b6:	46bd      	mov	sp, r7
 80179b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179bc:	4770      	bx	lr

080179be <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80179be:	b580      	push	{r7, lr}
 80179c0:	b084      	sub	sp, #16
 80179c2:	af00      	add	r7, sp, #0
 80179c4:	6078      	str	r0, [r7, #4]
 80179c6:	460b      	mov	r3, r1
 80179c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179ca:	2300      	movs	r3, #0
 80179cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179ce:	2300      	movs	r3, #0
 80179d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80179d8:	78fa      	ldrb	r2, [r7, #3]
 80179da:	4611      	mov	r1, r2
 80179dc:	4618      	mov	r0, r3
 80179de:	f7f3 fcd2 	bl	800b386 <HAL_PCD_SetAddress>
 80179e2:	4603      	mov	r3, r0
 80179e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179e6:	7bfb      	ldrb	r3, [r7, #15]
 80179e8:	4618      	mov	r0, r3
 80179ea:	f000 f8b1 	bl	8017b50 <USBD_Get_USB_Status>
 80179ee:	4603      	mov	r3, r0
 80179f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80179f4:	4618      	mov	r0, r3
 80179f6:	3710      	adds	r7, #16
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bd80      	pop	{r7, pc}

080179fc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80179fc:	b580      	push	{r7, lr}
 80179fe:	b086      	sub	sp, #24
 8017a00:	af00      	add	r7, sp, #0
 8017a02:	60f8      	str	r0, [r7, #12]
 8017a04:	607a      	str	r2, [r7, #4]
 8017a06:	603b      	str	r3, [r7, #0]
 8017a08:	460b      	mov	r3, r1
 8017a0a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a0c:	2300      	movs	r3, #0
 8017a0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a10:	2300      	movs	r3, #0
 8017a12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017a14:	68fb      	ldr	r3, [r7, #12]
 8017a16:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017a1a:	7af9      	ldrb	r1, [r7, #11]
 8017a1c:	683b      	ldr	r3, [r7, #0]
 8017a1e:	687a      	ldr	r2, [r7, #4]
 8017a20:	f7f3 fdd9 	bl	800b5d6 <HAL_PCD_EP_Transmit>
 8017a24:	4603      	mov	r3, r0
 8017a26:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017a28:	7dfb      	ldrb	r3, [r7, #23]
 8017a2a:	4618      	mov	r0, r3
 8017a2c:	f000 f890 	bl	8017b50 <USBD_Get_USB_Status>
 8017a30:	4603      	mov	r3, r0
 8017a32:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017a34:	7dbb      	ldrb	r3, [r7, #22]
}
 8017a36:	4618      	mov	r0, r3
 8017a38:	3718      	adds	r7, #24
 8017a3a:	46bd      	mov	sp, r7
 8017a3c:	bd80      	pop	{r7, pc}

08017a3e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017a3e:	b580      	push	{r7, lr}
 8017a40:	b086      	sub	sp, #24
 8017a42:	af00      	add	r7, sp, #0
 8017a44:	60f8      	str	r0, [r7, #12]
 8017a46:	607a      	str	r2, [r7, #4]
 8017a48:	603b      	str	r3, [r7, #0]
 8017a4a:	460b      	mov	r3, r1
 8017a4c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a4e:	2300      	movs	r3, #0
 8017a50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a52:	2300      	movs	r3, #0
 8017a54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017a5c:	7af9      	ldrb	r1, [r7, #11]
 8017a5e:	683b      	ldr	r3, [r7, #0]
 8017a60:	687a      	ldr	r2, [r7, #4]
 8017a62:	f7f3 fd63 	bl	800b52c <HAL_PCD_EP_Receive>
 8017a66:	4603      	mov	r3, r0
 8017a68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017a6a:	7dfb      	ldrb	r3, [r7, #23]
 8017a6c:	4618      	mov	r0, r3
 8017a6e:	f000 f86f 	bl	8017b50 <USBD_Get_USB_Status>
 8017a72:	4603      	mov	r3, r0
 8017a74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017a76:	7dbb      	ldrb	r3, [r7, #22]
}
 8017a78:	4618      	mov	r0, r3
 8017a7a:	3718      	adds	r7, #24
 8017a7c:	46bd      	mov	sp, r7
 8017a7e:	bd80      	pop	{r7, pc}

08017a80 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017a80:	b580      	push	{r7, lr}
 8017a82:	b082      	sub	sp, #8
 8017a84:	af00      	add	r7, sp, #0
 8017a86:	6078      	str	r0, [r7, #4]
 8017a88:	460b      	mov	r3, r1
 8017a8a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017a92:	78fa      	ldrb	r2, [r7, #3]
 8017a94:	4611      	mov	r1, r2
 8017a96:	4618      	mov	r0, r3
 8017a98:	f7f3 fd85 	bl	800b5a6 <HAL_PCD_EP_GetRxCount>
 8017a9c:	4603      	mov	r3, r0
}
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	3708      	adds	r7, #8
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	bd80      	pop	{r7, pc}
	...

08017aa8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017aa8:	b580      	push	{r7, lr}
 8017aaa:	b082      	sub	sp, #8
 8017aac:	af00      	add	r7, sp, #0
 8017aae:	6078      	str	r0, [r7, #4]
 8017ab0:	460b      	mov	r3, r1
 8017ab2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017ab4:	78fb      	ldrb	r3, [r7, #3]
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d002      	beq.n	8017ac0 <HAL_PCDEx_LPM_Callback+0x18>
 8017aba:	2b01      	cmp	r3, #1
 8017abc:	d013      	beq.n	8017ae6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017abe:	e023      	b.n	8017b08 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	699b      	ldr	r3, [r3, #24]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d007      	beq.n	8017ad8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017ac8:	f000 f83c 	bl	8017b44 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017acc:	4b10      	ldr	r3, [pc, #64]	; (8017b10 <HAL_PCDEx_LPM_Callback+0x68>)
 8017ace:	691b      	ldr	r3, [r3, #16]
 8017ad0:	4a0f      	ldr	r2, [pc, #60]	; (8017b10 <HAL_PCDEx_LPM_Callback+0x68>)
 8017ad2:	f023 0306 	bic.w	r3, r3, #6
 8017ad6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8017ade:	4618      	mov	r0, r3
 8017ae0:	f7fc fbac 	bl	801423c <USBD_LL_Resume>
    break;
 8017ae4:	e010      	b.n	8017b08 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8017aec:	4618      	mov	r0, r3
 8017aee:	f7fc fb8f 	bl	8014210 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	699b      	ldr	r3, [r3, #24]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d005      	beq.n	8017b06 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017afa:	4b05      	ldr	r3, [pc, #20]	; (8017b10 <HAL_PCDEx_LPM_Callback+0x68>)
 8017afc:	691b      	ldr	r3, [r3, #16]
 8017afe:	4a04      	ldr	r2, [pc, #16]	; (8017b10 <HAL_PCDEx_LPM_Callback+0x68>)
 8017b00:	f043 0306 	orr.w	r3, r3, #6
 8017b04:	6113      	str	r3, [r2, #16]
    break;
 8017b06:	bf00      	nop
}
 8017b08:	bf00      	nop
 8017b0a:	3708      	adds	r7, #8
 8017b0c:	46bd      	mov	sp, r7
 8017b0e:	bd80      	pop	{r7, pc}
 8017b10:	e000ed00 	.word	0xe000ed00

08017b14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017b14:	b480      	push	{r7}
 8017b16:	b083      	sub	sp, #12
 8017b18:	af00      	add	r7, sp, #0
 8017b1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017b1c:	4b03      	ldr	r3, [pc, #12]	; (8017b2c <USBD_static_malloc+0x18>)
}
 8017b1e:	4618      	mov	r0, r3
 8017b20:	370c      	adds	r7, #12
 8017b22:	46bd      	mov	sp, r7
 8017b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b28:	4770      	bx	lr
 8017b2a:	bf00      	nop
 8017b2c:	200054b4 	.word	0x200054b4

08017b30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017b30:	b480      	push	{r7}
 8017b32:	b083      	sub	sp, #12
 8017b34:	af00      	add	r7, sp, #0
 8017b36:	6078      	str	r0, [r7, #4]

}
 8017b38:	bf00      	nop
 8017b3a:	370c      	adds	r7, #12
 8017b3c:	46bd      	mov	sp, r7
 8017b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b42:	4770      	bx	lr

08017b44 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8017b44:	b580      	push	{r7, lr}
 8017b46:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017b48:	f7ef fb9a 	bl	8007280 <SystemClock_Config>
}
 8017b4c:	bf00      	nop
 8017b4e:	bd80      	pop	{r7, pc}

08017b50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017b50:	b480      	push	{r7}
 8017b52:	b085      	sub	sp, #20
 8017b54:	af00      	add	r7, sp, #0
 8017b56:	4603      	mov	r3, r0
 8017b58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017b5e:	79fb      	ldrb	r3, [r7, #7]
 8017b60:	2b03      	cmp	r3, #3
 8017b62:	d817      	bhi.n	8017b94 <USBD_Get_USB_Status+0x44>
 8017b64:	a201      	add	r2, pc, #4	; (adr r2, 8017b6c <USBD_Get_USB_Status+0x1c>)
 8017b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b6a:	bf00      	nop
 8017b6c:	08017b7d 	.word	0x08017b7d
 8017b70:	08017b83 	.word	0x08017b83
 8017b74:	08017b89 	.word	0x08017b89
 8017b78:	08017b8f 	.word	0x08017b8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017b7c:	2300      	movs	r3, #0
 8017b7e:	73fb      	strb	r3, [r7, #15]
    break;
 8017b80:	e00b      	b.n	8017b9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017b82:	2303      	movs	r3, #3
 8017b84:	73fb      	strb	r3, [r7, #15]
    break;
 8017b86:	e008      	b.n	8017b9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017b88:	2301      	movs	r3, #1
 8017b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8017b8c:	e005      	b.n	8017b9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017b8e:	2303      	movs	r3, #3
 8017b90:	73fb      	strb	r3, [r7, #15]
    break;
 8017b92:	e002      	b.n	8017b9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017b94:	2303      	movs	r3, #3
 8017b96:	73fb      	strb	r3, [r7, #15]
    break;
 8017b98:	bf00      	nop
  }
  return usb_status;
 8017b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b9c:	4618      	mov	r0, r3
 8017b9e:	3714      	adds	r7, #20
 8017ba0:	46bd      	mov	sp, r7
 8017ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ba6:	4770      	bx	lr

08017ba8 <arm_pid_init_f32>:
 8017ba8:	edd0 6a08 	vldr	s13, [r0, #32]
 8017bac:	edd0 7a06 	vldr	s15, [r0, #24]
 8017bb0:	ed90 7a07 	vldr	s14, [r0, #28]
 8017bb4:	edc0 6a02 	vstr	s13, [r0, #8]
 8017bb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017bbc:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8017bc0:	eef1 7a67 	vneg.f32	s15, s15
 8017bc4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8017bc8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8017bcc:	ed80 7a00 	vstr	s14, [r0]
 8017bd0:	edc0 7a01 	vstr	s15, [r0, #4]
 8017bd4:	b901      	cbnz	r1, 8017bd8 <arm_pid_init_f32+0x30>
 8017bd6:	4770      	bx	lr
 8017bd8:	2300      	movs	r3, #0
 8017bda:	60c3      	str	r3, [r0, #12]
 8017bdc:	6103      	str	r3, [r0, #16]
 8017bde:	6143      	str	r3, [r0, #20]
 8017be0:	4770      	bx	lr
 8017be2:	bf00      	nop

08017be4 <memset>:
 8017be4:	4402      	add	r2, r0
 8017be6:	4603      	mov	r3, r0
 8017be8:	4293      	cmp	r3, r2
 8017bea:	d100      	bne.n	8017bee <memset+0xa>
 8017bec:	4770      	bx	lr
 8017bee:	f803 1b01 	strb.w	r1, [r3], #1
 8017bf2:	e7f9      	b.n	8017be8 <memset+0x4>

08017bf4 <_reclaim_reent>:
 8017bf4:	4b29      	ldr	r3, [pc, #164]	; (8017c9c <_reclaim_reent+0xa8>)
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	4283      	cmp	r3, r0
 8017bfa:	b570      	push	{r4, r5, r6, lr}
 8017bfc:	4604      	mov	r4, r0
 8017bfe:	d04b      	beq.n	8017c98 <_reclaim_reent+0xa4>
 8017c00:	69c3      	ldr	r3, [r0, #28]
 8017c02:	b143      	cbz	r3, 8017c16 <_reclaim_reent+0x22>
 8017c04:	68db      	ldr	r3, [r3, #12]
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d144      	bne.n	8017c94 <_reclaim_reent+0xa0>
 8017c0a:	69e3      	ldr	r3, [r4, #28]
 8017c0c:	6819      	ldr	r1, [r3, #0]
 8017c0e:	b111      	cbz	r1, 8017c16 <_reclaim_reent+0x22>
 8017c10:	4620      	mov	r0, r4
 8017c12:	f000 f87f 	bl	8017d14 <_free_r>
 8017c16:	6961      	ldr	r1, [r4, #20]
 8017c18:	b111      	cbz	r1, 8017c20 <_reclaim_reent+0x2c>
 8017c1a:	4620      	mov	r0, r4
 8017c1c:	f000 f87a 	bl	8017d14 <_free_r>
 8017c20:	69e1      	ldr	r1, [r4, #28]
 8017c22:	b111      	cbz	r1, 8017c2a <_reclaim_reent+0x36>
 8017c24:	4620      	mov	r0, r4
 8017c26:	f000 f875 	bl	8017d14 <_free_r>
 8017c2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8017c2c:	b111      	cbz	r1, 8017c34 <_reclaim_reent+0x40>
 8017c2e:	4620      	mov	r0, r4
 8017c30:	f000 f870 	bl	8017d14 <_free_r>
 8017c34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017c36:	b111      	cbz	r1, 8017c3e <_reclaim_reent+0x4a>
 8017c38:	4620      	mov	r0, r4
 8017c3a:	f000 f86b 	bl	8017d14 <_free_r>
 8017c3e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8017c40:	b111      	cbz	r1, 8017c48 <_reclaim_reent+0x54>
 8017c42:	4620      	mov	r0, r4
 8017c44:	f000 f866 	bl	8017d14 <_free_r>
 8017c48:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8017c4a:	b111      	cbz	r1, 8017c52 <_reclaim_reent+0x5e>
 8017c4c:	4620      	mov	r0, r4
 8017c4e:	f000 f861 	bl	8017d14 <_free_r>
 8017c52:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8017c54:	b111      	cbz	r1, 8017c5c <_reclaim_reent+0x68>
 8017c56:	4620      	mov	r0, r4
 8017c58:	f000 f85c 	bl	8017d14 <_free_r>
 8017c5c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8017c5e:	b111      	cbz	r1, 8017c66 <_reclaim_reent+0x72>
 8017c60:	4620      	mov	r0, r4
 8017c62:	f000 f857 	bl	8017d14 <_free_r>
 8017c66:	6a23      	ldr	r3, [r4, #32]
 8017c68:	b1b3      	cbz	r3, 8017c98 <_reclaim_reent+0xa4>
 8017c6a:	4620      	mov	r0, r4
 8017c6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017c70:	4718      	bx	r3
 8017c72:	5949      	ldr	r1, [r1, r5]
 8017c74:	b941      	cbnz	r1, 8017c88 <_reclaim_reent+0x94>
 8017c76:	3504      	adds	r5, #4
 8017c78:	69e3      	ldr	r3, [r4, #28]
 8017c7a:	2d80      	cmp	r5, #128	; 0x80
 8017c7c:	68d9      	ldr	r1, [r3, #12]
 8017c7e:	d1f8      	bne.n	8017c72 <_reclaim_reent+0x7e>
 8017c80:	4620      	mov	r0, r4
 8017c82:	f000 f847 	bl	8017d14 <_free_r>
 8017c86:	e7c0      	b.n	8017c0a <_reclaim_reent+0x16>
 8017c88:	680e      	ldr	r6, [r1, #0]
 8017c8a:	4620      	mov	r0, r4
 8017c8c:	f000 f842 	bl	8017d14 <_free_r>
 8017c90:	4631      	mov	r1, r6
 8017c92:	e7ef      	b.n	8017c74 <_reclaim_reent+0x80>
 8017c94:	2500      	movs	r5, #0
 8017c96:	e7ef      	b.n	8017c78 <_reclaim_reent+0x84>
 8017c98:	bd70      	pop	{r4, r5, r6, pc}
 8017c9a:	bf00      	nop
 8017c9c:	200001d8 	.word	0x200001d8

08017ca0 <__errno>:
 8017ca0:	4b01      	ldr	r3, [pc, #4]	; (8017ca8 <__errno+0x8>)
 8017ca2:	6818      	ldr	r0, [r3, #0]
 8017ca4:	4770      	bx	lr
 8017ca6:	bf00      	nop
 8017ca8:	200001d8 	.word	0x200001d8

08017cac <__libc_init_array>:
 8017cac:	b570      	push	{r4, r5, r6, lr}
 8017cae:	4d0d      	ldr	r5, [pc, #52]	; (8017ce4 <__libc_init_array+0x38>)
 8017cb0:	4c0d      	ldr	r4, [pc, #52]	; (8017ce8 <__libc_init_array+0x3c>)
 8017cb2:	1b64      	subs	r4, r4, r5
 8017cb4:	10a4      	asrs	r4, r4, #2
 8017cb6:	2600      	movs	r6, #0
 8017cb8:	42a6      	cmp	r6, r4
 8017cba:	d109      	bne.n	8017cd0 <__libc_init_array+0x24>
 8017cbc:	4d0b      	ldr	r5, [pc, #44]	; (8017cec <__libc_init_array+0x40>)
 8017cbe:	4c0c      	ldr	r4, [pc, #48]	; (8017cf0 <__libc_init_array+0x44>)
 8017cc0:	f000 ffba 	bl	8018c38 <_init>
 8017cc4:	1b64      	subs	r4, r4, r5
 8017cc6:	10a4      	asrs	r4, r4, #2
 8017cc8:	2600      	movs	r6, #0
 8017cca:	42a6      	cmp	r6, r4
 8017ccc:	d105      	bne.n	8017cda <__libc_init_array+0x2e>
 8017cce:	bd70      	pop	{r4, r5, r6, pc}
 8017cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8017cd4:	4798      	blx	r3
 8017cd6:	3601      	adds	r6, #1
 8017cd8:	e7ee      	b.n	8017cb8 <__libc_init_array+0xc>
 8017cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8017cde:	4798      	blx	r3
 8017ce0:	3601      	adds	r6, #1
 8017ce2:	e7f2      	b.n	8017cca <__libc_init_array+0x1e>
 8017ce4:	08018eb0 	.word	0x08018eb0
 8017ce8:	08018eb0 	.word	0x08018eb0
 8017cec:	08018eb0 	.word	0x08018eb0
 8017cf0:	08018eb4 	.word	0x08018eb4

08017cf4 <__retarget_lock_acquire_recursive>:
 8017cf4:	4770      	bx	lr

08017cf6 <__retarget_lock_release_recursive>:
 8017cf6:	4770      	bx	lr

08017cf8 <memcpy>:
 8017cf8:	440a      	add	r2, r1
 8017cfa:	4291      	cmp	r1, r2
 8017cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8017d00:	d100      	bne.n	8017d04 <memcpy+0xc>
 8017d02:	4770      	bx	lr
 8017d04:	b510      	push	{r4, lr}
 8017d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017d0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017d0e:	4291      	cmp	r1, r2
 8017d10:	d1f9      	bne.n	8017d06 <memcpy+0xe>
 8017d12:	bd10      	pop	{r4, pc}

08017d14 <_free_r>:
 8017d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017d16:	2900      	cmp	r1, #0
 8017d18:	d044      	beq.n	8017da4 <_free_r+0x90>
 8017d1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017d1e:	9001      	str	r0, [sp, #4]
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	f1a1 0404 	sub.w	r4, r1, #4
 8017d26:	bfb8      	it	lt
 8017d28:	18e4      	addlt	r4, r4, r3
 8017d2a:	f000 f83f 	bl	8017dac <__malloc_lock>
 8017d2e:	4a1e      	ldr	r2, [pc, #120]	; (8017da8 <_free_r+0x94>)
 8017d30:	9801      	ldr	r0, [sp, #4]
 8017d32:	6813      	ldr	r3, [r2, #0]
 8017d34:	b933      	cbnz	r3, 8017d44 <_free_r+0x30>
 8017d36:	6063      	str	r3, [r4, #4]
 8017d38:	6014      	str	r4, [r2, #0]
 8017d3a:	b003      	add	sp, #12
 8017d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017d40:	f000 b83a 	b.w	8017db8 <__malloc_unlock>
 8017d44:	42a3      	cmp	r3, r4
 8017d46:	d908      	bls.n	8017d5a <_free_r+0x46>
 8017d48:	6825      	ldr	r5, [r4, #0]
 8017d4a:	1961      	adds	r1, r4, r5
 8017d4c:	428b      	cmp	r3, r1
 8017d4e:	bf01      	itttt	eq
 8017d50:	6819      	ldreq	r1, [r3, #0]
 8017d52:	685b      	ldreq	r3, [r3, #4]
 8017d54:	1949      	addeq	r1, r1, r5
 8017d56:	6021      	streq	r1, [r4, #0]
 8017d58:	e7ed      	b.n	8017d36 <_free_r+0x22>
 8017d5a:	461a      	mov	r2, r3
 8017d5c:	685b      	ldr	r3, [r3, #4]
 8017d5e:	b10b      	cbz	r3, 8017d64 <_free_r+0x50>
 8017d60:	42a3      	cmp	r3, r4
 8017d62:	d9fa      	bls.n	8017d5a <_free_r+0x46>
 8017d64:	6811      	ldr	r1, [r2, #0]
 8017d66:	1855      	adds	r5, r2, r1
 8017d68:	42a5      	cmp	r5, r4
 8017d6a:	d10b      	bne.n	8017d84 <_free_r+0x70>
 8017d6c:	6824      	ldr	r4, [r4, #0]
 8017d6e:	4421      	add	r1, r4
 8017d70:	1854      	adds	r4, r2, r1
 8017d72:	42a3      	cmp	r3, r4
 8017d74:	6011      	str	r1, [r2, #0]
 8017d76:	d1e0      	bne.n	8017d3a <_free_r+0x26>
 8017d78:	681c      	ldr	r4, [r3, #0]
 8017d7a:	685b      	ldr	r3, [r3, #4]
 8017d7c:	6053      	str	r3, [r2, #4]
 8017d7e:	440c      	add	r4, r1
 8017d80:	6014      	str	r4, [r2, #0]
 8017d82:	e7da      	b.n	8017d3a <_free_r+0x26>
 8017d84:	d902      	bls.n	8017d8c <_free_r+0x78>
 8017d86:	230c      	movs	r3, #12
 8017d88:	6003      	str	r3, [r0, #0]
 8017d8a:	e7d6      	b.n	8017d3a <_free_r+0x26>
 8017d8c:	6825      	ldr	r5, [r4, #0]
 8017d8e:	1961      	adds	r1, r4, r5
 8017d90:	428b      	cmp	r3, r1
 8017d92:	bf04      	itt	eq
 8017d94:	6819      	ldreq	r1, [r3, #0]
 8017d96:	685b      	ldreq	r3, [r3, #4]
 8017d98:	6063      	str	r3, [r4, #4]
 8017d9a:	bf04      	itt	eq
 8017d9c:	1949      	addeq	r1, r1, r5
 8017d9e:	6021      	streq	r1, [r4, #0]
 8017da0:	6054      	str	r4, [r2, #4]
 8017da2:	e7ca      	b.n	8017d3a <_free_r+0x26>
 8017da4:	b003      	add	sp, #12
 8017da6:	bd30      	pop	{r4, r5, pc}
 8017da8:	20005810 	.word	0x20005810

08017dac <__malloc_lock>:
 8017dac:	4801      	ldr	r0, [pc, #4]	; (8017db4 <__malloc_lock+0x8>)
 8017dae:	f7ff bfa1 	b.w	8017cf4 <__retarget_lock_acquire_recursive>
 8017db2:	bf00      	nop
 8017db4:	2000580c 	.word	0x2000580c

08017db8 <__malloc_unlock>:
 8017db8:	4801      	ldr	r0, [pc, #4]	; (8017dc0 <__malloc_unlock+0x8>)
 8017dba:	f7ff bf9c 	b.w	8017cf6 <__retarget_lock_release_recursive>
 8017dbe:	bf00      	nop
 8017dc0:	2000580c 	.word	0x2000580c

08017dc4 <pow>:
 8017dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017dc6:	ed2d 8b02 	vpush	{d8}
 8017dca:	eeb0 8a40 	vmov.f32	s16, s0
 8017dce:	eef0 8a60 	vmov.f32	s17, s1
 8017dd2:	ec55 4b11 	vmov	r4, r5, d1
 8017dd6:	f000 f873 	bl	8017ec0 <__ieee754_pow>
 8017dda:	4622      	mov	r2, r4
 8017ddc:	462b      	mov	r3, r5
 8017dde:	4620      	mov	r0, r4
 8017de0:	4629      	mov	r1, r5
 8017de2:	ec57 6b10 	vmov	r6, r7, d0
 8017de6:	f7ec fe83 	bl	8004af0 <__aeabi_dcmpun>
 8017dea:	2800      	cmp	r0, #0
 8017dec:	d13b      	bne.n	8017e66 <pow+0xa2>
 8017dee:	ec51 0b18 	vmov	r0, r1, d8
 8017df2:	2200      	movs	r2, #0
 8017df4:	2300      	movs	r3, #0
 8017df6:	f7ec fe49 	bl	8004a8c <__aeabi_dcmpeq>
 8017dfa:	b1b8      	cbz	r0, 8017e2c <pow+0x68>
 8017dfc:	2200      	movs	r2, #0
 8017dfe:	2300      	movs	r3, #0
 8017e00:	4620      	mov	r0, r4
 8017e02:	4629      	mov	r1, r5
 8017e04:	f7ec fe42 	bl	8004a8c <__aeabi_dcmpeq>
 8017e08:	2800      	cmp	r0, #0
 8017e0a:	d146      	bne.n	8017e9a <pow+0xd6>
 8017e0c:	ec45 4b10 	vmov	d0, r4, r5
 8017e10:	f000 f848 	bl	8017ea4 <finite>
 8017e14:	b338      	cbz	r0, 8017e66 <pow+0xa2>
 8017e16:	2200      	movs	r2, #0
 8017e18:	2300      	movs	r3, #0
 8017e1a:	4620      	mov	r0, r4
 8017e1c:	4629      	mov	r1, r5
 8017e1e:	f7ec fe3f 	bl	8004aa0 <__aeabi_dcmplt>
 8017e22:	b300      	cbz	r0, 8017e66 <pow+0xa2>
 8017e24:	f7ff ff3c 	bl	8017ca0 <__errno>
 8017e28:	2322      	movs	r3, #34	; 0x22
 8017e2a:	e01b      	b.n	8017e64 <pow+0xa0>
 8017e2c:	ec47 6b10 	vmov	d0, r6, r7
 8017e30:	f000 f838 	bl	8017ea4 <finite>
 8017e34:	b9e0      	cbnz	r0, 8017e70 <pow+0xac>
 8017e36:	eeb0 0a48 	vmov.f32	s0, s16
 8017e3a:	eef0 0a68 	vmov.f32	s1, s17
 8017e3e:	f000 f831 	bl	8017ea4 <finite>
 8017e42:	b1a8      	cbz	r0, 8017e70 <pow+0xac>
 8017e44:	ec45 4b10 	vmov	d0, r4, r5
 8017e48:	f000 f82c 	bl	8017ea4 <finite>
 8017e4c:	b180      	cbz	r0, 8017e70 <pow+0xac>
 8017e4e:	4632      	mov	r2, r6
 8017e50:	463b      	mov	r3, r7
 8017e52:	4630      	mov	r0, r6
 8017e54:	4639      	mov	r1, r7
 8017e56:	f7ec fe4b 	bl	8004af0 <__aeabi_dcmpun>
 8017e5a:	2800      	cmp	r0, #0
 8017e5c:	d0e2      	beq.n	8017e24 <pow+0x60>
 8017e5e:	f7ff ff1f 	bl	8017ca0 <__errno>
 8017e62:	2321      	movs	r3, #33	; 0x21
 8017e64:	6003      	str	r3, [r0, #0]
 8017e66:	ecbd 8b02 	vpop	{d8}
 8017e6a:	ec47 6b10 	vmov	d0, r6, r7
 8017e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017e70:	2200      	movs	r2, #0
 8017e72:	2300      	movs	r3, #0
 8017e74:	4630      	mov	r0, r6
 8017e76:	4639      	mov	r1, r7
 8017e78:	f7ec fe08 	bl	8004a8c <__aeabi_dcmpeq>
 8017e7c:	2800      	cmp	r0, #0
 8017e7e:	d0f2      	beq.n	8017e66 <pow+0xa2>
 8017e80:	eeb0 0a48 	vmov.f32	s0, s16
 8017e84:	eef0 0a68 	vmov.f32	s1, s17
 8017e88:	f000 f80c 	bl	8017ea4 <finite>
 8017e8c:	2800      	cmp	r0, #0
 8017e8e:	d0ea      	beq.n	8017e66 <pow+0xa2>
 8017e90:	ec45 4b10 	vmov	d0, r4, r5
 8017e94:	f000 f806 	bl	8017ea4 <finite>
 8017e98:	e7c3      	b.n	8017e22 <pow+0x5e>
 8017e9a:	4f01      	ldr	r7, [pc, #4]	; (8017ea0 <pow+0xdc>)
 8017e9c:	2600      	movs	r6, #0
 8017e9e:	e7e2      	b.n	8017e66 <pow+0xa2>
 8017ea0:	3ff00000 	.word	0x3ff00000

08017ea4 <finite>:
 8017ea4:	b082      	sub	sp, #8
 8017ea6:	ed8d 0b00 	vstr	d0, [sp]
 8017eaa:	9801      	ldr	r0, [sp, #4]
 8017eac:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8017eb0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8017eb4:	0fc0      	lsrs	r0, r0, #31
 8017eb6:	b002      	add	sp, #8
 8017eb8:	4770      	bx	lr
 8017eba:	0000      	movs	r0, r0
 8017ebc:	0000      	movs	r0, r0
	...

08017ec0 <__ieee754_pow>:
 8017ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ec4:	ed2d 8b06 	vpush	{d8-d10}
 8017ec8:	b089      	sub	sp, #36	; 0x24
 8017eca:	ed8d 1b00 	vstr	d1, [sp]
 8017ece:	e9dd 2900 	ldrd	r2, r9, [sp]
 8017ed2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8017ed6:	ea58 0102 	orrs.w	r1, r8, r2
 8017eda:	ec57 6b10 	vmov	r6, r7, d0
 8017ede:	d115      	bne.n	8017f0c <__ieee754_pow+0x4c>
 8017ee0:	19b3      	adds	r3, r6, r6
 8017ee2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8017ee6:	4152      	adcs	r2, r2
 8017ee8:	4299      	cmp	r1, r3
 8017eea:	4b89      	ldr	r3, [pc, #548]	; (8018110 <__ieee754_pow+0x250>)
 8017eec:	4193      	sbcs	r3, r2
 8017eee:	f080 84d1 	bcs.w	8018894 <__ieee754_pow+0x9d4>
 8017ef2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017ef6:	4630      	mov	r0, r6
 8017ef8:	4639      	mov	r1, r7
 8017efa:	f7ec f9a9 	bl	8004250 <__adddf3>
 8017efe:	ec41 0b10 	vmov	d0, r0, r1
 8017f02:	b009      	add	sp, #36	; 0x24
 8017f04:	ecbd 8b06 	vpop	{d8-d10}
 8017f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f0c:	4b81      	ldr	r3, [pc, #516]	; (8018114 <__ieee754_pow+0x254>)
 8017f0e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8017f12:	429c      	cmp	r4, r3
 8017f14:	ee10 aa10 	vmov	sl, s0
 8017f18:	463d      	mov	r5, r7
 8017f1a:	dc06      	bgt.n	8017f2a <__ieee754_pow+0x6a>
 8017f1c:	d101      	bne.n	8017f22 <__ieee754_pow+0x62>
 8017f1e:	2e00      	cmp	r6, #0
 8017f20:	d1e7      	bne.n	8017ef2 <__ieee754_pow+0x32>
 8017f22:	4598      	cmp	r8, r3
 8017f24:	dc01      	bgt.n	8017f2a <__ieee754_pow+0x6a>
 8017f26:	d10f      	bne.n	8017f48 <__ieee754_pow+0x88>
 8017f28:	b172      	cbz	r2, 8017f48 <__ieee754_pow+0x88>
 8017f2a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8017f2e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8017f32:	ea55 050a 	orrs.w	r5, r5, sl
 8017f36:	d1dc      	bne.n	8017ef2 <__ieee754_pow+0x32>
 8017f38:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017f3c:	18db      	adds	r3, r3, r3
 8017f3e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8017f42:	4152      	adcs	r2, r2
 8017f44:	429d      	cmp	r5, r3
 8017f46:	e7d0      	b.n	8017eea <__ieee754_pow+0x2a>
 8017f48:	2d00      	cmp	r5, #0
 8017f4a:	da3b      	bge.n	8017fc4 <__ieee754_pow+0x104>
 8017f4c:	4b72      	ldr	r3, [pc, #456]	; (8018118 <__ieee754_pow+0x258>)
 8017f4e:	4598      	cmp	r8, r3
 8017f50:	dc51      	bgt.n	8017ff6 <__ieee754_pow+0x136>
 8017f52:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8017f56:	4598      	cmp	r8, r3
 8017f58:	f340 84ab 	ble.w	80188b2 <__ieee754_pow+0x9f2>
 8017f5c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8017f60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8017f64:	2b14      	cmp	r3, #20
 8017f66:	dd0f      	ble.n	8017f88 <__ieee754_pow+0xc8>
 8017f68:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8017f6c:	fa22 f103 	lsr.w	r1, r2, r3
 8017f70:	fa01 f303 	lsl.w	r3, r1, r3
 8017f74:	4293      	cmp	r3, r2
 8017f76:	f040 849c 	bne.w	80188b2 <__ieee754_pow+0x9f2>
 8017f7a:	f001 0101 	and.w	r1, r1, #1
 8017f7e:	f1c1 0302 	rsb	r3, r1, #2
 8017f82:	9304      	str	r3, [sp, #16]
 8017f84:	b182      	cbz	r2, 8017fa8 <__ieee754_pow+0xe8>
 8017f86:	e05f      	b.n	8018048 <__ieee754_pow+0x188>
 8017f88:	2a00      	cmp	r2, #0
 8017f8a:	d15b      	bne.n	8018044 <__ieee754_pow+0x184>
 8017f8c:	f1c3 0314 	rsb	r3, r3, #20
 8017f90:	fa48 f103 	asr.w	r1, r8, r3
 8017f94:	fa01 f303 	lsl.w	r3, r1, r3
 8017f98:	4543      	cmp	r3, r8
 8017f9a:	f040 8487 	bne.w	80188ac <__ieee754_pow+0x9ec>
 8017f9e:	f001 0101 	and.w	r1, r1, #1
 8017fa2:	f1c1 0302 	rsb	r3, r1, #2
 8017fa6:	9304      	str	r3, [sp, #16]
 8017fa8:	4b5c      	ldr	r3, [pc, #368]	; (801811c <__ieee754_pow+0x25c>)
 8017faa:	4598      	cmp	r8, r3
 8017fac:	d132      	bne.n	8018014 <__ieee754_pow+0x154>
 8017fae:	f1b9 0f00 	cmp.w	r9, #0
 8017fb2:	f280 8477 	bge.w	80188a4 <__ieee754_pow+0x9e4>
 8017fb6:	4959      	ldr	r1, [pc, #356]	; (801811c <__ieee754_pow+0x25c>)
 8017fb8:	4632      	mov	r2, r6
 8017fba:	463b      	mov	r3, r7
 8017fbc:	2000      	movs	r0, #0
 8017fbe:	f7ec fc27 	bl	8004810 <__aeabi_ddiv>
 8017fc2:	e79c      	b.n	8017efe <__ieee754_pow+0x3e>
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	9304      	str	r3, [sp, #16]
 8017fc8:	2a00      	cmp	r2, #0
 8017fca:	d13d      	bne.n	8018048 <__ieee754_pow+0x188>
 8017fcc:	4b51      	ldr	r3, [pc, #324]	; (8018114 <__ieee754_pow+0x254>)
 8017fce:	4598      	cmp	r8, r3
 8017fd0:	d1ea      	bne.n	8017fa8 <__ieee754_pow+0xe8>
 8017fd2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8017fd6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8017fda:	ea53 030a 	orrs.w	r3, r3, sl
 8017fde:	f000 8459 	beq.w	8018894 <__ieee754_pow+0x9d4>
 8017fe2:	4b4f      	ldr	r3, [pc, #316]	; (8018120 <__ieee754_pow+0x260>)
 8017fe4:	429c      	cmp	r4, r3
 8017fe6:	dd08      	ble.n	8017ffa <__ieee754_pow+0x13a>
 8017fe8:	f1b9 0f00 	cmp.w	r9, #0
 8017fec:	f2c0 8456 	blt.w	801889c <__ieee754_pow+0x9dc>
 8017ff0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017ff4:	e783      	b.n	8017efe <__ieee754_pow+0x3e>
 8017ff6:	2302      	movs	r3, #2
 8017ff8:	e7e5      	b.n	8017fc6 <__ieee754_pow+0x106>
 8017ffa:	f1b9 0f00 	cmp.w	r9, #0
 8017ffe:	f04f 0000 	mov.w	r0, #0
 8018002:	f04f 0100 	mov.w	r1, #0
 8018006:	f6bf af7a 	bge.w	8017efe <__ieee754_pow+0x3e>
 801800a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801800e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8018012:	e774      	b.n	8017efe <__ieee754_pow+0x3e>
 8018014:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8018018:	d106      	bne.n	8018028 <__ieee754_pow+0x168>
 801801a:	4632      	mov	r2, r6
 801801c:	463b      	mov	r3, r7
 801801e:	4630      	mov	r0, r6
 8018020:	4639      	mov	r1, r7
 8018022:	f7ec facb 	bl	80045bc <__aeabi_dmul>
 8018026:	e76a      	b.n	8017efe <__ieee754_pow+0x3e>
 8018028:	4b3e      	ldr	r3, [pc, #248]	; (8018124 <__ieee754_pow+0x264>)
 801802a:	4599      	cmp	r9, r3
 801802c:	d10c      	bne.n	8018048 <__ieee754_pow+0x188>
 801802e:	2d00      	cmp	r5, #0
 8018030:	db0a      	blt.n	8018048 <__ieee754_pow+0x188>
 8018032:	ec47 6b10 	vmov	d0, r6, r7
 8018036:	b009      	add	sp, #36	; 0x24
 8018038:	ecbd 8b06 	vpop	{d8-d10}
 801803c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018040:	f000 bd20 	b.w	8018a84 <__ieee754_sqrt>
 8018044:	2300      	movs	r3, #0
 8018046:	9304      	str	r3, [sp, #16]
 8018048:	ec47 6b10 	vmov	d0, r6, r7
 801804c:	f000 fc62 	bl	8018914 <fabs>
 8018050:	ec51 0b10 	vmov	r0, r1, d0
 8018054:	f1ba 0f00 	cmp.w	sl, #0
 8018058:	d129      	bne.n	80180ae <__ieee754_pow+0x1ee>
 801805a:	b124      	cbz	r4, 8018066 <__ieee754_pow+0x1a6>
 801805c:	4b2f      	ldr	r3, [pc, #188]	; (801811c <__ieee754_pow+0x25c>)
 801805e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8018062:	429a      	cmp	r2, r3
 8018064:	d123      	bne.n	80180ae <__ieee754_pow+0x1ee>
 8018066:	f1b9 0f00 	cmp.w	r9, #0
 801806a:	da05      	bge.n	8018078 <__ieee754_pow+0x1b8>
 801806c:	4602      	mov	r2, r0
 801806e:	460b      	mov	r3, r1
 8018070:	2000      	movs	r0, #0
 8018072:	492a      	ldr	r1, [pc, #168]	; (801811c <__ieee754_pow+0x25c>)
 8018074:	f7ec fbcc 	bl	8004810 <__aeabi_ddiv>
 8018078:	2d00      	cmp	r5, #0
 801807a:	f6bf af40 	bge.w	8017efe <__ieee754_pow+0x3e>
 801807e:	9b04      	ldr	r3, [sp, #16]
 8018080:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8018084:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8018088:	431c      	orrs	r4, r3
 801808a:	d108      	bne.n	801809e <__ieee754_pow+0x1de>
 801808c:	4602      	mov	r2, r0
 801808e:	460b      	mov	r3, r1
 8018090:	4610      	mov	r0, r2
 8018092:	4619      	mov	r1, r3
 8018094:	f7ec f8da 	bl	800424c <__aeabi_dsub>
 8018098:	4602      	mov	r2, r0
 801809a:	460b      	mov	r3, r1
 801809c:	e78f      	b.n	8017fbe <__ieee754_pow+0xfe>
 801809e:	9b04      	ldr	r3, [sp, #16]
 80180a0:	2b01      	cmp	r3, #1
 80180a2:	f47f af2c 	bne.w	8017efe <__ieee754_pow+0x3e>
 80180a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80180aa:	4619      	mov	r1, r3
 80180ac:	e727      	b.n	8017efe <__ieee754_pow+0x3e>
 80180ae:	0feb      	lsrs	r3, r5, #31
 80180b0:	3b01      	subs	r3, #1
 80180b2:	9306      	str	r3, [sp, #24]
 80180b4:	9a06      	ldr	r2, [sp, #24]
 80180b6:	9b04      	ldr	r3, [sp, #16]
 80180b8:	4313      	orrs	r3, r2
 80180ba:	d102      	bne.n	80180c2 <__ieee754_pow+0x202>
 80180bc:	4632      	mov	r2, r6
 80180be:	463b      	mov	r3, r7
 80180c0:	e7e6      	b.n	8018090 <__ieee754_pow+0x1d0>
 80180c2:	4b19      	ldr	r3, [pc, #100]	; (8018128 <__ieee754_pow+0x268>)
 80180c4:	4598      	cmp	r8, r3
 80180c6:	f340 80fb 	ble.w	80182c0 <__ieee754_pow+0x400>
 80180ca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80180ce:	4598      	cmp	r8, r3
 80180d0:	4b13      	ldr	r3, [pc, #76]	; (8018120 <__ieee754_pow+0x260>)
 80180d2:	dd0c      	ble.n	80180ee <__ieee754_pow+0x22e>
 80180d4:	429c      	cmp	r4, r3
 80180d6:	dc0f      	bgt.n	80180f8 <__ieee754_pow+0x238>
 80180d8:	f1b9 0f00 	cmp.w	r9, #0
 80180dc:	da0f      	bge.n	80180fe <__ieee754_pow+0x23e>
 80180de:	2000      	movs	r0, #0
 80180e0:	b009      	add	sp, #36	; 0x24
 80180e2:	ecbd 8b06 	vpop	{d8-d10}
 80180e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180ea:	f000 bcc2 	b.w	8018a72 <__math_oflow>
 80180ee:	429c      	cmp	r4, r3
 80180f0:	dbf2      	blt.n	80180d8 <__ieee754_pow+0x218>
 80180f2:	4b0a      	ldr	r3, [pc, #40]	; (801811c <__ieee754_pow+0x25c>)
 80180f4:	429c      	cmp	r4, r3
 80180f6:	dd19      	ble.n	801812c <__ieee754_pow+0x26c>
 80180f8:	f1b9 0f00 	cmp.w	r9, #0
 80180fc:	dcef      	bgt.n	80180de <__ieee754_pow+0x21e>
 80180fe:	2000      	movs	r0, #0
 8018100:	b009      	add	sp, #36	; 0x24
 8018102:	ecbd 8b06 	vpop	{d8-d10}
 8018106:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801810a:	f000 bca9 	b.w	8018a60 <__math_uflow>
 801810e:	bf00      	nop
 8018110:	fff00000 	.word	0xfff00000
 8018114:	7ff00000 	.word	0x7ff00000
 8018118:	433fffff 	.word	0x433fffff
 801811c:	3ff00000 	.word	0x3ff00000
 8018120:	3fefffff 	.word	0x3fefffff
 8018124:	3fe00000 	.word	0x3fe00000
 8018128:	41e00000 	.word	0x41e00000
 801812c:	4b60      	ldr	r3, [pc, #384]	; (80182b0 <__ieee754_pow+0x3f0>)
 801812e:	2200      	movs	r2, #0
 8018130:	f7ec f88c 	bl	800424c <__aeabi_dsub>
 8018134:	a354      	add	r3, pc, #336	; (adr r3, 8018288 <__ieee754_pow+0x3c8>)
 8018136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801813a:	4604      	mov	r4, r0
 801813c:	460d      	mov	r5, r1
 801813e:	f7ec fa3d 	bl	80045bc <__aeabi_dmul>
 8018142:	a353      	add	r3, pc, #332	; (adr r3, 8018290 <__ieee754_pow+0x3d0>)
 8018144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018148:	4606      	mov	r6, r0
 801814a:	460f      	mov	r7, r1
 801814c:	4620      	mov	r0, r4
 801814e:	4629      	mov	r1, r5
 8018150:	f7ec fa34 	bl	80045bc <__aeabi_dmul>
 8018154:	4b57      	ldr	r3, [pc, #348]	; (80182b4 <__ieee754_pow+0x3f4>)
 8018156:	4682      	mov	sl, r0
 8018158:	468b      	mov	fp, r1
 801815a:	2200      	movs	r2, #0
 801815c:	4620      	mov	r0, r4
 801815e:	4629      	mov	r1, r5
 8018160:	f7ec fa2c 	bl	80045bc <__aeabi_dmul>
 8018164:	4602      	mov	r2, r0
 8018166:	460b      	mov	r3, r1
 8018168:	a14b      	add	r1, pc, #300	; (adr r1, 8018298 <__ieee754_pow+0x3d8>)
 801816a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801816e:	f7ec f86d 	bl	800424c <__aeabi_dsub>
 8018172:	4622      	mov	r2, r4
 8018174:	462b      	mov	r3, r5
 8018176:	f7ec fa21 	bl	80045bc <__aeabi_dmul>
 801817a:	4602      	mov	r2, r0
 801817c:	460b      	mov	r3, r1
 801817e:	2000      	movs	r0, #0
 8018180:	494d      	ldr	r1, [pc, #308]	; (80182b8 <__ieee754_pow+0x3f8>)
 8018182:	f7ec f863 	bl	800424c <__aeabi_dsub>
 8018186:	4622      	mov	r2, r4
 8018188:	4680      	mov	r8, r0
 801818a:	4689      	mov	r9, r1
 801818c:	462b      	mov	r3, r5
 801818e:	4620      	mov	r0, r4
 8018190:	4629      	mov	r1, r5
 8018192:	f7ec fa13 	bl	80045bc <__aeabi_dmul>
 8018196:	4602      	mov	r2, r0
 8018198:	460b      	mov	r3, r1
 801819a:	4640      	mov	r0, r8
 801819c:	4649      	mov	r1, r9
 801819e:	f7ec fa0d 	bl	80045bc <__aeabi_dmul>
 80181a2:	a33f      	add	r3, pc, #252	; (adr r3, 80182a0 <__ieee754_pow+0x3e0>)
 80181a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181a8:	f7ec fa08 	bl	80045bc <__aeabi_dmul>
 80181ac:	4602      	mov	r2, r0
 80181ae:	460b      	mov	r3, r1
 80181b0:	4650      	mov	r0, sl
 80181b2:	4659      	mov	r1, fp
 80181b4:	f7ec f84a 	bl	800424c <__aeabi_dsub>
 80181b8:	4602      	mov	r2, r0
 80181ba:	460b      	mov	r3, r1
 80181bc:	4680      	mov	r8, r0
 80181be:	4689      	mov	r9, r1
 80181c0:	4630      	mov	r0, r6
 80181c2:	4639      	mov	r1, r7
 80181c4:	f7ec f844 	bl	8004250 <__adddf3>
 80181c8:	2000      	movs	r0, #0
 80181ca:	4632      	mov	r2, r6
 80181cc:	463b      	mov	r3, r7
 80181ce:	4604      	mov	r4, r0
 80181d0:	460d      	mov	r5, r1
 80181d2:	f7ec f83b 	bl	800424c <__aeabi_dsub>
 80181d6:	4602      	mov	r2, r0
 80181d8:	460b      	mov	r3, r1
 80181da:	4640      	mov	r0, r8
 80181dc:	4649      	mov	r1, r9
 80181de:	f7ec f835 	bl	800424c <__aeabi_dsub>
 80181e2:	9b04      	ldr	r3, [sp, #16]
 80181e4:	9a06      	ldr	r2, [sp, #24]
 80181e6:	3b01      	subs	r3, #1
 80181e8:	4313      	orrs	r3, r2
 80181ea:	4682      	mov	sl, r0
 80181ec:	468b      	mov	fp, r1
 80181ee:	f040 81e7 	bne.w	80185c0 <__ieee754_pow+0x700>
 80181f2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80182a8 <__ieee754_pow+0x3e8>
 80181f6:	eeb0 8a47 	vmov.f32	s16, s14
 80181fa:	eef0 8a67 	vmov.f32	s17, s15
 80181fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8018202:	2600      	movs	r6, #0
 8018204:	4632      	mov	r2, r6
 8018206:	463b      	mov	r3, r7
 8018208:	e9dd 0100 	ldrd	r0, r1, [sp]
 801820c:	f7ec f81e 	bl	800424c <__aeabi_dsub>
 8018210:	4622      	mov	r2, r4
 8018212:	462b      	mov	r3, r5
 8018214:	f7ec f9d2 	bl	80045bc <__aeabi_dmul>
 8018218:	e9dd 2300 	ldrd	r2, r3, [sp]
 801821c:	4680      	mov	r8, r0
 801821e:	4689      	mov	r9, r1
 8018220:	4650      	mov	r0, sl
 8018222:	4659      	mov	r1, fp
 8018224:	f7ec f9ca 	bl	80045bc <__aeabi_dmul>
 8018228:	4602      	mov	r2, r0
 801822a:	460b      	mov	r3, r1
 801822c:	4640      	mov	r0, r8
 801822e:	4649      	mov	r1, r9
 8018230:	f7ec f80e 	bl	8004250 <__adddf3>
 8018234:	4632      	mov	r2, r6
 8018236:	463b      	mov	r3, r7
 8018238:	4680      	mov	r8, r0
 801823a:	4689      	mov	r9, r1
 801823c:	4620      	mov	r0, r4
 801823e:	4629      	mov	r1, r5
 8018240:	f7ec f9bc 	bl	80045bc <__aeabi_dmul>
 8018244:	460b      	mov	r3, r1
 8018246:	4604      	mov	r4, r0
 8018248:	460d      	mov	r5, r1
 801824a:	4602      	mov	r2, r0
 801824c:	4649      	mov	r1, r9
 801824e:	4640      	mov	r0, r8
 8018250:	f7eb fffe 	bl	8004250 <__adddf3>
 8018254:	4b19      	ldr	r3, [pc, #100]	; (80182bc <__ieee754_pow+0x3fc>)
 8018256:	4299      	cmp	r1, r3
 8018258:	ec45 4b19 	vmov	d9, r4, r5
 801825c:	4606      	mov	r6, r0
 801825e:	460f      	mov	r7, r1
 8018260:	468b      	mov	fp, r1
 8018262:	f340 82f0 	ble.w	8018846 <__ieee754_pow+0x986>
 8018266:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801826a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801826e:	4303      	orrs	r3, r0
 8018270:	f000 81e4 	beq.w	801863c <__ieee754_pow+0x77c>
 8018274:	ec51 0b18 	vmov	r0, r1, d8
 8018278:	2200      	movs	r2, #0
 801827a:	2300      	movs	r3, #0
 801827c:	f7ec fc10 	bl	8004aa0 <__aeabi_dcmplt>
 8018280:	3800      	subs	r0, #0
 8018282:	bf18      	it	ne
 8018284:	2001      	movne	r0, #1
 8018286:	e72b      	b.n	80180e0 <__ieee754_pow+0x220>
 8018288:	60000000 	.word	0x60000000
 801828c:	3ff71547 	.word	0x3ff71547
 8018290:	f85ddf44 	.word	0xf85ddf44
 8018294:	3e54ae0b 	.word	0x3e54ae0b
 8018298:	55555555 	.word	0x55555555
 801829c:	3fd55555 	.word	0x3fd55555
 80182a0:	652b82fe 	.word	0x652b82fe
 80182a4:	3ff71547 	.word	0x3ff71547
 80182a8:	00000000 	.word	0x00000000
 80182ac:	bff00000 	.word	0xbff00000
 80182b0:	3ff00000 	.word	0x3ff00000
 80182b4:	3fd00000 	.word	0x3fd00000
 80182b8:	3fe00000 	.word	0x3fe00000
 80182bc:	408fffff 	.word	0x408fffff
 80182c0:	4bd5      	ldr	r3, [pc, #852]	; (8018618 <__ieee754_pow+0x758>)
 80182c2:	402b      	ands	r3, r5
 80182c4:	2200      	movs	r2, #0
 80182c6:	b92b      	cbnz	r3, 80182d4 <__ieee754_pow+0x414>
 80182c8:	4bd4      	ldr	r3, [pc, #848]	; (801861c <__ieee754_pow+0x75c>)
 80182ca:	f7ec f977 	bl	80045bc <__aeabi_dmul>
 80182ce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80182d2:	460c      	mov	r4, r1
 80182d4:	1523      	asrs	r3, r4, #20
 80182d6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80182da:	4413      	add	r3, r2
 80182dc:	9305      	str	r3, [sp, #20]
 80182de:	4bd0      	ldr	r3, [pc, #832]	; (8018620 <__ieee754_pow+0x760>)
 80182e0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80182e4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80182e8:	429c      	cmp	r4, r3
 80182ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80182ee:	dd08      	ble.n	8018302 <__ieee754_pow+0x442>
 80182f0:	4bcc      	ldr	r3, [pc, #816]	; (8018624 <__ieee754_pow+0x764>)
 80182f2:	429c      	cmp	r4, r3
 80182f4:	f340 8162 	ble.w	80185bc <__ieee754_pow+0x6fc>
 80182f8:	9b05      	ldr	r3, [sp, #20]
 80182fa:	3301      	adds	r3, #1
 80182fc:	9305      	str	r3, [sp, #20]
 80182fe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8018302:	2400      	movs	r4, #0
 8018304:	00e3      	lsls	r3, r4, #3
 8018306:	9307      	str	r3, [sp, #28]
 8018308:	4bc7      	ldr	r3, [pc, #796]	; (8018628 <__ieee754_pow+0x768>)
 801830a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801830e:	ed93 7b00 	vldr	d7, [r3]
 8018312:	4629      	mov	r1, r5
 8018314:	ec53 2b17 	vmov	r2, r3, d7
 8018318:	eeb0 9a47 	vmov.f32	s18, s14
 801831c:	eef0 9a67 	vmov.f32	s19, s15
 8018320:	4682      	mov	sl, r0
 8018322:	f7eb ff93 	bl	800424c <__aeabi_dsub>
 8018326:	4652      	mov	r2, sl
 8018328:	4606      	mov	r6, r0
 801832a:	460f      	mov	r7, r1
 801832c:	462b      	mov	r3, r5
 801832e:	ec51 0b19 	vmov	r0, r1, d9
 8018332:	f7eb ff8d 	bl	8004250 <__adddf3>
 8018336:	4602      	mov	r2, r0
 8018338:	460b      	mov	r3, r1
 801833a:	2000      	movs	r0, #0
 801833c:	49bb      	ldr	r1, [pc, #748]	; (801862c <__ieee754_pow+0x76c>)
 801833e:	f7ec fa67 	bl	8004810 <__aeabi_ddiv>
 8018342:	ec41 0b1a 	vmov	d10, r0, r1
 8018346:	4602      	mov	r2, r0
 8018348:	460b      	mov	r3, r1
 801834a:	4630      	mov	r0, r6
 801834c:	4639      	mov	r1, r7
 801834e:	f7ec f935 	bl	80045bc <__aeabi_dmul>
 8018352:	2300      	movs	r3, #0
 8018354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018358:	9302      	str	r3, [sp, #8]
 801835a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801835e:	46ab      	mov	fp, r5
 8018360:	106d      	asrs	r5, r5, #1
 8018362:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8018366:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801836a:	ec41 0b18 	vmov	d8, r0, r1
 801836e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8018372:	2200      	movs	r2, #0
 8018374:	4640      	mov	r0, r8
 8018376:	4649      	mov	r1, r9
 8018378:	4614      	mov	r4, r2
 801837a:	461d      	mov	r5, r3
 801837c:	f7ec f91e 	bl	80045bc <__aeabi_dmul>
 8018380:	4602      	mov	r2, r0
 8018382:	460b      	mov	r3, r1
 8018384:	4630      	mov	r0, r6
 8018386:	4639      	mov	r1, r7
 8018388:	f7eb ff60 	bl	800424c <__aeabi_dsub>
 801838c:	ec53 2b19 	vmov	r2, r3, d9
 8018390:	4606      	mov	r6, r0
 8018392:	460f      	mov	r7, r1
 8018394:	4620      	mov	r0, r4
 8018396:	4629      	mov	r1, r5
 8018398:	f7eb ff58 	bl	800424c <__aeabi_dsub>
 801839c:	4602      	mov	r2, r0
 801839e:	460b      	mov	r3, r1
 80183a0:	4650      	mov	r0, sl
 80183a2:	4659      	mov	r1, fp
 80183a4:	f7eb ff52 	bl	800424c <__aeabi_dsub>
 80183a8:	4642      	mov	r2, r8
 80183aa:	464b      	mov	r3, r9
 80183ac:	f7ec f906 	bl	80045bc <__aeabi_dmul>
 80183b0:	4602      	mov	r2, r0
 80183b2:	460b      	mov	r3, r1
 80183b4:	4630      	mov	r0, r6
 80183b6:	4639      	mov	r1, r7
 80183b8:	f7eb ff48 	bl	800424c <__aeabi_dsub>
 80183bc:	ec53 2b1a 	vmov	r2, r3, d10
 80183c0:	f7ec f8fc 	bl	80045bc <__aeabi_dmul>
 80183c4:	ec53 2b18 	vmov	r2, r3, d8
 80183c8:	ec41 0b19 	vmov	d9, r0, r1
 80183cc:	ec51 0b18 	vmov	r0, r1, d8
 80183d0:	f7ec f8f4 	bl	80045bc <__aeabi_dmul>
 80183d4:	a37c      	add	r3, pc, #496	; (adr r3, 80185c8 <__ieee754_pow+0x708>)
 80183d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183da:	4604      	mov	r4, r0
 80183dc:	460d      	mov	r5, r1
 80183de:	f7ec f8ed 	bl	80045bc <__aeabi_dmul>
 80183e2:	a37b      	add	r3, pc, #492	; (adr r3, 80185d0 <__ieee754_pow+0x710>)
 80183e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183e8:	f7eb ff32 	bl	8004250 <__adddf3>
 80183ec:	4622      	mov	r2, r4
 80183ee:	462b      	mov	r3, r5
 80183f0:	f7ec f8e4 	bl	80045bc <__aeabi_dmul>
 80183f4:	a378      	add	r3, pc, #480	; (adr r3, 80185d8 <__ieee754_pow+0x718>)
 80183f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183fa:	f7eb ff29 	bl	8004250 <__adddf3>
 80183fe:	4622      	mov	r2, r4
 8018400:	462b      	mov	r3, r5
 8018402:	f7ec f8db 	bl	80045bc <__aeabi_dmul>
 8018406:	a376      	add	r3, pc, #472	; (adr r3, 80185e0 <__ieee754_pow+0x720>)
 8018408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801840c:	f7eb ff20 	bl	8004250 <__adddf3>
 8018410:	4622      	mov	r2, r4
 8018412:	462b      	mov	r3, r5
 8018414:	f7ec f8d2 	bl	80045bc <__aeabi_dmul>
 8018418:	a373      	add	r3, pc, #460	; (adr r3, 80185e8 <__ieee754_pow+0x728>)
 801841a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801841e:	f7eb ff17 	bl	8004250 <__adddf3>
 8018422:	4622      	mov	r2, r4
 8018424:	462b      	mov	r3, r5
 8018426:	f7ec f8c9 	bl	80045bc <__aeabi_dmul>
 801842a:	a371      	add	r3, pc, #452	; (adr r3, 80185f0 <__ieee754_pow+0x730>)
 801842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018430:	f7eb ff0e 	bl	8004250 <__adddf3>
 8018434:	4622      	mov	r2, r4
 8018436:	4606      	mov	r6, r0
 8018438:	460f      	mov	r7, r1
 801843a:	462b      	mov	r3, r5
 801843c:	4620      	mov	r0, r4
 801843e:	4629      	mov	r1, r5
 8018440:	f7ec f8bc 	bl	80045bc <__aeabi_dmul>
 8018444:	4602      	mov	r2, r0
 8018446:	460b      	mov	r3, r1
 8018448:	4630      	mov	r0, r6
 801844a:	4639      	mov	r1, r7
 801844c:	f7ec f8b6 	bl	80045bc <__aeabi_dmul>
 8018450:	4642      	mov	r2, r8
 8018452:	4604      	mov	r4, r0
 8018454:	460d      	mov	r5, r1
 8018456:	464b      	mov	r3, r9
 8018458:	ec51 0b18 	vmov	r0, r1, d8
 801845c:	f7eb fef8 	bl	8004250 <__adddf3>
 8018460:	ec53 2b19 	vmov	r2, r3, d9
 8018464:	f7ec f8aa 	bl	80045bc <__aeabi_dmul>
 8018468:	4622      	mov	r2, r4
 801846a:	462b      	mov	r3, r5
 801846c:	f7eb fef0 	bl	8004250 <__adddf3>
 8018470:	4642      	mov	r2, r8
 8018472:	4682      	mov	sl, r0
 8018474:	468b      	mov	fp, r1
 8018476:	464b      	mov	r3, r9
 8018478:	4640      	mov	r0, r8
 801847a:	4649      	mov	r1, r9
 801847c:	f7ec f89e 	bl	80045bc <__aeabi_dmul>
 8018480:	4b6b      	ldr	r3, [pc, #428]	; (8018630 <__ieee754_pow+0x770>)
 8018482:	2200      	movs	r2, #0
 8018484:	4606      	mov	r6, r0
 8018486:	460f      	mov	r7, r1
 8018488:	f7eb fee2 	bl	8004250 <__adddf3>
 801848c:	4652      	mov	r2, sl
 801848e:	465b      	mov	r3, fp
 8018490:	f7eb fede 	bl	8004250 <__adddf3>
 8018494:	2000      	movs	r0, #0
 8018496:	4604      	mov	r4, r0
 8018498:	460d      	mov	r5, r1
 801849a:	4602      	mov	r2, r0
 801849c:	460b      	mov	r3, r1
 801849e:	4640      	mov	r0, r8
 80184a0:	4649      	mov	r1, r9
 80184a2:	f7ec f88b 	bl	80045bc <__aeabi_dmul>
 80184a6:	4b62      	ldr	r3, [pc, #392]	; (8018630 <__ieee754_pow+0x770>)
 80184a8:	4680      	mov	r8, r0
 80184aa:	4689      	mov	r9, r1
 80184ac:	2200      	movs	r2, #0
 80184ae:	4620      	mov	r0, r4
 80184b0:	4629      	mov	r1, r5
 80184b2:	f7eb fecb 	bl	800424c <__aeabi_dsub>
 80184b6:	4632      	mov	r2, r6
 80184b8:	463b      	mov	r3, r7
 80184ba:	f7eb fec7 	bl	800424c <__aeabi_dsub>
 80184be:	4602      	mov	r2, r0
 80184c0:	460b      	mov	r3, r1
 80184c2:	4650      	mov	r0, sl
 80184c4:	4659      	mov	r1, fp
 80184c6:	f7eb fec1 	bl	800424c <__aeabi_dsub>
 80184ca:	ec53 2b18 	vmov	r2, r3, d8
 80184ce:	f7ec f875 	bl	80045bc <__aeabi_dmul>
 80184d2:	4622      	mov	r2, r4
 80184d4:	4606      	mov	r6, r0
 80184d6:	460f      	mov	r7, r1
 80184d8:	462b      	mov	r3, r5
 80184da:	ec51 0b19 	vmov	r0, r1, d9
 80184de:	f7ec f86d 	bl	80045bc <__aeabi_dmul>
 80184e2:	4602      	mov	r2, r0
 80184e4:	460b      	mov	r3, r1
 80184e6:	4630      	mov	r0, r6
 80184e8:	4639      	mov	r1, r7
 80184ea:	f7eb feb1 	bl	8004250 <__adddf3>
 80184ee:	4606      	mov	r6, r0
 80184f0:	460f      	mov	r7, r1
 80184f2:	4602      	mov	r2, r0
 80184f4:	460b      	mov	r3, r1
 80184f6:	4640      	mov	r0, r8
 80184f8:	4649      	mov	r1, r9
 80184fa:	f7eb fea9 	bl	8004250 <__adddf3>
 80184fe:	a33e      	add	r3, pc, #248	; (adr r3, 80185f8 <__ieee754_pow+0x738>)
 8018500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018504:	2000      	movs	r0, #0
 8018506:	4604      	mov	r4, r0
 8018508:	460d      	mov	r5, r1
 801850a:	f7ec f857 	bl	80045bc <__aeabi_dmul>
 801850e:	4642      	mov	r2, r8
 8018510:	ec41 0b18 	vmov	d8, r0, r1
 8018514:	464b      	mov	r3, r9
 8018516:	4620      	mov	r0, r4
 8018518:	4629      	mov	r1, r5
 801851a:	f7eb fe97 	bl	800424c <__aeabi_dsub>
 801851e:	4602      	mov	r2, r0
 8018520:	460b      	mov	r3, r1
 8018522:	4630      	mov	r0, r6
 8018524:	4639      	mov	r1, r7
 8018526:	f7eb fe91 	bl	800424c <__aeabi_dsub>
 801852a:	a335      	add	r3, pc, #212	; (adr r3, 8018600 <__ieee754_pow+0x740>)
 801852c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018530:	f7ec f844 	bl	80045bc <__aeabi_dmul>
 8018534:	a334      	add	r3, pc, #208	; (adr r3, 8018608 <__ieee754_pow+0x748>)
 8018536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801853a:	4606      	mov	r6, r0
 801853c:	460f      	mov	r7, r1
 801853e:	4620      	mov	r0, r4
 8018540:	4629      	mov	r1, r5
 8018542:	f7ec f83b 	bl	80045bc <__aeabi_dmul>
 8018546:	4602      	mov	r2, r0
 8018548:	460b      	mov	r3, r1
 801854a:	4630      	mov	r0, r6
 801854c:	4639      	mov	r1, r7
 801854e:	f7eb fe7f 	bl	8004250 <__adddf3>
 8018552:	9a07      	ldr	r2, [sp, #28]
 8018554:	4b37      	ldr	r3, [pc, #220]	; (8018634 <__ieee754_pow+0x774>)
 8018556:	4413      	add	r3, r2
 8018558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801855c:	f7eb fe78 	bl	8004250 <__adddf3>
 8018560:	4682      	mov	sl, r0
 8018562:	9805      	ldr	r0, [sp, #20]
 8018564:	468b      	mov	fp, r1
 8018566:	f7eb ffbf 	bl	80044e8 <__aeabi_i2d>
 801856a:	9a07      	ldr	r2, [sp, #28]
 801856c:	4b32      	ldr	r3, [pc, #200]	; (8018638 <__ieee754_pow+0x778>)
 801856e:	4413      	add	r3, r2
 8018570:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018574:	4606      	mov	r6, r0
 8018576:	460f      	mov	r7, r1
 8018578:	4652      	mov	r2, sl
 801857a:	465b      	mov	r3, fp
 801857c:	ec51 0b18 	vmov	r0, r1, d8
 8018580:	f7eb fe66 	bl	8004250 <__adddf3>
 8018584:	4642      	mov	r2, r8
 8018586:	464b      	mov	r3, r9
 8018588:	f7eb fe62 	bl	8004250 <__adddf3>
 801858c:	4632      	mov	r2, r6
 801858e:	463b      	mov	r3, r7
 8018590:	f7eb fe5e 	bl	8004250 <__adddf3>
 8018594:	2000      	movs	r0, #0
 8018596:	4632      	mov	r2, r6
 8018598:	463b      	mov	r3, r7
 801859a:	4604      	mov	r4, r0
 801859c:	460d      	mov	r5, r1
 801859e:	f7eb fe55 	bl	800424c <__aeabi_dsub>
 80185a2:	4642      	mov	r2, r8
 80185a4:	464b      	mov	r3, r9
 80185a6:	f7eb fe51 	bl	800424c <__aeabi_dsub>
 80185aa:	ec53 2b18 	vmov	r2, r3, d8
 80185ae:	f7eb fe4d 	bl	800424c <__aeabi_dsub>
 80185b2:	4602      	mov	r2, r0
 80185b4:	460b      	mov	r3, r1
 80185b6:	4650      	mov	r0, sl
 80185b8:	4659      	mov	r1, fp
 80185ba:	e610      	b.n	80181de <__ieee754_pow+0x31e>
 80185bc:	2401      	movs	r4, #1
 80185be:	e6a1      	b.n	8018304 <__ieee754_pow+0x444>
 80185c0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8018610 <__ieee754_pow+0x750>
 80185c4:	e617      	b.n	80181f6 <__ieee754_pow+0x336>
 80185c6:	bf00      	nop
 80185c8:	4a454eef 	.word	0x4a454eef
 80185cc:	3fca7e28 	.word	0x3fca7e28
 80185d0:	93c9db65 	.word	0x93c9db65
 80185d4:	3fcd864a 	.word	0x3fcd864a
 80185d8:	a91d4101 	.word	0xa91d4101
 80185dc:	3fd17460 	.word	0x3fd17460
 80185e0:	518f264d 	.word	0x518f264d
 80185e4:	3fd55555 	.word	0x3fd55555
 80185e8:	db6fabff 	.word	0xdb6fabff
 80185ec:	3fdb6db6 	.word	0x3fdb6db6
 80185f0:	33333303 	.word	0x33333303
 80185f4:	3fe33333 	.word	0x3fe33333
 80185f8:	e0000000 	.word	0xe0000000
 80185fc:	3feec709 	.word	0x3feec709
 8018600:	dc3a03fd 	.word	0xdc3a03fd
 8018604:	3feec709 	.word	0x3feec709
 8018608:	145b01f5 	.word	0x145b01f5
 801860c:	be3e2fe0 	.word	0xbe3e2fe0
 8018610:	00000000 	.word	0x00000000
 8018614:	3ff00000 	.word	0x3ff00000
 8018618:	7ff00000 	.word	0x7ff00000
 801861c:	43400000 	.word	0x43400000
 8018620:	0003988e 	.word	0x0003988e
 8018624:	000bb679 	.word	0x000bb679
 8018628:	08018e78 	.word	0x08018e78
 801862c:	3ff00000 	.word	0x3ff00000
 8018630:	40080000 	.word	0x40080000
 8018634:	08018e98 	.word	0x08018e98
 8018638:	08018e88 	.word	0x08018e88
 801863c:	a3b3      	add	r3, pc, #716	; (adr r3, 801890c <__ieee754_pow+0xa4c>)
 801863e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018642:	4640      	mov	r0, r8
 8018644:	4649      	mov	r1, r9
 8018646:	f7eb fe03 	bl	8004250 <__adddf3>
 801864a:	4622      	mov	r2, r4
 801864c:	ec41 0b1a 	vmov	d10, r0, r1
 8018650:	462b      	mov	r3, r5
 8018652:	4630      	mov	r0, r6
 8018654:	4639      	mov	r1, r7
 8018656:	f7eb fdf9 	bl	800424c <__aeabi_dsub>
 801865a:	4602      	mov	r2, r0
 801865c:	460b      	mov	r3, r1
 801865e:	ec51 0b1a 	vmov	r0, r1, d10
 8018662:	f7ec fa3b 	bl	8004adc <__aeabi_dcmpgt>
 8018666:	2800      	cmp	r0, #0
 8018668:	f47f ae04 	bne.w	8018274 <__ieee754_pow+0x3b4>
 801866c:	4aa2      	ldr	r2, [pc, #648]	; (80188f8 <__ieee754_pow+0xa38>)
 801866e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018672:	4293      	cmp	r3, r2
 8018674:	f340 8107 	ble.w	8018886 <__ieee754_pow+0x9c6>
 8018678:	151b      	asrs	r3, r3, #20
 801867a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801867e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8018682:	fa4a fa03 	asr.w	sl, sl, r3
 8018686:	44da      	add	sl, fp
 8018688:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801868c:	489b      	ldr	r0, [pc, #620]	; (80188fc <__ieee754_pow+0xa3c>)
 801868e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8018692:	4108      	asrs	r0, r1
 8018694:	ea00 030a 	and.w	r3, r0, sl
 8018698:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801869c:	f1c1 0114 	rsb	r1, r1, #20
 80186a0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80186a4:	fa4a fa01 	asr.w	sl, sl, r1
 80186a8:	f1bb 0f00 	cmp.w	fp, #0
 80186ac:	f04f 0200 	mov.w	r2, #0
 80186b0:	4620      	mov	r0, r4
 80186b2:	4629      	mov	r1, r5
 80186b4:	bfb8      	it	lt
 80186b6:	f1ca 0a00 	rsblt	sl, sl, #0
 80186ba:	f7eb fdc7 	bl	800424c <__aeabi_dsub>
 80186be:	ec41 0b19 	vmov	d9, r0, r1
 80186c2:	4642      	mov	r2, r8
 80186c4:	464b      	mov	r3, r9
 80186c6:	ec51 0b19 	vmov	r0, r1, d9
 80186ca:	f7eb fdc1 	bl	8004250 <__adddf3>
 80186ce:	a37a      	add	r3, pc, #488	; (adr r3, 80188b8 <__ieee754_pow+0x9f8>)
 80186d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186d4:	2000      	movs	r0, #0
 80186d6:	4604      	mov	r4, r0
 80186d8:	460d      	mov	r5, r1
 80186da:	f7eb ff6f 	bl	80045bc <__aeabi_dmul>
 80186de:	ec53 2b19 	vmov	r2, r3, d9
 80186e2:	4606      	mov	r6, r0
 80186e4:	460f      	mov	r7, r1
 80186e6:	4620      	mov	r0, r4
 80186e8:	4629      	mov	r1, r5
 80186ea:	f7eb fdaf 	bl	800424c <__aeabi_dsub>
 80186ee:	4602      	mov	r2, r0
 80186f0:	460b      	mov	r3, r1
 80186f2:	4640      	mov	r0, r8
 80186f4:	4649      	mov	r1, r9
 80186f6:	f7eb fda9 	bl	800424c <__aeabi_dsub>
 80186fa:	a371      	add	r3, pc, #452	; (adr r3, 80188c0 <__ieee754_pow+0xa00>)
 80186fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018700:	f7eb ff5c 	bl	80045bc <__aeabi_dmul>
 8018704:	a370      	add	r3, pc, #448	; (adr r3, 80188c8 <__ieee754_pow+0xa08>)
 8018706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801870a:	4680      	mov	r8, r0
 801870c:	4689      	mov	r9, r1
 801870e:	4620      	mov	r0, r4
 8018710:	4629      	mov	r1, r5
 8018712:	f7eb ff53 	bl	80045bc <__aeabi_dmul>
 8018716:	4602      	mov	r2, r0
 8018718:	460b      	mov	r3, r1
 801871a:	4640      	mov	r0, r8
 801871c:	4649      	mov	r1, r9
 801871e:	f7eb fd97 	bl	8004250 <__adddf3>
 8018722:	4604      	mov	r4, r0
 8018724:	460d      	mov	r5, r1
 8018726:	4602      	mov	r2, r0
 8018728:	460b      	mov	r3, r1
 801872a:	4630      	mov	r0, r6
 801872c:	4639      	mov	r1, r7
 801872e:	f7eb fd8f 	bl	8004250 <__adddf3>
 8018732:	4632      	mov	r2, r6
 8018734:	463b      	mov	r3, r7
 8018736:	4680      	mov	r8, r0
 8018738:	4689      	mov	r9, r1
 801873a:	f7eb fd87 	bl	800424c <__aeabi_dsub>
 801873e:	4602      	mov	r2, r0
 8018740:	460b      	mov	r3, r1
 8018742:	4620      	mov	r0, r4
 8018744:	4629      	mov	r1, r5
 8018746:	f7eb fd81 	bl	800424c <__aeabi_dsub>
 801874a:	4642      	mov	r2, r8
 801874c:	4606      	mov	r6, r0
 801874e:	460f      	mov	r7, r1
 8018750:	464b      	mov	r3, r9
 8018752:	4640      	mov	r0, r8
 8018754:	4649      	mov	r1, r9
 8018756:	f7eb ff31 	bl	80045bc <__aeabi_dmul>
 801875a:	a35d      	add	r3, pc, #372	; (adr r3, 80188d0 <__ieee754_pow+0xa10>)
 801875c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018760:	4604      	mov	r4, r0
 8018762:	460d      	mov	r5, r1
 8018764:	f7eb ff2a 	bl	80045bc <__aeabi_dmul>
 8018768:	a35b      	add	r3, pc, #364	; (adr r3, 80188d8 <__ieee754_pow+0xa18>)
 801876a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801876e:	f7eb fd6d 	bl	800424c <__aeabi_dsub>
 8018772:	4622      	mov	r2, r4
 8018774:	462b      	mov	r3, r5
 8018776:	f7eb ff21 	bl	80045bc <__aeabi_dmul>
 801877a:	a359      	add	r3, pc, #356	; (adr r3, 80188e0 <__ieee754_pow+0xa20>)
 801877c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018780:	f7eb fd66 	bl	8004250 <__adddf3>
 8018784:	4622      	mov	r2, r4
 8018786:	462b      	mov	r3, r5
 8018788:	f7eb ff18 	bl	80045bc <__aeabi_dmul>
 801878c:	a356      	add	r3, pc, #344	; (adr r3, 80188e8 <__ieee754_pow+0xa28>)
 801878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018792:	f7eb fd5b 	bl	800424c <__aeabi_dsub>
 8018796:	4622      	mov	r2, r4
 8018798:	462b      	mov	r3, r5
 801879a:	f7eb ff0f 	bl	80045bc <__aeabi_dmul>
 801879e:	a354      	add	r3, pc, #336	; (adr r3, 80188f0 <__ieee754_pow+0xa30>)
 80187a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187a4:	f7eb fd54 	bl	8004250 <__adddf3>
 80187a8:	4622      	mov	r2, r4
 80187aa:	462b      	mov	r3, r5
 80187ac:	f7eb ff06 	bl	80045bc <__aeabi_dmul>
 80187b0:	4602      	mov	r2, r0
 80187b2:	460b      	mov	r3, r1
 80187b4:	4640      	mov	r0, r8
 80187b6:	4649      	mov	r1, r9
 80187b8:	f7eb fd48 	bl	800424c <__aeabi_dsub>
 80187bc:	4604      	mov	r4, r0
 80187be:	460d      	mov	r5, r1
 80187c0:	4602      	mov	r2, r0
 80187c2:	460b      	mov	r3, r1
 80187c4:	4640      	mov	r0, r8
 80187c6:	4649      	mov	r1, r9
 80187c8:	f7eb fef8 	bl	80045bc <__aeabi_dmul>
 80187cc:	2200      	movs	r2, #0
 80187ce:	ec41 0b19 	vmov	d9, r0, r1
 80187d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80187d6:	4620      	mov	r0, r4
 80187d8:	4629      	mov	r1, r5
 80187da:	f7eb fd37 	bl	800424c <__aeabi_dsub>
 80187de:	4602      	mov	r2, r0
 80187e0:	460b      	mov	r3, r1
 80187e2:	ec51 0b19 	vmov	r0, r1, d9
 80187e6:	f7ec f813 	bl	8004810 <__aeabi_ddiv>
 80187ea:	4632      	mov	r2, r6
 80187ec:	4604      	mov	r4, r0
 80187ee:	460d      	mov	r5, r1
 80187f0:	463b      	mov	r3, r7
 80187f2:	4640      	mov	r0, r8
 80187f4:	4649      	mov	r1, r9
 80187f6:	f7eb fee1 	bl	80045bc <__aeabi_dmul>
 80187fa:	4632      	mov	r2, r6
 80187fc:	463b      	mov	r3, r7
 80187fe:	f7eb fd27 	bl	8004250 <__adddf3>
 8018802:	4602      	mov	r2, r0
 8018804:	460b      	mov	r3, r1
 8018806:	4620      	mov	r0, r4
 8018808:	4629      	mov	r1, r5
 801880a:	f7eb fd1f 	bl	800424c <__aeabi_dsub>
 801880e:	4642      	mov	r2, r8
 8018810:	464b      	mov	r3, r9
 8018812:	f7eb fd1b 	bl	800424c <__aeabi_dsub>
 8018816:	460b      	mov	r3, r1
 8018818:	4602      	mov	r2, r0
 801881a:	4939      	ldr	r1, [pc, #228]	; (8018900 <__ieee754_pow+0xa40>)
 801881c:	2000      	movs	r0, #0
 801881e:	f7eb fd15 	bl	800424c <__aeabi_dsub>
 8018822:	ec41 0b10 	vmov	d0, r0, r1
 8018826:	ee10 3a90 	vmov	r3, s1
 801882a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801882e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8018832:	da2b      	bge.n	801888c <__ieee754_pow+0x9cc>
 8018834:	4650      	mov	r0, sl
 8018836:	f000 f877 	bl	8018928 <scalbn>
 801883a:	ec51 0b10 	vmov	r0, r1, d0
 801883e:	ec53 2b18 	vmov	r2, r3, d8
 8018842:	f7ff bbee 	b.w	8018022 <__ieee754_pow+0x162>
 8018846:	4b2f      	ldr	r3, [pc, #188]	; (8018904 <__ieee754_pow+0xa44>)
 8018848:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801884c:	429e      	cmp	r6, r3
 801884e:	f77f af0d 	ble.w	801866c <__ieee754_pow+0x7ac>
 8018852:	4b2d      	ldr	r3, [pc, #180]	; (8018908 <__ieee754_pow+0xa48>)
 8018854:	440b      	add	r3, r1
 8018856:	4303      	orrs	r3, r0
 8018858:	d009      	beq.n	801886e <__ieee754_pow+0x9ae>
 801885a:	ec51 0b18 	vmov	r0, r1, d8
 801885e:	2200      	movs	r2, #0
 8018860:	2300      	movs	r3, #0
 8018862:	f7ec f91d 	bl	8004aa0 <__aeabi_dcmplt>
 8018866:	3800      	subs	r0, #0
 8018868:	bf18      	it	ne
 801886a:	2001      	movne	r0, #1
 801886c:	e448      	b.n	8018100 <__ieee754_pow+0x240>
 801886e:	4622      	mov	r2, r4
 8018870:	462b      	mov	r3, r5
 8018872:	f7eb fceb 	bl	800424c <__aeabi_dsub>
 8018876:	4642      	mov	r2, r8
 8018878:	464b      	mov	r3, r9
 801887a:	f7ec f925 	bl	8004ac8 <__aeabi_dcmpge>
 801887e:	2800      	cmp	r0, #0
 8018880:	f43f aef4 	beq.w	801866c <__ieee754_pow+0x7ac>
 8018884:	e7e9      	b.n	801885a <__ieee754_pow+0x99a>
 8018886:	f04f 0a00 	mov.w	sl, #0
 801888a:	e71a      	b.n	80186c2 <__ieee754_pow+0x802>
 801888c:	ec51 0b10 	vmov	r0, r1, d0
 8018890:	4619      	mov	r1, r3
 8018892:	e7d4      	b.n	801883e <__ieee754_pow+0x97e>
 8018894:	491a      	ldr	r1, [pc, #104]	; (8018900 <__ieee754_pow+0xa40>)
 8018896:	2000      	movs	r0, #0
 8018898:	f7ff bb31 	b.w	8017efe <__ieee754_pow+0x3e>
 801889c:	2000      	movs	r0, #0
 801889e:	2100      	movs	r1, #0
 80188a0:	f7ff bb2d 	b.w	8017efe <__ieee754_pow+0x3e>
 80188a4:	4630      	mov	r0, r6
 80188a6:	4639      	mov	r1, r7
 80188a8:	f7ff bb29 	b.w	8017efe <__ieee754_pow+0x3e>
 80188ac:	9204      	str	r2, [sp, #16]
 80188ae:	f7ff bb7b 	b.w	8017fa8 <__ieee754_pow+0xe8>
 80188b2:	2300      	movs	r3, #0
 80188b4:	f7ff bb65 	b.w	8017f82 <__ieee754_pow+0xc2>
 80188b8:	00000000 	.word	0x00000000
 80188bc:	3fe62e43 	.word	0x3fe62e43
 80188c0:	fefa39ef 	.word	0xfefa39ef
 80188c4:	3fe62e42 	.word	0x3fe62e42
 80188c8:	0ca86c39 	.word	0x0ca86c39
 80188cc:	be205c61 	.word	0xbe205c61
 80188d0:	72bea4d0 	.word	0x72bea4d0
 80188d4:	3e663769 	.word	0x3e663769
 80188d8:	c5d26bf1 	.word	0xc5d26bf1
 80188dc:	3ebbbd41 	.word	0x3ebbbd41
 80188e0:	af25de2c 	.word	0xaf25de2c
 80188e4:	3f11566a 	.word	0x3f11566a
 80188e8:	16bebd93 	.word	0x16bebd93
 80188ec:	3f66c16c 	.word	0x3f66c16c
 80188f0:	5555553e 	.word	0x5555553e
 80188f4:	3fc55555 	.word	0x3fc55555
 80188f8:	3fe00000 	.word	0x3fe00000
 80188fc:	fff00000 	.word	0xfff00000
 8018900:	3ff00000 	.word	0x3ff00000
 8018904:	4090cbff 	.word	0x4090cbff
 8018908:	3f6f3400 	.word	0x3f6f3400
 801890c:	652b82fe 	.word	0x652b82fe
 8018910:	3c971547 	.word	0x3c971547

08018914 <fabs>:
 8018914:	ec51 0b10 	vmov	r0, r1, d0
 8018918:	ee10 2a10 	vmov	r2, s0
 801891c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8018920:	ec43 2b10 	vmov	d0, r2, r3
 8018924:	4770      	bx	lr
	...

08018928 <scalbn>:
 8018928:	b570      	push	{r4, r5, r6, lr}
 801892a:	ec55 4b10 	vmov	r4, r5, d0
 801892e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8018932:	4606      	mov	r6, r0
 8018934:	462b      	mov	r3, r5
 8018936:	b999      	cbnz	r1, 8018960 <scalbn+0x38>
 8018938:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801893c:	4323      	orrs	r3, r4
 801893e:	d03f      	beq.n	80189c0 <scalbn+0x98>
 8018940:	4b35      	ldr	r3, [pc, #212]	; (8018a18 <scalbn+0xf0>)
 8018942:	4629      	mov	r1, r5
 8018944:	ee10 0a10 	vmov	r0, s0
 8018948:	2200      	movs	r2, #0
 801894a:	f7eb fe37 	bl	80045bc <__aeabi_dmul>
 801894e:	4b33      	ldr	r3, [pc, #204]	; (8018a1c <scalbn+0xf4>)
 8018950:	429e      	cmp	r6, r3
 8018952:	4604      	mov	r4, r0
 8018954:	460d      	mov	r5, r1
 8018956:	da10      	bge.n	801897a <scalbn+0x52>
 8018958:	a327      	add	r3, pc, #156	; (adr r3, 80189f8 <scalbn+0xd0>)
 801895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801895e:	e01f      	b.n	80189a0 <scalbn+0x78>
 8018960:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8018964:	4291      	cmp	r1, r2
 8018966:	d10c      	bne.n	8018982 <scalbn+0x5a>
 8018968:	ee10 2a10 	vmov	r2, s0
 801896c:	4620      	mov	r0, r4
 801896e:	4629      	mov	r1, r5
 8018970:	f7eb fc6e 	bl	8004250 <__adddf3>
 8018974:	4604      	mov	r4, r0
 8018976:	460d      	mov	r5, r1
 8018978:	e022      	b.n	80189c0 <scalbn+0x98>
 801897a:	460b      	mov	r3, r1
 801897c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8018980:	3936      	subs	r1, #54	; 0x36
 8018982:	f24c 3250 	movw	r2, #50000	; 0xc350
 8018986:	4296      	cmp	r6, r2
 8018988:	dd0d      	ble.n	80189a6 <scalbn+0x7e>
 801898a:	2d00      	cmp	r5, #0
 801898c:	a11c      	add	r1, pc, #112	; (adr r1, 8018a00 <scalbn+0xd8>)
 801898e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018992:	da02      	bge.n	801899a <scalbn+0x72>
 8018994:	a11c      	add	r1, pc, #112	; (adr r1, 8018a08 <scalbn+0xe0>)
 8018996:	e9d1 0100 	ldrd	r0, r1, [r1]
 801899a:	a319      	add	r3, pc, #100	; (adr r3, 8018a00 <scalbn+0xd8>)
 801899c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189a0:	f7eb fe0c 	bl	80045bc <__aeabi_dmul>
 80189a4:	e7e6      	b.n	8018974 <scalbn+0x4c>
 80189a6:	1872      	adds	r2, r6, r1
 80189a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80189ac:	428a      	cmp	r2, r1
 80189ae:	dcec      	bgt.n	801898a <scalbn+0x62>
 80189b0:	2a00      	cmp	r2, #0
 80189b2:	dd08      	ble.n	80189c6 <scalbn+0x9e>
 80189b4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80189b8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80189bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80189c0:	ec45 4b10 	vmov	d0, r4, r5
 80189c4:	bd70      	pop	{r4, r5, r6, pc}
 80189c6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80189ca:	da08      	bge.n	80189de <scalbn+0xb6>
 80189cc:	2d00      	cmp	r5, #0
 80189ce:	a10a      	add	r1, pc, #40	; (adr r1, 80189f8 <scalbn+0xd0>)
 80189d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80189d4:	dac0      	bge.n	8018958 <scalbn+0x30>
 80189d6:	a10e      	add	r1, pc, #56	; (adr r1, 8018a10 <scalbn+0xe8>)
 80189d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80189dc:	e7bc      	b.n	8018958 <scalbn+0x30>
 80189de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80189e2:	3236      	adds	r2, #54	; 0x36
 80189e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80189e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80189ec:	4620      	mov	r0, r4
 80189ee:	4b0c      	ldr	r3, [pc, #48]	; (8018a20 <scalbn+0xf8>)
 80189f0:	2200      	movs	r2, #0
 80189f2:	e7d5      	b.n	80189a0 <scalbn+0x78>
 80189f4:	f3af 8000 	nop.w
 80189f8:	c2f8f359 	.word	0xc2f8f359
 80189fc:	01a56e1f 	.word	0x01a56e1f
 8018a00:	8800759c 	.word	0x8800759c
 8018a04:	7e37e43c 	.word	0x7e37e43c
 8018a08:	8800759c 	.word	0x8800759c
 8018a0c:	fe37e43c 	.word	0xfe37e43c
 8018a10:	c2f8f359 	.word	0xc2f8f359
 8018a14:	81a56e1f 	.word	0x81a56e1f
 8018a18:	43500000 	.word	0x43500000
 8018a1c:	ffff3cb0 	.word	0xffff3cb0
 8018a20:	3c900000 	.word	0x3c900000

08018a24 <with_errno>:
 8018a24:	b570      	push	{r4, r5, r6, lr}
 8018a26:	4604      	mov	r4, r0
 8018a28:	460d      	mov	r5, r1
 8018a2a:	4616      	mov	r6, r2
 8018a2c:	f7ff f938 	bl	8017ca0 <__errno>
 8018a30:	4629      	mov	r1, r5
 8018a32:	6006      	str	r6, [r0, #0]
 8018a34:	4620      	mov	r0, r4
 8018a36:	bd70      	pop	{r4, r5, r6, pc}

08018a38 <xflow>:
 8018a38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018a3a:	4614      	mov	r4, r2
 8018a3c:	461d      	mov	r5, r3
 8018a3e:	b108      	cbz	r0, 8018a44 <xflow+0xc>
 8018a40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8018a44:	e9cd 2300 	strd	r2, r3, [sp]
 8018a48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018a4c:	4620      	mov	r0, r4
 8018a4e:	4629      	mov	r1, r5
 8018a50:	f7eb fdb4 	bl	80045bc <__aeabi_dmul>
 8018a54:	2222      	movs	r2, #34	; 0x22
 8018a56:	b003      	add	sp, #12
 8018a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018a5c:	f7ff bfe2 	b.w	8018a24 <with_errno>

08018a60 <__math_uflow>:
 8018a60:	b508      	push	{r3, lr}
 8018a62:	2200      	movs	r2, #0
 8018a64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8018a68:	f7ff ffe6 	bl	8018a38 <xflow>
 8018a6c:	ec41 0b10 	vmov	d0, r0, r1
 8018a70:	bd08      	pop	{r3, pc}

08018a72 <__math_oflow>:
 8018a72:	b508      	push	{r3, lr}
 8018a74:	2200      	movs	r2, #0
 8018a76:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8018a7a:	f7ff ffdd 	bl	8018a38 <xflow>
 8018a7e:	ec41 0b10 	vmov	d0, r0, r1
 8018a82:	bd08      	pop	{r3, pc}

08018a84 <__ieee754_sqrt>:
 8018a84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a88:	ec55 4b10 	vmov	r4, r5, d0
 8018a8c:	4e67      	ldr	r6, [pc, #412]	; (8018c2c <__ieee754_sqrt+0x1a8>)
 8018a8e:	43ae      	bics	r6, r5
 8018a90:	ee10 0a10 	vmov	r0, s0
 8018a94:	ee10 2a10 	vmov	r2, s0
 8018a98:	4629      	mov	r1, r5
 8018a9a:	462b      	mov	r3, r5
 8018a9c:	d10d      	bne.n	8018aba <__ieee754_sqrt+0x36>
 8018a9e:	f7eb fd8d 	bl	80045bc <__aeabi_dmul>
 8018aa2:	4602      	mov	r2, r0
 8018aa4:	460b      	mov	r3, r1
 8018aa6:	4620      	mov	r0, r4
 8018aa8:	4629      	mov	r1, r5
 8018aaa:	f7eb fbd1 	bl	8004250 <__adddf3>
 8018aae:	4604      	mov	r4, r0
 8018ab0:	460d      	mov	r5, r1
 8018ab2:	ec45 4b10 	vmov	d0, r4, r5
 8018ab6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018aba:	2d00      	cmp	r5, #0
 8018abc:	dc0b      	bgt.n	8018ad6 <__ieee754_sqrt+0x52>
 8018abe:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8018ac2:	4326      	orrs	r6, r4
 8018ac4:	d0f5      	beq.n	8018ab2 <__ieee754_sqrt+0x2e>
 8018ac6:	b135      	cbz	r5, 8018ad6 <__ieee754_sqrt+0x52>
 8018ac8:	f7eb fbc0 	bl	800424c <__aeabi_dsub>
 8018acc:	4602      	mov	r2, r0
 8018ace:	460b      	mov	r3, r1
 8018ad0:	f7eb fe9e 	bl	8004810 <__aeabi_ddiv>
 8018ad4:	e7eb      	b.n	8018aae <__ieee754_sqrt+0x2a>
 8018ad6:	1509      	asrs	r1, r1, #20
 8018ad8:	f000 808d 	beq.w	8018bf6 <__ieee754_sqrt+0x172>
 8018adc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018ae0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8018ae4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018ae8:	07c9      	lsls	r1, r1, #31
 8018aea:	bf5c      	itt	pl
 8018aec:	005b      	lslpl	r3, r3, #1
 8018aee:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8018af2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018af6:	bf58      	it	pl
 8018af8:	0052      	lslpl	r2, r2, #1
 8018afa:	2500      	movs	r5, #0
 8018afc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8018b00:	1076      	asrs	r6, r6, #1
 8018b02:	0052      	lsls	r2, r2, #1
 8018b04:	f04f 0e16 	mov.w	lr, #22
 8018b08:	46ac      	mov	ip, r5
 8018b0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8018b0e:	eb0c 0001 	add.w	r0, ip, r1
 8018b12:	4298      	cmp	r0, r3
 8018b14:	bfde      	ittt	le
 8018b16:	1a1b      	suble	r3, r3, r0
 8018b18:	eb00 0c01 	addle.w	ip, r0, r1
 8018b1c:	186d      	addle	r5, r5, r1
 8018b1e:	005b      	lsls	r3, r3, #1
 8018b20:	f1be 0e01 	subs.w	lr, lr, #1
 8018b24:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8018b28:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8018b2c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8018b30:	d1ed      	bne.n	8018b0e <__ieee754_sqrt+0x8a>
 8018b32:	4674      	mov	r4, lr
 8018b34:	2720      	movs	r7, #32
 8018b36:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8018b3a:	4563      	cmp	r3, ip
 8018b3c:	eb01 000e 	add.w	r0, r1, lr
 8018b40:	dc02      	bgt.n	8018b48 <__ieee754_sqrt+0xc4>
 8018b42:	d113      	bne.n	8018b6c <__ieee754_sqrt+0xe8>
 8018b44:	4290      	cmp	r0, r2
 8018b46:	d811      	bhi.n	8018b6c <__ieee754_sqrt+0xe8>
 8018b48:	2800      	cmp	r0, #0
 8018b4a:	eb00 0e01 	add.w	lr, r0, r1
 8018b4e:	da57      	bge.n	8018c00 <__ieee754_sqrt+0x17c>
 8018b50:	f1be 0f00 	cmp.w	lr, #0
 8018b54:	db54      	blt.n	8018c00 <__ieee754_sqrt+0x17c>
 8018b56:	f10c 0801 	add.w	r8, ip, #1
 8018b5a:	eba3 030c 	sub.w	r3, r3, ip
 8018b5e:	4290      	cmp	r0, r2
 8018b60:	bf88      	it	hi
 8018b62:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8018b66:	1a12      	subs	r2, r2, r0
 8018b68:	440c      	add	r4, r1
 8018b6a:	46c4      	mov	ip, r8
 8018b6c:	005b      	lsls	r3, r3, #1
 8018b6e:	3f01      	subs	r7, #1
 8018b70:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8018b74:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8018b78:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8018b7c:	d1dd      	bne.n	8018b3a <__ieee754_sqrt+0xb6>
 8018b7e:	4313      	orrs	r3, r2
 8018b80:	d01b      	beq.n	8018bba <__ieee754_sqrt+0x136>
 8018b82:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8018c30 <__ieee754_sqrt+0x1ac>
 8018b86:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8018c34 <__ieee754_sqrt+0x1b0>
 8018b8a:	e9da 0100 	ldrd	r0, r1, [sl]
 8018b8e:	e9db 2300 	ldrd	r2, r3, [fp]
 8018b92:	f7eb fb5b 	bl	800424c <__aeabi_dsub>
 8018b96:	e9da 8900 	ldrd	r8, r9, [sl]
 8018b9a:	4602      	mov	r2, r0
 8018b9c:	460b      	mov	r3, r1
 8018b9e:	4640      	mov	r0, r8
 8018ba0:	4649      	mov	r1, r9
 8018ba2:	f7eb ff87 	bl	8004ab4 <__aeabi_dcmple>
 8018ba6:	b140      	cbz	r0, 8018bba <__ieee754_sqrt+0x136>
 8018ba8:	f1b4 3fff 	cmp.w	r4, #4294967295
 8018bac:	e9da 0100 	ldrd	r0, r1, [sl]
 8018bb0:	e9db 2300 	ldrd	r2, r3, [fp]
 8018bb4:	d126      	bne.n	8018c04 <__ieee754_sqrt+0x180>
 8018bb6:	3501      	adds	r5, #1
 8018bb8:	463c      	mov	r4, r7
 8018bba:	106a      	asrs	r2, r5, #1
 8018bbc:	0863      	lsrs	r3, r4, #1
 8018bbe:	07e9      	lsls	r1, r5, #31
 8018bc0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8018bc4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8018bc8:	bf48      	it	mi
 8018bca:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8018bce:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8018bd2:	461c      	mov	r4, r3
 8018bd4:	e76d      	b.n	8018ab2 <__ieee754_sqrt+0x2e>
 8018bd6:	0ad3      	lsrs	r3, r2, #11
 8018bd8:	3815      	subs	r0, #21
 8018bda:	0552      	lsls	r2, r2, #21
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d0fa      	beq.n	8018bd6 <__ieee754_sqrt+0x152>
 8018be0:	02dc      	lsls	r4, r3, #11
 8018be2:	d50a      	bpl.n	8018bfa <__ieee754_sqrt+0x176>
 8018be4:	f1c1 0420 	rsb	r4, r1, #32
 8018be8:	fa22 f404 	lsr.w	r4, r2, r4
 8018bec:	1e4d      	subs	r5, r1, #1
 8018bee:	408a      	lsls	r2, r1
 8018bf0:	4323      	orrs	r3, r4
 8018bf2:	1b41      	subs	r1, r0, r5
 8018bf4:	e772      	b.n	8018adc <__ieee754_sqrt+0x58>
 8018bf6:	4608      	mov	r0, r1
 8018bf8:	e7f0      	b.n	8018bdc <__ieee754_sqrt+0x158>
 8018bfa:	005b      	lsls	r3, r3, #1
 8018bfc:	3101      	adds	r1, #1
 8018bfe:	e7ef      	b.n	8018be0 <__ieee754_sqrt+0x15c>
 8018c00:	46e0      	mov	r8, ip
 8018c02:	e7aa      	b.n	8018b5a <__ieee754_sqrt+0xd6>
 8018c04:	f7eb fb24 	bl	8004250 <__adddf3>
 8018c08:	e9da 8900 	ldrd	r8, r9, [sl]
 8018c0c:	4602      	mov	r2, r0
 8018c0e:	460b      	mov	r3, r1
 8018c10:	4640      	mov	r0, r8
 8018c12:	4649      	mov	r1, r9
 8018c14:	f7eb ff44 	bl	8004aa0 <__aeabi_dcmplt>
 8018c18:	b120      	cbz	r0, 8018c24 <__ieee754_sqrt+0x1a0>
 8018c1a:	1ca0      	adds	r0, r4, #2
 8018c1c:	bf08      	it	eq
 8018c1e:	3501      	addeq	r5, #1
 8018c20:	3402      	adds	r4, #2
 8018c22:	e7ca      	b.n	8018bba <__ieee754_sqrt+0x136>
 8018c24:	3401      	adds	r4, #1
 8018c26:	f024 0401 	bic.w	r4, r4, #1
 8018c2a:	e7c6      	b.n	8018bba <__ieee754_sqrt+0x136>
 8018c2c:	7ff00000 	.word	0x7ff00000
 8018c30:	200001e0 	.word	0x200001e0
 8018c34:	200001e8 	.word	0x200001e8

08018c38 <_init>:
 8018c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c3a:	bf00      	nop
 8018c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c3e:	bc08      	pop	{r3}
 8018c40:	469e      	mov	lr, r3
 8018c42:	4770      	bx	lr

08018c44 <_fini>:
 8018c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c46:	bf00      	nop
 8018c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c4a:	bc08      	pop	{r3}
 8018c4c:	469e      	mov	lr, r3
 8018c4e:	4770      	bx	lr
