Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 17 12:38:30 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_onboard_control_sets_placed.rpt
| Design       : cronometro_onboard
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   392 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           11 |
| No           | No                    | Yes                    |              17 |           17 |
| No           | Yes                   | No                     |              70 |           31 |
| Yes          | No                    | No                     |              31 |            8 |
| Yes          | No                    | Yes                    |              96 |           42 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+--------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+--------------------+------------------+----------------+
|  cu/set_h_reg[0]_1 |                          | cu/set_h_reg[0]_0  |                1 |              1 |
|  cu/set_m_reg[1]_1 |                          | cu/set_m_reg[1]_0  |                1 |              1 |
|  cu/set_m_reg[5]_1 |                          | cu/set_m_reg[5]_0  |                1 |              1 |
|  cu/set_h_reg[1]_1 |                          | cu/set_h_reg[1]_0  |                1 |              1 |
|  cu/set_s_reg[2]_1 |                          | cu/set_s_reg[2]_0  |                1 |              1 |
|  cu/set_m_reg[3]_1 |                          | cu/set_m_reg[3]_0  |                1 |              1 |
|  cu/set_s_reg[1]_1 |                          | cu/set_s_reg[1]_0  |                1 |              1 |
|  cu/set_s_reg[4]_1 |                          | cu/set_s_reg[4]_0  |                1 |              1 |
|  cu/set_m_reg[2]_1 |                          | cu/set_m_reg[2]_0  |                1 |              1 |
|  cu/set_m_reg[4]_1 |                          | cu/set_m_reg[4]_0  |                1 |              1 |
|  cu/set_s_reg[5]_1 |                          | cu/set_s_reg[5]_0  |                1 |              1 |
|  cu/set_h_reg[4]_1 |                          | cu/set_h_reg[4]_0  |                1 |              1 |
|  cu/set_s_reg[3]_1 |                          | cu/set_s_reg[3]_0  |                1 |              1 |
|  cu/set_s_reg[0]_1 |                          | cu/set_s_reg[0]_0  |                1 |              1 |
|  cu/set_m_reg[0]_1 |                          | cu/set_m_reg[0]_0  |                1 |              1 |
|  cu/set_h_reg[3]_1 |                          | cu/set_h_reg[3]_0  |                1 |              1 |
|  cu/set_h_reg[2]_1 |                          | cu/set_h_reg[2]_0  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[0]_1  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_h_reg[0]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[3]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_h_reg[2]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[2]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[1]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_h_reg[1]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_h_reg[4]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_h_reg[3]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[4]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[5]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_s_reg[0]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[5]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[1]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[0]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[3]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[4]_0  |                1 |              1 |
| ~clockfx_BUFG      |                          | cu/set_m_reg[2]_0  |                1 |              1 |
| ~clockfx_BUFG      | cronos/min/en            | cu/set_h_reg[0]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/min/en            | cu/set_h_reg[1]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/min/en            | cu/set_h_reg[4]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/min/en            | cu/set_h_reg[3]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/min/en            | cu/set_h_reg[2]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[1]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[5]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[3]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[2]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[4]_1  |                1 |              1 |
| ~clockfx_BUFG      | cronos/sec/y_2           | cu/set_m_reg[0]_1  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[2]_1  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[1]_1  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[4]_1  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[5]_1  |                1 |              1 |
| ~clockfx_BUFG      | EN_IBUF                  | cu/set_s_reg[3]_1  |                1 |              1 |
| ~clockfx_BUFG      |                          |                    |                2 |              2 |
|  CLK_IBUF_BUFG     | set/p_0_out[0]           | set/clrd_btn_reg_3 |                1 |              5 |
|  CLK_IBUF_BUFG     | set/clrd_btn_reg_0       | set/clrd_btn_reg_4 |                1 |              6 |
|  CLK_IBUF_BUFG     | set/clrd_btn_reg_1       | set/clrd_btn_reg_5 |                3 |              6 |
|  CLK_IBUF_BUFG     |                          |                    |                9 |             23 |
| ~clockfx_BUFG      | cronos/sec/y_2           | set/clrd_btn_reg_2 |               10 |             26 |
| ~clockfx_BUFG      | EN_IBUF                  | set/clrd_btn_reg_2 |                9 |             26 |
| ~clockfx_BUFG      | cronos/min/en            | set/clrd_btn_reg_2 |                6 |             27 |
|  CLK_IBUF_BUFG     | set/count[31]_i_1__1_n_0 |                    |                8 |             31 |
|  CLK_IBUF_BUFG     |                          | RST_IBUF           |               14 |             53 |
+--------------------+--------------------------+--------------------+------------------+----------------+


