Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Sep 18 22:07:48 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button_IBUF
   clk_IBUF
   reset_IBUF
   sw1_IBUF
   sw2_IBUF


