// Seed: 1606090452
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(1), .id_2(1'h0), .id_3(id_4), .id_4(id_4)
  );
  assign module_1.type_3 = 0;
  always_latch @(posedge id_4 or 1) begin : LABEL_0
    disable id_6;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
