Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encryption_tb_behav xil_defaultlib.encryption_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyexpansion_encrypt
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbyte_default
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcol_matrix
Compiling module xil_defaultlib.mixcol
Compiling module xil_defaultlib.addroundkey_encrypt
Compiling module xil_defaultlib.encryption_top
Compiling module xil_defaultlib.encryption_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot encryption_tb_behav
