design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/run/media/tholin/Data/Projects/MPW/AS2650/openlane/wrapped_as2650,wrapped_as2650,23_05_18_17_16,flow completed,0h3m51s0ms,0h2m38s0ms,5655.092592592592,2.16,2262.037037037037,19.07,771.99,4886,0,0,0,0,0,0,0,4,0,-1,-1,623656,52251,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,912879796.0,0.0,41.11,59.0,7.56,-1,36.1,4721,5153,57,489,0,0,0,4949,107,0,130,162,1037,250,71,1574,294,285,26,290,3236,5237,8763,503875.2320000001,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.69,24.0,41.666666666666664,24.0,4,1,40,153.18,153.6,0.3,0.45,gf180mcu_fd_sc_mcu7t5v0,4,AREA 0
