--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.575ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X65Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.685ns (-0.263 - -0.948)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y26.AMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X65Y27.DX      net (fanout=19)       0.335   RX_SELECT
    SLICE_X65Y27.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.329ns logic, 0.335ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (SLICE_X18Y19.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
    SLICE_X14Y36.C5      net (fanout=9)        1.588   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
    SLICE_X14Y36.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X18Y19.B4      net (fanout=7)        1.906   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X18Y19.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (0.937ns logic, 3.494ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.732 - 0.774)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7
    SLICE_X14Y36.C2      net (fanout=9)        0.586   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
    SLICE_X14Y36.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X18Y19.B4      net (fanout=7)        1.906   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X18Y19.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (0.954ns logic, 2.492ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X19Y18.D6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
    SLICE_X14Y36.C5      net (fanout=9)        1.588   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<24>
    SLICE_X14Y36.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X19Y18.D6      net (fanout=7)        1.907   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X19Y18.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (0.918ns logic, 3.495ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.733 - 0.774)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7
    SLICE_X14Y36.C2      net (fanout=9)        0.586   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
    SLICE_X14Y36.C       Tilo                  0.205   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1
    SLICE_X19Y18.D6      net (fanout=7)        1.907   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<0>
    SLICE_X19Y18.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.935ns logic, 2.493ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0 (SLICE_X35Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0 to SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y29.AQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/orLen<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0
    SLICE_X35Y29.AX      net (fanout=1)        0.135   SiTCP/SiTCP/GMII/GMII_TXBUF/orLen<0>
    SLICE_X35Y29.CLK     Tckdi       (-Th)    -0.059   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM (RAMB16_X3Y18.WEA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/memWe (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.098 - 0.097)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/memWe to SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.AQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXCNT/memWe
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memWe
    RAMB16_X3Y18.WEA0    net (fanout=4)        0.252   SiTCP/SiTCP/GMII/GMII_TXCNT/memWe
    RAMB16_X3Y18.CLKA    Trckc_WEA   (-Th)     0.053   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.145ns logic, 0.252ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5 (SLICE_X72Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5 to SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y49.BQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5
    SLICE_X72Y49.B5      net (fanout=2)        0.076   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<5>
    SLICE_X72Y49.CLK     Tah         (-Th)    -0.121   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<5>_rt
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.978ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X48Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      4.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.281ns (1.567 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X48Y133.SR     net (fanout=920)      4.290   rst_sync
    SLICE_X48Y133.CLK    Trck                  0.211   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.658ns logic, 4.290ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X48Y133.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y133.AQ     Tcko                  0.447   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X48Y133.A4     net (fanout=2)        0.464   int_clk_33m_90
    SLICE_X48Y133.CLK    Tas                   0.289   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.736ns logic, 0.464ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X48Y133.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y133.AQ     Tcko                  0.234   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X48Y133.A4     net (fanout=2)        0.256   int_clk_33m_90
    SLICE_X48Y133.CLK    Tah         (-Th)    -0.197   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.431ns logic, 0.256ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X48Y133.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.983ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.931 - 0.787)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X48Y133.SR     net (fanout=920)      2.664   rst_sync
    SLICE_X48Y133.CLK    Tremck      (-Th)    -0.085   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      2.983ns (0.319ns logic, 2.664ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142487 paths analyzed, 27797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.474ns.
--------------------------------------------------------------------------------

Paths for end point analog_trigger/trigl1_resynchbuf (SLICE_X59Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/trigl1_resynchbuf (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.298ns (1.550 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/trigl1_resynchbuf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X59Y42.SR      net (fanout=920)      6.213   rst_sync
    SLICE_X59Y42.CLK     Trck                  0.267   analog_trigger/trigl1_resynchbuf
                                                       analog_trigger/trigl1_resynchbuf
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (0.714ns logic, 6.213ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point analog_trigger/dtrig_ir_3 (SLICE_X47Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/dtrig_ir_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.953ns (Levels of Logic = 0)
  Clock Path Skew:      -0.270ns (1.578 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/dtrig_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X47Y33.SR      net (fanout=920)      6.193   rst_sync
    SLICE_X47Y33.CLK     Trck                  0.313   analog_trigger/dtrig_ir<3>
                                                       analog_trigger/dtrig_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (0.760ns logic, 6.193ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/cmdLen_3 (SLICE_X21Y154.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/cmdLen_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.979ns (Levels of Logic = 0)
  Clock Path Skew:      -0.242ns (1.606 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/cmdLen_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X21Y154.SR     net (fanout=920)      6.219   rst_sync
    SLICE_X21Y154.CLK    Trck                  0.313   spi_if_drs/cmdLen<3>
                                                       spi_if_drs/cmdLen_3
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (0.760ns logic, 6.219ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X13Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (1.005 - 0.812)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.BQ      Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X13Y84.DX      net (fanout=1)        0.187   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X13Y84.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X13Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (1.005 - 0.812)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.AQ      Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X13Y84.AX      net (fanout=1)        0.189   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X13Y84.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X89Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.978 - 0.785)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y69.DQ      Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12
    SLICE_X89Y68.DX      net (fanout=1)        0.190   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
    SLICE_X89Y68.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136754 paths analyzed, 16628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.988ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/rDRS_A_1 (SLICE_X60Y151.B6), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.250ns (1.542 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X64Y132.B5     net (fanout=20)       1.306   rbcp_reg/regX90Data<1>
    SLICE_X64Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.CX     net (fanout=2)        0.940   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.DMUX   Tcxd                  0.259   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X66Y142.A5     net (fanout=4)        1.476   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.B6     net (fanout=7)        1.772   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (1.501ns logic, 5.494ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.250ns (1.542 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X64Y132.B5     net (fanout=20)       1.306   rbcp_reg/regX90Data<1>
    SLICE_X64Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.CX     net (fanout=2)        0.940   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.COUT   Tcxcy                 0.107   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X64Y133.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X64Y133.AMUX   Tcina                 0.177   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X66Y142.A4     net (fanout=4)        1.369   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.B6     net (fanout=7)        1.772   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (1.526ns logic, 5.390ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_3 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.799ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (1.542 - 1.789)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_3 to DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y123.DQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_3
    SLICE_X64Y130.D5     net (fanout=23)       1.329   rbcp_reg/regX91Data<3>
    SLICE_X64Y130.DMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X64Y131.A5     net (fanout=2)        0.366   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X64Y131.COUT   Topcya                0.395   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>4
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X64Y132.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X64Y132.DMUX   Tcind                 0.272   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X66Y142.A5     net (fanout=4)        1.476   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.B6     net (fanout=7)        1.772   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_1
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.853ns logic, 4.946ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/rDRS_A_0 (SLICE_X49Y156.A5), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.003ns (Levels of Logic = 5)
  Clock Path Skew:      -0.218ns (1.574 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X58Y134.B3     net (fanout=20)       1.350   rbcp_reg/regX90Data<1>
    SLICE_X58Y134.BMUX   Tilo                  0.261   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X58Y134.CX     net (fanout=2)        1.059   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X58Y134.COUT   Tcxcy                 0.093   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X58Y135.CIN    net (fanout=1)        0.003   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X58Y135.AMUX   Tcina                 0.202   DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X55Y143.D4     net (fanout=4)        1.364   DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X55Y143.D      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
                                                       DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X49Y156.A5     net (fanout=7)        1.643   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X49Y156.CLK    Tas                   0.322   DRS_READ_GEN[5].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.584ns logic, 5.419ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.218ns (1.574 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X58Y134.B3     net (fanout=20)       1.350   rbcp_reg/regX90Data<1>
    SLICE_X58Y134.BMUX   Tilo                  0.261   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X58Y134.CX     net (fanout=2)        1.059   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X58Y134.DMUX   Tcxd                  0.288   DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X55Y143.D6     net (fanout=4)        1.256   DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X55Y143.D      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
                                                       DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X49Y156.A5     net (fanout=7)        1.643   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X49Y156.CLK    Tas                   0.322   DRS_READ_GEN[5].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (1.577ns logic, 5.308ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_4 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/rDRS_A_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.228ns (1.574 - 1.802)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_4 to DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y115.AQ     Tcko                  0.391   rbcp_reg/regX90Data<4>
                                                       rbcp_reg/regX90Data_4
    SLICE_X58Y135.A4     net (fanout=18)       2.400   rbcp_reg/regX90Data<4>
    SLICE_X58Y135.AMUX   Topaa                 0.370   DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>123
                                                       DRS_READ_GEN[5].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X55Y143.D4     net (fanout=4)        1.364   DRS_READ_GEN[5].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X55Y143.D      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
                                                       DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X49Y156.A5     net (fanout=7)        1.643   DRS_READ_GEN[5].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X49Y156.CLK    Tas                   0.322   DRS_READ_GEN[5].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0_rstpot
                                                       DRS_READ_GEN[5].drs_read_i/rDRS_A_0
    -------------------------------------------------  ---------------------------
    Total                                      6.749ns (1.342ns logic, 5.407ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/rDRS_A_2 (SLICE_X60Y151.C4), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.250ns (1.542 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X64Y132.B5     net (fanout=20)       1.306   rbcp_reg/regX90Data<1>
    SLICE_X64Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.CX     net (fanout=2)        0.940   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.DMUX   Tcxd                  0.259   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X66Y142.A5     net (fanout=4)        1.476   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.C4     net (fanout=7)        1.729   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.501ns logic, 5.451ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.873ns (Levels of Logic = 5)
  Clock Path Skew:      -0.250ns (1.542 - 1.792)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y124.BQ     Tcko                  0.447   rbcp_reg/regX90Data<1>
                                                       rbcp_reg/regX90Data_1
    SLICE_X64Y132.B5     net (fanout=20)       1.306   rbcp_reg/regX90Data<1>
    SLICE_X64Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.CX     net (fanout=2)        0.940   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X64Y132.COUT   Tcxcy                 0.107   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X64Y133.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X64Y133.AMUX   Tcina                 0.177   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X66Y142.A4     net (fanout=4)        1.369   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.C4     net (fanout=7)        1.729   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (1.526ns logic, 5.347ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_3 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.756ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (1.542 - 1.789)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_3 to DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y123.DQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_3
    SLICE_X64Y130.D5     net (fanout=23)       1.329   rbcp_reg/regX91Data<3>
    SLICE_X64Y130.DMUX   Tilo                  0.251   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X64Y131.A5     net (fanout=2)        0.366   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3
    SLICE_X64Y131.COUT   Topcya                0.395   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>4
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X64Y132.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X64Y132.DMUX   Tcind                 0.272   DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[4].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X66Y142.A5     net (fanout=4)        1.476   DRS_READ_GEN[4].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X66Y142.A      Tilo                  0.203   DRS_READ_GEN[4].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X60Y151.C4     net (fanout=7)        1.729   DRS_READ_GEN[4].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X60Y151.CLK    Tas                   0.341   DRS_READ_GEN[4].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[4].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.853ns logic, 4.903ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sram/rSRAM_A_13 (SLICE_X14Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX74Data_3 (FF)
  Destination:          sram/rSRAM_A_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.996 - 0.805)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX74Data_3 to sram/rSRAM_A_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.DQ      Tcko                  0.198   rbcp_reg/regX74Data<3>
                                                       rbcp_reg/regX74Data_3
    SLICE_X14Y58.DX      net (fanout=2)        0.195   rbcp_reg/regX74Data<3>
    SLICE_X14Y58.CLK     Tckdi       (-Th)    -0.048   sram/rSRAM_A_13
                                                       sram/rSRAM_A_13
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X88Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.980 - 0.789)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.CQ      Tcko                  0.200   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X88Y76.BX      net (fanout=1)        0.194   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X88Y76.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point sram/sramwrite_check_0 (SLICE_X22Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX70Data_2 (FF)
  Destination:          sram/sramwrite_check_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.951 - 0.762)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX70Data_2 to sram/sramwrite_check_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y56.BQ      Tcko                  0.198   rbcp_reg/regX70Data<6>
                                                       rbcp_reg/regX70Data_2
    SLICE_X22Y56.A5      net (fanout=2)        0.053   rbcp_reg/regX70Data<2>
    SLICE_X22Y56.CLK     Tah         (-Th)    -0.190   sram/sramwrite_check<1>
                                                       sram/Mmux_command_sramwrite_sramwrite_ir[2]_MUX_1637_o11
                                                       sram/sramwrite_check_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.388ns logic, 0.053ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y44.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_6 (SLICE_X39Y180.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.373ns (2.552 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout0_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q4     Tickq                 1.220   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X39Y180.C5     net (fanout=1)        4.231   adc_ddrout0<6>
    SLICE_X39Y180.CLK    Tas                   0.227   adc_ddrout1_ir<7>
                                                       adc_ddrout0<6>_rt
                                                       adc_ddrout0_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (1.447ns logic, 4.231ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_5 (SLICE_X39Y180.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.373ns (2.552 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout0_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q4    Tickq                 1.220   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X39Y180.B4     net (fanout=1)        4.223   adc_ddrout0<5>
    SLICE_X39Y180.CLK    Tas                   0.227   adc_ddrout1_ir<7>
                                                       adc_ddrout0<5>_rt
                                                       adc_ddrout0_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.447ns logic, 4.223ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X39Y180.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.373ns (2.552 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 1.220   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X39Y180.D5     net (fanout=1)        4.093   adc_ddrout0<7>
    SLICE_X39Y180.CLK    Tas                   0.227   adc_ddrout1_ir<7>
                                                       adc_ddrout0<7>_rt
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.447ns logic, 4.093ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_3 (SLICE_X70Y189.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[3].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.751ns (1.269 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[3].IDDR2_AD9222 to adc_ddrout0_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y173.Q4    Tickq                 0.591   adc_ddrout1<3>
                                                       ADC_IF_GEN_TR[3].IDDR2_AD9222
    SLICE_X70Y189.DX     net (fanout=1)        0.241   adc_ddrout0<3>
    SLICE_X70Y189.CLK    Tckdi       (-Th)    -0.041   adc_ddrout0_ir<3>
                                                       adc_ddrout0_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.632ns logic, 0.241ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X67Y187.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.735ns (1.253 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.420   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X67Y187.C4     net (fanout=1)        0.327   adc_ddrout1<2>
    SLICE_X67Y187.CLK    Tah         (-Th)    -0.155   adc_ddrout1_ir2<3>
                                                       adc_ddrout1<2>_rt
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.575ns logic, 0.327ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_3 (SLICE_X67Y187.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[3].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.735ns (1.253 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[3].IDDR2_AD9222 to adc_ddrout1_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y173.Q3    Tickq                 0.420   adc_ddrout1<3>
                                                       ADC_IF_GEN_TR[3].IDDR2_AD9222
    SLICE_X67Y187.D4     net (fanout=1)        0.369   adc_ddrout1<3>
    SLICE_X67Y187.CLK    Tah         (-Th)    -0.155   adc_ddrout1_ir2<3>
                                                       adc_ddrout1<3>_rt
                                                       adc_ddrout1_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.575ns logic, 0.369ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<77>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA/CLK
  Location pin: SLICE_X36Y166.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<77>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA_D1/CLK
  Location pin: SLICE_X36Y166.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.651ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_P_7 (SLICE_X44Y88.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.273 - 0.286)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A1      net (fanout=1)        0.966   drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y88.A2      net (fanout=15)       2.296   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y88.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X44Y88.AX      net (fanout=2)        0.722   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X44Y88.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (1.512ns logic, 5.941ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A1      net (fanout=1)        1.475   drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A       Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X36Y96.D3      net (fanout=1)        1.308   drs_sampfreq_TenMreg_7
    SLICE_X36Y96.D       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C6      net (fanout=4)        0.134   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y88.A2      net (fanout=15)       2.296   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y88.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X44Y88.AX      net (fanout=2)        0.722   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X44Y88.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.456ns logic, 5.935ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_7_P_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.273 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y90.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A5      net (fanout=1)        0.879   drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X45Y88.A2      net (fanout=15)       2.296   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X45Y88.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X44Y88.AX      net (fanout=2)        0.722   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X44Y88.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_7_P_7
                                                       drs_sampfreq_TenMreg_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (1.456ns logic, 5.854ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_P_5 (SLICE_X48Y86.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A1      net (fanout=1)        0.966   drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y90.A4      net (fanout=15)       2.096   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y90.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X48Y86.AX      net (fanout=2)        0.928   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X48Y86.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (1.512ns logic, 5.947ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.272 - 0.287)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A1      net (fanout=1)        1.475   drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A       Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X36Y96.D3      net (fanout=1)        1.308   drs_sampfreq_TenMreg_7
    SLICE_X36Y96.D       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C6      net (fanout=4)        0.134   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y90.A4      net (fanout=15)       2.096   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y90.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X48Y86.AX      net (fanout=2)        0.928   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X48Y86.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (1.456ns logic, 5.941ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.316ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.272 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y90.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A5      net (fanout=1)        0.879   drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y90.A4      net (fanout=15)       2.096   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y90.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X48Y86.AX      net (fanout=2)        0.928   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X48Y86.CLK     Tdick                 0.086   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.316ns (1.456ns logic, 5.860ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_P_6 (SLICE_X49Y87.BX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A1      net (fanout=1)        0.966   drs_sampfreq_TenMreg_5_P_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y87.B4      net (fanout=15)       2.383   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y87.BMUX    Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X49Y87.BX      net (fanout=2)        0.611   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X49Y87.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (1.489ns logic, 5.917ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_7_C_7 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.270 - 0.287)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_7_C_7 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A1      net (fanout=1)        1.475   drs_sampfreq_TenMreg_7_C_7
    SLICE_X45Y88.A       Tilo                  0.259   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_71
    SLICE_X36Y96.D3      net (fanout=1)        1.308   drs_sampfreq_TenMreg_7
    SLICE_X36Y96.D       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C6      net (fanout=4)        0.134   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y87.B4      net (fanout=15)       2.383   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y87.BMUX    Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X49Y87.BX      net (fanout=2)        0.611   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X49Y87.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (1.433ns logic, 5.911ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_6_P_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.263ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.270 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_6_P_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y90.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A5      net (fanout=1)        0.879   drs_sampfreq_TenMreg_5_C_5
    SLICE_X49Y90.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X36Y96.A3      net (fanout=1)        1.495   drs_sampfreq_TenMreg_5
    SLICE_X36Y96.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X36Y96.C1      net (fanout=4)        0.462   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X36Y96.C       Tilo                  0.204   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X49Y87.B4      net (fanout=15)       2.383   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X49Y87.BMUX    Tilo                  0.313   drs_sampfreq_TenMreg_6_P_6
                                                       mux1411
    SLICE_X49Y87.BX      net (fanout=2)        0.611   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<6>
    SLICE_X49Y87.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_6_P_6
                                                       drs_sampfreq_TenMreg_6_P_6
    -------------------------------------------------  ---------------------------
    Total                                      7.263ns (1.433ns logic, 5.830ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_trig (SLICE_X50Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_trig (FF)
  Destination:          scb/scb_tpext_trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_trig to scb/scb_tpext_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.CQ      Tcko                  0.200   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig
    SLICE_X50Y60.C5      net (fanout=2)        0.068   scb/scb_tpext_trig
    SLICE_X50Y60.CLK     Tah         (-Th)    -0.190   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig_rstpot
                                                       scb/scb_tpext_trig
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.390ns logic, 0.068ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X72Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y33.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X72Y33.D6      net (fanout=2)        0.025   TenMHz_counter_tmp<31>
    SLICE_X72Y33.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X64Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_freq_c_29 (FF)
  Destination:          scb/scb_tpext_freq_c_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_freq_c_29 to scb/scb_tpext_freq_c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.AQ      Tcko                  0.200   scb/scb_tpext_freq_c<29>
                                                       scb/scb_tpext_freq_c_29
    SLICE_X64Y77.A6      net (fanout=2)        0.025   scb/scb_tpext_freq_c<29>
    SLICE_X64Y77.CLK     Tah         (-Th)    -0.238   scb/scb_tpext_freq_c<29>
                                                       scb/Mcount_scb_tpext_freq_c_lut<29>
                                                       scb/Mcount_scb_tpext_freq_c_xor<29>
                                                       scb/scb_tpext_freq_c_29
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X72Y26.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X72Y26.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.196ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y66.B5      net (fanout=586)      3.764   rst_read_sync
    SLICE_X65Y66.BMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X62Y66.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X62Y66.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (0.936ns logic, 4.260ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X65Y66.B4      net (fanout=4)        0.705   rbcp_reg/regXCDData<6>
    SLICE_X65Y66.BMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X62Y66.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X62Y66.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.919ns logic, 1.201ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.757ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.742ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y66.B5      net (fanout=586)      3.764   rst_read_sync
    SLICE_X65Y66.B       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X62Y66.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (0.667ns logic, 4.075ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.833ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.666ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X65Y66.B4      net (fanout=4)        0.705   rbcp_reg/regXCDData<6>
    SLICE_X65Y66.B       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X62Y66.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.650ns logic, 1.016ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X65Y66.B4      net (fanout=4)        0.342   rbcp_reg/regXCDData<6>
    SLICE_X65Y66.BMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X62Y66.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X62Y66.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.486ns logic, 0.616ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y66.B5      net (fanout=586)      2.321   rst_read_sync
    SLICE_X65Y66.BMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X62Y66.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X62Y66.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.488ns logic, 2.595ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.820ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X65Y66.B4      net (fanout=4)        0.342   rbcp_reg/regXCDData<6>
    SLICE_X65Y66.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X62Y66.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.354ns logic, 0.466ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.801ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.801ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y66.B5      net (fanout=586)      2.321   rst_read_sync
    SLICE_X65Y66.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X62Y66.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.356ns logic, 2.445ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.275ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y62.C5      net (fanout=586)      4.891   rst_read_sync
    SLICE_X80Y62.CMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X80Y63.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X80Y63.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (0.889ns logic, 5.386ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y62.C1      net (fanout=4)        1.507   rbcp_reg/regXCDData<3>
    SLICE_X80Y62.CMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X80Y63.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X80Y63.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.872ns logic, 2.002ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.709ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.790ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y62.C5      net (fanout=586)      4.891   rst_read_sync
    SLICE_X80Y62.C       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X80Y63.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (0.613ns logic, 5.177ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.110ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.389ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y62.C1      net (fanout=4)        1.507   rbcp_reg/regXCDData<3>
    SLICE_X80Y62.C       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X80Y63.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.596ns logic, 1.793ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y62.C1      net (fanout=4)        0.944   rbcp_reg/regXCDData<3>
    SLICE_X80Y62.CMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X80Y63.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X80Y63.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.488ns logic, 1.212ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y62.C5      net (fanout=586)      3.055   rst_read_sync
    SLICE_X80Y62.CMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X80Y63.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X80Y63.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.490ns logic, 3.323ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.398ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X80Y62.C1      net (fanout=4)        0.944   rbcp_reg/regXCDData<3>
    SLICE_X80Y62.C       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X80Y63.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.340ns logic, 1.058ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.511ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      3.511ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y62.C5      net (fanout=586)      3.055   rst_read_sync
    SLICE_X80Y62.C       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X80Y63.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.342ns logic, 3.169ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.185ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y66.C2      net (fanout=586)      4.398   rst_read_sync
    SLICE_X76Y66.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y66.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y66.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (0.939ns logic, 5.246ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y66.C5      net (fanout=4)        1.482   rbcp_reg/regXCDData<5>
    SLICE_X76Y66.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y66.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y66.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.922ns logic, 2.330ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.014ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.485ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y66.C2      net (fanout=586)      4.398   rst_read_sync
    SLICE_X76Y66.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y66.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (0.613ns logic, 4.872ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.947ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y66.C5      net (fanout=4)        1.482   rbcp_reg/regXCDData<5>
    SLICE_X76Y66.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y66.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.596ns logic, 1.956ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y66.C5      net (fanout=4)        0.900   rbcp_reg/regXCDData<5>
    SLICE_X76Y66.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y66.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y66.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.536ns logic, 1.336ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y66.C2      net (fanout=586)      2.754   rst_read_sync
    SLICE_X76Y66.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X77Y66.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X77Y66.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (0.538ns logic, 3.190ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X76Y66.C5      net (fanout=4)        0.900   rbcp_reg/regXCDData<5>
    SLICE_X76Y66.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y66.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.340ns logic, 1.191ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X77Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.387ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y66.C2      net (fanout=586)      2.754   rst_read_sync
    SLICE_X76Y66.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X77Y66.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (0.342ns logic, 3.045ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.545ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y67.C4      net (fanout=586)      4.790   rst_read_sync
    SLICE_X75Y67.CMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X74Y67.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X74Y67.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (0.936ns logic, 5.609ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X75Y67.C2      net (fanout=4)        1.933   rbcp_reg/regXCDData<4>
    SLICE_X75Y67.CMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X74Y67.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X74Y67.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (0.919ns logic, 2.752ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.735ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.764ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y67.C4      net (fanout=586)      4.790   rst_read_sync
    SLICE_X75Y67.C       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X74Y67.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (0.667ns logic, 5.097ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.609ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X75Y67.C2      net (fanout=4)        1.933   rbcp_reg/regXCDData<4>
    SLICE_X75Y67.C       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X74Y67.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (0.650ns logic, 2.240ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.144ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X75Y67.C2      net (fanout=4)        1.231   rbcp_reg/regXCDData<4>
    SLICE_X75Y67.CMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X74Y67.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X74Y67.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (0.486ns logic, 1.658ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y67.C4      net (fanout=586)      2.958   rst_read_sync
    SLICE_X75Y67.CMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X74Y67.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X74Y67.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (0.488ns logic, 3.385ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.747ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.747ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X75Y67.C2      net (fanout=4)        1.231   rbcp_reg/regXCDData<4>
    SLICE_X75Y67.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X74Y67.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.354ns logic, 1.393ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X74Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.476ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      3.476ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y67.C4      net (fanout=586)      2.958   rst_read_sync
    SLICE_X75Y67.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X74Y67.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.356ns logic, 3.120ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.412ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y62.A5      net (fanout=586)      5.214   rst_read_sync
    SLICE_X82Y62.AMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X82Y63.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X82Y63.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (0.884ns logic, 5.528ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X82Y62.A4      net (fanout=4)        1.373   rbcp_reg/regXCDData<0>
    SLICE_X82Y62.AMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X82Y63.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X82Y63.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.867ns logic, 1.687ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.206ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.293ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y62.A5      net (fanout=586)      5.214   rst_read_sync
    SLICE_X82Y62.A       Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X82Y63.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (0.611ns logic, 5.682ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.064ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X82Y62.A4      net (fanout=4)        1.373   rbcp_reg/regXCDData<0>
    SLICE_X82Y62.A       Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X82Y63.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (0.594ns logic, 1.841ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X82Y62.A4      net (fanout=4)        0.849   rbcp_reg/regXCDData<0>
    SLICE_X82Y62.AMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X82Y63.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X82Y63.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.474ns logic, 0.973ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y62.A5      net (fanout=586)      3.225   rst_read_sync
    SLICE_X82Y62.AMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X82Y63.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X82Y63.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (0.476ns logic, 3.349ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.462ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X82Y62.A4      net (fanout=4)        0.849   rbcp_reg/regXCDData<0>
    SLICE_X82Y62.A       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X82Y63.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.354ns logic, 1.108ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.840ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y62.A5      net (fanout=586)      3.225   rst_read_sync
    SLICE_X82Y62.A       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X82Y63.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (0.356ns logic, 3.484ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.119ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y62.C5      net (fanout=586)      4.660   rst_read_sync
    SLICE_X76Y62.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X75Y62.SR      net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X75Y62.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (0.939ns logic, 5.180ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X76Y62.C4      net (fanout=4)        1.151   rbcp_reg/regXCDData<2>
    SLICE_X76Y62.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X75Y62.SR      net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X75Y62.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.922ns logic, 1.671ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.505ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.994ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y62.C5      net (fanout=586)      4.660   rst_read_sync
    SLICE_X76Y62.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X75Y62.CLK     net (fanout=2)        0.721   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (0.613ns logic, 5.381ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.031ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.468ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X76Y62.C4      net (fanout=4)        1.151   rbcp_reg/regXCDData<2>
    SLICE_X76Y62.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X75Y62.CLK     net (fanout=2)        0.721   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.596ns logic, 1.872ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X76Y62.C4      net (fanout=4)        0.656   rbcp_reg/regXCDData<2>
    SLICE_X76Y62.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X75Y62.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X75Y62.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.536ns logic, 0.934ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y62.C5      net (fanout=586)      2.919   rst_read_sync
    SLICE_X76Y62.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X75Y62.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X75Y62.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.538ns logic, 3.197ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.399ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X76Y62.C4      net (fanout=4)        0.656   rbcp_reg/regXCDData<2>
    SLICE_X76Y62.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X75Y62.CLK     net (fanout=2)        0.403   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.340ns logic, 1.059ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X75Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.664ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y62.C5      net (fanout=586)      2.919   rst_read_sync
    SLICE_X76Y62.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X75Y62.CLK     net (fanout=2)        0.403   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.342ns logic, 3.322ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.364ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y63.A3      net (fanout=586)      5.074   rst_read_sync
    SLICE_X71Y63.AMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X71Y64.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X71Y64.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (1.001ns logic, 5.363ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X71Y63.A5      net (fanout=4)        0.622   rbcp_reg/regXCDData<1>
    SLICE_X71Y63.AMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X71Y64.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X71Y64.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.984ns logic, 0.911ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.290ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.209ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y63.A3      net (fanout=586)      5.074   rst_read_sync
    SLICE_X71Y63.A       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X71Y64.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      6.209ns (0.667ns logic, 5.542ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.759ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.740ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X71Y63.A5      net (fanout=4)        0.622   rbcp_reg/regXCDData<1>
    SLICE_X71Y63.A       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X71Y64.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.650ns logic, 1.090ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X71Y63.A5      net (fanout=4)        0.354   rbcp_reg/regXCDData<1>
    SLICE_X71Y63.AMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X71Y64.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X71Y64.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.556ns logic, 0.473ns route)
                                                       (54.0% logic, 46.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y63.A3      net (fanout=586)      3.161   rst_read_sync
    SLICE_X71Y63.AMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X71Y64.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X71Y64.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.558ns logic, 3.280ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.967ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      0.967ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X71Y63.A5      net (fanout=4)        0.354   rbcp_reg/regXCDData<1>
    SLICE_X71Y63.A       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X71Y64.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.354ns logic, 0.613ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X71Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.776ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y63.A3      net (fanout=586)      3.161   rst_read_sync
    SLICE_X71Y63.A       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X71Y64.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.356ns logic, 3.420ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.034ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      7.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y57.B3      net (fanout=586)      5.612   rst_read_sync
    SLICE_X81Y57.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X80Y58.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X80Y58.CLK     Trck                  0.230   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (0.951ns logic, 6.083ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X81Y57.B5      net (fanout=4)        1.882   rbcp_reg/regXCEData<5>
    SLICE_X81Y57.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X80Y58.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X80Y58.CLK     Trck                  0.230   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.934ns logic, 2.353ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.699ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.800ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y57.B3      net (fanout=586)      5.612   rst_read_sync
    SLICE_X81Y57.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X80Y58.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      6.800ns (0.667ns logic, 6.133ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.446ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X81Y57.B5      net (fanout=4)        1.882   rbcp_reg/regXCEData<5>
    SLICE_X81Y57.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X80Y58.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.650ns logic, 2.403ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X81Y57.B5      net (fanout=4)        1.171   rbcp_reg/regXCEData<5>
    SLICE_X81Y57.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X80Y58.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X80Y58.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.508ns logic, 1.435ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y57.B3      net (fanout=586)      3.491   rst_read_sync
    SLICE_X81Y57.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X80Y58.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X80Y58.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.510ns logic, 3.755ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X81Y57.B5      net (fanout=4)        1.171   rbcp_reg/regXCEData<5>
    SLICE_X81Y57.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X80Y58.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.354ns logic, 1.429ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X80Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.105ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y57.B3      net (fanout=586)      3.491   rst_read_sync
    SLICE_X81Y57.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X80Y58.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.356ns logic, 3.749ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.610ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y61.B5      net (fanout=586)      5.341   rst_read_sync
    SLICE_X84Y61.BMUX    Tilo                  0.251   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X85Y61.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X85Y61.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (0.939ns logic, 5.671ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X84Y61.B2      net (fanout=4)        2.325   rbcp_reg/regXCEData<7>
    SLICE_X84Y61.BMUX    Tilo                  0.251   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X85Y61.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X85Y61.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.922ns logic, 2.655ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.068ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.431ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y61.B5      net (fanout=586)      5.341   rst_read_sync
    SLICE_X84Y61.B       Tilo                  0.205   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X85Y61.CLK     net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (0.613ns logic, 5.818ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.101ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X84Y61.B2      net (fanout=4)        2.325   rbcp_reg/regXCEData<7>
    SLICE_X84Y61.B       Tilo                  0.205   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X85Y61.CLK     net (fanout=2)        0.477   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.596ns logic, 2.802ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X84Y61.B2      net (fanout=4)        1.373   rbcp_reg/regXCEData<7>
    SLICE_X84Y61.BMUX    Tilo                  0.183   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X85Y61.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X85Y61.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.536ns logic, 1.540ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y61.B5      net (fanout=586)      3.321   rst_read_sync
    SLICE_X84Y61.BMUX    Tilo                  0.183   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X85Y61.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X85Y61.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (0.538ns logic, 3.488ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.007ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X84Y61.B2      net (fanout=4)        1.373   rbcp_reg/regXCEData<7>
    SLICE_X84Y61.B       Tilo                  0.142   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X85Y61.CLK     net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.340ns logic, 1.667ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X85Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.957ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y61.B5      net (fanout=586)      3.321   rst_read_sync
    SLICE_X84Y61.B       Tilo                  0.142   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X85Y61.CLK     net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.342ns logic, 3.615ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.096ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y66.B3      net (fanout=586)      4.711   rst_read_sync
    SLICE_X72Y66.BMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X72Y67.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X72Y67.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (0.889ns logic, 5.207ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X72Y66.B1      net (fanout=4)        1.406   rbcp_reg/regXCEData<6>
    SLICE_X72Y66.BMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X72Y67.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X72Y67.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.872ns logic, 1.902ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.654ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.845ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y66.B3      net (fanout=586)      4.711   rst_read_sync
    SLICE_X72Y66.B       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X72Y67.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (0.613ns logic, 5.232ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.976ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X72Y66.B1      net (fanout=4)        1.406   rbcp_reg/regXCEData<6>
    SLICE_X72Y66.B       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X72Y67.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.596ns logic, 1.927ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X72Y66.B1      net (fanout=4)        0.836   rbcp_reg/regXCEData<6>
    SLICE_X72Y66.BMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X72Y67.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X72Y67.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.488ns logic, 1.105ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y66.B3      net (fanout=586)      2.921   rst_read_sync
    SLICE_X72Y66.BMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X72Y67.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X72Y67.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.490ns logic, 3.190ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X72Y66.B1      net (fanout=4)        0.836   rbcp_reg/regXCEData<6>
    SLICE_X72Y66.B       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X72Y67.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.340ns logic, 1.094ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X72Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.521ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y66.B3      net (fanout=586)      2.921   rst_read_sync
    SLICE_X72Y66.B       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X72Y67.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.342ns logic, 3.179ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.770ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y57.D5      net (fanout=586)      5.272   rst_read_sync
    SLICE_X78Y57.DMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X79Y58.SR      net (fanout=2)        0.549   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X79Y58.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (0.949ns logic, 5.821ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X78Y57.D2      net (fanout=4)        1.969   rbcp_reg/regXCEData<4>
    SLICE_X78Y57.DMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X79Y58.SR      net (fanout=2)        0.549   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X79Y58.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.932ns logic, 2.518ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.981ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.518ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y57.D5      net (fanout=586)      5.272   rst_read_sync
    SLICE_X78Y57.D       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X79Y58.CLK     net (fanout=2)        0.635   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (0.611ns logic, 5.907ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.301ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X78Y57.D2      net (fanout=4)        1.969   rbcp_reg/regXCEData<4>
    SLICE_X78Y57.D       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X79Y58.CLK     net (fanout=2)        0.635   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.594ns logic, 2.604ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X78Y57.D2      net (fanout=4)        1.233   rbcp_reg/regXCEData<4>
    SLICE_X78Y57.DMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X79Y58.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X79Y58.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.544ns logic, 1.501ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y57.D5      net (fanout=586)      3.275   rst_read_sync
    SLICE_X78Y57.DMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X79Y58.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X79Y58.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.546ns logic, 3.543ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.975ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X78Y57.D2      net (fanout=4)        1.233   rbcp_reg/regXCEData<4>
    SLICE_X78Y57.D       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X79Y58.CLK     net (fanout=2)        0.388   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.354ns logic, 1.621ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.019ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      4.019ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y57.D5      net (fanout=586)      3.275   rst_read_sync
    SLICE_X78Y57.D       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X79Y58.CLK     net (fanout=2)        0.388   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (0.356ns logic, 3.663ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.911ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y59.B3      net (fanout=586)      5.451   rst_read_sync
    SLICE_X80Y59.BMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X79Y59.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X79Y59.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (0.939ns logic, 5.972ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X80Y59.B4      net (fanout=4)        1.529   rbcp_reg/regXCEData<3>
    SLICE_X80Y59.BMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X79Y59.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X79Y59.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.922ns logic, 2.050ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.124ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.375ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y59.B3      net (fanout=586)      5.451   rst_read_sync
    SLICE_X80Y59.B       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X79Y59.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (0.613ns logic, 5.762ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.063ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X80Y59.B4      net (fanout=4)        1.529   rbcp_reg/regXCEData<3>
    SLICE_X80Y59.B       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X79Y59.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.596ns logic, 1.840ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X80Y59.B4      net (fanout=4)        0.934   rbcp_reg/regXCEData<3>
    SLICE_X80Y59.BMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X79Y59.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X79Y59.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.536ns logic, 1.213ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.202ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y59.B3      net (fanout=586)      3.385   rst_read_sync
    SLICE_X80Y59.BMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X79Y59.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X79Y59.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (0.538ns logic, 3.664ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.398ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X80Y59.B4      net (fanout=4)        0.934   rbcp_reg/regXCEData<3>
    SLICE_X80Y59.B       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X79Y59.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.340ns logic, 1.058ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X79Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.851ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y59.B3      net (fanout=586)      3.385   rst_read_sync
    SLICE_X80Y59.B       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X79Y59.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (0.342ns logic, 3.509ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.209ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y64.C5      net (fanout=586)      4.412   rst_read_sync
    SLICE_X74Y64.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X75Y64.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X75Y64.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.209ns (0.949ns logic, 5.260ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.962ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X74Y64.C4      net (fanout=4)        1.182   rbcp_reg/regXCEData<2>
    SLICE_X74Y64.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X75Y64.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X75Y64.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.932ns logic, 2.030ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.001ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.498ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y64.C5      net (fanout=586)      4.412   rst_read_sync
    SLICE_X74Y64.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X75Y64.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      5.498ns (0.612ns logic, 4.886ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.248ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X74Y64.C4      net (fanout=4)        1.182   rbcp_reg/regXCEData<2>
    SLICE_X74Y64.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X75Y64.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.595ns logic, 1.656ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.731ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X74Y64.C4      net (fanout=4)        0.751   rbcp_reg/regXCEData<2>
    SLICE_X74Y64.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X75Y64.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X75Y64.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (0.544ns logic, 1.187ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y64.C5      net (fanout=586)      2.753   rst_read_sync
    SLICE_X74Y64.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X75Y64.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X75Y64.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.546ns logic, 3.189ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.396ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X74Y64.C4      net (fanout=4)        0.751   rbcp_reg/regXCEData<2>
    SLICE_X74Y64.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X75Y64.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.354ns logic, 1.042ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X75Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.400ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      3.400ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y64.C5      net (fanout=586)      2.753   rst_read_sync
    SLICE_X74Y64.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X75Y64.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (0.356ns logic, 3.044ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.499ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y60.B5      net (fanout=586)      4.005   rst_read_sync
    SLICE_X81Y60.BMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X81Y61.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X81Y61.CLK     Trck                  0.302   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (1.023ns logic, 4.476ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X81Y60.B3      net (fanout=4)        1.563   rbcp_reg/regXCEData<1>
    SLICE_X81Y60.BMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X81Y61.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X81Y61.CLK     Trck                  0.302   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.006ns logic, 2.034ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.306ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y60.B5      net (fanout=586)      4.005   rst_read_sync
    SLICE_X81Y60.B       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X81Y61.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (0.667ns logic, 4.526ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.765ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.734ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X81Y60.B3      net (fanout=4)        1.563   rbcp_reg/regXCEData<1>
    SLICE_X81Y60.B       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X81Y61.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.650ns logic, 2.084ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X81Y60.B3      net (fanout=4)        0.973   rbcp_reg/regXCEData<1>
    SLICE_X81Y60.BMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X81Y61.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X81Y61.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.566ns logic, 1.237ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y60.B5      net (fanout=586)      2.513   rst_read_sync
    SLICE_X81Y60.BMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X81Y61.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X81Y61.CLK     Tremck      (-Th)    -0.165   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.568ns logic, 2.777ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.585ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X81Y60.B3      net (fanout=4)        0.973   rbcp_reg/regXCEData<1>
    SLICE_X81Y60.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X81Y61.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.354ns logic, 1.231ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X81Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.127ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y60.B5      net (fanout=586)      2.513   rst_read_sync
    SLICE_X81Y60.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X81Y61.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.356ns logic, 2.771ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.040ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X36Y93.A2      net (fanout=920)      1.368   rst_sync
    SLICE_X36Y93.AMUX    Tilo                  0.261   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X35Y94.SR      net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X35Y94.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.988ns logic, 2.052ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X36Y93.A4      net (fanout=5)        0.731   rbcp_reg/regX94Data<7>
    SLICE_X36Y93.AMUX    Tilo                  0.261   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X35Y94.SR      net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X35Y94.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.932ns logic, 1.415ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.276ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X36Y93.A2      net (fanout=920)      1.368   rst_sync
    SLICE_X36Y93.A       Tilo                  0.203   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X35Y94.CLK     net (fanout=2)        0.706   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.650ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.969ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X36Y93.A4      net (fanout=5)        0.731   rbcp_reg/regX94Data<7>
    SLICE_X36Y93.A       Tilo                  0.203   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X35Y94.CLK     net (fanout=2)        0.706   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.594ns logic, 1.437ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X36Y93.A4      net (fanout=5)        0.390   rbcp_reg/regX94Data<7>
    SLICE_X36Y93.AMUX    Tilo                  0.191   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X35Y94.SR      net (fanout=2)        0.378   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X35Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.544ns logic, 0.768ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X36Y93.A2      net (fanout=920)      0.894   rst_sync
    SLICE_X36Y93.AMUX    Tilo                  0.191   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X35Y94.SR      net (fanout=2)        0.378   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X35Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.580ns logic, 1.272ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.108ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X36Y93.A4      net (fanout=5)        0.390   rbcp_reg/regX94Data<7>
    SLICE_X36Y93.A       Tilo                  0.156   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X35Y94.CLK     net (fanout=2)        0.364   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.354ns logic, 0.754ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X35Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.648ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X36Y93.A2      net (fanout=920)      0.894   rst_sync
    SLICE_X36Y93.A       Tilo                  0.156   rbcp_reg/regX10Data<7>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X35Y94.CLK     net (fanout=2)        0.364   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.390ns logic, 1.258ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.063ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X38Y93.B4      net (fanout=920)      1.236   rst_sync
    SLICE_X38Y93.BMUX    Tilo                  0.251   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X37Y93.SR      net (fanout=2)        0.849   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X37Y93.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.978ns logic, 2.085ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y93.B5      net (fanout=5)        0.614   rbcp_reg/regX94Data<6>
    SLICE_X38Y93.BMUX    Tilo                  0.251   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X37Y93.SR      net (fanout=2)        0.849   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X37Y93.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.922ns logic, 1.463ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.572ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.428ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X38Y93.B4      net (fanout=920)      1.236   rst_sync
    SLICE_X38Y93.B       Tilo                  0.205   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X37Y93.CLK     net (fanout=2)        0.540   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.652ns logic, 1.776ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.250ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.750ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y93.B5      net (fanout=5)        0.614   rbcp_reg/regX94Data<6>
    SLICE_X38Y93.B       Tilo                  0.205   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X37Y93.CLK     net (fanout=2)        0.540   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.596ns logic, 1.154ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y93.B5      net (fanout=5)        0.326   rbcp_reg/regX94Data<6>
    SLICE_X38Y93.BMUX    Tilo                  0.183   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X37Y93.SR      net (fanout=2)        0.440   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X37Y93.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.536ns logic, 0.766ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X38Y93.B4      net (fanout=920)      0.751   rst_sync
    SLICE_X38Y93.BMUX    Tilo                  0.183   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X37Y93.SR      net (fanout=2)        0.440   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X37Y93.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.572ns logic, 1.191ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.925ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      0.925ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y93.B5      net (fanout=5)        0.326   rbcp_reg/regX94Data<6>
    SLICE_X38Y93.B       Tilo                  0.142   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X37Y93.CLK     net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.340ns logic, 0.585ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X37Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.386ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X38Y93.B4      net (fanout=920)      0.751   rst_sync
    SLICE_X38Y93.B       Tilo                  0.142   drs_sampfreq_reg_6_P_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X37Y93.CLK     net (fanout=2)        0.259   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.376ns logic, 1.010ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.729ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X37Y102.C1     net (fanout=920)      2.281   rst_sync
    SLICE_X37Y102.CMUX   Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X38Y102.SR     net (fanout=2)        0.495   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X38Y102.CLK    Trck                  0.193   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.953ns logic, 2.776ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y102.C3     net (fanout=5)        1.608   rbcp_reg/regX94Data<3>
    SLICE_X37Y102.CMUX   Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X38Y102.SR     net (fanout=2)        0.495   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X38Y102.CLK    Trck                  0.193   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.897ns logic, 2.103ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.520ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X37Y102.C1     net (fanout=920)      2.281   rst_sync
    SLICE_X37Y102.C      Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X38Y102.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.706ns logic, 2.774ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.249ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y102.C3     net (fanout=5)        1.608   rbcp_reg/regX94Data<3>
    SLICE_X37Y102.C      Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X38Y102.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.650ns logic, 2.101ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y102.C3     net (fanout=5)        0.963   rbcp_reg/regX94Data<3>
    SLICE_X37Y102.CMUX   Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X38Y102.SR     net (fanout=2)        0.273   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X38Y102.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.484ns logic, 1.236ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.237ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X37Y102.C1     net (fanout=920)      1.444   rst_sync
    SLICE_X37Y102.CMUX   Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X38Y102.SR     net (fanout=2)        0.273   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X38Y102.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.520ns logic, 1.717ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.586ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.586ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y102.C3     net (fanout=5)        0.963   rbcp_reg/regX94Data<3>
    SLICE_X37Y102.C      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X38Y102.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.354ns logic, 1.232ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X38Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.103ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X37Y102.C1     net (fanout=920)      1.444   rst_sync
    SLICE_X37Y102.C      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X38Y102.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.390ns logic, 1.713ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.571ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.429ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X39Y91.A3      net (fanout=920)      1.209   rst_sync
    SLICE_X39Y91.A       Tilo                  0.259   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.656   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.706ns logic, 1.865ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.980ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X39Y91.A4      net (fanout=5)        0.714   rbcp_reg/regX94Data<5>
    SLICE_X39Y91.A       Tilo                  0.259   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.656   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (0.650ns logic, 1.370ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X39Y91.A3      net (fanout=920)      1.209   rst_sync
    SLICE_X39Y91.AMUX    Tilo                  0.313   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y92.CLK     Trck                  0.302   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (1.062ns logic, 1.498ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X39Y91.A4      net (fanout=5)        0.714   rbcp_reg/regX94Data<5>
    SLICE_X39Y91.AMUX    Tilo                  0.313   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y92.CLK     Trck                  0.302   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (1.006ns logic, 1.003ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X39Y91.A4      net (fanout=5)        0.376   rbcp_reg/regX94Data<5>
    SLICE_X39Y91.AMUX    Tilo                  0.203   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y92.CLK     Tremck      (-Th)    -0.165   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.566ns logic, 0.495ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X39Y91.A3      net (fanout=920)      0.780   rst_sync
    SLICE_X39Y91.AMUX    Tilo                  0.203   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y92.SR      net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y92.CLK     Tremck      (-Th)    -0.165   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.602ns logic, 0.899ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.056ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.056ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X39Y91.A4      net (fanout=5)        0.376   rbcp_reg/regX94Data<5>
    SLICE_X39Y91.A       Tilo                  0.156   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.326   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.354ns logic, 0.702ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.496ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X39Y91.A3      net (fanout=920)      0.780   rst_sync
    SLICE_X39Y91.A       Tilo                  0.156   drs_sampfreq_reg_5_P_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y92.CLK     net (fanout=2)        0.326   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.390ns logic, 1.106ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.313ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X36Y101.B3     net (fanout=920)      2.060   rst_sync
    SLICE_X36Y101.BMUX   Tilo                  0.261   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X36Y101.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X36Y101.CLK    Trck                  0.215   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.923ns logic, 2.390ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y101.B2     net (fanout=5)        1.598   rbcp_reg/regX94Data<4>
    SLICE_X36Y101.BMUX   Tilo                  0.261   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X36Y101.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X36Y101.CLK    Trck                  0.215   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.867ns logic, 1.928ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.816ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X36Y101.B3     net (fanout=920)      2.060   rst_sync
    SLICE_X36Y101.B      Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X36Y101.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.650ns logic, 2.534ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.334ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y101.B2     net (fanout=5)        1.598   rbcp_reg/regX94Data<4>
    SLICE_X36Y101.B      Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X36Y101.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.594ns logic, 2.072ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y101.B2     net (fanout=5)        0.945   rbcp_reg/regX94Data<4>
    SLICE_X36Y101.BMUX   Tilo                  0.191   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X36Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X36Y101.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.474ns logic, 1.112ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X36Y101.B3     net (fanout=920)      1.268   rst_sync
    SLICE_X36Y101.BMUX   Tilo                  0.191   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X36Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X36Y101.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.510ns logic, 1.435ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.590ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y101.B2     net (fanout=5)        0.945   rbcp_reg/regX94Data<4>
    SLICE_X36Y101.B      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X36Y101.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.354ns logic, 1.236ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X36Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.949ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X36Y101.B3     net (fanout=920)      1.268   rst_sync
    SLICE_X36Y101.B      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X36Y101.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (0.390ns logic, 1.559ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.434ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X38Y100.A3     net (fanout=920)      2.000   rst_sync
    SLICE_X38Y100.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X36Y100.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X36Y100.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.913ns logic, 2.521ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y100.A1     net (fanout=5)        1.665   rbcp_reg/regX94Data<0>
    SLICE_X38Y100.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X36Y100.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X36Y100.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.857ns logic, 2.186ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.856ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X38Y100.A3     net (fanout=920)      2.000   rst_sync
    SLICE_X38Y100.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X36Y100.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.652ns logic, 2.492ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.247ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y100.A1     net (fanout=5)        1.665   rbcp_reg/regX94Data<0>
    SLICE_X38Y100.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X36Y100.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.596ns logic, 2.157ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y100.A1     net (fanout=5)        1.004   rbcp_reg/regX94Data<0>
    SLICE_X38Y100.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X36Y100.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X36Y100.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.466ns logic, 1.283ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X38Y100.A3     net (fanout=920)      1.242   rst_sync
    SLICE_X38Y100.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X36Y100.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X36Y100.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.502ns logic, 1.521ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.612ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y100.A1     net (fanout=5)        1.004   rbcp_reg/regX94Data<0>
    SLICE_X38Y100.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X36Y100.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.340ns logic, 1.272ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X36Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.886ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X38Y100.A3     net (fanout=920)      1.242   rst_sync
    SLICE_X38Y100.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X36Y100.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.376ns logic, 1.510ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.025ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X35Y98.A3      net (fanout=920)      1.535   rst_sync
    SLICE_X35Y98.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X38Y98.SR      net (fanout=2)        0.500   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X38Y98.CLK     Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.990ns logic, 2.035ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X35Y98.A5      net (fanout=5)        1.079   rbcp_reg/regX94Data<2>
    SLICE_X35Y98.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X38Y98.SR      net (fanout=2)        0.500   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X38Y98.CLK     Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.934ns logic, 1.579ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.081ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X35Y98.A3      net (fanout=920)      1.535   rst_sync
    SLICE_X35Y98.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X38Y98.CLK     net (fanout=2)        0.678   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.706ns logic, 2.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.593ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X35Y98.A5      net (fanout=5)        1.079   rbcp_reg/regX94Data<2>
    SLICE_X35Y98.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X38Y98.CLK     net (fanout=2)        0.678   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.650ns logic, 1.757ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X35Y98.A5      net (fanout=5)        0.626   rbcp_reg/regX94Data<2>
    SLICE_X35Y98.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X38Y98.SR      net (fanout=2)        0.236   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X38Y98.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.508ns logic, 0.862ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X35Y98.A3      net (fanout=920)      0.980   rst_sync
    SLICE_X35Y98.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X38Y98.SR      net (fanout=2)        0.236   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X38Y98.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.544ns logic, 1.216ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X35Y98.A5      net (fanout=5)        0.626   rbcp_reg/regX94Data<2>
    SLICE_X35Y98.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X38Y98.CLK     net (fanout=2)        0.375   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.354ns logic, 1.001ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X38Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.745ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X35Y98.A3      net (fanout=920)      0.980   rst_sync
    SLICE_X35Y98.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X38Y98.CLK     net (fanout=2)        0.375   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.390ns logic, 1.355ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.221ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X34Y101.B4     net (fanout=920)      1.913   rst_sync
    SLICE_X34Y101.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y101.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y101.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.978ns logic, 2.243ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X34Y101.B5     net (fanout=5)        1.479   rbcp_reg/regX94Data<1>
    SLICE_X34Y101.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y101.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y101.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.922ns logic, 1.809ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.958ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.042ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X34Y101.B4     net (fanout=920)      1.913   rst_sync
    SLICE_X34Y101.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y101.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (0.652ns logic, 2.390ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.448ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X34Y101.B5     net (fanout=5)        1.479   rbcp_reg/regX94Data<1>
    SLICE_X34Y101.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y101.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.596ns logic, 1.956ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X34Y101.B5     net (fanout=5)        0.873   rbcp_reg/regX94Data<1>
    SLICE_X34Y101.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y101.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.536ns logic, 1.040ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X34Y101.B4     net (fanout=920)      1.170   rst_sync
    SLICE_X34Y101.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y101.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.572ns logic, 1.337ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.507ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X34Y101.B5     net (fanout=5)        0.873   rbcp_reg/regX94Data<1>
    SLICE_X34Y101.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y101.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.340ns logic, 1.167ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.840ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y87.DQ      Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X34Y101.B4     net (fanout=920)      1.170   rst_sync
    SLICE_X34Y101.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y101.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.376ns logic, 1.464ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.954ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.D2      net (fanout=12)       1.251   rst_refclk
    SLICE_X48Y88.DMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X45Y87.SR      net (fanout=2)        0.715   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X45Y87.CLK     Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.988ns logic, 1.966ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X48Y88.D4      net (fanout=5)        1.238   rbcp_reg/regX94Data<7>
    SLICE_X48Y88.DMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X45Y87.SR      net (fanout=2)        0.715   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X45Y87.CLK     Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.932ns logic, 1.953ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.357ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.D2      net (fanout=12)       1.251   rst_refclk
    SLICE_X48Y88.D       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X45Y87.CLK     net (fanout=2)        0.742   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.650ns logic, 1.993ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.426ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X48Y88.D4      net (fanout=5)        1.238   rbcp_reg/regX94Data<7>
    SLICE_X48Y88.D       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X45Y87.CLK     net (fanout=2)        0.742   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.594ns logic, 1.980ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X48Y88.D4      net (fanout=5)        0.762   rbcp_reg/regX94Data<7>
    SLICE_X48Y88.DMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X45Y87.SR      net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X45Y87.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.544ns logic, 1.129ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.D2      net (fanout=12)       0.765   rst_refclk
    SLICE_X48Y88.DMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X45Y87.SR      net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X45Y87.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.580ns logic, 1.132ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.558ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.558ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X48Y88.D4      net (fanout=5)        0.762   rbcp_reg/regX94Data<7>
    SLICE_X48Y88.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X45Y87.CLK     net (fanout=2)        0.442   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.354ns logic, 1.204ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X45Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.597ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.597ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.D2      net (fanout=12)       0.765   rst_refclk
    SLICE_X48Y88.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X45Y87.CLK     net (fanout=2)        0.442   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (0.390ns logic, 1.207ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.910ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.090ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X33Y94.D5      net (fanout=12)       2.388   rst_refclk
    SLICE_X33Y94.D       Tilo                  0.259   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X33Y94.CLK     net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (0.706ns logic, 3.204ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.619ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.381ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X33Y94.D4      net (fanout=5)        0.915   rbcp_reg/regX94Data<4>
    SLICE_X33Y94.D       Tilo                  0.259   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X33Y94.CLK     net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.650ns logic, 1.731ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X33Y94.D5      net (fanout=12)       2.388   rst_refclk
    SLICE_X33Y94.DMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X33Y94.SR      net (fanout=2)        0.315   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X33Y94.CLK     Trck                  0.326   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.086ns logic, 2.703ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X33Y94.D4      net (fanout=5)        0.915   rbcp_reg/regX94Data<4>
    SLICE_X33Y94.DMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X33Y94.SR      net (fanout=2)        0.315   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X33Y94.CLK     Trck                  0.326   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.030ns logic, 1.230ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.264ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X33Y94.D4      net (fanout=5)        0.532   rbcp_reg/regX94Data<4>
    SLICE_X33Y94.DMUX    Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X33Y94.SR      net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X33Y94.CLK     Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.560ns logic, 0.704ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X33Y94.D5      net (fanout=12)       1.506   rst_refclk
    SLICE_X33Y94.DMUX    Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X33Y94.SR      net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X33Y94.CLK     Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.596ns logic, 1.678ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.308ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X33Y94.D4      net (fanout=5)        0.532   rbcp_reg/regX94Data<4>
    SLICE_X33Y94.D       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X33Y94.CLK     net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.354ns logic, 0.954ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X33Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.318ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      2.318ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X33Y94.D5      net (fanout=12)       1.506   rst_refclk
    SLICE_X33Y94.D       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X33Y94.CLK     net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.390ns logic, 1.928ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.411ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y88.C4      net (fanout=5)        0.826   rbcp_reg/regX94Data<6>
    SLICE_X48Y88.CMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X50Y87.SR      net (fanout=2)        0.703   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X50Y87.CLK     Trck                  0.230   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (0.882ns logic, 1.529ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.C3      net (fanout=12)       0.316   rst_refclk
    SLICE_X48Y88.CMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X50Y87.SR      net (fanout=2)        0.703   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X50Y87.CLK     Trck                  0.230   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.938ns logic, 1.019ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.042ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y88.C4      net (fanout=5)        0.826   rbcp_reg/regX94Data<6>
    SLICE_X48Y88.C       Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X50Y87.CLK     net (fanout=2)        0.537   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.595ns logic, 1.363ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.496ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.C3      net (fanout=12)       0.316   rst_refclk
    SLICE_X48Y88.C       Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X50Y87.CLK     net (fanout=2)        0.537   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.651ns logic, 0.853ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.C3      net (fanout=12)       0.177   rst_refclk
    SLICE_X48Y88.CMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X50Y87.SR      net (fanout=2)        0.397   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X50Y87.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.532ns logic, 0.574ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y88.C4      net (fanout=5)        0.533   rbcp_reg/regX94Data<6>
    SLICE_X48Y88.CMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X50Y87.SR      net (fanout=2)        0.397   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X50Y87.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.496ns logic, 0.930ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.883ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.C3      net (fanout=12)       0.177   rst_refclk
    SLICE_X48Y88.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X50Y87.CLK     net (fanout=2)        0.316   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.390ns logic, 0.493ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.203ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.203ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X48Y88.C4      net (fanout=5)        0.533   rbcp_reg/regX94Data<6>
    SLICE_X48Y88.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X50Y87.CLK     net (fanout=2)        0.316   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.354ns logic, 0.849ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.712ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.288ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.A2      net (fanout=12)       1.114   rst_refclk
    SLICE_X48Y88.A       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X48Y90.CLK     net (fanout=2)        0.948   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.650ns logic, 2.062ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.326ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X48Y88.A4      net (fanout=5)        1.132   rbcp_reg/regX94Data<5>
    SLICE_X48Y88.A       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X48Y90.CLK     net (fanout=2)        0.948   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.594ns logic, 2.080ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.A2      net (fanout=12)       1.114   rst_refclk
    SLICE_X48Y88.AMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X48Y90.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X48Y90.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.923ns logic, 1.591ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X48Y88.A4      net (fanout=5)        1.132   rbcp_reg/regX94Data<5>
    SLICE_X48Y88.AMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X48Y90.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X48Y90.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (0.867ns logic, 1.609ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X48Y88.A4      net (fanout=5)        0.696   rbcp_reg/regX94Data<5>
    SLICE_X48Y88.AMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X48Y90.SR      net (fanout=2)        0.223   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X48Y90.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.474ns logic, 0.919ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.A2      net (fanout=12)       0.673   rst_refclk
    SLICE_X48Y88.AMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X48Y90.SR      net (fanout=2)        0.223   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X48Y90.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.510ns logic, 0.896ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.561ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X48Y88.A4      net (fanout=5)        0.696   rbcp_reg/regX94Data<5>
    SLICE_X48Y88.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X48Y90.CLK     net (fanout=2)        0.511   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.354ns logic, 1.207ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X48Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.574ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.A2      net (fanout=12)       0.673   rst_refclk
    SLICE_X48Y88.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X48Y90.CLK     net (fanout=2)        0.511   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.390ns logic, 1.184ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.348ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.652ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X34Y96.A2      net (fanout=12)       2.777   rst_refclk
    SLICE_X34Y96.A       Tilo                  0.205   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X34Y96.CLK     net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (0.652ns logic, 3.696ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.305ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X34Y96.A3      net (fanout=5)        1.180   rbcp_reg/regX94Data<3>
    SLICE_X34Y96.A       Tilo                  0.205   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X34Y96.CLK     net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.596ns logic, 2.099ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X34Y96.A2      net (fanout=12)       2.777   rst_refclk
    SLICE_X34Y96.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X34Y96.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X34Y96.CLK     Trck                  0.230   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.928ns logic, 3.282ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X34Y96.A3      net (fanout=5)        1.180   rbcp_reg/regX94Data<3>
    SLICE_X34Y96.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X34Y96.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X34Y96.CLK     Trck                  0.230   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.872ns logic, 1.685ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X34Y96.A3      net (fanout=5)        0.700   rbcp_reg/regX94Data<3>
    SLICE_X34Y96.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X34Y96.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X34Y96.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.488ns logic, 1.004ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X34Y96.A2      net (fanout=12)       1.790   rst_refclk
    SLICE_X34Y96.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X34Y96.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X34Y96.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.524ns logic, 2.094ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.541ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X34Y96.A3      net (fanout=5)        0.700   rbcp_reg/regX94Data<3>
    SLICE_X34Y96.A       Tilo                  0.142   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X34Y96.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.340ns logic, 1.201ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X34Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.667ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X34Y96.A2      net (fanout=12)       1.790   rst_refclk
    SLICE_X34Y96.A       Tilo                  0.142   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X34Y96.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.376ns logic, 2.291ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.757ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X48Y88.B2      net (fanout=5)        1.552   rbcp_reg/regX94Data<2>
    SLICE_X48Y88.BMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X36Y95.SR      net (fanout=2)        1.338   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X36Y95.CLK     Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.867ns logic, 2.890ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    96.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.B5      net (fanout=12)       0.871   rst_refclk
    SLICE_X48Y88.BMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X36Y95.SR      net (fanout=2)        1.338   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X36Y95.CLK     Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.923ns logic, 2.209ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.519ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X48Y88.B2      net (fanout=5)        1.552   rbcp_reg/regX94Data<2>
    SLICE_X48Y88.B       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X36Y95.CLK     net (fanout=2)        1.335   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.594ns logic, 2.887ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.144ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.856ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.B5      net (fanout=12)       0.871   rst_refclk
    SLICE_X48Y88.B       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X36Y95.CLK     net (fanout=2)        1.335   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.650ns logic, 2.206ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.B5      net (fanout=12)       0.490   rst_refclk
    SLICE_X48Y88.BMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X36Y95.SR      net (fanout=2)        0.821   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X36Y95.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.510ns logic, 1.311ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X48Y88.B2      net (fanout=5)        0.984   rbcp_reg/regX94Data<2>
    SLICE_X48Y88.BMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X36Y95.SR      net (fanout=2)        0.821   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X36Y95.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.474ns logic, 1.805ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.677ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X48Y88.B5      net (fanout=12)       0.490   rst_refclk
    SLICE_X48Y88.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X36Y95.CLK     net (fanout=2)        0.797   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.390ns logic, 1.287ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X36Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.135ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X48Y88.B2      net (fanout=5)        0.984   rbcp_reg/regX94Data<2>
    SLICE_X48Y88.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X36Y95.CLK     net (fanout=2)        0.797   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.354ns logic, 1.781ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.140ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  94.860ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X32Y99.A4      net (fanout=12)       3.670   rst_refclk
    SLICE_X32Y99.A       Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X32Y99.CLK     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.650ns logic, 4.490ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.243ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y99.A2      net (fanout=5)        1.343   rbcp_reg/regX94Data<1>
    SLICE_X32Y99.A       Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X32Y99.CLK     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.594ns logic, 2.163ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    94.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X32Y99.A4      net (fanout=12)       3.670   rst_refclk
    SLICE_X32Y99.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X32Y99.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X32Y99.CLK     Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (0.923ns logic, 4.172ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y99.A2      net (fanout=5)        1.343   rbcp_reg/regX94Data<1>
    SLICE_X32Y99.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X32Y99.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X32Y99.CLK     Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.867ns logic, 1.845ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y99.A2      net (fanout=5)        0.810   rbcp_reg/regX94Data<1>
    SLICE_X32Y99.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X32Y99.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X32Y99.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.474ns logic, 1.111ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X32Y99.A4      net (fanout=12)       2.289   rst_refclk
    SLICE_X32Y99.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X32Y99.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X32Y99.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.510ns logic, 2.590ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.590ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y99.A2      net (fanout=5)        0.810   rbcp_reg/regX94Data<1>
    SLICE_X32Y99.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X32Y99.CLK     net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.354ns logic, 1.236ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X32Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.105ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X32Y99.A4      net (fanout=12)       2.289   rst_refclk
    SLICE_X32Y99.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X32Y99.CLK     net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.390ns logic, 2.715ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.789ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X37Y98.A4      net (fanout=12)       3.272   rst_refclk
    SLICE_X37Y98.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X37Y98.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X37Y98.CLK     Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.040ns logic, 3.749ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X37Y98.A3      net (fanout=5)        1.131   rbcp_reg/regX94Data<0>
    SLICE_X37Y98.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X37Y98.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X37Y98.CLK     Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.984ns logic, 1.608ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.338ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X37Y98.A4      net (fanout=12)       3.272   rst_refclk
    SLICE_X37Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X37Y98.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (0.706ns logic, 3.956ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.535ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X37Y98.A3      net (fanout=5)        1.131   rbcp_reg/regX94Data<0>
    SLICE_X37Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X37Y98.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.650ns logic, 1.815ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X37Y98.A3      net (fanout=5)        0.675   rbcp_reg/regX94Data<0>
    SLICE_X37Y98.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X37Y98.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X37Y98.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.556ns logic, 0.971ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X37Y98.A4      net (fanout=12)       2.048   rst_refclk
    SLICE_X37Y98.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X37Y98.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X37Y98.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.592ns logic, 2.344ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.386ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X37Y98.A3      net (fanout=5)        0.675   rbcp_reg/regX94Data<0>
    SLICE_X37Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X37Y98.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.354ns logic, 1.032ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X37Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.795ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      2.795ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y88.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X37Y98.A4      net (fanout=12)       2.048   rst_refclk
    SLICE_X37Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X37Y98.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.390ns logic, 2.405ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.692ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y61.C5      net (fanout=586)      4.895   rst_read_sync
    SLICE_X78Y61.CMUX    Tilo                  0.261   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y61.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y61.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (0.949ns logic, 5.743ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X78Y61.C3      net (fanout=4)        1.331   rbcp_reg/regXCEData<0>
    SLICE_X78Y61.CMUX    Tilo                  0.261   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y61.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y61.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.932ns logic, 2.179ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.518ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.981ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y61.C5      net (fanout=586)      4.895   rst_read_sync
    SLICE_X78Y61.C       Tilo                  0.204   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y61.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (0.612ns logic, 5.369ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.099ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X78Y61.C3      net (fanout=4)        1.331   rbcp_reg/regXCEData<0>
    SLICE_X78Y61.C       Tilo                  0.204   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y61.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.595ns logic, 1.805ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X78Y61.C3      net (fanout=4)        0.849   rbcp_reg/regXCEData<0>
    SLICE_X78Y61.CMUX    Tilo                  0.191   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y61.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y61.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.544ns logic, 1.285ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y61.C5      net (fanout=586)      3.053   rst_read_sync
    SLICE_X78Y61.CMUX    Tilo                  0.191   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y61.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y61.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.546ns logic, 3.489ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.494ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.494ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X78Y61.C3      net (fanout=4)        0.849   rbcp_reg/regXCEData<0>
    SLICE_X78Y61.C       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y61.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.354ns logic, 1.140ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.700ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.700ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y61.C5      net (fanout=586)      3.053   rst_read_sync
    SLICE_X78Y61.C       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y61.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (0.356ns logic, 3.344ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.727ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y105.A1     net (fanout=586)      3.281   rst_read_sync
    SLICE_X74Y105.AMUX   Tilo                  0.261   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X75Y105.SR     net (fanout=2)        0.497   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X75Y105.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (0.949ns logic, 3.778ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.856ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y94.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y105.A4     net (fanout=4)        1.410   cfifo_progfull
    SLICE_X74Y105.AMUX   Tilo                  0.261   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X75Y105.SR     net (fanout=2)        0.497   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X75Y105.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.949ns logic, 1.907ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.427ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y105.A1     net (fanout=586)      3.281   rst_read_sync
    SLICE_X74Y105.A      Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X75Y105.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.611ns logic, 3.962ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.298ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y94.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y105.A4     net (fanout=4)        1.410   cfifo_progfull
    SLICE_X74Y105.A      Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X75Y105.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.611ns logic, 2.091ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y94.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y105.A4     net (fanout=4)        0.819   cfifo_progfull
    SLICE_X74Y105.AMUX   Tilo                  0.191   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X75Y105.SR     net (fanout=2)        0.296   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X75Y105.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.546ns logic, 1.115ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.917ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y105.A1     net (fanout=586)      2.075   rst_read_sync
    SLICE_X74Y105.AMUX   Tilo                  0.191   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X75Y105.SR     net (fanout=2)        0.296   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X75Y105.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.546ns logic, 2.371ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y94.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y105.A4     net (fanout=4)        0.819   cfifo_progfull
    SLICE_X74Y105.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X75Y105.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.356ns logic, 1.173ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X75Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.785ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y105.A1     net (fanout=586)      2.075   rst_read_sync
    SLICE_X74Y105.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X75Y105.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.356ns logic, 2.429ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.757ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y111.B3     net (fanout=586)      3.377   rst_read_sync
    SLICE_X74Y111.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X74Y110.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X74Y110.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.884ns logic, 3.873ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y107.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y111.B5     net (fanout=4)        0.806   dfifo_progfull<0>
    SLICE_X74Y111.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X74Y110.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X74Y110.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.923ns logic, 1.302ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.544ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y111.B3     net (fanout=586)      3.377   rst_read_sync
    SLICE_X74Y111.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X74Y110.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.611ns logic, 3.845ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.076ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y107.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y111.B5     net (fanout=4)        0.806   dfifo_progfull<0>
    SLICE_X74Y111.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X74Y110.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.650ns logic, 1.274ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y107.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y111.B5     net (fanout=4)        0.468   dfifo_progfull<0>
    SLICE_X74Y111.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X74Y110.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X74Y110.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.510ns logic, 0.737ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y111.B3     net (fanout=586)      2.093   rst_read_sync
    SLICE_X74Y111.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X74Y110.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X74Y110.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.476ns logic, 2.362ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.117ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y107.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X74Y111.B5     net (fanout=4)        0.468   dfifo_progfull<0>
    SLICE_X74Y111.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X74Y110.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.390ns logic, 0.727ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X74Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.708ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y111.B3     net (fanout=586)      2.093   rst_read_sync
    SLICE_X74Y111.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X74Y110.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.356ns logic, 2.352ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.089ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y114.B4     net (fanout=586)      2.820   rst_read_sync
    SLICE_X56Y114.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X57Y114.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X57Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.939ns logic, 3.150ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y114.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y114.B2     net (fanout=4)        1.551   dfifo_progfull<3>
    SLICE_X56Y114.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X57Y114.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X57Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.978ns logic, 1.881ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.093ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y114.B4     net (fanout=586)      2.820   rst_read_sync
    SLICE_X56Y114.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X57Y114.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.613ns logic, 3.294ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.323ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y114.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y114.B2     net (fanout=4)        1.551   dfifo_progfull<3>
    SLICE_X56Y114.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X57Y114.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.652ns logic, 2.025ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y114.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y114.B2     net (fanout=4)        0.981   dfifo_progfull<3>
    SLICE_X56Y114.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X57Y114.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X57Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.572ns logic, 1.148ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y114.B4     net (fanout=586)      1.724   rst_read_sync
    SLICE_X56Y114.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X57Y114.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X57Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.538ns logic, 1.891ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.648ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y114.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y114.B2     net (fanout=4)        0.981   dfifo_progfull<3>
    SLICE_X56Y114.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X57Y114.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.376ns logic, 1.272ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X57Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.357ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.357ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y114.B4     net (fanout=586)      1.724   rst_read_sync
    SLICE_X56Y114.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X57Y114.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.342ns logic, 2.015ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.527ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y113.B4     net (fanout=586)      3.030   rst_read_sync
    SLICE_X69Y113.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X71Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.001ns logic, 3.526ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y113.B1     net (fanout=4)        1.291   dfifo_progfull<1>
    SLICE_X69Y113.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X71Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.001ns logic, 1.787ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.810ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y113.B4     net (fanout=586)      3.030   rst_read_sync
    SLICE_X69Y113.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.667ns logic, 3.523ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.549ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y113.B1     net (fanout=4)        1.291   dfifo_progfull<1>
    SLICE_X69Y113.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.667ns logic, 1.784ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y113.B1     net (fanout=4)        0.809   dfifo_progfull<1>
    SLICE_X69Y113.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X71Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.558ns logic, 1.083ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y113.B4     net (fanout=586)      1.816   rst_read_sync
    SLICE_X69Y113.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X71Y113.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X71Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.558ns logic, 2.090ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y113.B1     net (fanout=4)        0.809   dfifo_progfull<1>
    SLICE_X69Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.356ns logic, 1.078ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X71Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.441ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.441ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y113.B4     net (fanout=586)      1.816   rst_read_sync
    SLICE_X69Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X71Y113.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (0.356ns logic, 2.085ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.302ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y111.D3     net (fanout=586)      3.104   rst_read_sync
    SLICE_X70Y111.DMUX   Tilo                  0.261   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X70Y110.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X70Y110.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (0.884ns logic, 3.418ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y115.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y111.D2     net (fanout=4)        1.022   dfifo_progfull<2>
    SLICE_X70Y111.DMUX   Tilo                  0.261   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X70Y110.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X70Y110.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.923ns logic, 1.336ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.817ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y111.D3     net (fanout=586)      3.104   rst_read_sync
    SLICE_X70Y111.D      Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X70Y110.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.611ns logic, 3.572ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.860ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.140ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y115.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y111.D2     net (fanout=4)        1.022   dfifo_progfull<2>
    SLICE_X70Y111.D      Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X70Y110.CLK    net (fanout=2)        0.468   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (0.650ns logic, 1.490ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y115.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y111.D2     net (fanout=4)        0.636   dfifo_progfull<2>
    SLICE_X70Y111.DMUX   Tilo                  0.191   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X70Y110.SR     net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X70Y110.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.510ns logic, 0.760ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y111.D3     net (fanout=586)      1.910   rst_read_sync
    SLICE_X70Y111.DMUX   Tilo                  0.191   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X70Y110.SR     net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X70Y110.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.476ns logic, 2.034ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.285ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y115.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y111.D2     net (fanout=4)        0.636   dfifo_progfull<2>
    SLICE_X70Y111.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X70Y110.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.390ns logic, 0.895ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X70Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.525ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.525ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y111.D3     net (fanout=586)      1.910   rst_read_sync
    SLICE_X70Y111.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X70Y110.CLK    net (fanout=2)        0.259   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (0.356ns logic, 2.169ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.608ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y112.A3     net (fanout=586)      3.094   rst_read_sync
    SLICE_X73Y112.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X72Y112.SR     net (fanout=2)        0.563   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X72Y112.CLK    Trck                  0.230   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (0.951ns logic, 3.657ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y112.A5     net (fanout=4)        1.129   dfifo_progfull<6>
    SLICE_X73Y112.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X72Y112.SR     net (fanout=2)        0.563   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X72Y112.CLK    Trck                  0.230   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.951ns logic, 1.692ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.558ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y112.A3     net (fanout=586)      3.094   rst_read_sync
    SLICE_X73Y112.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X72Y112.CLK    net (fanout=2)        0.681   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (0.667ns logic, 3.775ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.523ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.477ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y112.A5     net (fanout=4)        1.129   dfifo_progfull<6>
    SLICE_X73Y112.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X72Y112.CLK    net (fanout=2)        0.681   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.667ns logic, 1.810ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y112.A5     net (fanout=4)        0.666   dfifo_progfull<6>
    SLICE_X73Y112.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X72Y112.SR     net (fanout=2)        0.210   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X72Y112.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.510ns logic, 0.876ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y112.A3     net (fanout=586)      1.900   rst_read_sync
    SLICE_X73Y112.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X72Y112.SR     net (fanout=2)        0.210   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X72Y112.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.510ns logic, 2.110ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.376ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y112.A5     net (fanout=4)        0.666   dfifo_progfull<6>
    SLICE_X73Y112.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X72Y112.CLK    net (fanout=2)        0.354   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.356ns logic, 1.020ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X72Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.610ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.610ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y112.A3     net (fanout=586)      1.900   rst_read_sync
    SLICE_X73Y112.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X72Y112.CLK    net (fanout=2)        0.354   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.610ns (0.356ns logic, 2.254ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.750ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y114.B5     net (fanout=586)      3.247   rst_read_sync
    SLICE_X71Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X71Y112.SR     net (fanout=2)        0.502   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X71Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (1.001ns logic, 3.749ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y114.B1     net (fanout=4)        0.851   dfifo_progfull<4>
    SLICE_X71Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X71Y112.SR     net (fanout=2)        0.502   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X71Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.040ns logic, 1.353ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.590ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y114.B5     net (fanout=586)      3.247   rst_read_sync
    SLICE_X71Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X71Y112.CLK    net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.667ns logic, 3.743ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.947ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y114.B1     net (fanout=4)        0.851   dfifo_progfull<4>
    SLICE_X71Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X71Y112.CLK    net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.706ns logic, 1.347ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y114.B1     net (fanout=4)        0.516   dfifo_progfull<4>
    SLICE_X71Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X71Y112.SR     net (fanout=2)        0.283   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X71Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.592ns logic, 0.799ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y114.B5     net (fanout=586)      1.988   rst_read_sync
    SLICE_X71Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X71Y112.SR     net (fanout=2)        0.283   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X71Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.558ns logic, 2.271ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.181ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y114.B1     net (fanout=4)        0.516   dfifo_progfull<4>
    SLICE_X71Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X71Y112.CLK    net (fanout=2)        0.275   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.390ns logic, 0.791ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X71Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.619ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y114.B5     net (fanout=586)      1.988   rst_read_sync
    SLICE_X71Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X71Y112.CLK    net (fanout=2)        0.275   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.356ns logic, 2.263ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.131ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.869ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y115.D5     net (fanout=586)      3.527   rst_read_sync
    SLICE_X72Y115.D      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X71Y115.CLK    net (fanout=2)        0.991   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (0.613ns logic, 4.518ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.000ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y113.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y115.D2     net (fanout=4)        1.357   dfifo_progfull<5>
    SLICE_X72Y115.D      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X71Y115.CLK    net (fanout=2)        0.991   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.652ns logic, 2.348ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y115.D5     net (fanout=586)      3.527   rst_read_sync
    SLICE_X72Y115.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X71Y115.SR     net (fanout=2)        0.339   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X71Y115.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.939ns logic, 3.866ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y113.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y115.D2     net (fanout=4)        1.357   dfifo_progfull<5>
    SLICE_X72Y115.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X71Y115.SR     net (fanout=2)        0.339   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X71Y115.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.978ns logic, 1.696ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.498ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y113.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y115.D2     net (fanout=4)        0.792   dfifo_progfull<5>
    SLICE_X72Y115.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X71Y115.SR     net (fanout=2)        0.134   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X71Y115.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.572ns logic, 0.926ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y115.D5     net (fanout=586)      2.149   rst_read_sync
    SLICE_X72Y115.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X71Y115.SR     net (fanout=2)        0.134   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X71Y115.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.538ns logic, 2.283ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.700ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.700ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y113.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y115.D2     net (fanout=4)        0.792   dfifo_progfull<5>
    SLICE_X72Y115.D      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X71Y115.CLK    net (fanout=2)        0.532   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.376ns logic, 1.324ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X71Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.023ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      3.023ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y115.D5     net (fanout=586)      2.149   rst_read_sync
    SLICE_X72Y115.D      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X71Y115.CLK    net (fanout=2)        0.532   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.342ns logic, 2.681ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.667ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y115.B3     net (fanout=586)      3.232   rst_read_sync
    SLICE_X68Y115.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X69Y116.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X69Y116.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.939ns logic, 3.728ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y112.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y115.B2     net (fanout=4)        2.004   dfifo_progfull<7>
    SLICE_X68Y115.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X69Y116.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X69Y116.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.978ns logic, 2.500ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.634ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y115.B3     net (fanout=586)      3.232   rst_read_sync
    SLICE_X68Y115.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X69Y116.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (0.613ns logic, 3.753ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.823ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y112.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y115.B2     net (fanout=4)        2.004   dfifo_progfull<7>
    SLICE_X68Y115.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X69Y116.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.652ns logic, 2.525ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y112.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y115.B2     net (fanout=4)        1.175   dfifo_progfull<7>
    SLICE_X68Y115.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X69Y116.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X69Y116.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.572ns logic, 1.444ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y115.B3     net (fanout=586)      1.999   rst_read_sync
    SLICE_X68Y115.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X69Y116.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X69Y116.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.538ns logic, 2.268ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.809ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y112.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y115.B2     net (fanout=4)        1.175   dfifo_progfull<7>
    SLICE_X68Y115.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X69Y116.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.376ns logic, 1.433ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.599ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y98.AQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y115.B3     net (fanout=586)      1.999   rst_read_sync
    SLICE_X68Y115.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X69Y116.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.342ns logic, 2.257ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.994ns|            0|            0|            0|       281607|
| TS_dcm_gmii_clk0              |      8.000ns|      4.575ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     21.978ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.474ns|      7.034ns|            0|            0|       142487|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.196ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      6.275ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      6.185ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      6.545ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      6.412ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      6.119ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      6.364ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      7.034ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      6.610ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      6.096ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      6.770ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      6.911ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      6.209ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      5.499ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      6.692ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.988ns|      5.131ns|            0|            0|       136754|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      3.040ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      3.063ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      3.729ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      2.571ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      3.313ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      3.434ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      3.025ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      3.221ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      4.727ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.757ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      4.089ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.527ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.302ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.608ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      4.750ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      5.131ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.667ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      5.340ns|            0|            3|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      5.340ns|          N/A|            3|            0|         1808|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.651ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      7.651ns|      5.140ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.954ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      3.910ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.411ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.712ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      4.348ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.757ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      5.140ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      4.789ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    5.340|         |         |         |
AD9222_DCO_P   |    5.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    5.340|         |         |         |
AD9222_DCO_P   |    5.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.651|         |         |         |
BP_EXTCLK_P    |    7.651|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.651|         |         |         |
BP_EXTCLK_P    |    7.651|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    4.575|         |         |         |
OSC            |    4.575|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    4.575|         |         |         |
OSC            |   12.296|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 874  (Setup/Max: 874, Hold: 0)

Constraints cover 324713 paths, 0 nets, and 51651 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   7.034ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 29 MAR 22:9:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 646 MB



