# Dutta SEC-DED-DAEC Code

VHDL implementaton of (72, 64) Dutta SEC-DED-DAEC code proposed by [Avijit Dutta](https://ieeexplore.ieee.org/author/38529200900) that corrects randomly scattered single bit errors as well as adjacent double bit errors

More info:<br>
[Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code](https://ieeexplore.ieee.org/document/4209937)<br>

[Low cost adjacent double error correcting code with complete elimination of miscorrection within a dispersion window for multiple bit upset tolerant memory](https://ieeexplore.ieee.org/document/7332119)
