;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @127, 100
	DJN -1, @-20
	MOV -1, <-20
	SUB @12, @10
	SUB #72, @260
	DJN -1, @-20
	SLT 721, 600
	DJN -41, @-20
	SUB #72, @260
	SLT <-10, 9
	SUB 12, @10
	SLT <-10, 9
	SUB #72, @260
	ADD 10, 5
	SPL -700
	SPL -700
	SUB #72, @260
	MOV -1, <-20
	ADD -7, <-26
	SUB #72, @260
	JMN 0, #332
	JMN 0, #332
	SUB #72, @260
	SLT <-10, 9
	SUB @121, 103
	SUB 0, @2
	SUB 0, @2
	CMP @12, @10
	DJN -1, @-20
	ADD <-10, 9
	DJN -1, @-20
	MOV -1, <-20
	SUB 0, @332
	MOV -7, <-20
	SUB 0, @2
	SLT <-10, 9
	SUB 0, @2
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 60
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @127, 100
	DJN -1, @-20
	MOV -1, <-20
	SUB @12, @10
	SUB #72, @260
	DJN -1, @-20
