/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module primitive_example_design_1(clk, rst, i_buf_out, clk_buf_out, rst_i_buf_out, i_buf_mux1_sel, i_buf_mux2_sel, p_ibuf, g_ibuf, ram_out, \ram_inst.addr , \ram_inst.we , \ff_inst1.Q );
  input clk_buf_out;
  output \ff_inst1.Q ;
  input g_ibuf;
  input i_buf_mux1_sel;
  input i_buf_mux2_sel;
  input [2:0] i_buf_out;
  input clk;
  input p_ibuf;
  input [5:0] \ram_inst.addr ;
  input \ram_inst.we ;
  output ram_out;
  input rst;
  input rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:18.10-18.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 D" *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:79.11-79.12" *)
  wire \ff_inst1.D ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  wire [2:0] i_buf_out;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire _00_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _01_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _02_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _03_;
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _04_;
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _05_;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] _06_;
  (* src = "./rtl/primitive_example_design_1.v:19.18-19.25" *)
  wire acc_out;
  (* keep = 32'h00000001 *)
  wire _07_;
  wire _08_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _09_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _10_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _11_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _12_;
  wire _13_;
  (* src = "./rtl/primitive_example_design_1.v:21.10-21.19" *)
  wire Q_buff_in;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _14_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _15_;
  (* src = "./rtl/primitive_example_design_1.v:15.10-15.17" *)
  wire lut_out;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _16_;
  (* src = "./rtl/primitive_example_design_1.v:20.10-20.18" *)
  wire mux2_out;
  (* keep = 32'h00000001 *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _17_;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _18_;
  (* src = "./rtl/primitive_example_design_1.v:17.10-17.13" *)
  wire out;
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  wire p_ibuf;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _19_;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  wire ram_out;
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _20_;
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:58.17-58.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _21_ (
    .Y(_13_),
    .A({ \ff_inst1.D , rst })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:54.11-54.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:44.12-44.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _22_ (
    .C(clk),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(_17_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _23_ (
    .C(clk),
    .D(_13_),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _24_ (
    .Y(ram_out),
    .A({ _07_, _08_, _17_[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _25_ (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, \ff_inst1.D , acc_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) _26_ (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) _27_ (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _28_ (
    .C(clk),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(_07_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/manadher/work/Feb24/yosys_rs27/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(clk),
    .CLK_A2(1'hx),
    .CLK_B1(clk),
    .CLK_B2(1'hx),
    .RDATA_A1({ _01_[15:9], _06_[8], _04_[7:1], _08_ }),
    .RDATA_A2({ _02_[15:1], _00_ }),
    .RDATA_B1(_05_[15:0]),
    .RDATA_B2(_03_[15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(_01_[17:16]),
    .RPARITY_A2(_02_[17:16]),
    .RPARITY_B1(_05_[17:16]),
    .RPARITY_B2(_03_[17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign _02_[0] = _00_;
  assign _01_[8:0] = { _06_[8], _04_[7:1], _08_ };
  assign _06_[7:0] = { _04_[7:1], _08_ };
  assign _04_[0] = _08_;
  assign _17_[6:1] = { _17_[7], _17_[7], _17_[7], _17_[7], _17_[7], _17_[7] };
endmodule
