{
  "Top": "gen4",
  "RtlTop": "gen4",
  "RtlPrefix": "",
  "RtlSubPrefix": "gen4_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexuplus",
    "Device": "xcku15p",
    "Package": "-ffva1760",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "valid": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "valid",
          "name": "valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "set": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "set",
          "name": "set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_idxs": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "p_idxs_0",
          "name": "p_idxs_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "p_idxs_1",
          "name": "p_idxs_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "p_idxs_2",
          "name": "p_idxs_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "p_idxs_3",
          "name": "p_idxs_3",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "data_out": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out_0",
          "name": "data_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_0_ap_vld",
          "name": "data_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_1",
          "name": "data_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_1_ap_vld",
          "name": "data_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_2",
          "name": "data_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_2_ap_vld",
          "name": "data_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_3",
          "name": "data_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_3_ap_vld",
          "name": "data_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "orbit_out": {
      "index": "4",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "orbit_out_0",
          "name": "orbit_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_0_ap_vld",
          "name": "orbit_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_1",
          "name": "orbit_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_1_ap_vld",
          "name": "orbit_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_2",
          "name": "orbit_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_2_ap_vld",
          "name": "orbit_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_3",
          "name": "orbit_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orbit_out_3_ap_vld",
          "name": "orbit_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "start_out": {
      "index": "5",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "start_out_0",
          "name": "start_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_0_ap_vld",
          "name": "start_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_1",
          "name": "start_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_1_ap_vld",
          "name": "start_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_2",
          "name": "start_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_2_ap_vld",
          "name": "start_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_3",
          "name": "start_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "start_out_3_ap_vld",
          "name": "start_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "end_out": {
      "index": "6",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "end_out_0",
          "name": "end_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_0_ap_vld",
          "name": "end_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_1",
          "name": "end_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_1_ap_vld",
          "name": "end_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_2",
          "name": "end_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_2_ap_vld",
          "name": "end_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_3",
          "name": "end_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "end_out_3_ap_vld",
          "name": "end_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "valid_out": {
      "index": "7",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "valid_out_0",
          "name": "valid_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_0_ap_vld",
          "name": "valid_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_1",
          "name": "valid_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_1_ap_vld",
          "name": "valid_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_2",
          "name": "valid_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_2_ap_vld",
          "name": "valid_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_3",
          "name": "valid_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "valid_out_3_ap_vld",
          "name": "valid_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "CLOCK_RATIO_MINUS_ONE": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "CLOCK_RATIO_MINUS_ONE",
          "name": "CLOCK_RATIO_MINUS_ONE",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top gen4 -name gen4",
      "set_directive_top gen4 -name gen4"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gen4"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "Uncertainty": "0.675",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "11"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gen4",
    "Version": "1.0",
    "DisplayName": "Gen4",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gen4_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gen4.cc"],
    "Vhdl": [
      "impl\/vhdl\/gen4_gen_puppi.vhd",
      "impl\/vhdl\/gen4_gen_puppi_ptLUT_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gen4_mul_mul_10ns_10ns_20_4_1.vhd",
      "impl\/vhdl\/gen4_mul_mul_11ns_7ns_18_4_1.vhd",
      "impl\/vhdl\/gen4_mul_mul_11ns_11ns_22_4_1.vhd",
      "impl\/vhdl\/gen4_mul_mul_12ns_11ns_23_4_1.vhd",
      "impl\/vhdl\/gen4_NLUT_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gen4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gen4_gen_puppi.v",
      "impl\/verilog\/gen4_gen_puppi_ptLUT_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gen4_gen_puppi_ptLUT_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gen4_mul_mul_10ns_10ns_20_4_1.v",
      "impl\/verilog\/gen4_mul_mul_11ns_7ns_18_4_1.v",
      "impl\/verilog\/gen4_mul_mul_11ns_11ns_22_4_1.v",
      "impl\/verilog\/gen4_mul_mul_12ns_11ns_23_4_1.v",
      "impl\/verilog\/gen4_NLUT_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gen4_NLUT_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gen4.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/gen4.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"valid": "DATA"},
      "ports": ["valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valid"
        }]
    },
    "set": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"set": "DATA"},
      "ports": ["set"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "set"
        }]
    },
    "p_idxs_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_idxs_0": "DATA"},
      "ports": ["p_idxs_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_idxs"
        }]
    },
    "p_idxs_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_idxs_1": "DATA"},
      "ports": ["p_idxs_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_idxs"
        }]
    },
    "p_idxs_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_idxs_2": "DATA"},
      "ports": ["p_idxs_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_idxs"
        }]
    },
    "p_idxs_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_idxs_3": "DATA"},
      "ports": ["p_idxs_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_idxs"
        }]
    },
    "data_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_out_0": "DATA"},
      "ports": ["data_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_out_1": "DATA"},
      "ports": ["data_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_out_2": "DATA"},
      "ports": ["data_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_out_3": "DATA"},
      "ports": ["data_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "orbit_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"orbit_out_0": "DATA"},
      "ports": ["orbit_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "orbit_out"
        }]
    },
    "orbit_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"orbit_out_1": "DATA"},
      "ports": ["orbit_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "orbit_out"
        }]
    },
    "orbit_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"orbit_out_2": "DATA"},
      "ports": ["orbit_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "orbit_out"
        }]
    },
    "orbit_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"orbit_out_3": "DATA"},
      "ports": ["orbit_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "orbit_out"
        }]
    },
    "start_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"start_out_0": "DATA"},
      "ports": ["start_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start_out"
        }]
    },
    "start_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"start_out_1": "DATA"},
      "ports": ["start_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start_out"
        }]
    },
    "start_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"start_out_2": "DATA"},
      "ports": ["start_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start_out"
        }]
    },
    "start_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"start_out_3": "DATA"},
      "ports": ["start_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start_out"
        }]
    },
    "end_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"end_out_0": "DATA"},
      "ports": ["end_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "end_out"
        }]
    },
    "end_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"end_out_1": "DATA"},
      "ports": ["end_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "end_out"
        }]
    },
    "end_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"end_out_2": "DATA"},
      "ports": ["end_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "end_out"
        }]
    },
    "end_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"end_out_3": "DATA"},
      "ports": ["end_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "end_out"
        }]
    },
    "valid_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"valid_out_0": "DATA"},
      "ports": ["valid_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valid_out"
        }]
    },
    "valid_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"valid_out_1": "DATA"},
      "ports": ["valid_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valid_out"
        }]
    },
    "valid_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"valid_out_2": "DATA"},
      "ports": ["valid_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valid_out"
        }]
    },
    "valid_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"valid_out_3": "DATA"},
      "ports": ["valid_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valid_out"
        }]
    },
    "CLOCK_RATIO_MINUS_ONE": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"CLOCK_RATIO_MINUS_ONE": "DATA"},
      "ports": ["CLOCK_RATIO_MINUS_ONE"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "CLOCK_RATIO_MINUS_ONE"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "valid": {
      "dir": "in",
      "width": "1"
    },
    "set": {
      "dir": "in",
      "width": "1"
    },
    "p_idxs_0": {
      "dir": "in",
      "width": "64"
    },
    "p_idxs_1": {
      "dir": "in",
      "width": "64"
    },
    "p_idxs_2": {
      "dir": "in",
      "width": "64"
    },
    "p_idxs_3": {
      "dir": "in",
      "width": "64"
    },
    "data_out_0": {
      "dir": "out",
      "width": "64"
    },
    "data_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "data_out_1": {
      "dir": "out",
      "width": "64"
    },
    "data_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "data_out_2": {
      "dir": "out",
      "width": "64"
    },
    "data_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "data_out_3": {
      "dir": "out",
      "width": "64"
    },
    "data_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_0": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_1": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_2": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_3": {
      "dir": "out",
      "width": "1"
    },
    "orbit_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "start_out_0": {
      "dir": "out",
      "width": "1"
    },
    "start_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "start_out_1": {
      "dir": "out",
      "width": "1"
    },
    "start_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "start_out_2": {
      "dir": "out",
      "width": "1"
    },
    "start_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "start_out_3": {
      "dir": "out",
      "width": "1"
    },
    "start_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "end_out_0": {
      "dir": "out",
      "width": "1"
    },
    "end_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "end_out_1": {
      "dir": "out",
      "width": "1"
    },
    "end_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "end_out_2": {
      "dir": "out",
      "width": "1"
    },
    "end_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "end_out_3": {
      "dir": "out",
      "width": "1"
    },
    "end_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_0": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_1": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_2": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_3": {
      "dir": "out",
      "width": "1"
    },
    "valid_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "CLOCK_RATIO_MINUS_ONE": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gen4",
      "Instances": [
        {
          "ModuleName": "gen_puppi",
          "InstanceName": "grp_gen_puppi_fu_785"
        },
        {
          "ModuleName": "gen_puppi",
          "InstanceName": "grp_gen_puppi_fu_792"
        },
        {
          "ModuleName": "gen_puppi",
          "InstanceName": "grp_gen_puppi_fu_799"
        },
        {
          "ModuleName": "gen_puppi",
          "InstanceName": "grp_gen_puppi_fu_806"
        }
      ]
    },
    "Info": {
      "gen_puppi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gen4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "gen_puppi": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.237"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "~0",
          "FF": "259",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "239",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "gen4": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.772"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "~0",
          "DSP": "14",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "~0",
          "FF": "11276",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "1",
          "LUT": "2623",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-14 17:20:39 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
