{"vcs1":{"timestamp_begin":1742312310.776666239, "rt":1.80, "ut":0.30, "st":0.27}}
{"vcselab":{"timestamp_begin":1742312312.664378601, "rt":1.80, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1742312314.542215899, "rt":0.39, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742312310.034699613}
{"VCS_COMP_START_TIME": 1742312310.034699613}
{"VCS_COMP_END_TIME": 1742312318.028869507}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -v tsmc13_neg.v +define+GATE +define+ +neg_tchk"}
{"vcs1": {"peak_mem": 329592}}
{"stitch_vcselab": {"peak_mem": 215104}}
