Protel Design System Design Rule Check
PCB File : C:\Users\schno\Desktop\mini-rfsynth\mini-rfsynth.PcbDoc
Date     : 24/06/2016
Time     : 11:33:28 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Zero hole size multi-layer pad(s) detected
   Pad SMA1-2(1483.543mil,1082.677mil) on Multi-Layer on Net GND
   Pad SMA1-2(1823.543mil,1082.677mil) on Multi-Layer on Net GND
   Pad SMA2-2(2113.465mil,1082.677mil) on Multi-Layer on Net GND
   Pad SMA2-2(2453.465mil,1082.677mil) on Multi-Layer on Net GND
   Pad SMA3-2(2854.331mil,1424.488mil) on Multi-Layer on Net GND
   Pad SMA3-2(2854.331mil,1764.488mil) on Multi-Layer on Net GND

WARNING: Multilayer Pads with 0 size Hole found
   Pad SMA1-2(1483.543mil,1082.677mil) on Multi-Layer
   Pad SMA1-2(1823.543mil,1082.677mil) on Multi-Layer
   Pad SMA2-2(2113.465mil,1082.677mil) on Multi-Layer
   Pad SMA2-2(2453.465mil,1082.677mil) on Multi-Layer
   Pad SMA3-2(2854.331mil,1424.488mil) on Multi-Layer
   Pad SMA3-2(2854.331mil,1764.488mil) on Multi-Layer

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.681mil < 10mil) Between Text "U3" (1481mil,1887mil) on Top Overlay And Arc (1494.551mil,1921.78mil) on Top Overlay Silk Text to Silk Clearance [3.681mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "+5V" (1115mil,2134.382mil) on Top Overlay And Arc (1340mil,2197mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (13.91mil < 10mil) Between Text "REG. OUT" (1385mil,1967mil) on Top Overlay And Arc (1339mil,1973mil) on Top Overlay Silk Text to Silk Clearance [8.91mil]
   Violation between Silk To Silk Clearance Constraint: (4mil < 10mil) Between Text "GND" (1117mil,1932mil) on Top Overlay And Arc (1339mil,1973mil) on Top Overlay Silk Text to Silk Clearance [4mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "+VIN [6-12VDC]" (1120mil,1809mil) on Top Overlay And Arc (1340mil,1875mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (1119mil,1307mil) on Top Overlay And Arc (1325mil,1362mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :6

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1967mil)(2202mil,2068mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2248mil,1967mil)(2248mil,2068mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2202mil,1922mil)(2202mil,1968mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2198mil,1927mil)(2198mil,2028mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1967mil)(2248mil,1967mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2202mil,1968mil)(2303mil,1968mil) on Top Overlay And Pad C2-1(2225mil,1990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1967mil)(2202mil,2068mil) on Top Overlay And Pad C2-2(2225mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2248mil,1967mil)(2248mil,2068mil) on Top Overlay And Pad C2-2(2225mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.665mil < 10mil) Between Track (2198mil,1927mil)(2198mil,2028mil) on Top Overlay And Pad C2-2(2225mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.665mil < 10mil) Between Track (2152mil,2028mil)(2198mil,2028mil) on Top Overlay And Pad C2-2(2225mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,2068mil)(2248mil,2068mil) on Top Overlay And Pad C2-2(2225mil,2045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2182mil,1872mil)(2182mil,1918mil) on Top Overlay And Pad C1-1(2205mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1922mil)(2202mil,1968mil) on Top Overlay And Pad C1-1(2205mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2182mil,1872mil)(2283mil,1872mil) on Top Overlay And Pad C1-1(2205mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1922mil)(2303mil,1922mil) on Top Overlay And Pad C1-1(2205mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2182mil,1918mil)(2283mil,1918mil) on Top Overlay And Pad C1-1(2205mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2287mil,1872mil)(2287mil,1918mil) on Top Overlay And Pad C1-2(2260mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2283mil,1872mil)(2283mil,1918mil) on Top Overlay And Pad C1-2(2260mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2182mil,1872mil)(2283mil,1872mil) on Top Overlay And Pad C1-2(2260mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1922mil)(2303mil,1922mil) on Top Overlay And Pad C1-2(2260mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2182mil,1918mil)(2283mil,1918mil) on Top Overlay And Pad C1-2(2260mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1660mil,2372mil)(1660mil,2473mil) on Top Overlay And Pad R10-2(1683mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1706mil,2372mil)(1706mil,2473mil) on Top Overlay And Pad R10-2(1683mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1660mil,2473mil)(1706mil,2473mil) on Top Overlay And Pad R10-2(1683mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Text "+3.3V" (1596mil,2471mil) on Top Overlay And Pad R10-2(1683mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1660mil,2372mil)(1660mil,2473mil) on Top Overlay And Pad R10-1(1683mil,2395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1706mil,2372mil)(1706mil,2473mil) on Top Overlay And Pad R10-1(1683mil,2395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1660mil,2372mil)(1706mil,2372mil) on Top Overlay And Pad R10-1(1683mil,2395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1516.627mil,2369.874mil)(1516.627mil,2470.874mil) on Top Overlay And Pad R9-1(1539.627mil,2392.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1562.627mil,2369.874mil)(1562.627mil,2470.874mil) on Top Overlay And Pad R9-1(1539.627mil,2392.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1516.627mil,2369.874mil)(1562.627mil,2369.874mil) on Top Overlay And Pad R9-1(1539.627mil,2392.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1516.627mil,2369.874mil)(1516.627mil,2470.874mil) on Top Overlay And Pad R9-2(1539.627mil,2447.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1562.627mil,2369.874mil)(1562.627mil,2470.874mil) on Top Overlay And Pad R9-2(1539.627mil,2447.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1516.627mil,2470.874mil)(1562.627mil,2470.874mil) on Top Overlay And Pad R9-2(1539.627mil,2447.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Text "+5V" (1455mil,2470mil) on Top Overlay And Pad R9-2(1539.627mil,2447.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1377mil,2471.501mil)(1423mil,2471.501mil) on Top Overlay And Pad R8-2(1400mil,2448.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1377mil,2370.501mil)(1377mil,2471.501mil) on Top Overlay And Pad R8-2(1400mil,2448.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1423mil,2370.501mil)(1423mil,2471.501mil) on Top Overlay And Pad R8-2(1400mil,2448.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Text "VIN" (1316.378mil,2471.375mil) on Top Overlay And Pad R8-2(1400mil,2448.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1377mil,2370.501mil)(1423mil,2370.501mil) on Top Overlay And Pad R8-1(1400mil,2393.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1377mil,2370.501mil)(1377mil,2471.501mil) on Top Overlay And Pad R8-1(1400mil,2393.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1423mil,2370.501mil)(1423mil,2471.501mil) on Top Overlay And Pad R8-1(1400mil,2393.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Track (2134.567mil,1951.299mil)(2151.299mil,1951.299mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Track (2151.299mil,1934.567mil)(2151.299mil,1951.299mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.665mil < 10mil) Between Track (2202mil,1967mil)(2202mil,2068mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2152mil,1927mil)(2152mil,2028mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1922mil)(2202mil,1968mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2198mil,1927mil)(2198mil,2028mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2152mil,1927mil)(2198mil,1927mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.665mil < 10mil) Between Track (2202mil,1967mil)(2248mil,1967mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.869mil < 10mil) Between Track (2202mil,1968mil)(2303mil,1968mil) on Top Overlay And Pad C4-1(2175mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2148mil,1972mil)(2148mil,2073mil) on Top Overlay And Pad C4-2(2175mil,2005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1967mil)(2202mil,2068mil) on Top Overlay And Pad C4-2(2175mil,2005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2152mil,1927mil)(2152mil,2028mil) on Top Overlay And Pad C4-2(2175mil,2005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2198mil,1927mil)(2198mil,2028mil) on Top Overlay And Pad C4-2(2175mil,2005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2152mil,2028mil)(2198mil,2028mil) on Top Overlay And Pad C4-2(2175mil,2005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2202mil,1967mil)(2202mil,2068mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2248mil,1967mil)(2248mil,2068mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1922mil)(2202mil,1968mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2198mil,1927mil)(2198mil,2028mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.869mil < 10mil) Between Track (2152mil,1927mil)(2198mil,1927mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2202mil,1967mil)(2248mil,1967mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1968mil)(2303mil,1968mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1922mil)(2303mil,1922mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2182mil,1918mil)(2283mil,1918mil) on Top Overlay And Pad C3-1(2225mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2287mil,1872mil)(2287mil,1918mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2283mil,1872mil)(2283mil,1918mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2303mil,1922mil)(2303mil,1968mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2287mil,1918mil)(2388mil,1918mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1968mil)(2303mil,1968mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2202mil,1922mil)(2303mil,1922mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2182mil,1918mil)(2283mil,1918mil) on Top Overlay And Pad C3-2(2280mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1903mil,1959mil)(1903mil,2060mil) on Top Overlay And Pad C5-1(1926mil,2037mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1949mil,1959mil)(1949mil,2060mil) on Top Overlay And Pad C5-1(1926mil,2037mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1903mil,2060mil)(1949mil,2060mil) on Top Overlay And Pad C5-1(1926mil,2037mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1903mil,1959mil)(1903mil,2060mil) on Top Overlay And Pad C5-2(1926mil,1982mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1949mil,1959mil)(1949mil,2060mil) on Top Overlay And Pad C5-2(1926mil,1982mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1903mil,1959mil)(1949mil,1959mil) on Top Overlay And Pad C5-2(1926mil,1982mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2102mil,2073mil)(2148mil,2073mil) on Top Overlay And Pad C6-1(2125mil,2050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2102mil,1972mil)(2102mil,2073mil) on Top Overlay And Pad C6-1(2125mil,2050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2148mil,1972mil)(2148mil,2073mil) on Top Overlay And Pad C6-1(2125mil,2050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Text "C4" (2185mil,2060mil) on Top Overlay And Pad C6-1(2125mil,2050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2102mil,1972mil)(2148mil,1972mil) on Top Overlay And Pad C6-2(2125mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2102mil,1972mil)(2102mil,2073mil) on Top Overlay And Pad C6-2(2125mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2148mil,1972mil)(2148mil,2073mil) on Top Overlay And Pad C6-2(2125mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2152mil,1927mil)(2152mil,2028mil) on Top Overlay And Pad C6-2(2125mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1624mil,2382.499mil)(1639.748mil,2398.247mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1608.252mil,2398.247mil)(1639.748mil,2398.247mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1608.252mil,2398.247mil)(1624mil,2382.499mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1649mil,2383mil)(1649mil,2399mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1660mil,2372mil)(1660mil,2473mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1599mil,2383mil)(1599mil,2399mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Text "+3.3V" (1596mil,2471mil) on Top Overlay And Pad LED3-A(1624mil,2436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1608.252mil,2382.499mil)(1639.748mil,2382.499mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1624mil,2382.499mil)(1639.748mil,2398.247mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1608.252mil,2398.247mil)(1624mil,2382.499mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1649mil,2383mil)(1649mil,2399mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1660mil,2372mil)(1660mil,2473mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1660mil,2372mil)(1706mil,2372mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.869mil < 10mil) Between Text "R10" (1661mil,2342mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1599mil,2383mil)(1599mil,2399mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Text "LED3" (1593mil,2287mil) on Top Overlay And Pad LED3-K(1624mil,2346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1485mil,2383.499mil)(1500.748mil,2399.247mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1469.252mil,2399.247mil)(1500.748mil,2399.247mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1469.252mil,2399.247mil)(1485mil,2383.499mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1510mil,2384mil)(1510mil,2400mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1460mil,2384mil)(1460mil,2400mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.127mil < 10mil) Between Track (1516.627mil,2369.874mil)(1516.627mil,2470.874mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.176mil < 10mil) Between Track (1516.627mil,2470.874mil)(1562.627mil,2470.874mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Text "+5V" (1455mil,2470mil) on Top Overlay And Pad LED2-A(1485mil,2437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Text "LED2" (1455mil,2291mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1469.252mil,2383.499mil)(1500.748mil,2383.499mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1485mil,2383.499mil)(1500.748mil,2399.247mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1469.252mil,2399.247mil)(1485mil,2383.499mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1510mil,2384mil)(1510mil,2400mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1460mil,2384mil)(1460mil,2400mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.127mil < 10mil) Between Track (1516.627mil,2369.874mil)(1516.627mil,2470.874mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.127mil < 10mil) Between Track (1516.627mil,2369.874mil)(1562.627mil,2369.874mil) on Top Overlay And Pad LED2-K(1485mil,2347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.116mil < 10mil) Between Track (1377mil,2471.501mil)(1423mil,2471.501mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1329.252mil,2400.748mil)(1345mil,2385mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1320mil,2385.501mil)(1320mil,2401.501mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1370mil,2385.501mil)(1370mil,2401.501mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1377mil,2370.501mil)(1377mil,2471.501mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1315mil,2280mil)(1315mil,2525mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1345mil,2385mil)(1360.748mil,2400.748mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1329.252mil,2400.748mil)(1360.748mil,2400.748mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Text "VIN" (1316.378mil,2471.375mil) on Top Overlay And Pad LED1-A(1345mil,2438.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1377mil,2370.501mil)(1423mil,2370.501mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Text "R8" (1380mil,2343.501mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1329.252mil,2400.748mil)(1345mil,2385mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1320mil,2385.501mil)(1320mil,2401.501mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1370mil,2385.501mil)(1370mil,2401.501mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1377mil,2370.501mil)(1377mil,2471.501mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1315mil,2280mil)(1315mil,2525mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.689mil < 10mil) Between Text "LED1" (1330mil,2290mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1329.252mil,2385mil)(1360.748mil,2385mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1345mil,2385mil)(1360.748mil,2400.748mil) on Top Overlay And Pad LED1-K(1345mil,2348.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1744mil,2381mil)(1744mil,2397mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1769mil,2380.499mil)(1784.748mil,2396.247mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1794mil,2381mil)(1794mil,2397mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1806mil,2371mil)(1806mil,2472mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1753.252mil,2396.247mil)(1784.748mil,2396.247mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Track (1753.252mil,2396.247mil)(1769mil,2380.499mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Text "LOCK" (1744mil,2470mil) on Top Overlay And Pad LED4-A(1769mil,2434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1744mil,2381mil)(1744mil,2397mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1769mil,2380.499mil)(1784.748mil,2396.247mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Track (1794mil,2381mil)(1794mil,2397mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1806mil,2371mil)(1806mil,2472mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Text "LED4" (1741mil,2286mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1806mil,2371mil)(1852mil,2371mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1753.252mil,2380.499mil)(1784.748mil,2380.499mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Track (1753.252mil,2396.247mil)(1769mil,2380.499mil) on Top Overlay And Pad LED4-K(1769mil,2344mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2031mil,2002mil)(2031mil,2103mil) on Top Overlay And Pad C8-1(2058mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2002mil)(2035mil,2103mil) on Top Overlay And Pad C8-1(2058mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1982mil,2107mil)(2083mil,2107mil) on Top Overlay And Pad C8-1(2058mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2103mil)(2081mil,2103mil) on Top Overlay And Pad C8-1(2058mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2081mil,2002mil)(2081mil,2103mil) on Top Overlay And Pad C8-1(2058mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2031mil,2002mil)(2031mil,2103mil) on Top Overlay And Pad C8-2(2058mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2002mil)(2035mil,2103mil) on Top Overlay And Pad C8-2(2058mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2002mil)(2081mil,2002mil) on Top Overlay And Pad C8-2(2058mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2081mil,2002mil)(2081mil,2103mil) on Top Overlay And Pad C8-2(2058mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2031mil,2157mil)(2031mil,2258mil) on Top Overlay And Pad C7-1(2058mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2157mil)(2035mil,2258mil) on Top Overlay And Pad C7-1(2058mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2258mil)(2081mil,2258mil) on Top Overlay And Pad C7-1(2058mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2081mil,2157mil)(2081mil,2258mil) on Top Overlay And Pad C7-1(2058mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2031mil,2157mil)(2031mil,2258mil) on Top Overlay And Pad C7-2(2058mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2157mil)(2035mil,2258mil) on Top Overlay And Pad C7-2(2058mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1982mil,2153mil)(2083mil,2153mil) on Top Overlay And Pad C7-2(2058mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2035mil,2157mil)(2081mil,2157mil) on Top Overlay And Pad C7-2(2058mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2081mil,2157mil)(2081mil,2258mil) on Top Overlay And Pad C7-2(2058mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2287mil,1872mil)(2287mil,1918mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2283mil,1872mil)(2283mil,1918mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2303mil,1922mil)(2303mil,1968mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2287mil,1872mil)(2388mil,1872mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2287mil,1918mil)(2388mil,1918mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2202mil,1922mil)(2303mil,1922mil) on Top Overlay And Pad R1-1(2310mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2388mil,1872mil)(2388mil,1918mil) on Top Overlay And Pad R1-2(2365mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2287mil,1872mil)(2388mil,1872mil) on Top Overlay And Pad R1-2(2365mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.182mil < 10mil) Between Text "C13" (2383mil,1861mil) on Top Overlay And Pad R1-2(2365mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2287mil,1918mil)(2388mil,1918mil) on Top Overlay And Pad R1-2(2365mil,1895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Track (2225mil,2407mil)(2225mil,2508mil) on Top Overlay And Pad X1-1(2178mil,2475.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Track (2225mil,2508mil)(2271mil,2508mil) on Top Overlay And Pad X1-1(2178mil,2475.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.713mil < 10mil) Between Track (1941mil,2365.354mil)(1941mil,2421.354mil) on Top Overlay And Pad X1-3(1978mil,2475.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.714mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.869mil < 10mil) Between Text "X1" (2217.545mil,2262.63mil) on Top Overlay And Pad X1-6(2178mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Track (2225mil,2302mil)(2225mil,2403mil) on Top Overlay And Pad X1-6(2178mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Track (2225mil,2302mil)(2271mil,2302mil) on Top Overlay And Pad X1-6(2178mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2302mil)(2225mil,2403mil) on Top Overlay And Pad C9-1(2248mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2271mil,2302mil)(2271mil,2403mil) on Top Overlay And Pad C9-1(2248mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2302mil)(2271mil,2302mil) on Top Overlay And Pad C9-1(2248mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2302mil)(2225mil,2403mil) on Top Overlay And Pad C9-2(2248mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2271mil,2302mil)(2271mil,2403mil) on Top Overlay And Pad C9-2(2248mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2225mil,2407mil)(2271mil,2407mil) on Top Overlay And Pad C9-2(2248mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2403mil)(2271mil,2403mil) on Top Overlay And Pad C9-2(2248mil,2380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2407mil)(2225mil,2508mil) on Top Overlay And Pad R3-2(2248mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2271mil,2407mil)(2271mil,2508mil) on Top Overlay And Pad R3-2(2248mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2508mil)(2271mil,2508mil) on Top Overlay And Pad R3-2(2248mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2407mil)(2225mil,2508mil) on Top Overlay And Pad R3-1(2248mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2271mil,2407mil)(2271mil,2508mil) on Top Overlay And Pad R3-1(2248mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2225mil,2407mil)(2271mil,2407mil) on Top Overlay And Pad R3-1(2248mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2225mil,2403mil)(2271mil,2403mil) on Top Overlay And Pad R3-1(2248mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1806mil,2371mil)(1806mil,2472mil) on Top Overlay And Pad R11-2(1829mil,2449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (1855mil,2320mil)(1855mil,2525mil) on Top Overlay And Pad R11-2(1829mil,2449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1852mil,2371mil)(1852mil,2472mil) on Top Overlay And Pad R11-2(1829mil,2449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1806mil,2472mil)(1852mil,2472mil) on Top Overlay And Pad R11-2(1829mil,2449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Text "LOCK" (1744mil,2470mil) on Top Overlay And Pad R11-2(1829mil,2449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1806mil,2371mil)(1806mil,2472mil) on Top Overlay And Pad R11-1(1829mil,2394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (1855mil,2320mil)(1855mil,2525mil) on Top Overlay And Pad R11-1(1829mil,2394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1852mil,2371mil)(1852mil,2472mil) on Top Overlay And Pad R11-1(1829mil,2394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1806mil,2371mil)(1852mil,2371mil) on Top Overlay And Pad R11-1(1829mil,2394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1982mil,2107mil)(1982mil,2153mil) on Top Overlay And Pad R4-2(2005mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1985mil,2157mil)(2031mil,2157mil) on Top Overlay And Pad R4-2(2005mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1985mil,2103mil)(2031mil,2103mil) on Top Overlay And Pad R4-2(2005mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1982mil,2107mil)(2083mil,2107mil) on Top Overlay And Pad R4-2(2005mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1982mil,2153mil)(2083mil,2153mil) on Top Overlay And Pad R4-2(2005mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2083mil,2107mil)(2083mil,2153mil) on Top Overlay And Pad R4-1(2060mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1982mil,2107mil)(2083mil,2107mil) on Top Overlay And Pad R4-1(2060mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1982mil,2153mil)(2083mil,2153mil) on Top Overlay And Pad R4-1(2060mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2157mil)(2081mil,2157mil) on Top Overlay And Pad R4-1(2060mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2103mil)(2081mil,2103mil) on Top Overlay And Pad R4-1(2060mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2302mil,2462mil)(2302mil,2508mil) on Top Overlay And Pad R5-2(2325mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2302mil,2462mil)(2403mil,2462mil) on Top Overlay And Pad R5-2(2325mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2302mil,2508mil)(2403mil,2508mil) on Top Overlay And Pad R5-2(2325mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2403mil,2462mil)(2403mil,2508mil) on Top Overlay And Pad R5-1(2380mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2302mil,2462mil)(2403mil,2462mil) on Top Overlay And Pad R5-1(2380mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2302mil,2508mil)(2403mil,2508mil) on Top Overlay And Pad R5-1(2380mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2002mil)(1985mil,2103mil) on Top Overlay And Pad C11-1(2008mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2031mil,2002mil)(2031mil,2103mil) on Top Overlay And Pad C11-1(2008mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2002mil)(2035mil,2103mil) on Top Overlay And Pad C11-1(2008mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2103mil)(2031mil,2103mil) on Top Overlay And Pad C11-1(2008mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1982mil,2107mil)(2083mil,2107mil) on Top Overlay And Pad C11-1(2008mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2002mil)(1985mil,2103mil) on Top Overlay And Pad C11-2(2008mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2031mil,2002mil)(2031mil,2103mil) on Top Overlay And Pad C11-2(2008mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2002mil)(2035mil,2103mil) on Top Overlay And Pad C11-2(2008mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2002mil)(2031mil,2002mil) on Top Overlay And Pad C11-2(2008mil,2025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2157mil)(1985mil,2258mil) on Top Overlay And Pad C10-1(2008mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2031mil,2157mil)(2031mil,2258mil) on Top Overlay And Pad C10-1(2008mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2157mil)(2035mil,2258mil) on Top Overlay And Pad C10-1(2008mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2258mil)(2031mil,2258mil) on Top Overlay And Pad C10-1(2008mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2157mil)(1985mil,2258mil) on Top Overlay And Pad C10-2(2008mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2031mil,2157mil)(2031mil,2258mil) on Top Overlay And Pad C10-2(2008mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (2035mil,2157mil)(2035mil,2258mil) on Top Overlay And Pad C10-2(2008mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1985mil,2157mil)(2031mil,2157mil) on Top Overlay And Pad C10-2(2008mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1982mil,2153mil)(2083mil,2153mil) on Top Overlay And Pad C10-2(2008mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1630.543mil,1298.472mil)(1676.543mil,1298.472mil) on Top Overlay And Pad C16-1(1653.543mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1630.543mil,1197.472mil)(1630.543mil,1298.472mil) on Top Overlay And Pad C16-1(1653.543mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1676.543mil,1197.472mil)(1676.543mil,1298.472mil) on Top Overlay And Pad C16-1(1653.543mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1630.543mil,1197.472mil)(1676.543mil,1197.472mil) on Top Overlay And Pad C16-2(1653.543mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1630.543mil,1197.472mil)(1630.543mil,1298.472mil) on Top Overlay And Pad C16-2(1653.543mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1676.543mil,1197.472mil)(1676.543mil,1298.472mil) on Top Overlay And Pad C16-2(1653.543mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1465mil,1554mil)(1511mil,1554mil) on Top Overlay And Pad R7-1(1488mil,1531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1465mil,1453mil)(1465mil,1554mil) on Top Overlay And Pad R7-1(1488mil,1531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1511mil,1453mil)(1511mil,1554mil) on Top Overlay And Pad R7-1(1488mil,1531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1465mil,1453mil)(1511mil,1453mil) on Top Overlay And Pad R7-2(1488mil,1476mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1465mil,1453mil)(1465mil,1554mil) on Top Overlay And Pad R7-2(1488mil,1476mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1511mil,1453mil)(1511mil,1554mil) on Top Overlay And Pad R7-2(1488mil,1476mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2260.465mil,1298.472mil)(2306.465mil,1298.472mil) on Top Overlay And Pad C17-1(2283.465mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2260.465mil,1197.472mil)(2260.465mil,1298.472mil) on Top Overlay And Pad C17-1(2283.465mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2306.465mil,1197.472mil)(2306.465mil,1298.472mil) on Top Overlay And Pad C17-1(2283.465mil,1275.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2260.465mil,1197.472mil)(2306.465mil,1197.472mil) on Top Overlay And Pad C17-2(2283.465mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2260.465mil,1197.472mil)(2260.465mil,1298.472mil) on Top Overlay And Pad C17-2(2283.465mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2306.465mil,1197.472mil)(2306.465mil,1298.472mil) on Top Overlay And Pad C17-2(2283.465mil,1220.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Text "C17" (2205mil,1187mil) on Top Overlay And Pad SMA2-1(2283.465mil,1082.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2618.85mil,1571.488mil)(2618.85mil,1617.488mil) on Top Overlay And Pad C18-1(2641.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2618.85mil,1571.488mil)(2719.85mil,1571.488mil) on Top Overlay And Pad C18-1(2641.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2618.85mil,1617.488mil)(2719.85mil,1617.488mil) on Top Overlay And Pad C18-1(2641.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2618.85mil,1571.488mil)(2719.85mil,1571.488mil) on Top Overlay And Pad C18-2(2696.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2618.85mil,1617.488mil)(2719.85mil,1617.488mil) on Top Overlay And Pad C18-2(2696.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2719.85mil,1571.488mil)(2719.85mil,1617.488mil) on Top Overlay And Pad C18-2(2696.85mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1473.5mil,1391.981mil)(1473.5mil,1437.981mil) on Top Overlay And Pad C28-1(1450.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1372.5mil,1391.981mil)(1473.5mil,1391.981mil) on Top Overlay And Pad C28-1(1450.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1372.5mil,1437.981mil)(1473.5mil,1437.981mil) on Top Overlay And Pad C28-1(1450.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1372.5mil,1391.981mil)(1372.5mil,1437.981mil) on Top Overlay And Pad C28-2(1395.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (1375mil,1362mil)(1375mil,1875mil) on Top Overlay And Pad C28-2(1395.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1372.5mil,1391.981mil)(1473.5mil,1391.981mil) on Top Overlay And Pad C28-2(1395.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1372.5mil,1437.981mil)(1473.5mil,1437.981mil) on Top Overlay And Pad C28-2(1395.5mil,1414.981mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1658mil,1552mil)(1658mil,1653mil) on Top Overlay And Pad C27-1(1681mil,1630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1704mil,1552mil)(1704mil,1653mil) on Top Overlay And Pad C27-1(1681mil,1630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1658mil,1653mil)(1704mil,1653mil) on Top Overlay And Pad C27-1(1681mil,1630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1658mil,1552mil)(1658mil,1653mil) on Top Overlay And Pad C27-2(1681mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1704mil,1552mil)(1704mil,1653mil) on Top Overlay And Pad C27-2(1681mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1658mil,1552mil)(1704mil,1552mil) on Top Overlay And Pad C27-2(1681mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2093mil,1340mil)(2139mil,1340mil) on Top Overlay And Pad C26-1(2116mil,1317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2093mil,1239mil)(2093mil,1340mil) on Top Overlay And Pad C26-1(2116mil,1317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2139mil,1239mil)(2139mil,1340mil) on Top Overlay And Pad C26-1(2116mil,1317mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2093mil,1239mil)(2139mil,1239mil) on Top Overlay And Pad C26-2(2116mil,1262mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2093mil,1239mil)(2093mil,1340mil) on Top Overlay And Pad C26-2(2116mil,1262mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2139mil,1239mil)(2139mil,1340mil) on Top Overlay And Pad C26-2(2116mil,1262mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2153.019mil,1238.5mil)(2153.019mil,1339.5mil) on Top Overlay And Pad C25-1(2176.019mil,1316.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2199.019mil,1238.5mil)(2199.019mil,1339.5mil) on Top Overlay And Pad C25-1(2176.019mil,1316.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2153.019mil,1339.5mil)(2199.019mil,1339.5mil) on Top Overlay And Pad C25-1(2176.019mil,1316.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2153.019mil,1238.5mil)(2153.019mil,1339.5mil) on Top Overlay And Pad C25-2(2176.019mil,1261.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2199.019mil,1238.5mil)(2199.019mil,1339.5mil) on Top Overlay And Pad C25-2(2176.019mil,1261.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2153.019mil,1238.5mil)(2199.019mil,1238.5mil) on Top Overlay And Pad C25-2(2176.019mil,1261.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1790mil,1341mil)(1836mil,1341mil) on Top Overlay And Pad C24-1(1813mil,1318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.481mil < 10mil) Between Track (1789.019mil,1239.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C24-1(1813mil,1318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1790mil,1240mil)(1790mil,1341mil) on Top Overlay And Pad C24-1(1813mil,1318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1836mil,1240mil)(1836mil,1341mil) on Top Overlay And Pad C24-1(1813mil,1318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.201mil < 10mil) Between Track (1743.019mil,1340.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C24-1(1813mil,1318mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1790mil,1240mil)(1836mil,1240mil) on Top Overlay And Pad C24-2(1813mil,1263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.481mil < 10mil) Between Track (1789.019mil,1239.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C24-2(1813mil,1263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1790mil,1240mil)(1790mil,1341mil) on Top Overlay And Pad C24-2(1813mil,1263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1836mil,1240mil)(1836mil,1341mil) on Top Overlay And Pad C24-2(1813mil,1263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.865mil < 10mil) Between Track (1743.019mil,1239.5mil)(1789.019mil,1239.5mil) on Top Overlay And Pad C24-2(1813mil,1263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.865mil < 10mil) Between Track (1790mil,1341mil)(1836mil,1341mil) on Top Overlay And Pad C23-1(1766.019mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1743.019mil,1239.5mil)(1743.019mil,1340.5mil) on Top Overlay And Pad C23-1(1766.019mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1789.019mil,1239.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C23-1(1766.019mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.481mil < 10mil) Between Track (1790mil,1240mil)(1790mil,1341mil) on Top Overlay And Pad C23-1(1766.019mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1743.019mil,1340.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C23-1(1766.019mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.201mil < 10mil) Between Track (1790mil,1240mil)(1836mil,1240mil) on Top Overlay And Pad C23-2(1766.019mil,1262.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1743.019mil,1239.5mil)(1743.019mil,1340.5mil) on Top Overlay And Pad C23-2(1766.019mil,1262.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1789.019mil,1239.5mil)(1789.019mil,1340.5mil) on Top Overlay And Pad C23-2(1766.019mil,1262.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.481mil < 10mil) Between Track (1790mil,1240mil)(1790mil,1341mil) on Top Overlay And Pad C23-2(1766.019mil,1262.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1743.019mil,1239.5mil)(1789.019mil,1239.5mil) on Top Overlay And Pad C23-2(1766.019mil,1262.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2277mil,2355mil)(2277mil,2401mil) on Top Overlay And Pad C22-1(2300mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2277mil,2355mil)(2378mil,2355mil) on Top Overlay And Pad C22-1(2300mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2277mil,2401mil)(2378mil,2401mil) on Top Overlay And Pad C22-1(2300mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2378mil,2355mil)(2378mil,2401mil) on Top Overlay And Pad C22-2(2355mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2277mil,2355mil)(2378mil,2355mil) on Top Overlay And Pad C22-2(2355mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2277mil,2401mil)(2378mil,2401mil) on Top Overlay And Pad C22-2(2355mil,2378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1893mil,1857mil)(1893mil,1903mil) on Top Overlay And Pad C20-1(1870mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1812mil)(1893mil,1858mil) on Top Overlay And Pad C20-1(1870mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1858mil)(1893mil,1858mil) on Top Overlay And Pad C20-1(1870mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1903mil)(1893mil,1903mil) on Top Overlay And Pad C20-1(1870mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1857mil)(1893mil,1857mil) on Top Overlay And Pad C20-1(1870mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1857mil)(1792mil,1903mil) on Top Overlay And Pad C20-2(1815mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1812mil)(1792mil,1858mil) on Top Overlay And Pad C20-2(1815mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1858mil)(1893mil,1858mil) on Top Overlay And Pad C20-2(1815mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1903mil)(1893mil,1903mil) on Top Overlay And Pad C20-2(1815mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1857mil)(1893mil,1857mil) on Top Overlay And Pad C20-2(1815mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1767mil)(1893mil,1813mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1857mil)(1893mil,1903mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1893mil,1812mil)(1893mil,1858mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1813mil)(1893mil,1813mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1812mil)(1893mil,1812mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1858mil)(1893mil,1858mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1857mil)(1893mil,1857mil) on Top Overlay And Pad C19-1(1870mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1767mil)(1792mil,1813mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1857mil)(1792mil,1903mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1812mil)(1792mil,1858mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1813mil)(1893mil,1813mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1812mil)(1893mil,1812mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1858mil)(1893mil,1858mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1857mil)(1893mil,1857mil) on Top Overlay And Pad C19-2(1815mil,1835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1444mil,1856mil)(1490mil,1856mil) on Top Overlay And Pad C41-1(1467mil,1833mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1444mil,1755mil)(1444mil,1856mil) on Top Overlay And Pad C41-1(1467mil,1833mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1490mil,1755mil)(1490mil,1856mil) on Top Overlay And Pad C41-1(1467mil,1833mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1444mil,1755mil)(1490mil,1755mil) on Top Overlay And Pad C41-2(1467mil,1778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1444mil,1755mil)(1444mil,1856mil) on Top Overlay And Pad C41-2(1467mil,1778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1490mil,1755mil)(1490mil,1856mil) on Top Overlay And Pad C41-2(1467mil,1778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2180mil,1753mil)(2226mil,1753mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2179mil,1708mil)(2179mil,1754mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2225mil,1753mil)(2225mil,1854mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.902mil < 10mil) Between Track (2226mil,1753mil)(2226mil,1854mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Track (2180mil,1753mil)(2180mil,1854mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2225mil,1753mil)(2271mil,1753mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2179mil,1708mil)(2280mil,1708mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2179mil,1754mil)(2280mil,1754mil) on Top Overlay And Pad C39-1(2202mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2280mil,1708mil)(2280mil,1754mil) on Top Overlay And Pad C39-2(2257mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2271mil,1753mil)(2271mil,1854mil) on Top Overlay And Pad C39-2(2257mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2225mil,1753mil)(2271mil,1753mil) on Top Overlay And Pad C39-2(2257mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2179mil,1708mil)(2280mil,1708mil) on Top Overlay And Pad C39-2(2257mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2179mil,1754mil)(2280mil,1754mil) on Top Overlay And Pad C39-2(2257mil,1731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1863mil,1724mil)(1909mil,1724mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1767mil)(1893mil,1813mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1893mil,1722mil)(1893mil,1768mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1863mil,1623mil)(1863mil,1724mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1722mil)(1893mil,1722mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1767mil)(1893mil,1767mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1768mil)(1893mil,1768mil) on Top Overlay And Pad C35-1(1870mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1767mil)(1792mil,1813mil) on Top Overlay And Pad C35-2(1815mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1722mil)(1792mil,1768mil) on Top Overlay And Pad C35-2(1815mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1722mil)(1893mil,1722mil) on Top Overlay And Pad C35-2(1815mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1767mil)(1893mil,1767mil) on Top Overlay And Pad C35-2(1815mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1768mil)(1893mil,1768mil) on Top Overlay And Pad C35-2(1815mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1893mil,1767mil)(1893mil,1813mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1722mil)(1893mil,1768mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1893mil,1812mil)(1893mil,1858mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1813mil)(1893mil,1813mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1767mil)(1893mil,1767mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1768mil)(1893mil,1768mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1812mil)(1893mil,1812mil) on Top Overlay And Pad C34-1(1870mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1767mil)(1792mil,1813mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1722mil)(1792mil,1768mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (1792mil,1812mil)(1792mil,1858mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1813mil)(1893mil,1813mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1792mil,1767mil)(1893mil,1767mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1768mil)(1893mil,1768mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1792mil,1812mil)(1893mil,1812mil) on Top Overlay And Pad C34-2(1815mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.689mil < 10mil) Between Track (2800mil,1945mil)(2800mil,2015mil) on Top Overlay And Pad U2-6(2756.22mil,2000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.689mil < 10mil) Between Track (2800mil,1945mil)(2800mil,2015mil) on Top Overlay And Pad U2-5(2756.22mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.247mil < 10mil) Between Track (2800mil,1945mil)(2940mil,1945mil) on Top Overlay And Pad U2-5(2756.22mil,1950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1615mil,1771mil)(1661mil,1771mil) on Top Overlay And Pad C42-2(1579mil,1763mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1544mil,1733mil)(1544mil,1873mil) on Top Overlay And Pad C42-2(1579mil,1763mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1615mil,1771mil)(1615mil,1872mil) on Top Overlay And Pad C42-2(1579mil,1763mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1614mil,1873mil)(1614mil,1733mil) on Top Overlay And Pad C42-2(1579mil,1763mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1544mil,1733mil)(1614mil,1733mil) on Top Overlay And Pad C42-2(1579mil,1763mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1544mil,1733mil)(1544mil,1873mil) on Top Overlay And Pad C42-1(1579mil,1843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (1615mil,1771mil)(1615mil,1872mil) on Top Overlay And Pad C42-1(1579mil,1843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1614mil,1873mil)(1614mil,1733mil) on Top Overlay And Pad C42-1(1579mil,1843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1544mil,1873mil)(1614mil,1873mil) on Top Overlay And Pad C42-1(1579mil,1843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2338mil,2001mil)(2338mil,2071mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2377mil,1955mil)(2377mil,2001mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.071mil < 10mil) Between Text "C31" (2370mil,1958mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2338mil,2071mil)(2478mil,2071mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2377mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2338mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C29-2(2368mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2338mil,2071mil)(2478mil,2071mil) on Top Overlay And Pad C29-1(2448mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2377mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C29-1(2448mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2338mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C29-1(2448mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2478mil,2001mil)(2478mil,2071mil) on Top Overlay And Pad C29-1(2448mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.542mil < 10mil) Between Track (1500mil,2194mil)(1601mil,2194mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (1601mil,2194mil)(1601mil,2240mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (1500mil,2240mil)(1601mil,2240mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1600mil,2192mil)(1600mil,2262mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1600mil,2192mil)(1740mil,2192mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1600mil,2262mil)(1740mil,2262mil) on Top Overlay And Pad C43-2(1630mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,2192mil)(1740mil,2262mil) on Top Overlay And Pad C43-1(1710mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1600mil,2192mil)(1740mil,2192mil) on Top Overlay And Pad C43-1(1710mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1600mil,2262mil)(1740mil,2262mil) on Top Overlay And Pad C43-1(1710mil,2227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2800mil,1945mil)(2800mil,2015mil) on Top Overlay And Pad C30-2(2830mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2800mil,1945mil)(2940mil,1945mil) on Top Overlay And Pad C30-2(2830mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2800mil,2015mil)(2940mil,2015mil) on Top Overlay And Pad C30-2(2830mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2940mil,1945mil)(2940mil,2015mil) on Top Overlay And Pad C30-1(2910mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2800mil,1945mil)(2940mil,1945mil) on Top Overlay And Pad C30-1(2910mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2800mil,2015mil)(2940mil,2015mil) on Top Overlay And Pad C30-1(2910mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1500mil,2194mil)(1500mil,2240mil) on Top Overlay And Pad C45-1(1523mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1500mil,2194mil)(1601mil,2194mil) on Top Overlay And Pad C45-1(1523mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1500mil,2240mil)(1601mil,2240mil) on Top Overlay And Pad C45-1(1523mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1500mil,2194mil)(1601mil,2194mil) on Top Overlay And Pad C45-2(1578mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1601mil,2194mil)(1601mil,2240mil) on Top Overlay And Pad C45-2(1578mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1500mil,2240mil)(1601mil,2240mil) on Top Overlay And Pad C45-2(1578mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1600mil,2192mil)(1600mil,2262mil) on Top Overlay And Pad C45-2(1578mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.707mil < 10mil) Between Track (1600mil,2192mil)(1740mil,2192mil) on Top Overlay And Pad C45-2(1578mil,2217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.707mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1615mil,1771mil)(1661mil,1771mil) on Top Overlay And Pad C44-1(1638mil,1794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1661mil,1771mil)(1661mil,1872mil) on Top Overlay And Pad C44-1(1638mil,1794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1615mil,1771mil)(1615mil,1872mil) on Top Overlay And Pad C44-1(1638mil,1794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (1614mil,1873mil)(1614mil,1733mil) on Top Overlay And Pad C44-1(1638mil,1794mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1615mil,1872mil)(1661mil,1872mil) on Top Overlay And Pad C44-2(1638mil,1849mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1661mil,1771mil)(1661mil,1872mil) on Top Overlay And Pad C44-2(1638mil,1849mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (1615mil,1771mil)(1615mil,1872mil) on Top Overlay And Pad C44-2(1638mil,1849mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (1614mil,1873mil)(1614mil,1733mil) on Top Overlay And Pad C44-2(1638mil,1849mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2809mil,2132mil)(2855mil,2132mil) on Top Overlay And Pad C32-1(2832mil,2109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2809mil,2031mil)(2809mil,2132mil) on Top Overlay And Pad C32-1(2832mil,2109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2855mil,2031mil)(2855mil,2132mil) on Top Overlay And Pad C32-1(2832mil,2109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2809mil,2031mil)(2855mil,2031mil) on Top Overlay And Pad C32-2(2832mil,2054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2809mil,2031mil)(2809mil,2132mil) on Top Overlay And Pad C32-2(2832mil,2054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2855mil,2031mil)(2855mil,2132mil) on Top Overlay And Pad C32-2(2832mil,2054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2377mil,1955mil)(2377mil,2001mil) on Top Overlay And Pad C31-1(2400mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2377mil,1955mil)(2478mil,1955mil) on Top Overlay And Pad C31-1(2400mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2377mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C31-1(2400mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2338mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C31-1(2400mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2377mil,1955mil)(2478mil,1955mil) on Top Overlay And Pad C31-2(2455mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2377mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C31-2(2455mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2338mil,2001mil)(2478mil,2001mil) on Top Overlay And Pad C31-2(2455mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.814mil < 10mil) Between Track (2478mil,2001mil)(2478mil,2071mil) on Top Overlay And Pad C31-2(2455mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2478mil,1955mil)(2478mil,2001mil) on Top Overlay And Pad C31-2(2455mil,1978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1430mil,1958mil)(1430mil,2098mil) on Top Overlay And Pad C46-2(1465mil,1988mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1500mil,2098mil)(1500mil,1958mil) on Top Overlay And Pad C46-2(1465mil,1988mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1430mil,1958mil)(1500mil,1958mil) on Top Overlay And Pad C46-2(1465mil,1988mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1430mil,1958mil)(1430mil,2098mil) on Top Overlay And Pad C46-1(1465mil,2068mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1500mil,2098mil)(1500mil,1958mil) on Top Overlay And Pad C46-1(1465mil,2068mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1430mil,2098mil)(1500mil,2098mil) on Top Overlay And Pad C46-1(1465mil,2068mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2572mil,2126mil)(2572mil,2196mil) on Top Overlay And Pad C33-2(2602mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2572mil,2126mil)(2712mil,2126mil) on Top Overlay And Pad C33-2(2602mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.638mil < 10mil) Between Track (2582.008mil,2123.425mil)(2707.992mil,2123.425mil) on Top Overlay And Pad C33-2(2602mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2572mil,2196mil)(2712mil,2196mil) on Top Overlay And Pad C33-2(2602mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2712mil,2126mil)(2712mil,2196mil) on Top Overlay And Pad C33-1(2682mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2572mil,2126mil)(2712mil,2126mil) on Top Overlay And Pad C33-1(2682mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.638mil < 10mil) Between Track (2582.008mil,2123.425mil)(2707.992mil,2123.425mil) on Top Overlay And Pad C33-1(2682mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2572mil,2196mil)(2712mil,2196mil) on Top Overlay And Pad C33-1(2682mil,2161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (2415mil,1753mil)(2461mil,1753mil) on Top Overlay And Pad C12-1(2438mil,1776mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2416mil,1753mil)(2416mil,1854mil) on Top Overlay And Pad C12-1(2438mil,1776mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
Rule Violations :472

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C3-1(2225mil,1945mil) on Top Layer And Pad C2-1(2225mil,1990mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.627mil < 10mil) Between Pad LED2-A(1485mil,2437mil) on Top Layer And Pad R9-1(1539.627mil,2392.874mil) on Top Layer [Top Solder] Mask Sliver [6.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.627mil < 10mil) Between Pad LED2-K(1485mil,2347mil) on Top Layer And Pad R9-1(1539.627mil,2392.874mil) on Top Layer [Top Solder] Mask Sliver [6.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.627mil < 10mil) Between Pad LED2-A(1485mil,2437mil) on Top Layer And Pad R9-2(1539.627mil,2447.874mil) on Top Layer [Top Solder] Mask Sliver [6.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad LED1-A(1345mil,2438.501mil) on Top Layer And Pad R8-2(1400mil,2448.501mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad LED1-A(1345mil,2438.501mil) on Top Layer And Pad R8-1(1400mil,2393.501mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad LED1-K(1345mil,2348.501mil) on Top Layer And Pad R8-1(1400mil,2393.501mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.181mil < 10mil) Between Pad U1-24(2142.441mil,1913.898mil) on Top Layer And Pad C4-1(2175mil,1950mil) on Top Layer [Top Solder] Mask Sliver [8.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.151mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad C26-1(2116mil,1317mil) on Top Layer [Top Solder] Mask Sliver [5.151mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C19-1(1870mil,1835mil) on Top Layer And Pad C20-1(1870mil,1880mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C19-2(1815mil,1835mil) on Top Layer And Pad C20-2(1815mil,1880mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C34-1(1870mil,1790mil) on Top Layer And Pad C19-1(1870mil,1835mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C34-2(1815mil,1790mil) on Top Layer And Pad C19-2(1815mil,1835mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C15-1(2203mil,1776mil) on Top Layer And Pad C39-1(2202mil,1731mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C14-1(2248mil,1776mil) on Top Layer And Pad C39-2(2257mil,1731mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad C47-1(1886mil,1701mil) on Top Layer And Pad C35-1(1870mil,1745mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C34-1(1870mil,1790mil) on Top Layer And Pad C35-1(1870mil,1745mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C34-2(1815mil,1790mil) on Top Layer And Pad C35-2(1815mil,1745mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad C45-2(1578mil,2217mil) on Top Layer And Pad C43-2(1630mil,2227mil) on Top Layer [Top Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad R2-2(2447mil,1731mil) on Top Layer And Pad C12-1(2438mil,1776mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C13-1(2393mil,1776mil) on Top Layer And Pad C12-1(2438mil,1776mil) on Top Layer [Top Solder] Mask Sliver [7mil]
Rule Violations :21

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=39.37mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=1000mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (3.998mil < 6mil) Between Via (2309.339mil,1244.286mil) from Top Layer to Bottom Layer And Pad C17-2(2283.465mil,1220.472mil) on Top Layer 
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7.992mil) (InNamedPolygon('TopGND')),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00