Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: calavera.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calavera.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calavera"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : calavera
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" into library work
Parsing entity <calavera>.
Parsing architecture <behavioral> of entity <calavera>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <calavera> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" Line 60: inter_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" Line 71: rever_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" Line 241: rever_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" Line 398: rever_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd" Line 551: rever_in should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <calavera>.
    Related source file is "C:\Proyectos ISE\CURSO_ONLINE\CALCAVERAS\calaveras.vhd".
    Found 20-bit register for signal <cont_rest>.
    Found 26-bit register for signal <cont_men>.
    Found 6-bit register for signal <edo_pre>.
    Found 1-bit register for signal <mem_res>.
    Found 1-bit register for signal <mem_men>.
    Found finite state machine <FSM_0> for signal <edo_pre>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 106                                            |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | r                                              |
    | Power Up State     | r                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cont_rest[19]_GND_3_o_add_53_OUT> created at line 665.
    Found 26-bit adder for signal <cont_men[25]_GND_3_o_add_56_OUT> created at line 673.
WARNING:Xst:737 - Found 1-bit latch for signal <rever_led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <calavera> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 20-bit register                                       : 1
 26-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 2
 20-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <calavera>.
The following registers are absorbed into counter <cont_men>: 1 register on signal <cont_men>.
The following registers are absorbed into counter <cont_rest>: 1 register on signal <cont_rest>.
Unit <calavera> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 20-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <edo_pre[1:59]> with one-hot encoding.
----------------------------------------------------------------------
 State | Encoding
----------------------------------------------------------------------
 r     | 00000000000000000000000000000000000000000000000000000000001
 a     | 00000000000000000000000000000000000000000100000000000000000
 b     | 00000000000000000000000000000000000000000000000000000001000
 c     | 00000000000000000000000000000000000000000000000000000100000
 d     | 00000000000000000000000000000000000000000000000000001000000
 e     | 00000000000000000000000000000000000000000000000000010000000
 f     | 00000000000000000000000000000000000000000000000000000010000
 g     | 00000000000000000000000000000000000000000000000001000000000
 h     | 00000000000000000000000000000000000000000000000010000000000
 i     | 00000000000000000000000000000000000000000000000000000000100
 j     | 00000000000000000000000000000000000000000000001000000000000
 k     | 00000000000000000000000000000000000000000000010000000000000
 l     | 00000000000000000000000000000000000000000000100000000000000
 m     | 00000000000000000000000000000000000000000000000100000000000
 n     | 00000000000000000000000000000000000000000001000000000000000
 o     | 00000000000000000000000000000000000000000010000000000000000
 edo0  | 00000000000000000000000000000000000000000000000000100000000
 izq0  | 00000000000000000000000000000000000000000000000000000000010
 izq1  | 00000000000000000000000000000000000000010000000000000000000
 izq2  | 00000000000000000000000000000000000001000000000000000000000
 izq3  | 00000000000000000000000000000000000100000000000000000000000
 izq4  | 00000000000000000000000000000000001000000000000000000000000
 izq5  | 00000000000000000000000000000000010000000000000000000000000
 izq6  | 00000000000000000000000000000000000010000000000000000000000
 izq7  | 00000000000000000000000000000000100000000000000000000000000
 izq8  | 00000000000000000000000000000001000000000000000000000000000
 izq9  | 00000000000000000000000000000000000000100000000000000000000
 izq10 | 00000000000000000000000000000100000000000000000000000000000
 izq11 | 00000000000000000000000000001000000000000000000000000000000
 izq12 | 00000000000000000000000000010000000000000000000000000000000
 izq13 | 00000000000000000000000000000010000000000000000000000000000
 izq14 | 00000000000000000000000000100000000000000000000000000000000
 izq15 | 00000000000000000000000001000000000000000000000000000000000
 der0  | 00000000000000000000000000000000000000001000000000000000000
 der1  | 00000000000000000000000100000000000000000000000000000000000
 der2  | 00000000000000000000010000000000000000000000000000000000000
 der3  | 00000000000000000001000000000000000000000000000000000000000
 der4  | 00000000000000000010000000000000000000000000000000000000000
 der5  | 00000000000000000100000000000000000000000000000000000000000
 der6  | 00000000000000000000100000000000000000000000000000000000000
 der7  | 00000000000000001000000000000000000000000000000000000000000
 der8  | 00000000000000010000000000000000000000000000000000000000000
 der9  | 00000000000000000000001000000000000000000000000000000000000
 der10 | 00000000000001000000000000000000000000000000000000000000000
 der11 | 00000000000010000000000000000000000000000000000000000000000
 der12 | 00000000000100000000000000000000000000000000000000000000000
 der13 | 00000000000000100000000000000000000000000000000000000000000
 der14 | 00000000001000000000000000000000000000000000000000000000000
 der15 | 00000000010000000000000000000000000000000000000000000000000
 rev0  | 00000000000000000000000010000000000000000000000000000000000
 rev1  | 00000001000000000000000000000000000000000000000000000000000
 rev2  | 00000100000000000000000000000000000000000000000000000000000
 rev3  | 00001000000000000000000000000000000000000000000000000000000
 rev4  | 00000010000000000000000000000000000000000000000000000000000
 rev5  | 00010000000000000000000000000000000000000000000000000000000
 stp0  | 00000000100000000000000000000000000000000000000000000000000
 stp1  | 00100000000000000000000000000000000000000000000000000000000
 stp2  | 10000000000000000000000000000000000000000000000000000000000
 stp3  | 01000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------

Optimizing unit <calavera> ...
INFO:Xst:2261 - The FF/Latch <cont_men_0> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_0> 
INFO:Xst:2261 - The FF/Latch <cont_men_1> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_1> 
INFO:Xst:2261 - The FF/Latch <cont_men_2> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_2> 
INFO:Xst:2261 - The FF/Latch <cont_men_3> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_3> 
INFO:Xst:2261 - The FF/Latch <cont_men_4> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_4> 
INFO:Xst:2261 - The FF/Latch <cont_men_5> in Unit <calavera> is equivalent to the following FF/Latch, which will be removed : <cont_rest_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calavera, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : calavera.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 260
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 44
#      LUT2                        : 52
#      LUT3                        : 30
#      LUT4                        : 4
#      LUT5                        : 4
#      LUT6                        : 37
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 102
#      FDC                         : 98
#      FDE                         : 2
#      FDP                         : 1
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             101  out of  11440     0%  
 Number of Slice LUTs:                  174  out of   5720     3%  
    Number used as Logic:               174  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    174
   Number with an unused Flip Flop:      73  out of    174    41%  
   Number with an unused LUT:             0  out of    174     0%  
   Number of fully used LUT-FF pairs:   101  out of    174    58%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    160     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)  | Load  |
-------------------------------------------------+------------------------+-------+
clk                                              | BUFGP                  | 101   |
edo_pre[5]_PWR_4_o_Mux_51_o(edo_pre__n0195<4>1:O)| NONE(*)(rever_led)     | 1     |
-------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.918ns (Maximum Frequency: 203.335MHz)
   Minimum input arrival time before clock: 4.818ns
   Maximum output required time after clock: 6.843ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.918ns (frequency: 203.335MHz)
  Total number of paths / destination ports: 1678 / 101
-------------------------------------------------------------------------
Delay:               4.918ns (Levels of Logic = 3)
  Source:            cont_men_1 (FF)
  Destination:       cont_men_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_men_1 to cont_men_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  cont_men_1 (cont_men_1)
     LUT6:I0->O           17   0.254   1.209  PWR_3_o_cont_rest[19]_equal_53_o<19>2 (PWR_3_o_cont_men[25]_equal_56_o<25>2)
     LUT6:I5->O           14   0.254   1.127  PWR_3_o_cont_men[25]_equal_56_o<25>5 (PWR_3_o_cont_men[25]_equal_56_o)
     LUT2:I1->O            1   0.254   0.000  Mcount_cont_men_eqn_01 (Mcount_cont_men_eqn_0)
     FDC:D                     0.074          cont_men_0
    ----------------------------------------
    Total                      4.918ns (1.361ns logic, 3.557ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 137 / 133
-------------------------------------------------------------------------
Offset:              4.818ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       mem_men (FF)
  Destination Clock: clk rising

  Data Path: reset to mem_men
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.328   2.208  reset_IBUF (reset_IBUF)
     INV:I->O              2   0.255   0.725  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.302          mem_men
    ----------------------------------------
    Total                      4.818ns (1.885ns logic, 2.933ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 49 / 3
-------------------------------------------------------------------------
Offset:              6.843ns (Levels of Logic = 3)
  Source:            edo_pre_FSM_FFd12 (FF)
  Destination:       der_led (PAD)
  Source Clock:      clk rising

  Data Path: edo_pre_FSM_FFd12 to der_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.259  edo_pre_FSM_FFd12 (edo_pre_FSM_FFd12)
     LUT6:I0->O            1   0.254   0.958  edo_pre__n0195<1>1 (edo_pre__n0195<1>)
     LUT4:I0->O            1   0.254   0.681  edo_pre__n0195<1>3 (der_led_OBUF)
     OBUF:I->O                 2.912          der_led_OBUF (der_led)
    ----------------------------------------
    Total                      6.843ns (3.945ns logic, 2.898ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'edo_pre[5]_PWR_4_o_Mux_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            rever_led (LATCH)
  Destination:       rever_led (PAD)
  Source Clock:      edo_pre[5]_PWR_4_o_Mux_51_o falling

  Data Path: rever_led to rever_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  rever_led (rever_led_OBUF)
     OBUF:I->O                 2.912          rever_led_OBUF (rever_led)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.918|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock edo_pre[5]_PWR_4_o_Mux_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.865|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.95 secs
 
--> 

Total memory usage is 4494988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

