// Seed: 692544925
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri id_13,
    input tri id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wire id_17,
    input supply0 id_18,
    input wire id_19,
    input wire id_20,
    input tri id_21
);
  tri id_23;
  assign id_6 = 1;
  assign id_2 = id_7 & 1;
  id_24(
      id_4, -1
  );
  assign id_10 = !1;
  parameter id_25 = id_23;
  wire id_26, id_27;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire id_5,
    output wand id_6,
    input supply1 id_7,
    output logic id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input supply1 id_12,
    input tri0 id_13,
    input logic id_14
);
  always id_8 <= id_14;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_13,
      id_4,
      id_11,
      id_0,
      id_11,
      id_4,
      id_12,
      id_4,
      id_7,
      id_7,
      id_12,
      id_7,
      id_2,
      id_4,
      id_3,
      id_9,
      id_7,
      id_10,
      id_1
  );
endmodule
