

<ashi tst> inputs outputs inouts
tst 

<ashi tst> nets
VerilogWriterUI::writeWireDeclaration tst

<ashi tst> instances and pins

@ui_endmodule
