Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Jan 14 11:47:32 2021
| Host             : DESKTOP-3R4BB01 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 73.113 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 72.611                           |
| Device Static (W)        | 0.503                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    24.947 |     5355 |       --- |             --- |
|   LUT as Logic |    20.903 |     3281 |     20800 |           15.77 |
|   CARRY4       |     3.908 |      792 |      8150 |            9.72 |
|   Register     |     0.114 |      582 |     41600 |            1.40 |
|   BUFG         |     0.012 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.010 |       30 |     32600 |            0.09 |
|   Others       |     0.000 |      148 |       --- |             --- |
| Signals        |    21.422 |     4431 |       --- |             --- |
| Block RAM      |     0.802 |     26.5 |        50 |           53.00 |
| DSPs           |     0.423 |        1 |        90 |            1.11 |
| I/O            |    25.017 |       64 |       106 |           60.38 |
| Static Power   |     0.503 |          |           |                 |
| Total          |    73.113 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    47.941 |      47.592 |      0.349 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.968 |       0.914 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     7.063 |       7.062 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.088 |       0.070 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Top                               |    72.611 |
|   nolabel_line100                 |     0.589 |
|     nolabel_line9                 |     0.586 |
|   nolabel_line102                 |     0.130 |
|   nolabel_line111                 |     2.803 |
|     blk_mem_gen_0_inst            |     1.257 |
|       U0                          |     1.257 |
|     nolabel_line205               |     0.101 |
|     nolabel_line206               |     0.087 |
|     nolabel_line258               |     1.308 |
|   nolabel_line138                 |    35.148 |
|     clock_22                      |     0.062 |
|     d_volume_down                 |     0.014 |
|     d_volume_up                   |     0.014 |
|     music_L                       |     0.075 |
|     music_R                       |     0.053 |
|     noteGen_00                    |     0.422 |
|     o_volume_down                 |     0.011 |
|     o_volume_up                   |     0.008 |
|     playerCtrl_L_00               |     3.603 |
|     playerCtrl_R_00               |     2.611 |
|     sc                            |     0.360 |
|     slowed_clk_for_4bits_flushing |     0.039 |
|     slowed_clk_for_button         |     0.101 |
|   nolabel_line48                  |     0.093 |
|   nolabel_line49                  |     0.039 |
|   nolabel_line50                  |     0.073 |
|   nolabel_line76                  |     0.018 |
|   nolabel_line77                  |     0.002 |
|   nolabel_line79                  |     0.017 |
|   nolabel_line82                  |     0.021 |
|   nolabel_line83                  |     0.021 |
|   nolabel_line84                  |     0.021 |
|   nolabel_line85                  |     0.021 |
|   nolabel_line86                  |     0.022 |
|   nolabel_line87                  |     0.021 |
|   nolabel_line89                  |     0.003 |
|   nolabel_line91                  |     0.002 |
|   nolabel_line92                  |     0.004 |
|   nolabel_line93                  |     0.001 |
|   nolabel_line94                  |     0.001 |
|   nolabel_line99                  |     3.653 |
|     nolabel_line48                |     0.043 |
+-----------------------------------+-----------+


