// Seed: 1944522278
module module_0 (
    output id_0,
    output reg id_1
);
  reg id_2;
  assign id_2 = id_2;
  assign id_1 = id_2;
  initial begin
    id_0 <= 1;
    id_2 <= id_2;
  end
endmodule
`default_nettype wire
