// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="freq_translator_freq_translator,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu48dr-ffvg1517-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.997000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=57483,HLS_SYN_LUT=73588,HLS_VERSION=2022_1}" *)

module freq_translator (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        data_out_din,
        data_out_full_n,
        data_out_write,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [255:0] data_out_din;
input   data_out_full_n;
output   data_out_write;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_idle;
reg data_in_read;
reg[255:0] data_out_din;
reg data_out_write;

 reg    ap_rst_n_inv;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    bypass;
wire   [255:0] nco_phase_accum;
wire   [31:0] phase_inc_rad;
reg    data_in_blk_n;
reg    ap_enable_reg_pp0_iter26;
wire    ap_block_pp0_stage0;
reg    data_out_blk_n;
reg   [0:0] bypass_read_reg_10071;
reg    ap_enable_reg_pp0_iter30;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
reg    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
reg    ap_block_state32_pp0_stage0_iter30;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] phase_inc_rad_read_reg_10075;
wire   [0:0] icmp_ln1136_fu_1635_p2;
reg   [0:0] icmp_ln1136_reg_10087;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] icmp_ln1136_reg_10087_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_reg_10087_pp0_iter2_reg;
wire   [0:0] p_Result_156_fu_1641_p3;
reg   [0:0] p_Result_156_reg_10091;
reg   [0:0] p_Result_156_reg_10091_pp0_iter1_reg;
wire   [31:0] tmp_V_33_fu_1655_p3;
reg   [31:0] tmp_V_33_reg_10096;
wire   [31:0] sub_ln1145_fu_1681_p2;
reg   [31:0] sub_ln1145_reg_10103;
wire   [7:0] trunc_ln1144_fu_1687_p1;
reg   [7:0] trunc_ln1144_reg_10111;
reg   [7:0] trunc_ln1144_reg_10111_pp0_iter1_reg;
wire   [0:0] p_Result_161_fu_1694_p3;
reg   [0:0] p_Result_161_reg_10116;
reg   [0:0] p_Result_161_reg_10116_pp0_iter1_reg;
wire   [31:0] tmp_V_34_fu_1708_p3;
reg   [31:0] tmp_V_34_reg_10121;
wire   [31:0] sub_ln1145_1_fu_1734_p2;
reg   [31:0] sub_ln1145_1_reg_10128;
wire   [7:0] trunc_ln1144_1_fu_1740_p1;
reg   [7:0] trunc_ln1144_1_reg_10136;
reg   [7:0] trunc_ln1144_1_reg_10136_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_1_fu_1797_p2;
reg   [0:0] icmp_ln1136_1_reg_10144;
reg   [0:0] icmp_ln1136_1_reg_10144_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_1_reg_10144_pp0_iter2_reg;
wire   [0:0] p_Result_166_fu_1803_p3;
reg   [0:0] p_Result_166_reg_10148;
reg   [0:0] p_Result_166_reg_10148_pp0_iter1_reg;
wire   [31:0] tmp_V_35_fu_1817_p3;
reg   [31:0] tmp_V_35_reg_10153;
wire   [31:0] sub_ln1145_2_fu_1843_p2;
reg   [31:0] sub_ln1145_2_reg_10160;
wire   [7:0] trunc_ln1144_2_fu_1849_p1;
reg   [7:0] trunc_ln1144_2_reg_10168;
reg   [7:0] trunc_ln1144_2_reg_10168_pp0_iter1_reg;
wire   [0:0] p_Result_171_fu_1856_p3;
reg   [0:0] p_Result_171_reg_10173;
reg   [0:0] p_Result_171_reg_10173_pp0_iter1_reg;
wire   [31:0] tmp_V_36_fu_1870_p3;
reg   [31:0] tmp_V_36_reg_10178;
wire   [31:0] sub_ln1145_3_fu_1896_p2;
reg   [31:0] sub_ln1145_3_reg_10185;
wire   [7:0] trunc_ln1144_3_fu_1902_p1;
reg   [7:0] trunc_ln1144_3_reg_10193;
reg   [7:0] trunc_ln1144_3_reg_10193_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_2_fu_1959_p2;
reg   [0:0] icmp_ln1136_2_reg_10201;
reg   [0:0] icmp_ln1136_2_reg_10201_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_2_reg_10201_pp0_iter2_reg;
wire   [0:0] p_Result_176_fu_1965_p3;
reg   [0:0] p_Result_176_reg_10205;
reg   [0:0] p_Result_176_reg_10205_pp0_iter1_reg;
wire   [31:0] tmp_V_37_fu_1979_p3;
reg   [31:0] tmp_V_37_reg_10210;
wire   [31:0] sub_ln1145_4_fu_2005_p2;
reg   [31:0] sub_ln1145_4_reg_10217;
wire   [7:0] trunc_ln1144_4_fu_2011_p1;
reg   [7:0] trunc_ln1144_4_reg_10225;
reg   [7:0] trunc_ln1144_4_reg_10225_pp0_iter1_reg;
wire   [0:0] p_Result_181_fu_2018_p3;
reg   [0:0] p_Result_181_reg_10230;
reg   [0:0] p_Result_181_reg_10230_pp0_iter1_reg;
wire   [31:0] tmp_V_38_fu_2032_p3;
reg   [31:0] tmp_V_38_reg_10235;
wire   [31:0] sub_ln1145_5_fu_2058_p2;
reg   [31:0] sub_ln1145_5_reg_10242;
wire   [7:0] trunc_ln1144_5_fu_2064_p1;
reg   [7:0] trunc_ln1144_5_reg_10250;
reg   [7:0] trunc_ln1144_5_reg_10250_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_3_fu_2121_p2;
reg   [0:0] icmp_ln1136_3_reg_10258;
reg   [0:0] icmp_ln1136_3_reg_10258_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_3_reg_10258_pp0_iter2_reg;
wire   [0:0] p_Result_186_fu_2127_p3;
reg   [0:0] p_Result_186_reg_10262;
reg   [0:0] p_Result_186_reg_10262_pp0_iter1_reg;
wire   [31:0] tmp_V_39_fu_2141_p3;
reg   [31:0] tmp_V_39_reg_10267;
wire   [31:0] sub_ln1145_6_fu_2167_p2;
reg   [31:0] sub_ln1145_6_reg_10274;
wire   [7:0] trunc_ln1144_6_fu_2173_p1;
reg   [7:0] trunc_ln1144_6_reg_10282;
reg   [7:0] trunc_ln1144_6_reg_10282_pp0_iter1_reg;
wire   [0:0] p_Result_191_fu_2180_p3;
reg   [0:0] p_Result_191_reg_10287;
reg   [0:0] p_Result_191_reg_10287_pp0_iter1_reg;
wire   [31:0] tmp_V_40_fu_2194_p3;
reg   [31:0] tmp_V_40_reg_10292;
wire   [31:0] sub_ln1145_7_fu_2220_p2;
reg   [31:0] sub_ln1145_7_reg_10299;
wire   [7:0] trunc_ln1144_7_fu_2226_p1;
reg   [7:0] trunc_ln1144_7_reg_10307;
reg   [7:0] trunc_ln1144_7_reg_10307_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_4_fu_2283_p2;
reg   [0:0] icmp_ln1136_4_reg_10315;
reg   [0:0] icmp_ln1136_4_reg_10315_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_4_reg_10315_pp0_iter2_reg;
wire   [0:0] p_Result_196_fu_2289_p3;
reg   [0:0] p_Result_196_reg_10319;
reg   [0:0] p_Result_196_reg_10319_pp0_iter1_reg;
wire   [31:0] tmp_V_41_fu_2303_p3;
reg   [31:0] tmp_V_41_reg_10324;
wire   [31:0] sub_ln1145_8_fu_2329_p2;
reg   [31:0] sub_ln1145_8_reg_10331;
wire   [7:0] trunc_ln1144_8_fu_2335_p1;
reg   [7:0] trunc_ln1144_8_reg_10339;
reg   [7:0] trunc_ln1144_8_reg_10339_pp0_iter1_reg;
wire   [0:0] p_Result_201_fu_2342_p3;
reg   [0:0] p_Result_201_reg_10344;
reg   [0:0] p_Result_201_reg_10344_pp0_iter1_reg;
wire   [31:0] tmp_V_42_fu_2356_p3;
reg   [31:0] tmp_V_42_reg_10349;
wire   [31:0] sub_ln1145_9_fu_2382_p2;
reg   [31:0] sub_ln1145_9_reg_10356;
wire   [7:0] trunc_ln1144_9_fu_2388_p1;
reg   [7:0] trunc_ln1144_9_reg_10364;
reg   [7:0] trunc_ln1144_9_reg_10364_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_5_fu_2445_p2;
reg   [0:0] icmp_ln1136_5_reg_10372;
reg   [0:0] icmp_ln1136_5_reg_10372_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_5_reg_10372_pp0_iter2_reg;
wire   [0:0] p_Result_206_fu_2451_p3;
reg   [0:0] p_Result_206_reg_10376;
reg   [0:0] p_Result_206_reg_10376_pp0_iter1_reg;
wire   [31:0] tmp_V_43_fu_2465_p3;
reg   [31:0] tmp_V_43_reg_10381;
wire   [31:0] sub_ln1145_10_fu_2491_p2;
reg   [31:0] sub_ln1145_10_reg_10388;
wire   [7:0] trunc_ln1144_10_fu_2497_p1;
reg   [7:0] trunc_ln1144_10_reg_10396;
reg   [7:0] trunc_ln1144_10_reg_10396_pp0_iter1_reg;
wire   [0:0] p_Result_211_fu_2504_p3;
reg   [0:0] p_Result_211_reg_10401;
reg   [0:0] p_Result_211_reg_10401_pp0_iter1_reg;
wire   [31:0] tmp_V_44_fu_2518_p3;
reg   [31:0] tmp_V_44_reg_10406;
wire   [31:0] sub_ln1145_11_fu_2544_p2;
reg   [31:0] sub_ln1145_11_reg_10413;
wire   [7:0] trunc_ln1144_11_fu_2550_p1;
reg   [7:0] trunc_ln1144_11_reg_10421;
reg   [7:0] trunc_ln1144_11_reg_10421_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_6_fu_2607_p2;
reg   [0:0] icmp_ln1136_6_reg_10429;
reg   [0:0] icmp_ln1136_6_reg_10429_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_6_reg_10429_pp0_iter2_reg;
wire   [0:0] p_Result_216_fu_2613_p3;
reg   [0:0] p_Result_216_reg_10433;
reg   [0:0] p_Result_216_reg_10433_pp0_iter1_reg;
wire   [31:0] tmp_V_45_fu_2627_p3;
reg   [31:0] tmp_V_45_reg_10438;
wire   [31:0] sub_ln1145_12_fu_2653_p2;
reg   [31:0] sub_ln1145_12_reg_10445;
wire   [7:0] trunc_ln1144_12_fu_2659_p1;
reg   [7:0] trunc_ln1144_12_reg_10453;
reg   [7:0] trunc_ln1144_12_reg_10453_pp0_iter1_reg;
wire   [0:0] p_Result_221_fu_2666_p3;
reg   [0:0] p_Result_221_reg_10458;
reg   [0:0] p_Result_221_reg_10458_pp0_iter1_reg;
wire   [31:0] tmp_V_46_fu_2680_p3;
reg   [31:0] tmp_V_46_reg_10463;
wire   [31:0] sub_ln1145_13_fu_2706_p2;
reg   [31:0] sub_ln1145_13_reg_10470;
wire   [7:0] trunc_ln1144_13_fu_2712_p1;
reg   [7:0] trunc_ln1144_13_reg_10478;
reg   [7:0] trunc_ln1144_13_reg_10478_pp0_iter1_reg;
wire   [0:0] icmp_ln1136_7_fu_2769_p2;
reg   [0:0] icmp_ln1136_7_reg_10486;
reg   [0:0] icmp_ln1136_7_reg_10486_pp0_iter1_reg;
reg   [0:0] icmp_ln1136_7_reg_10486_pp0_iter2_reg;
wire   [0:0] p_Result_226_fu_2775_p3;
reg   [0:0] p_Result_226_reg_10490;
reg   [0:0] p_Result_226_reg_10490_pp0_iter1_reg;
wire   [31:0] tmp_V_47_fu_2789_p3;
reg   [31:0] tmp_V_47_reg_10495;
wire   [31:0] sub_ln1145_14_fu_2815_p2;
reg   [31:0] sub_ln1145_14_reg_10502;
wire   [7:0] trunc_ln1144_14_fu_2821_p1;
reg   [7:0] trunc_ln1144_14_reg_10510;
reg   [7:0] trunc_ln1144_14_reg_10510_pp0_iter1_reg;
wire   [0:0] p_Result_231_fu_2828_p3;
reg   [0:0] p_Result_231_reg_10515;
reg   [0:0] p_Result_231_reg_10515_pp0_iter1_reg;
wire   [31:0] tmp_V_48_fu_2842_p3;
reg   [31:0] tmp_V_48_reg_10520;
wire   [31:0] sub_ln1145_15_fu_2868_p2;
reg   [31:0] sub_ln1145_15_reg_10527;
wire   [7:0] trunc_ln1144_15_fu_2874_p1;
reg   [7:0] trunc_ln1144_15_reg_10535;
reg   [7:0] trunc_ln1144_15_reg_10535_pp0_iter1_reg;
wire   [0:0] icmp_ln1147_fu_2943_p2;
wire   [0:0] icmp_ln1148_fu_2973_p2;
wire   [0:0] tmp_16_fu_2979_p3;
wire   [0:0] p_Result_31_fu_2987_p3;
wire   [0:0] icmp_ln1159_fu_2997_p2;
wire   [63:0] shl_ln1160_fu_3012_p2;
wire   [63:0] lshr_ln1159_fu_3027_p2;
wire   [0:0] icmp_ln1147_1_fu_3048_p2;
wire   [0:0] icmp_ln1148_1_fu_3078_p2;
wire   [0:0] tmp_36_fu_3084_p3;
wire   [0:0] p_Result_39_fu_3092_p3;
wire   [0:0] icmp_ln1159_1_fu_3102_p2;
wire   [63:0] shl_ln1160_1_fu_3117_p2;
wire   [63:0] lshr_ln1159_1_fu_3132_p2;
wire   [0:0] icmp_ln1147_2_fu_3153_p2;
wire   [0:0] icmp_ln1148_2_fu_3183_p2;
wire   [0:0] tmp_46_fu_3189_p3;
wire   [0:0] p_Result_47_fu_3197_p3;
wire   [0:0] icmp_ln1159_2_fu_3207_p2;
wire   [63:0] shl_ln1160_2_fu_3222_p2;
wire   [63:0] lshr_ln1159_2_fu_3237_p2;
wire   [0:0] icmp_ln1147_3_fu_3258_p2;
wire   [0:0] icmp_ln1148_3_fu_3288_p2;
wire   [0:0] tmp_54_fu_3294_p3;
wire   [0:0] p_Result_55_fu_3302_p3;
wire   [0:0] icmp_ln1159_3_fu_3312_p2;
wire   [63:0] shl_ln1160_3_fu_3327_p2;
wire   [63:0] lshr_ln1159_3_fu_3342_p2;
wire   [0:0] icmp_ln1147_4_fu_3363_p2;
wire   [0:0] icmp_ln1148_4_fu_3393_p2;
wire   [0:0] tmp_62_fu_3399_p3;
wire   [0:0] p_Result_63_fu_3407_p3;
wire   [0:0] icmp_ln1159_4_fu_3417_p2;
wire   [63:0] shl_ln1160_4_fu_3432_p2;
wire   [63:0] lshr_ln1159_4_fu_3447_p2;
wire   [0:0] icmp_ln1147_5_fu_3468_p2;
wire   [0:0] icmp_ln1148_5_fu_3498_p2;
wire   [0:0] tmp_70_fu_3504_p3;
wire   [0:0] p_Result_71_fu_3512_p3;
wire   [0:0] icmp_ln1159_5_fu_3522_p2;
wire   [63:0] shl_ln1160_5_fu_3537_p2;
wire   [63:0] lshr_ln1159_5_fu_3552_p2;
wire   [0:0] icmp_ln1147_6_fu_3573_p2;
wire   [0:0] icmp_ln1148_6_fu_3603_p2;
wire   [0:0] tmp_78_fu_3609_p3;
wire   [0:0] p_Result_79_fu_3617_p3;
wire   [0:0] icmp_ln1159_6_fu_3627_p2;
wire   [63:0] shl_ln1160_6_fu_3642_p2;
wire   [63:0] lshr_ln1159_6_fu_3657_p2;
wire   [0:0] icmp_ln1147_7_fu_3678_p2;
wire   [0:0] icmp_ln1148_7_fu_3708_p2;
wire   [0:0] tmp_86_fu_3714_p3;
wire   [0:0] p_Result_87_fu_3722_p3;
wire   [0:0] icmp_ln1159_7_fu_3732_p2;
wire   [63:0] shl_ln1160_7_fu_3747_p2;
wire   [63:0] lshr_ln1159_7_fu_3762_p2;
wire   [0:0] icmp_ln1147_8_fu_3783_p2;
wire   [0:0] icmp_ln1148_8_fu_3813_p2;
wire   [0:0] tmp_94_fu_3819_p3;
wire   [0:0] p_Result_95_fu_3827_p3;
wire   [0:0] icmp_ln1159_8_fu_3837_p2;
wire   [63:0] shl_ln1160_8_fu_3852_p2;
wire   [63:0] lshr_ln1159_8_fu_3867_p2;
wire   [0:0] icmp_ln1147_9_fu_3888_p2;
wire   [0:0] icmp_ln1148_9_fu_3918_p2;
wire   [0:0] tmp_102_fu_3924_p3;
wire   [0:0] p_Result_103_fu_3932_p3;
wire   [0:0] icmp_ln1159_9_fu_3942_p2;
wire   [63:0] shl_ln1160_9_fu_3957_p2;
wire   [63:0] lshr_ln1159_9_fu_3972_p2;
wire   [0:0] icmp_ln1147_10_fu_3993_p2;
wire   [0:0] icmp_ln1148_10_fu_4023_p2;
wire   [0:0] tmp_110_fu_4029_p3;
wire   [0:0] p_Result_111_fu_4037_p3;
wire   [0:0] icmp_ln1159_10_fu_4047_p2;
wire   [63:0] shl_ln1160_10_fu_4062_p2;
wire   [63:0] lshr_ln1159_10_fu_4077_p2;
wire   [0:0] icmp_ln1147_11_fu_4098_p2;
wire   [0:0] icmp_ln1148_11_fu_4128_p2;
wire   [0:0] tmp_118_fu_4134_p3;
wire   [0:0] p_Result_119_fu_4142_p3;
wire   [0:0] icmp_ln1159_11_fu_4152_p2;
wire   [63:0] shl_ln1160_11_fu_4167_p2;
wire   [63:0] lshr_ln1159_11_fu_4182_p2;
wire   [0:0] icmp_ln1147_12_fu_4203_p2;
wire   [0:0] icmp_ln1148_12_fu_4233_p2;
wire   [0:0] tmp_126_fu_4239_p3;
wire   [0:0] p_Result_127_fu_4247_p3;
wire   [0:0] icmp_ln1159_12_fu_4257_p2;
wire   [63:0] shl_ln1160_12_fu_4272_p2;
wire   [63:0] lshr_ln1159_12_fu_4287_p2;
wire   [0:0] icmp_ln1147_13_fu_4308_p2;
wire   [0:0] icmp_ln1148_13_fu_4338_p2;
wire   [0:0] tmp_134_fu_4344_p3;
wire   [0:0] p_Result_135_fu_4352_p3;
wire   [0:0] icmp_ln1159_13_fu_4362_p2;
wire   [63:0] shl_ln1160_13_fu_4377_p2;
wire   [63:0] lshr_ln1159_13_fu_4392_p2;
wire   [0:0] icmp_ln1147_14_fu_4413_p2;
wire   [0:0] icmp_ln1148_14_fu_4443_p2;
wire   [0:0] tmp_142_fu_4449_p3;
wire   [0:0] p_Result_143_fu_4457_p3;
wire   [0:0] icmp_ln1159_14_fu_4467_p2;
wire   [63:0] shl_ln1160_14_fu_4482_p2;
wire   [63:0] lshr_ln1159_14_fu_4497_p2;
wire   [0:0] icmp_ln1147_15_fu_4518_p2;
wire   [0:0] icmp_ln1148_15_fu_4548_p2;
wire   [0:0] tmp_150_fu_4554_p3;
wire   [0:0] p_Result_151_fu_4562_p3;
wire   [0:0] icmp_ln1159_15_fu_4572_p2;
wire   [63:0] shl_ln1160_15_fu_4587_p2;
wire   [63:0] lshr_ln1159_15_fu_4602_p2;
wire   [31:0] LD_fu_4692_p1;
reg   [31:0] LD_reg_11055;
wire   [31:0] LD_2_fu_4780_p1;
reg   [31:0] LD_2_reg_11060;
wire   [31:0] LD_4_fu_4868_p1;
reg   [31:0] LD_4_reg_11065;
wire   [31:0] LD_6_fu_4956_p1;
reg   [31:0] LD_6_reg_11070;
wire   [31:0] LD_8_fu_5044_p1;
reg   [31:0] LD_8_reg_11075;
wire   [31:0] LD_10_fu_5132_p1;
reg   [31:0] LD_10_reg_11080;
wire   [31:0] LD_12_fu_5220_p1;
reg   [31:0] LD_12_reg_11085;
wire   [31:0] LD_14_fu_5308_p1;
reg   [31:0] LD_14_reg_11090;
wire   [31:0] LD_16_fu_5396_p1;
reg   [31:0] LD_16_reg_11095;
wire   [31:0] LD_18_fu_5484_p1;
reg   [31:0] LD_18_reg_11100;
wire   [31:0] LD_20_fu_5572_p1;
reg   [31:0] LD_20_reg_11105;
wire   [31:0] LD_22_fu_5660_p1;
reg   [31:0] LD_22_reg_11110;
wire   [31:0] LD_24_fu_5748_p1;
reg   [31:0] LD_24_reg_11115;
wire   [31:0] LD_26_fu_5836_p1;
reg   [31:0] LD_26_reg_11120;
wire   [31:0] LD_28_fu_5924_p1;
reg   [31:0] LD_28_reg_11125;
wire   [31:0] LD_30_fu_6012_p1;
reg   [31:0] LD_30_reg_11130;
wire   [31:0] grp_sin_or_cos_float_s_fu_1214_ap_return;
reg   [31:0] v_assign_reg_11135;
reg   [31:0] v_assign_reg_11135_pp0_iter22_reg;
reg   [31:0] v_assign_reg_11135_pp0_iter23_reg;
reg   [31:0] v_assign_reg_11135_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1230_ap_return;
reg   [31:0] tmp_1_reg_11141;
wire   [31:0] grp_sin_or_cos_float_s_fu_1246_ap_return;
reg   [31:0] v_assign_2_reg_11146;
reg   [31:0] v_assign_2_reg_11146_pp0_iter22_reg;
reg   [31:0] v_assign_2_reg_11146_pp0_iter23_reg;
reg   [31:0] v_assign_2_reg_11146_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1262_ap_return;
reg   [31:0] tmp_4_reg_11152;
wire   [31:0] grp_sin_or_cos_float_s_fu_1278_ap_return;
reg   [31:0] v_assign_4_reg_11157;
reg   [31:0] v_assign_4_reg_11157_pp0_iter22_reg;
reg   [31:0] v_assign_4_reg_11157_pp0_iter23_reg;
reg   [31:0] v_assign_4_reg_11157_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1294_ap_return;
reg   [31:0] tmp_7_reg_11163;
wire   [31:0] grp_sin_or_cos_float_s_fu_1310_ap_return;
reg   [31:0] v_assign_6_reg_11168;
reg   [31:0] v_assign_6_reg_11168_pp0_iter22_reg;
reg   [31:0] v_assign_6_reg_11168_pp0_iter23_reg;
reg   [31:0] v_assign_6_reg_11168_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1326_ap_return;
reg   [31:0] tmp_12_reg_11174;
wire   [31:0] grp_sin_or_cos_float_s_fu_1342_ap_return;
reg   [31:0] v_assign_8_reg_11179;
reg   [31:0] v_assign_8_reg_11179_pp0_iter22_reg;
reg   [31:0] v_assign_8_reg_11179_pp0_iter23_reg;
reg   [31:0] v_assign_8_reg_11179_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1358_ap_return;
reg   [31:0] tmp_15_reg_11185;
wire   [31:0] grp_sin_or_cos_float_s_fu_1374_ap_return;
reg   [31:0] v_assign_s_reg_11190;
reg   [31:0] v_assign_s_reg_11190_pp0_iter22_reg;
reg   [31:0] v_assign_s_reg_11190_pp0_iter23_reg;
reg   [31:0] v_assign_s_reg_11190_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1390_ap_return;
reg   [31:0] tmp_19_reg_11196;
wire   [31:0] grp_sin_or_cos_float_s_fu_1406_ap_return;
reg   [31:0] v_assign_1_reg_11201;
reg   [31:0] v_assign_1_reg_11201_pp0_iter22_reg;
reg   [31:0] v_assign_1_reg_11201_pp0_iter23_reg;
reg   [31:0] v_assign_1_reg_11201_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1422_ap_return;
reg   [31:0] tmp_22_reg_11207;
wire   [31:0] grp_sin_or_cos_float_s_fu_1438_ap_return;
reg   [31:0] v_assign_3_reg_11212;
reg   [31:0] v_assign_3_reg_11212_pp0_iter22_reg;
reg   [31:0] v_assign_3_reg_11212_pp0_iter23_reg;
reg   [31:0] v_assign_3_reg_11212_pp0_iter24_reg;
wire   [31:0] grp_sin_or_cos_float_s_fu_1454_ap_return;
reg   [31:0] tmp_27_reg_11218;
wire   [31:0] xor_ln51_fu_6083_p2;
reg   [31:0] xor_ln51_reg_11223;
reg   [31:0] xor_ln51_reg_11223_pp0_iter23_reg;
reg   [31:0] xor_ln51_reg_11223_pp0_iter24_reg;
wire   [31:0] xor_ln51_1_fu_6097_p2;
reg   [31:0] xor_ln51_1_reg_11233;
reg   [31:0] xor_ln51_1_reg_11233_pp0_iter23_reg;
reg   [31:0] xor_ln51_1_reg_11233_pp0_iter24_reg;
wire   [31:0] xor_ln51_2_fu_6111_p2;
reg   [31:0] xor_ln51_2_reg_11243;
reg   [31:0] xor_ln51_2_reg_11243_pp0_iter23_reg;
reg   [31:0] xor_ln51_2_reg_11243_pp0_iter24_reg;
wire   [31:0] xor_ln51_3_fu_6125_p2;
reg   [31:0] xor_ln51_3_reg_11253;
reg   [31:0] xor_ln51_3_reg_11253_pp0_iter23_reg;
reg   [31:0] xor_ln51_3_reg_11253_pp0_iter24_reg;
wire   [31:0] xor_ln51_4_fu_6139_p2;
reg   [31:0] xor_ln51_4_reg_11263;
reg   [31:0] xor_ln51_4_reg_11263_pp0_iter23_reg;
reg   [31:0] xor_ln51_4_reg_11263_pp0_iter24_reg;
wire   [31:0] xor_ln51_5_fu_6153_p2;
reg   [31:0] xor_ln51_5_reg_11273;
reg   [31:0] xor_ln51_5_reg_11273_pp0_iter23_reg;
reg   [31:0] xor_ln51_5_reg_11273_pp0_iter24_reg;
wire   [31:0] xor_ln51_6_fu_6167_p2;
reg   [31:0] xor_ln51_6_reg_11283;
reg   [31:0] xor_ln51_6_reg_11283_pp0_iter23_reg;
reg   [31:0] xor_ln51_6_reg_11283_pp0_iter24_reg;
wire   [31:0] xor_ln51_7_fu_6181_p2;
reg   [31:0] xor_ln51_7_reg_11293;
reg   [31:0] xor_ln51_7_reg_11293_pp0_iter23_reg;
reg   [31:0] xor_ln51_7_reg_11293_pp0_iter24_reg;
wire   [62:0] trunc_ln590_fu_6196_p1;
reg   [62:0] trunc_ln590_reg_11303;
reg   [0:0] p_Result_159_reg_11308;
reg   [10:0] exp_tmp_reg_11313;
wire   [51:0] trunc_ln600_fu_6218_p1;
reg   [51:0] trunc_ln600_reg_11318;
wire   [62:0] trunc_ln590_1_fu_6226_p1;
reg   [62:0] trunc_ln590_1_reg_11323;
reg   [0:0] p_Result_164_reg_11328;
reg   [10:0] exp_tmp_1_reg_11333;
wire   [51:0] trunc_ln600_1_fu_6248_p1;
reg   [51:0] trunc_ln600_1_reg_11338;
wire   [62:0] trunc_ln590_2_fu_6256_p1;
reg   [62:0] trunc_ln590_2_reg_11343;
reg   [0:0] p_Result_169_reg_11348;
reg   [10:0] exp_tmp_2_reg_11353;
wire   [51:0] trunc_ln600_2_fu_6278_p1;
reg   [51:0] trunc_ln600_2_reg_11358;
wire   [62:0] trunc_ln590_3_fu_6286_p1;
reg   [62:0] trunc_ln590_3_reg_11363;
reg   [0:0] p_Result_174_reg_11368;
reg   [10:0] exp_tmp_3_reg_11373;
wire   [51:0] trunc_ln600_3_fu_6308_p1;
reg   [51:0] trunc_ln600_3_reg_11378;
wire   [62:0] trunc_ln590_4_fu_6316_p1;
reg   [62:0] trunc_ln590_4_reg_11383;
reg   [0:0] p_Result_179_reg_11388;
reg   [10:0] exp_tmp_4_reg_11393;
wire   [51:0] trunc_ln600_4_fu_6338_p1;
reg   [51:0] trunc_ln600_4_reg_11398;
wire   [62:0] trunc_ln590_5_fu_6346_p1;
reg   [62:0] trunc_ln590_5_reg_11403;
reg   [0:0] p_Result_184_reg_11408;
reg   [10:0] exp_tmp_5_reg_11413;
wire   [51:0] trunc_ln600_5_fu_6368_p1;
reg   [51:0] trunc_ln600_5_reg_11418;
wire   [62:0] trunc_ln590_6_fu_6376_p1;
reg   [62:0] trunc_ln590_6_reg_11423;
reg   [0:0] p_Result_189_reg_11428;
reg   [10:0] exp_tmp_6_reg_11433;
wire   [51:0] trunc_ln600_6_fu_6398_p1;
reg   [51:0] trunc_ln600_6_reg_11438;
wire   [62:0] trunc_ln590_7_fu_6406_p1;
reg   [62:0] trunc_ln590_7_reg_11443;
reg   [0:0] p_Result_194_reg_11448;
reg   [10:0] exp_tmp_7_reg_11453;
wire   [51:0] trunc_ln600_7_fu_6428_p1;
reg   [51:0] trunc_ln600_7_reg_11458;
wire   [62:0] trunc_ln590_8_fu_6436_p1;
reg   [62:0] trunc_ln590_8_reg_11463;
reg   [0:0] p_Result_199_reg_11468;
reg   [10:0] exp_tmp_8_reg_11473;
wire   [51:0] trunc_ln600_8_fu_6458_p1;
reg   [51:0] trunc_ln600_8_reg_11478;
wire   [62:0] trunc_ln590_9_fu_6466_p1;
reg   [62:0] trunc_ln590_9_reg_11483;
reg   [0:0] p_Result_204_reg_11488;
reg   [10:0] exp_tmp_9_reg_11493;
wire   [51:0] trunc_ln600_9_fu_6488_p1;
reg   [51:0] trunc_ln600_9_reg_11498;
wire   [62:0] trunc_ln590_10_fu_6496_p1;
reg   [62:0] trunc_ln590_10_reg_11503;
reg   [0:0] p_Result_209_reg_11508;
reg   [10:0] exp_tmp_10_reg_11513;
wire   [51:0] trunc_ln600_10_fu_6518_p1;
reg   [51:0] trunc_ln600_10_reg_11518;
wire   [62:0] trunc_ln590_11_fu_6526_p1;
reg   [62:0] trunc_ln590_11_reg_11523;
reg   [0:0] p_Result_214_reg_11528;
reg   [10:0] exp_tmp_11_reg_11533;
wire   [51:0] trunc_ln600_11_fu_6548_p1;
reg   [51:0] trunc_ln600_11_reg_11538;
wire   [62:0] trunc_ln590_12_fu_6556_p1;
reg   [62:0] trunc_ln590_12_reg_11543;
reg   [0:0] p_Result_219_reg_11548;
reg   [10:0] exp_tmp_12_reg_11553;
wire   [51:0] trunc_ln600_12_fu_6578_p1;
reg   [51:0] trunc_ln600_12_reg_11558;
wire   [62:0] trunc_ln590_13_fu_6586_p1;
reg   [62:0] trunc_ln590_13_reg_11563;
reg   [0:0] p_Result_224_reg_11568;
reg   [10:0] exp_tmp_13_reg_11573;
wire   [51:0] trunc_ln600_13_fu_6608_p1;
reg   [51:0] trunc_ln600_13_reg_11578;
wire   [62:0] trunc_ln590_14_fu_6616_p1;
reg   [62:0] trunc_ln590_14_reg_11583;
reg   [0:0] p_Result_229_reg_11588;
reg   [10:0] exp_tmp_14_reg_11593;
wire   [51:0] trunc_ln600_14_fu_6638_p1;
reg   [51:0] trunc_ln600_14_reg_11598;
wire   [62:0] trunc_ln590_15_fu_6646_p1;
reg   [62:0] trunc_ln590_15_reg_11603;
reg   [0:0] p_Result_234_reg_11608;
reg   [10:0] exp_tmp_15_reg_11613;
wire   [51:0] trunc_ln600_15_fu_6668_p1;
reg   [51:0] trunc_ln600_15_reg_11618;
wire   [53:0] man_V_2_fu_6692_p3;
reg   [53:0] man_V_2_reg_11623;
wire   [0:0] icmp_ln606_fu_6699_p2;
reg   [0:0] icmp_ln606_reg_11630;
reg   [0:0] icmp_ln606_reg_11630_pp0_iter25_reg;
wire   [0:0] icmp_ln616_fu_6720_p2;
reg   [0:0] icmp_ln616_reg_11634;
reg   [0:0] icmp_ln616_reg_11634_pp0_iter25_reg;
wire  signed [11:0] sh_amt_fu_6738_p3;
reg  signed [11:0] sh_amt_reg_11638;
wire   [0:0] icmp_ln617_fu_6746_p2;
reg   [0:0] icmp_ln617_reg_11645;
reg   [0:0] icmp_ln617_reg_11645_pp0_iter25_reg;
wire   [53:0] man_V_5_fu_6772_p3;
reg   [53:0] man_V_5_reg_11649;
wire   [0:0] icmp_ln606_1_fu_6779_p2;
reg   [0:0] icmp_ln606_1_reg_11656;
reg   [0:0] icmp_ln606_1_reg_11656_pp0_iter25_reg;
wire   [0:0] icmp_ln616_1_fu_6800_p2;
reg   [0:0] icmp_ln616_1_reg_11660;
reg   [0:0] icmp_ln616_1_reg_11660_pp0_iter25_reg;
wire  signed [11:0] sh_amt_1_fu_6818_p3;
reg  signed [11:0] sh_amt_1_reg_11664;
wire   [0:0] icmp_ln617_1_fu_6826_p2;
reg   [0:0] icmp_ln617_1_reg_11671;
reg   [0:0] icmp_ln617_1_reg_11671_pp0_iter25_reg;
wire   [53:0] man_V_8_fu_6852_p3;
reg   [53:0] man_V_8_reg_11675;
wire   [0:0] icmp_ln606_2_fu_6859_p2;
reg   [0:0] icmp_ln606_2_reg_11682;
reg   [0:0] icmp_ln606_2_reg_11682_pp0_iter25_reg;
wire   [0:0] icmp_ln616_2_fu_6880_p2;
reg   [0:0] icmp_ln616_2_reg_11686;
reg   [0:0] icmp_ln616_2_reg_11686_pp0_iter25_reg;
wire  signed [11:0] sh_amt_2_fu_6898_p3;
reg  signed [11:0] sh_amt_2_reg_11690;
wire   [0:0] icmp_ln617_2_fu_6906_p2;
reg   [0:0] icmp_ln617_2_reg_11697;
reg   [0:0] icmp_ln617_2_reg_11697_pp0_iter25_reg;
wire   [53:0] man_V_11_fu_6932_p3;
reg   [53:0] man_V_11_reg_11701;
wire   [0:0] icmp_ln606_3_fu_6939_p2;
reg   [0:0] icmp_ln606_3_reg_11708;
reg   [0:0] icmp_ln606_3_reg_11708_pp0_iter25_reg;
wire   [0:0] icmp_ln616_3_fu_6960_p2;
reg   [0:0] icmp_ln616_3_reg_11712;
reg   [0:0] icmp_ln616_3_reg_11712_pp0_iter25_reg;
wire  signed [11:0] sh_amt_3_fu_6978_p3;
reg  signed [11:0] sh_amt_3_reg_11716;
wire   [0:0] icmp_ln617_3_fu_6986_p2;
reg   [0:0] icmp_ln617_3_reg_11723;
reg   [0:0] icmp_ln617_3_reg_11723_pp0_iter25_reg;
wire   [53:0] man_V_14_fu_7012_p3;
reg   [53:0] man_V_14_reg_11727;
wire   [0:0] icmp_ln606_4_fu_7019_p2;
reg   [0:0] icmp_ln606_4_reg_11734;
reg   [0:0] icmp_ln606_4_reg_11734_pp0_iter25_reg;
wire   [0:0] icmp_ln616_4_fu_7040_p2;
reg   [0:0] icmp_ln616_4_reg_11738;
reg   [0:0] icmp_ln616_4_reg_11738_pp0_iter25_reg;
wire  signed [11:0] sh_amt_4_fu_7058_p3;
reg  signed [11:0] sh_amt_4_reg_11742;
wire   [0:0] icmp_ln617_4_fu_7066_p2;
reg   [0:0] icmp_ln617_4_reg_11749;
reg   [0:0] icmp_ln617_4_reg_11749_pp0_iter25_reg;
wire   [53:0] man_V_17_fu_7092_p3;
reg   [53:0] man_V_17_reg_11753;
wire   [0:0] icmp_ln606_5_fu_7099_p2;
reg   [0:0] icmp_ln606_5_reg_11760;
reg   [0:0] icmp_ln606_5_reg_11760_pp0_iter25_reg;
wire   [0:0] icmp_ln616_5_fu_7120_p2;
reg   [0:0] icmp_ln616_5_reg_11764;
reg   [0:0] icmp_ln616_5_reg_11764_pp0_iter25_reg;
wire  signed [11:0] sh_amt_5_fu_7138_p3;
reg  signed [11:0] sh_amt_5_reg_11768;
wire   [0:0] icmp_ln617_5_fu_7146_p2;
reg   [0:0] icmp_ln617_5_reg_11775;
reg   [0:0] icmp_ln617_5_reg_11775_pp0_iter25_reg;
wire   [53:0] man_V_20_fu_7172_p3;
reg   [53:0] man_V_20_reg_11779;
wire   [0:0] icmp_ln606_6_fu_7179_p2;
reg   [0:0] icmp_ln606_6_reg_11786;
reg   [0:0] icmp_ln606_6_reg_11786_pp0_iter25_reg;
wire   [0:0] icmp_ln616_6_fu_7200_p2;
reg   [0:0] icmp_ln616_6_reg_11790;
reg   [0:0] icmp_ln616_6_reg_11790_pp0_iter25_reg;
wire  signed [11:0] sh_amt_6_fu_7218_p3;
reg  signed [11:0] sh_amt_6_reg_11794;
wire   [0:0] icmp_ln617_6_fu_7226_p2;
reg   [0:0] icmp_ln617_6_reg_11801;
reg   [0:0] icmp_ln617_6_reg_11801_pp0_iter25_reg;
wire   [53:0] man_V_23_fu_7252_p3;
reg   [53:0] man_V_23_reg_11805;
wire   [0:0] icmp_ln606_7_fu_7259_p2;
reg   [0:0] icmp_ln606_7_reg_11812;
reg   [0:0] icmp_ln606_7_reg_11812_pp0_iter25_reg;
wire   [0:0] icmp_ln616_7_fu_7280_p2;
reg   [0:0] icmp_ln616_7_reg_11816;
reg   [0:0] icmp_ln616_7_reg_11816_pp0_iter25_reg;
wire  signed [11:0] sh_amt_7_fu_7298_p3;
reg  signed [11:0] sh_amt_7_reg_11820;
wire   [0:0] icmp_ln617_7_fu_7306_p2;
reg   [0:0] icmp_ln617_7_reg_11827;
reg   [0:0] icmp_ln617_7_reg_11827_pp0_iter25_reg;
wire   [53:0] man_V_26_fu_7332_p3;
reg   [53:0] man_V_26_reg_11831;
wire   [0:0] icmp_ln606_8_fu_7339_p2;
reg   [0:0] icmp_ln606_8_reg_11838;
reg   [0:0] icmp_ln606_8_reg_11838_pp0_iter25_reg;
wire   [0:0] icmp_ln616_8_fu_7360_p2;
reg   [0:0] icmp_ln616_8_reg_11842;
reg   [0:0] icmp_ln616_8_reg_11842_pp0_iter25_reg;
wire  signed [11:0] sh_amt_8_fu_7378_p3;
reg  signed [11:0] sh_amt_8_reg_11846;
wire   [0:0] icmp_ln617_8_fu_7386_p2;
reg   [0:0] icmp_ln617_8_reg_11853;
reg   [0:0] icmp_ln617_8_reg_11853_pp0_iter25_reg;
wire   [53:0] man_V_29_fu_7412_p3;
reg   [53:0] man_V_29_reg_11857;
wire   [0:0] icmp_ln606_9_fu_7419_p2;
reg   [0:0] icmp_ln606_9_reg_11864;
reg   [0:0] icmp_ln606_9_reg_11864_pp0_iter25_reg;
wire   [0:0] icmp_ln616_9_fu_7440_p2;
reg   [0:0] icmp_ln616_9_reg_11868;
reg   [0:0] icmp_ln616_9_reg_11868_pp0_iter25_reg;
wire  signed [11:0] sh_amt_9_fu_7458_p3;
reg  signed [11:0] sh_amt_9_reg_11872;
wire   [0:0] icmp_ln617_9_fu_7466_p2;
reg   [0:0] icmp_ln617_9_reg_11879;
reg   [0:0] icmp_ln617_9_reg_11879_pp0_iter25_reg;
wire   [53:0] man_V_32_fu_7492_p3;
reg   [53:0] man_V_32_reg_11883;
wire   [0:0] icmp_ln606_10_fu_7499_p2;
reg   [0:0] icmp_ln606_10_reg_11890;
reg   [0:0] icmp_ln606_10_reg_11890_pp0_iter25_reg;
wire   [0:0] icmp_ln616_10_fu_7520_p2;
reg   [0:0] icmp_ln616_10_reg_11894;
reg   [0:0] icmp_ln616_10_reg_11894_pp0_iter25_reg;
wire  signed [11:0] sh_amt_10_fu_7538_p3;
reg  signed [11:0] sh_amt_10_reg_11898;
wire   [0:0] icmp_ln617_10_fu_7546_p2;
reg   [0:0] icmp_ln617_10_reg_11905;
reg   [0:0] icmp_ln617_10_reg_11905_pp0_iter25_reg;
wire   [53:0] man_V_35_fu_7572_p3;
reg   [53:0] man_V_35_reg_11909;
wire   [0:0] icmp_ln606_11_fu_7579_p2;
reg   [0:0] icmp_ln606_11_reg_11916;
reg   [0:0] icmp_ln606_11_reg_11916_pp0_iter25_reg;
wire   [0:0] icmp_ln616_11_fu_7600_p2;
reg   [0:0] icmp_ln616_11_reg_11920;
reg   [0:0] icmp_ln616_11_reg_11920_pp0_iter25_reg;
wire  signed [11:0] sh_amt_11_fu_7618_p3;
reg  signed [11:0] sh_amt_11_reg_11924;
wire   [0:0] icmp_ln617_11_fu_7626_p2;
reg   [0:0] icmp_ln617_11_reg_11931;
reg   [0:0] icmp_ln617_11_reg_11931_pp0_iter25_reg;
wire   [53:0] man_V_38_fu_7652_p3;
reg   [53:0] man_V_38_reg_11935;
wire   [0:0] icmp_ln606_12_fu_7659_p2;
reg   [0:0] icmp_ln606_12_reg_11942;
reg   [0:0] icmp_ln606_12_reg_11942_pp0_iter25_reg;
wire   [0:0] icmp_ln616_12_fu_7680_p2;
reg   [0:0] icmp_ln616_12_reg_11946;
reg   [0:0] icmp_ln616_12_reg_11946_pp0_iter25_reg;
wire  signed [11:0] sh_amt_12_fu_7698_p3;
reg  signed [11:0] sh_amt_12_reg_11950;
wire   [0:0] icmp_ln617_12_fu_7706_p2;
reg   [0:0] icmp_ln617_12_reg_11957;
reg   [0:0] icmp_ln617_12_reg_11957_pp0_iter25_reg;
wire   [53:0] man_V_41_fu_7732_p3;
reg   [53:0] man_V_41_reg_11961;
wire   [0:0] icmp_ln606_13_fu_7739_p2;
reg   [0:0] icmp_ln606_13_reg_11968;
reg   [0:0] icmp_ln606_13_reg_11968_pp0_iter25_reg;
wire   [0:0] icmp_ln616_13_fu_7760_p2;
reg   [0:0] icmp_ln616_13_reg_11972;
reg   [0:0] icmp_ln616_13_reg_11972_pp0_iter25_reg;
wire  signed [11:0] sh_amt_13_fu_7778_p3;
reg  signed [11:0] sh_amt_13_reg_11976;
wire   [0:0] icmp_ln617_13_fu_7786_p2;
reg   [0:0] icmp_ln617_13_reg_11983;
reg   [0:0] icmp_ln617_13_reg_11983_pp0_iter25_reg;
wire   [53:0] man_V_44_fu_7812_p3;
reg   [53:0] man_V_44_reg_11987;
wire   [0:0] icmp_ln606_14_fu_7819_p2;
reg   [0:0] icmp_ln606_14_reg_11994;
reg   [0:0] icmp_ln606_14_reg_11994_pp0_iter25_reg;
wire   [0:0] icmp_ln616_14_fu_7840_p2;
reg   [0:0] icmp_ln616_14_reg_11998;
reg   [0:0] icmp_ln616_14_reg_11998_pp0_iter25_reg;
wire  signed [11:0] sh_amt_14_fu_7858_p3;
reg  signed [11:0] sh_amt_14_reg_12002;
wire   [0:0] icmp_ln617_14_fu_7866_p2;
reg   [0:0] icmp_ln617_14_reg_12009;
reg   [0:0] icmp_ln617_14_reg_12009_pp0_iter25_reg;
wire   [53:0] man_V_47_fu_7892_p3;
reg   [53:0] man_V_47_reg_12013;
wire   [0:0] icmp_ln606_15_fu_7899_p2;
reg   [0:0] icmp_ln606_15_reg_12020;
reg   [0:0] icmp_ln606_15_reg_12020_pp0_iter25_reg;
wire   [0:0] icmp_ln616_15_fu_7920_p2;
reg   [0:0] icmp_ln616_15_reg_12024;
reg   [0:0] icmp_ln616_15_reg_12024_pp0_iter25_reg;
wire  signed [11:0] sh_amt_15_fu_7938_p3;
reg  signed [11:0] sh_amt_15_reg_12028;
wire   [0:0] icmp_ln617_15_fu_7946_p2;
reg   [0:0] icmp_ln617_15_reg_12035;
reg   [0:0] icmp_ln617_15_reg_12035_pp0_iter25_reg;
wire   [15:0] select_ln638_fu_7983_p3;
wire   [15:0] select_ln620_fu_8028_p3;
reg   [15:0] select_ln620_reg_12044;
wire   [15:0] trunc_ln618_fu_8036_p1;
wire   [15:0] select_ln638_1_fu_8070_p3;
wire   [15:0] select_ln620_1_fu_8111_p3;
reg   [15:0] select_ln620_1_reg_12059;
wire   [15:0] trunc_ln618_1_fu_8119_p1;
wire   [15:0] select_ln638_2_fu_8153_p3;
wire   [15:0] select_ln620_2_fu_8198_p3;
reg   [15:0] select_ln620_2_reg_12074;
wire   [15:0] trunc_ln618_2_fu_8206_p1;
wire   [15:0] select_ln638_3_fu_8240_p3;
wire   [15:0] select_ln620_3_fu_8281_p3;
reg   [15:0] select_ln620_3_reg_12089;
wire   [15:0] trunc_ln618_3_fu_8289_p1;
wire   [15:0] select_ln638_4_fu_8323_p3;
wire   [15:0] select_ln620_4_fu_8368_p3;
reg   [15:0] select_ln620_4_reg_12104;
wire   [15:0] trunc_ln618_4_fu_8376_p1;
wire   [15:0] select_ln638_5_fu_8410_p3;
wire   [15:0] select_ln620_5_fu_8451_p3;
reg   [15:0] select_ln620_5_reg_12119;
wire   [15:0] trunc_ln618_5_fu_8459_p1;
wire   [15:0] select_ln638_6_fu_8493_p3;
wire   [15:0] select_ln620_6_fu_8538_p3;
reg   [15:0] select_ln620_6_reg_12134;
wire   [15:0] trunc_ln618_6_fu_8546_p1;
wire   [15:0] select_ln638_7_fu_8580_p3;
wire   [15:0] select_ln620_7_fu_8621_p3;
reg   [15:0] select_ln620_7_reg_12149;
wire   [15:0] trunc_ln618_7_fu_8629_p1;
wire   [15:0] select_ln638_8_fu_8663_p3;
wire   [15:0] select_ln620_8_fu_8708_p3;
reg   [15:0] select_ln620_8_reg_12164;
wire   [15:0] trunc_ln618_8_fu_8716_p1;
wire   [15:0] select_ln638_9_fu_8750_p3;
wire   [15:0] select_ln620_9_fu_8791_p3;
reg   [15:0] select_ln620_9_reg_12179;
wire   [15:0] trunc_ln618_9_fu_8799_p1;
wire   [15:0] select_ln638_10_fu_8833_p3;
wire   [15:0] select_ln620_10_fu_8878_p3;
reg   [15:0] select_ln620_10_reg_12194;
wire   [15:0] trunc_ln618_10_fu_8886_p1;
wire   [15:0] select_ln638_11_fu_8920_p3;
wire   [15:0] select_ln620_11_fu_8961_p3;
reg   [15:0] select_ln620_11_reg_12209;
wire   [15:0] trunc_ln618_11_fu_8969_p1;
wire   [15:0] select_ln638_12_fu_9003_p3;
wire   [15:0] select_ln620_12_fu_9048_p3;
reg   [15:0] select_ln620_12_reg_12224;
wire   [15:0] trunc_ln618_12_fu_9056_p1;
wire   [15:0] select_ln638_13_fu_9090_p3;
wire   [15:0] select_ln620_13_fu_9131_p3;
reg   [15:0] select_ln620_13_reg_12239;
wire   [15:0] trunc_ln618_13_fu_9139_p1;
wire   [15:0] select_ln638_14_fu_9173_p3;
wire   [15:0] select_ln620_14_fu_9218_p3;
reg   [15:0] select_ln620_14_reg_12254;
wire   [15:0] trunc_ln618_14_fu_9226_p1;
wire   [15:0] select_ln638_15_fu_9260_p3;
wire   [15:0] select_ln620_15_fu_9301_p3;
reg   [15:0] select_ln620_15_reg_12269;
wire   [15:0] trunc_ln618_15_fu_9309_p1;
reg   [15:0] mix_data_in_sample_M_imag_V_reg_12279;
reg   [15:0] mix_data_in_sample_M_imag_V_8_reg_12284;
reg   [15:0] mix_data_in_sample_M_imag_V_9_reg_12289;
reg   [15:0] mix_data_in_sample_M_imag_V_10_reg_12294;
reg   [15:0] mix_data_in_sample_M_imag_V_11_reg_12299;
reg   [15:0] mix_data_in_sample_M_imag_V_12_reg_12304;
reg   [15:0] mix_data_in_sample_M_imag_V_13_reg_12309;
reg   [15:0] mix_data_in_sample_M_imag_V_14_reg_12314;
wire  signed [30:0] sext_ln1319_fu_9466_p1;
reg  signed [30:0] sext_ln1319_reg_12319;
wire  signed [30:0] sext_ln1319_1_fu_9470_p1;
wire  signed [30:0] sext_ln1319_2_fu_9474_p1;
reg  signed [30:0] sext_ln1319_2_reg_12331;
wire  signed [30:0] sext_ln1319_4_fu_9478_p1;
reg  signed [30:0] sext_ln1319_4_reg_12337;
wire  signed [30:0] sext_ln1319_5_fu_9482_p1;
wire  signed [30:0] sext_ln1319_6_fu_9486_p1;
reg  signed [30:0] sext_ln1319_6_reg_12349;
wire  signed [30:0] sext_ln1319_8_fu_9490_p1;
reg  signed [30:0] sext_ln1319_8_reg_12355;
wire  signed [30:0] sext_ln1319_9_fu_9494_p1;
wire  signed [30:0] sext_ln1319_10_fu_9498_p1;
reg  signed [30:0] sext_ln1319_10_reg_12367;
wire  signed [30:0] sext_ln1319_12_fu_9502_p1;
reg  signed [30:0] sext_ln1319_12_reg_12373;
wire  signed [30:0] sext_ln1319_13_fu_9506_p1;
wire  signed [30:0] sext_ln1319_14_fu_9510_p1;
reg  signed [30:0] sext_ln1319_14_reg_12385;
wire  signed [30:0] sext_ln1319_16_fu_9514_p1;
reg  signed [30:0] sext_ln1319_16_reg_12391;
wire  signed [30:0] sext_ln1319_17_fu_9518_p1;
wire  signed [30:0] sext_ln1319_18_fu_9522_p1;
reg  signed [30:0] sext_ln1319_18_reg_12403;
wire  signed [30:0] sext_ln1319_20_fu_9526_p1;
reg  signed [30:0] sext_ln1319_20_reg_12409;
wire  signed [30:0] sext_ln1319_21_fu_9530_p1;
wire  signed [30:0] sext_ln1319_22_fu_9534_p1;
reg  signed [30:0] sext_ln1319_22_reg_12421;
wire  signed [30:0] sext_ln1319_24_fu_9538_p1;
reg  signed [30:0] sext_ln1319_24_reg_12427;
wire  signed [30:0] sext_ln1319_25_fu_9542_p1;
wire  signed [30:0] sext_ln1319_26_fu_9546_p1;
reg  signed [30:0] sext_ln1319_26_reg_12439;
wire  signed [30:0] sext_ln1319_28_fu_9550_p1;
reg  signed [30:0] sext_ln1319_28_reg_12445;
wire  signed [30:0] sext_ln1319_29_fu_9554_p1;
wire  signed [30:0] sext_ln1319_30_fu_9558_p1;
reg  signed [30:0] sext_ln1319_30_reg_12457;
wire  signed [30:0] sext_ln1319_3_fu_9562_p1;
wire  signed [30:0] sext_ln1319_7_fu_9565_p1;
wire  signed [30:0] sext_ln1319_11_fu_9568_p1;
wire  signed [30:0] sext_ln1319_15_fu_9571_p1;
wire  signed [30:0] sext_ln1319_19_fu_9574_p1;
wire  signed [30:0] sext_ln1319_23_fu_9577_p1;
wire  signed [30:0] sext_ln1319_27_fu_9580_p1;
wire  signed [30:0] sext_ln1319_31_fu_9583_p1;
wire  signed [30:0] grp_fu_9767_p2;
wire  signed [30:0] grp_fu_9773_p2;
wire  signed [30:0] grp_fu_9779_p2;
wire  signed [30:0] grp_fu_9785_p2;
wire  signed [30:0] grp_fu_9791_p2;
wire  signed [30:0] grp_fu_9797_p2;
wire  signed [30:0] grp_fu_9803_p2;
wire  signed [30:0] grp_fu_9809_p2;
wire  signed [30:0] grp_fu_9815_p2;
wire  signed [30:0] grp_fu_9821_p2;
wire  signed [30:0] grp_fu_9827_p2;
wire  signed [30:0] grp_fu_9833_p2;
wire  signed [30:0] grp_fu_9839_p2;
wire  signed [30:0] grp_fu_9845_p2;
wire  signed [30:0] grp_fu_9851_p2;
wire  signed [30:0] grp_fu_9857_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state1;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
wire    grp_sin_or_cos_float_s_fu_1214_ap_start;
wire    grp_sin_or_cos_float_s_fu_1214_ap_done;
wire    grp_sin_or_cos_float_s_fu_1214_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1214_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1214_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call1;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call1;
wire    ap_block_state13_pp0_stage0_iter11_ignore_call1;
wire    ap_block_state14_pp0_stage0_iter12_ignore_call1;
wire    ap_block_state15_pp0_stage0_iter13_ignore_call1;
wire    ap_block_state16_pp0_stage0_iter14_ignore_call1;
wire    ap_block_state17_pp0_stage0_iter15_ignore_call1;
wire    ap_block_state18_pp0_stage0_iter16_ignore_call1;
wire    ap_block_state19_pp0_stage0_iter17_ignore_call1;
wire    ap_block_state20_pp0_stage0_iter18_ignore_call1;
wire    ap_block_state21_pp0_stage0_iter19_ignore_call1;
wire    ap_block_state22_pp0_stage0_iter20_ignore_call1;
wire    ap_block_state23_pp0_stage0_iter21_ignore_call1;
wire    ap_block_state24_pp0_stage0_iter22_ignore_call1;
wire    ap_block_state25_pp0_stage0_iter23_ignore_call1;
wire    ap_block_state26_pp0_stage0_iter24_ignore_call1;
wire    ap_block_state27_pp0_stage0_iter25_ignore_call1;
reg    ap_block_state28_pp0_stage0_iter26_ignore_call1;
wire    ap_block_state29_pp0_stage0_iter27_ignore_call1;
wire    ap_block_state30_pp0_stage0_iter28_ignore_call1;
wire    ap_block_state31_pp0_stage0_iter29_ignore_call1;
reg    ap_block_state32_pp0_stage0_iter30_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1001;
wire    grp_sin_or_cos_float_s_fu_1230_ap_start;
wire    grp_sin_or_cos_float_s_fu_1230_ap_done;
wire    grp_sin_or_cos_float_s_fu_1230_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1230_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1230_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1005;
wire    grp_sin_or_cos_float_s_fu_1246_ap_start;
wire    grp_sin_or_cos_float_s_fu_1246_ap_done;
wire    grp_sin_or_cos_float_s_fu_1246_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1246_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1246_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1009;
wire    grp_sin_or_cos_float_s_fu_1262_ap_start;
wire    grp_sin_or_cos_float_s_fu_1262_ap_done;
wire    grp_sin_or_cos_float_s_fu_1262_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1262_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1262_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1013;
wire    grp_sin_or_cos_float_s_fu_1278_ap_start;
wire    grp_sin_or_cos_float_s_fu_1278_ap_done;
wire    grp_sin_or_cos_float_s_fu_1278_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1278_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1278_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1017;
wire    grp_sin_or_cos_float_s_fu_1294_ap_start;
wire    grp_sin_or_cos_float_s_fu_1294_ap_done;
wire    grp_sin_or_cos_float_s_fu_1294_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1294_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1294_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1021;
wire    grp_sin_or_cos_float_s_fu_1310_ap_start;
wire    grp_sin_or_cos_float_s_fu_1310_ap_done;
wire    grp_sin_or_cos_float_s_fu_1310_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1310_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1310_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1025;
wire    grp_sin_or_cos_float_s_fu_1326_ap_start;
wire    grp_sin_or_cos_float_s_fu_1326_ap_done;
wire    grp_sin_or_cos_float_s_fu_1326_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1326_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1326_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1029;
wire    grp_sin_or_cos_float_s_fu_1342_ap_start;
wire    grp_sin_or_cos_float_s_fu_1342_ap_done;
wire    grp_sin_or_cos_float_s_fu_1342_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1342_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1342_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1033;
wire    grp_sin_or_cos_float_s_fu_1358_ap_start;
wire    grp_sin_or_cos_float_s_fu_1358_ap_done;
wire    grp_sin_or_cos_float_s_fu_1358_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1358_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1358_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1037;
wire    grp_sin_or_cos_float_s_fu_1374_ap_start;
wire    grp_sin_or_cos_float_s_fu_1374_ap_done;
wire    grp_sin_or_cos_float_s_fu_1374_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1374_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1374_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1041;
wire    grp_sin_or_cos_float_s_fu_1390_ap_start;
wire    grp_sin_or_cos_float_s_fu_1390_ap_done;
wire    grp_sin_or_cos_float_s_fu_1390_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1390_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1390_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1045;
wire    grp_sin_or_cos_float_s_fu_1406_ap_start;
wire    grp_sin_or_cos_float_s_fu_1406_ap_done;
wire    grp_sin_or_cos_float_s_fu_1406_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1406_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1406_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1049;
wire    grp_sin_or_cos_float_s_fu_1422_ap_start;
wire    grp_sin_or_cos_float_s_fu_1422_ap_done;
wire    grp_sin_or_cos_float_s_fu_1422_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1422_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1422_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1053;
wire    grp_sin_or_cos_float_s_fu_1438_ap_start;
wire    grp_sin_or_cos_float_s_fu_1438_ap_done;
wire    grp_sin_or_cos_float_s_fu_1438_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1438_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1438_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1057;
wire    grp_sin_or_cos_float_s_fu_1454_ap_start;
wire    grp_sin_or_cos_float_s_fu_1454_ap_done;
wire    grp_sin_or_cos_float_s_fu_1454_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1454_ap_ready;
reg    grp_sin_or_cos_float_s_fu_1454_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1061;
wire   [0:0] ap_phi_reg_pp0_iter0_a_reg_286;
reg   [0:0] ap_phi_reg_pp0_iter1_a_reg_286;
reg   [0:0] ap_phi_reg_pp0_iter2_a_reg_286;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_reg_297;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_reg_297;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_reg_297;
wire   [63:0] ap_phi_reg_pp0_iter0_m_1_reg_308;
reg   [63:0] ap_phi_reg_pp0_iter1_m_1_reg_308;
reg   [63:0] ap_phi_reg_pp0_iter2_m_1_reg_308;
wire   [0:0] ap_phi_reg_pp0_iter0_a_1_reg_317;
reg   [0:0] ap_phi_reg_pp0_iter1_a_1_reg_317;
reg   [0:0] ap_phi_reg_pp0_iter2_a_1_reg_317;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_1_reg_328;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_1_reg_328;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_1_reg_328;
wire   [63:0] ap_phi_reg_pp0_iter0_m_6_reg_339;
reg   [63:0] ap_phi_reg_pp0_iter1_m_6_reg_339;
reg   [63:0] ap_phi_reg_pp0_iter2_m_6_reg_339;
wire   [0:0] ap_phi_reg_pp0_iter0_a_2_reg_348;
reg   [0:0] ap_phi_reg_pp0_iter1_a_2_reg_348;
reg   [0:0] ap_phi_reg_pp0_iter2_a_2_reg_348;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_2_reg_359;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_2_reg_359;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_2_reg_359;
wire   [63:0] ap_phi_reg_pp0_iter0_m_11_reg_370;
reg   [63:0] ap_phi_reg_pp0_iter1_m_11_reg_370;
reg   [63:0] ap_phi_reg_pp0_iter2_m_11_reg_370;
wire   [0:0] ap_phi_reg_pp0_iter0_a_3_reg_379;
reg   [0:0] ap_phi_reg_pp0_iter1_a_3_reg_379;
reg   [0:0] ap_phi_reg_pp0_iter2_a_3_reg_379;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_3_reg_390;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_3_reg_390;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_3_reg_390;
wire   [63:0] ap_phi_reg_pp0_iter0_m_16_reg_401;
reg   [63:0] ap_phi_reg_pp0_iter1_m_16_reg_401;
reg   [63:0] ap_phi_reg_pp0_iter2_m_16_reg_401;
wire   [0:0] ap_phi_reg_pp0_iter0_a_4_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter1_a_4_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter2_a_4_reg_410;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_4_reg_421;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_4_reg_421;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_4_reg_421;
wire   [63:0] ap_phi_reg_pp0_iter0_m_21_reg_432;
reg   [63:0] ap_phi_reg_pp0_iter1_m_21_reg_432;
reg   [63:0] ap_phi_reg_pp0_iter2_m_21_reg_432;
wire   [0:0] ap_phi_reg_pp0_iter0_a_5_reg_441;
reg   [0:0] ap_phi_reg_pp0_iter1_a_5_reg_441;
reg   [0:0] ap_phi_reg_pp0_iter2_a_5_reg_441;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_5_reg_452;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_5_reg_452;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_5_reg_452;
wire   [63:0] ap_phi_reg_pp0_iter0_m_26_reg_463;
reg   [63:0] ap_phi_reg_pp0_iter1_m_26_reg_463;
reg   [63:0] ap_phi_reg_pp0_iter2_m_26_reg_463;
wire   [0:0] ap_phi_reg_pp0_iter0_a_6_reg_472;
reg   [0:0] ap_phi_reg_pp0_iter1_a_6_reg_472;
reg   [0:0] ap_phi_reg_pp0_iter2_a_6_reg_472;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_6_reg_483;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_6_reg_483;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_6_reg_483;
wire   [63:0] ap_phi_reg_pp0_iter0_m_31_reg_494;
reg   [63:0] ap_phi_reg_pp0_iter1_m_31_reg_494;
reg   [63:0] ap_phi_reg_pp0_iter2_m_31_reg_494;
wire   [0:0] ap_phi_reg_pp0_iter0_a_7_reg_503;
reg   [0:0] ap_phi_reg_pp0_iter1_a_7_reg_503;
reg   [0:0] ap_phi_reg_pp0_iter2_a_7_reg_503;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_7_reg_514;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_7_reg_514;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_7_reg_514;
wire   [63:0] ap_phi_reg_pp0_iter0_m_36_reg_525;
reg   [63:0] ap_phi_reg_pp0_iter1_m_36_reg_525;
reg   [63:0] ap_phi_reg_pp0_iter2_m_36_reg_525;
wire   [0:0] ap_phi_reg_pp0_iter0_a_8_reg_534;
reg   [0:0] ap_phi_reg_pp0_iter1_a_8_reg_534;
reg   [0:0] ap_phi_reg_pp0_iter2_a_8_reg_534;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_8_reg_545;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_8_reg_545;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_8_reg_545;
wire   [63:0] ap_phi_reg_pp0_iter0_m_41_reg_556;
reg   [63:0] ap_phi_reg_pp0_iter1_m_41_reg_556;
reg   [63:0] ap_phi_reg_pp0_iter2_m_41_reg_556;
wire   [0:0] ap_phi_reg_pp0_iter0_a_9_reg_565;
reg   [0:0] ap_phi_reg_pp0_iter1_a_9_reg_565;
reg   [0:0] ap_phi_reg_pp0_iter2_a_9_reg_565;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_9_reg_576;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_9_reg_576;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_9_reg_576;
wire   [63:0] ap_phi_reg_pp0_iter0_m_46_reg_587;
reg   [63:0] ap_phi_reg_pp0_iter1_m_46_reg_587;
reg   [63:0] ap_phi_reg_pp0_iter2_m_46_reg_587;
wire   [0:0] ap_phi_reg_pp0_iter0_a_10_reg_596;
reg   [0:0] ap_phi_reg_pp0_iter1_a_10_reg_596;
reg   [0:0] ap_phi_reg_pp0_iter2_a_10_reg_596;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_10_reg_607;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_10_reg_607;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_10_reg_607;
wire   [63:0] ap_phi_reg_pp0_iter0_m_51_reg_618;
reg   [63:0] ap_phi_reg_pp0_iter1_m_51_reg_618;
reg   [63:0] ap_phi_reg_pp0_iter2_m_51_reg_618;
wire   [0:0] ap_phi_reg_pp0_iter0_a_11_reg_627;
reg   [0:0] ap_phi_reg_pp0_iter1_a_11_reg_627;
reg   [0:0] ap_phi_reg_pp0_iter2_a_11_reg_627;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_11_reg_638;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_11_reg_638;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_11_reg_638;
wire   [63:0] ap_phi_reg_pp0_iter0_m_56_reg_649;
reg   [63:0] ap_phi_reg_pp0_iter1_m_56_reg_649;
reg   [63:0] ap_phi_reg_pp0_iter2_m_56_reg_649;
wire   [0:0] ap_phi_reg_pp0_iter0_a_12_reg_658;
reg   [0:0] ap_phi_reg_pp0_iter1_a_12_reg_658;
reg   [0:0] ap_phi_reg_pp0_iter2_a_12_reg_658;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_12_reg_669;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_12_reg_669;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_12_reg_669;
wire   [63:0] ap_phi_reg_pp0_iter0_m_61_reg_680;
reg   [63:0] ap_phi_reg_pp0_iter1_m_61_reg_680;
reg   [63:0] ap_phi_reg_pp0_iter2_m_61_reg_680;
wire   [0:0] ap_phi_reg_pp0_iter0_a_13_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter1_a_13_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter2_a_13_reg_689;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_13_reg_700;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_13_reg_700;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_13_reg_700;
wire   [63:0] ap_phi_reg_pp0_iter0_m_66_reg_711;
reg   [63:0] ap_phi_reg_pp0_iter1_m_66_reg_711;
reg   [63:0] ap_phi_reg_pp0_iter2_m_66_reg_711;
wire   [0:0] ap_phi_reg_pp0_iter0_a_14_reg_720;
reg   [0:0] ap_phi_reg_pp0_iter1_a_14_reg_720;
reg   [0:0] ap_phi_reg_pp0_iter2_a_14_reg_720;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_14_reg_731;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_14_reg_731;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_14_reg_731;
wire   [63:0] ap_phi_reg_pp0_iter0_m_71_reg_742;
reg   [63:0] ap_phi_reg_pp0_iter1_m_71_reg_742;
reg   [63:0] ap_phi_reg_pp0_iter2_m_71_reg_742;
wire   [0:0] ap_phi_reg_pp0_iter0_a_15_reg_751;
reg   [0:0] ap_phi_reg_pp0_iter1_a_15_reg_751;
reg   [0:0] ap_phi_reg_pp0_iter2_a_15_reg_751;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1150_15_reg_762;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln1150_15_reg_762;
reg   [0:0] ap_phi_reg_pp0_iter2_phi_ln1150_15_reg_762;
wire   [63:0] ap_phi_reg_pp0_iter0_m_76_reg_773;
reg   [63:0] ap_phi_reg_pp0_iter1_m_76_reg_773;
reg   [63:0] ap_phi_reg_pp0_iter2_m_76_reg_773;
reg   [31:0] ap_phi_mux_p_x_assign_phi_fu_786_p4;
wire   [31:0] bitcast_ln810_fu_6016_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_reg_782;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_reg_782;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_reg_782;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_reg_782;
reg   [31:0] ap_phi_mux_p_x_assign_1_phi_fu_798_p4;
wire   [31:0] bitcast_ln810_1_fu_6020_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_1_reg_794;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_1_reg_794;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_1_reg_794;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_1_reg_794;
reg   [31:0] ap_phi_mux_p_x_assign_2_phi_fu_810_p4;
wire   [31:0] bitcast_ln810_2_fu_6024_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_2_reg_806;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_2_reg_806;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_2_reg_806;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_2_reg_806;
reg   [31:0] ap_phi_mux_p_x_assign_3_phi_fu_822_p4;
wire   [31:0] bitcast_ln810_3_fu_6028_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_3_reg_818;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_3_reg_818;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_3_reg_818;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_3_reg_818;
reg   [31:0] ap_phi_mux_p_x_assign_4_phi_fu_834_p4;
wire   [31:0] bitcast_ln810_4_fu_6032_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_4_reg_830;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_4_reg_830;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_4_reg_830;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_4_reg_830;
reg   [31:0] ap_phi_mux_p_x_assign_5_phi_fu_846_p4;
wire   [31:0] bitcast_ln810_5_fu_6036_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_5_reg_842;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_5_reg_842;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_5_reg_842;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_5_reg_842;
reg   [31:0] ap_phi_mux_p_x_assign_6_phi_fu_858_p4;
wire   [31:0] bitcast_ln810_6_fu_6040_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_6_reg_854;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_6_reg_854;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_6_reg_854;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_6_reg_854;
reg   [31:0] ap_phi_mux_p_x_assign_7_phi_fu_870_p4;
wire   [31:0] bitcast_ln810_7_fu_6044_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_7_reg_866;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_7_reg_866;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_7_reg_866;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_7_reg_866;
reg   [31:0] ap_phi_mux_p_x_assign_8_phi_fu_882_p4;
wire   [31:0] bitcast_ln810_8_fu_6048_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_8_reg_878;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_8_reg_878;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_8_reg_878;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_8_reg_878;
reg   [31:0] ap_phi_mux_p_x_assign_9_phi_fu_894_p4;
wire   [31:0] bitcast_ln810_9_fu_6052_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_9_reg_890;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_9_reg_890;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_9_reg_890;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_9_reg_890;
reg   [31:0] ap_phi_mux_p_x_assign_10_phi_fu_906_p4;
wire   [31:0] bitcast_ln810_10_fu_6056_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_10_reg_902;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_10_reg_902;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_10_reg_902;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_10_reg_902;
reg   [31:0] ap_phi_mux_p_x_assign_11_phi_fu_918_p4;
wire   [31:0] bitcast_ln810_11_fu_6060_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_11_reg_914;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_11_reg_914;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_11_reg_914;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_11_reg_914;
reg   [31:0] ap_phi_mux_p_x_assign_12_phi_fu_930_p4;
wire   [31:0] bitcast_ln810_12_fu_6064_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_12_reg_926;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_12_reg_926;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_12_reg_926;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_12_reg_926;
reg   [31:0] ap_phi_mux_p_x_assign_13_phi_fu_942_p4;
wire   [31:0] bitcast_ln810_13_fu_6068_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_13_reg_938;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_13_reg_938;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_13_reg_938;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_13_reg_938;
reg   [31:0] ap_phi_mux_p_x_assign_14_phi_fu_954_p4;
wire   [31:0] bitcast_ln810_14_fu_6072_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_14_reg_950;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_14_reg_950;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_14_reg_950;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_14_reg_950;
reg   [31:0] ap_phi_mux_p_x_assign_15_phi_fu_966_p4;
wire   [31:0] bitcast_ln810_15_fu_6076_p1;
reg   [31:0] ap_phi_reg_pp0_iter3_p_x_assign_15_reg_962;
wire   [31:0] ap_phi_reg_pp0_iter0_p_x_assign_15_reg_962;
reg   [31:0] ap_phi_reg_pp0_iter1_p_x_assign_15_reg_962;
reg   [31:0] ap_phi_reg_pp0_iter2_p_x_assign_15_reg_962;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_4_phi_fu_978_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_4_reg_974;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_4_reg_974;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_4_phi_fu_993_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_4_reg_989;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_4_reg_989;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_9_phi_fu_1008_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_9_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_9_reg_1004;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_9_phi_fu_1023_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_9_reg_1019;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_9_reg_1019;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_14_phi_fu_1038_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_14_reg_1034;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_14_reg_1034;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_14_phi_fu_1053_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_14_reg_1049;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_14_reg_1049;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_19_phi_fu_1068_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_19_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_19_reg_1064;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_19_phi_fu_1083_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_19_reg_1079;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_19_reg_1079;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_24_phi_fu_1098_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_24_reg_1094;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_24_reg_1094;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_24_phi_fu_1113_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_24_reg_1109;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_24_reg_1109;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_29_phi_fu_1128_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_29_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_29_reg_1124;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_29_phi_fu_1143_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_29_reg_1139;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_29_reg_1139;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_34_phi_fu_1158_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_34_reg_1154;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_34_reg_1154;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_34_phi_fu_1173_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_34_reg_1169;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_34_reg_1169;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i_39_phi_fu_1188_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i_39_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i_39_reg_1184;
reg  signed [15:0] ap_phi_mux_ref_tmp_i_i171_39_phi_fu_1203_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i171_39_reg_1199;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i171_39_reg_1199;
reg    grp_sin_or_cos_float_s_fu_1214_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1230_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1246_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1262_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1278_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1294_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1310_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1326_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1342_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1358_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1374_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1390_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1406_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1422_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1438_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1454_ap_start_reg;
reg   [31:0] tmp_V_1_fu_222;
wire   [31:0] select_ln55_fu_1770_p3;
wire   [31:0] add_ln859_1_fu_1783_p2;
wire   [31:0] trunc_ln1136_fu_1518_p1;
wire   [0:0] icmp_ln1695_fu_1752_p2;
reg   [31:0] p_Val2_s_fu_226;
wire   [31:0] select_ln55_1_fu_1932_p3;
wire   [31:0] add_ln859_4_fu_1945_p2;
wire   [0:0] icmp_ln1695_1_fu_1914_p2;
reg   [31:0] p_Val2_15_fu_230;
wire   [31:0] select_ln55_2_fu_2094_p3;
wire   [31:0] add_ln859_7_fu_2107_p2;
wire   [0:0] icmp_ln1695_2_fu_2076_p2;
reg   [31:0] p_Val2_16_fu_234;
wire   [31:0] select_ln55_3_fu_2256_p3;
wire   [31:0] add_ln859_10_fu_2269_p2;
wire   [0:0] icmp_ln1695_3_fu_2238_p2;
reg   [31:0] p_Val2_17_fu_238;
wire   [31:0] select_ln55_4_fu_2418_p3;
wire   [31:0] add_ln859_13_fu_2431_p2;
wire   [0:0] icmp_ln1695_4_fu_2400_p2;
reg   [31:0] p_Val2_18_fu_242;
wire   [31:0] select_ln55_5_fu_2580_p3;
wire   [31:0] add_ln859_16_fu_2593_p2;
wire   [0:0] icmp_ln1695_5_fu_2562_p2;
reg   [31:0] p_Val2_19_fu_246;
wire   [31:0] select_ln55_6_fu_2742_p3;
wire   [31:0] add_ln859_19_fu_2755_p2;
wire   [0:0] icmp_ln1695_6_fu_2724_p2;
reg   [31:0] p_Val2_20_fu_250;
wire   [31:0] select_ln55_7_fu_2904_p3;
wire   [31:0] add_ln859_22_fu_2917_p2;
wire   [0:0] icmp_ln1695_7_fu_2886_p2;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] or_ln174_s_fu_9730_p17;
wire   [31:0] grp_fu_1473_p0;
wire   [31:0] grp_fu_1479_p0;
wire   [31:0] grp_fu_1485_p0;
wire   [31:0] grp_fu_1491_p0;
wire   [31:0] grp_fu_1497_p0;
wire   [31:0] grp_fu_1503_p0;
wire   [31:0] grp_fu_1509_p0;
wire   [31:0] grp_fu_1515_p0;
wire   [31:0] tmp_V_fu_1649_p2;
reg   [31:0] p_Result_157_fu_1663_p4;
reg   [31:0] l_fu_1673_p3;
wire   [31:0] tmp_V_3_fu_1702_p2;
reg   [31:0] p_Result_162_fu_1716_p4;
reg   [31:0] l_1_fu_1726_p3;
wire   [31:0] add_ln859_fu_1747_p2;
wire   [0:0] icmp_ln1696_fu_1758_p2;
wire   [31:0] add_ln859_2_fu_1764_p2;
wire   [31:0] tmp_V_5_fu_1811_p2;
reg   [31:0] p_Result_167_fu_1825_p4;
reg   [31:0] l_2_fu_1835_p3;
wire   [31:0] tmp_V_7_fu_1864_p2;
reg   [31:0] p_Result_172_fu_1878_p4;
reg   [31:0] l_3_fu_1888_p3;
wire   [31:0] add_ln859_3_fu_1909_p2;
wire   [0:0] icmp_ln1696_1_fu_1920_p2;
wire   [31:0] add_ln859_5_fu_1926_p2;
wire   [31:0] tmp_V_9_fu_1973_p2;
reg   [31:0] p_Result_177_fu_1987_p4;
reg   [31:0] l_4_fu_1997_p3;
wire   [31:0] tmp_V_11_fu_2026_p2;
reg   [31:0] p_Result_182_fu_2040_p4;
reg   [31:0] l_5_fu_2050_p3;
wire   [31:0] add_ln859_6_fu_2071_p2;
wire   [0:0] icmp_ln1696_2_fu_2082_p2;
wire   [31:0] add_ln859_8_fu_2088_p2;
wire   [31:0] tmp_V_13_fu_2135_p2;
reg   [31:0] p_Result_187_fu_2149_p4;
reg   [31:0] l_6_fu_2159_p3;
wire   [31:0] tmp_V_15_fu_2188_p2;
reg   [31:0] p_Result_192_fu_2202_p4;
reg   [31:0] l_7_fu_2212_p3;
wire   [31:0] add_ln859_9_fu_2233_p2;
wire   [0:0] icmp_ln1696_3_fu_2244_p2;
wire   [31:0] add_ln859_11_fu_2250_p2;
wire   [31:0] tmp_V_17_fu_2297_p2;
reg   [31:0] p_Result_197_fu_2311_p4;
reg   [31:0] l_8_fu_2321_p3;
wire   [31:0] tmp_V_19_fu_2350_p2;
reg   [31:0] p_Result_202_fu_2364_p4;
reg   [31:0] l_9_fu_2374_p3;
wire   [31:0] add_ln859_12_fu_2395_p2;
wire   [0:0] icmp_ln1696_4_fu_2406_p2;
wire   [31:0] add_ln859_14_fu_2412_p2;
wire   [31:0] tmp_V_21_fu_2459_p2;
reg   [31:0] p_Result_207_fu_2473_p4;
reg   [31:0] l_10_fu_2483_p3;
wire   [31:0] tmp_V_23_fu_2512_p2;
reg   [31:0] p_Result_212_fu_2526_p4;
reg   [31:0] l_11_fu_2536_p3;
wire   [31:0] add_ln859_15_fu_2557_p2;
wire   [0:0] icmp_ln1696_5_fu_2568_p2;
wire   [31:0] add_ln859_17_fu_2574_p2;
wire   [31:0] tmp_V_25_fu_2621_p2;
reg   [31:0] p_Result_217_fu_2635_p4;
reg   [31:0] l_12_fu_2645_p3;
wire   [31:0] tmp_V_27_fu_2674_p2;
reg   [31:0] p_Result_222_fu_2688_p4;
reg   [31:0] l_13_fu_2698_p3;
wire   [31:0] add_ln859_18_fu_2719_p2;
wire   [0:0] icmp_ln1696_6_fu_2730_p2;
wire   [31:0] add_ln859_20_fu_2736_p2;
wire   [31:0] tmp_V_29_fu_2783_p2;
reg   [31:0] p_Result_227_fu_2797_p4;
reg   [31:0] l_14_fu_2807_p3;
wire   [31:0] tmp_V_31_fu_2836_p2;
reg   [31:0] p_Result_232_fu_2850_p4;
reg   [31:0] l_15_fu_2860_p3;
wire   [31:0] add_ln859_21_fu_2881_p2;
wire   [0:0] icmp_ln1696_7_fu_2892_p2;
wire   [31:0] add_ln859_23_fu_2898_p2;
wire   [31:0] lsb_index_fu_2928_p2;
wire   [30:0] tmp_fu_2933_p4;
wire   [5:0] trunc_ln1148_fu_2949_p1;
wire   [5:0] sub_ln1148_fu_2952_p2;
wire   [31:0] zext_ln1148_fu_2958_p1;
wire   [31:0] lshr_ln1148_fu_2962_p2;
wire   [31:0] p_Result_s_fu_2968_p2;
wire   [31:0] sub_ln1160_fu_3003_p2;
wire   [63:0] zext_ln1158_fu_2994_p1;
wire   [63:0] zext_ln1160_fu_3008_p1;
wire   [31:0] add_ln1159_fu_3018_p2;
wire   [63:0] zext_ln1159_fu_3023_p1;
wire   [31:0] lsb_index_1_fu_3033_p2;
wire   [30:0] tmp_34_fu_3038_p4;
wire   [5:0] trunc_ln1148_1_fu_3054_p1;
wire   [5:0] sub_ln1148_1_fu_3057_p2;
wire   [31:0] zext_ln1148_1_fu_3063_p1;
wire   [31:0] lshr_ln1148_1_fu_3067_p2;
wire   [31:0] p_Result_38_fu_3073_p2;
wire   [31:0] sub_ln1160_1_fu_3108_p2;
wire   [63:0] zext_ln1158_1_fu_3099_p1;
wire   [63:0] zext_ln1160_1_fu_3113_p1;
wire   [31:0] add_ln1159_1_fu_3123_p2;
wire   [63:0] zext_ln1159_1_fu_3128_p1;
wire   [31:0] lsb_index_2_fu_3138_p2;
wire   [30:0] tmp_45_fu_3143_p4;
wire   [5:0] trunc_ln1148_2_fu_3159_p1;
wire   [5:0] sub_ln1148_2_fu_3162_p2;
wire   [31:0] zext_ln1148_2_fu_3168_p1;
wire   [31:0] lshr_ln1148_2_fu_3172_p2;
wire   [31:0] p_Result_46_fu_3178_p2;
wire   [31:0] sub_ln1160_2_fu_3213_p2;
wire   [63:0] zext_ln1158_2_fu_3204_p1;
wire   [63:0] zext_ln1160_2_fu_3218_p1;
wire   [31:0] add_ln1159_2_fu_3228_p2;
wire   [63:0] zext_ln1159_2_fu_3233_p1;
wire   [31:0] lsb_index_3_fu_3243_p2;
wire   [30:0] tmp_53_fu_3248_p4;
wire   [5:0] trunc_ln1148_3_fu_3264_p1;
wire   [5:0] sub_ln1148_3_fu_3267_p2;
wire   [31:0] zext_ln1148_3_fu_3273_p1;
wire   [31:0] lshr_ln1148_3_fu_3277_p2;
wire   [31:0] p_Result_54_fu_3283_p2;
wire   [31:0] sub_ln1160_3_fu_3318_p2;
wire   [63:0] zext_ln1158_3_fu_3309_p1;
wire   [63:0] zext_ln1160_3_fu_3323_p1;
wire   [31:0] add_ln1159_3_fu_3333_p2;
wire   [63:0] zext_ln1159_3_fu_3338_p1;
wire   [31:0] lsb_index_4_fu_3348_p2;
wire   [30:0] tmp_61_fu_3353_p4;
wire   [5:0] trunc_ln1148_4_fu_3369_p1;
wire   [5:0] sub_ln1148_4_fu_3372_p2;
wire   [31:0] zext_ln1148_4_fu_3378_p1;
wire   [31:0] lshr_ln1148_4_fu_3382_p2;
wire   [31:0] p_Result_62_fu_3388_p2;
wire   [31:0] sub_ln1160_4_fu_3423_p2;
wire   [63:0] zext_ln1158_4_fu_3414_p1;
wire   [63:0] zext_ln1160_4_fu_3428_p1;
wire   [31:0] add_ln1159_4_fu_3438_p2;
wire   [63:0] zext_ln1159_4_fu_3443_p1;
wire   [31:0] lsb_index_5_fu_3453_p2;
wire   [30:0] tmp_69_fu_3458_p4;
wire   [5:0] trunc_ln1148_5_fu_3474_p1;
wire   [5:0] sub_ln1148_5_fu_3477_p2;
wire   [31:0] zext_ln1148_5_fu_3483_p1;
wire   [31:0] lshr_ln1148_5_fu_3487_p2;
wire   [31:0] p_Result_70_fu_3493_p2;
wire   [31:0] sub_ln1160_5_fu_3528_p2;
wire   [63:0] zext_ln1158_5_fu_3519_p1;
wire   [63:0] zext_ln1160_5_fu_3533_p1;
wire   [31:0] add_ln1159_5_fu_3543_p2;
wire   [63:0] zext_ln1159_5_fu_3548_p1;
wire   [31:0] lsb_index_6_fu_3558_p2;
wire   [30:0] tmp_77_fu_3563_p4;
wire   [5:0] trunc_ln1148_6_fu_3579_p1;
wire   [5:0] sub_ln1148_6_fu_3582_p2;
wire   [31:0] zext_ln1148_6_fu_3588_p1;
wire   [31:0] lshr_ln1148_6_fu_3592_p2;
wire   [31:0] p_Result_78_fu_3598_p2;
wire   [31:0] sub_ln1160_6_fu_3633_p2;
wire   [63:0] zext_ln1158_6_fu_3624_p1;
wire   [63:0] zext_ln1160_6_fu_3638_p1;
wire   [31:0] add_ln1159_6_fu_3648_p2;
wire   [63:0] zext_ln1159_6_fu_3653_p1;
wire   [31:0] lsb_index_7_fu_3663_p2;
wire   [30:0] tmp_85_fu_3668_p4;
wire   [5:0] trunc_ln1148_7_fu_3684_p1;
wire   [5:0] sub_ln1148_7_fu_3687_p2;
wire   [31:0] zext_ln1148_7_fu_3693_p1;
wire   [31:0] lshr_ln1148_7_fu_3697_p2;
wire   [31:0] p_Result_86_fu_3703_p2;
wire   [31:0] sub_ln1160_7_fu_3738_p2;
wire   [63:0] zext_ln1158_7_fu_3729_p1;
wire   [63:0] zext_ln1160_7_fu_3743_p1;
wire   [31:0] add_ln1159_7_fu_3753_p2;
wire   [63:0] zext_ln1159_7_fu_3758_p1;
wire   [31:0] lsb_index_8_fu_3768_p2;
wire   [30:0] tmp_93_fu_3773_p4;
wire   [5:0] trunc_ln1148_8_fu_3789_p1;
wire   [5:0] sub_ln1148_8_fu_3792_p2;
wire   [31:0] zext_ln1148_8_fu_3798_p1;
wire   [31:0] lshr_ln1148_8_fu_3802_p2;
wire   [31:0] p_Result_94_fu_3808_p2;
wire   [31:0] sub_ln1160_8_fu_3843_p2;
wire   [63:0] zext_ln1158_8_fu_3834_p1;
wire   [63:0] zext_ln1160_8_fu_3848_p1;
wire   [31:0] add_ln1159_8_fu_3858_p2;
wire   [63:0] zext_ln1159_8_fu_3863_p1;
wire   [31:0] lsb_index_9_fu_3873_p2;
wire   [30:0] tmp_101_fu_3878_p4;
wire   [5:0] trunc_ln1148_9_fu_3894_p1;
wire   [5:0] sub_ln1148_9_fu_3897_p2;
wire   [31:0] zext_ln1148_9_fu_3903_p1;
wire   [31:0] lshr_ln1148_9_fu_3907_p2;
wire   [31:0] p_Result_102_fu_3913_p2;
wire   [31:0] sub_ln1160_9_fu_3948_p2;
wire   [63:0] zext_ln1158_9_fu_3939_p1;
wire   [63:0] zext_ln1160_9_fu_3953_p1;
wire   [31:0] add_ln1159_9_fu_3963_p2;
wire   [63:0] zext_ln1159_9_fu_3968_p1;
wire   [31:0] lsb_index_10_fu_3978_p2;
wire   [30:0] tmp_109_fu_3983_p4;
wire   [5:0] trunc_ln1148_10_fu_3999_p1;
wire   [5:0] sub_ln1148_10_fu_4002_p2;
wire   [31:0] zext_ln1148_10_fu_4008_p1;
wire   [31:0] lshr_ln1148_10_fu_4012_p2;
wire   [31:0] p_Result_110_fu_4018_p2;
wire   [31:0] sub_ln1160_10_fu_4053_p2;
wire   [63:0] zext_ln1158_10_fu_4044_p1;
wire   [63:0] zext_ln1160_10_fu_4058_p1;
wire   [31:0] add_ln1159_10_fu_4068_p2;
wire   [63:0] zext_ln1159_10_fu_4073_p1;
wire   [31:0] lsb_index_11_fu_4083_p2;
wire   [30:0] tmp_117_fu_4088_p4;
wire   [5:0] trunc_ln1148_11_fu_4104_p1;
wire   [5:0] sub_ln1148_11_fu_4107_p2;
wire   [31:0] zext_ln1148_11_fu_4113_p1;
wire   [31:0] lshr_ln1148_11_fu_4117_p2;
wire   [31:0] p_Result_118_fu_4123_p2;
wire   [31:0] sub_ln1160_11_fu_4158_p2;
wire   [63:0] zext_ln1158_11_fu_4149_p1;
wire   [63:0] zext_ln1160_11_fu_4163_p1;
wire   [31:0] add_ln1159_11_fu_4173_p2;
wire   [63:0] zext_ln1159_11_fu_4178_p1;
wire   [31:0] lsb_index_12_fu_4188_p2;
wire   [30:0] tmp_125_fu_4193_p4;
wire   [5:0] trunc_ln1148_12_fu_4209_p1;
wire   [5:0] sub_ln1148_12_fu_4212_p2;
wire   [31:0] zext_ln1148_12_fu_4218_p1;
wire   [31:0] lshr_ln1148_12_fu_4222_p2;
wire   [31:0] p_Result_126_fu_4228_p2;
wire   [31:0] sub_ln1160_12_fu_4263_p2;
wire   [63:0] zext_ln1158_12_fu_4254_p1;
wire   [63:0] zext_ln1160_12_fu_4268_p1;
wire   [31:0] add_ln1159_12_fu_4278_p2;
wire   [63:0] zext_ln1159_12_fu_4283_p1;
wire   [31:0] lsb_index_13_fu_4293_p2;
wire   [30:0] tmp_133_fu_4298_p4;
wire   [5:0] trunc_ln1148_13_fu_4314_p1;
wire   [5:0] sub_ln1148_13_fu_4317_p2;
wire   [31:0] zext_ln1148_13_fu_4323_p1;
wire   [31:0] lshr_ln1148_13_fu_4327_p2;
wire   [31:0] p_Result_134_fu_4333_p2;
wire   [31:0] sub_ln1160_13_fu_4368_p2;
wire   [63:0] zext_ln1158_13_fu_4359_p1;
wire   [63:0] zext_ln1160_13_fu_4373_p1;
wire   [31:0] add_ln1159_13_fu_4383_p2;
wire   [63:0] zext_ln1159_13_fu_4388_p1;
wire   [31:0] lsb_index_14_fu_4398_p2;
wire   [30:0] tmp_141_fu_4403_p4;
wire   [5:0] trunc_ln1148_14_fu_4419_p1;
wire   [5:0] sub_ln1148_14_fu_4422_p2;
wire   [31:0] zext_ln1148_14_fu_4428_p1;
wire   [31:0] lshr_ln1148_14_fu_4432_p2;
wire   [31:0] p_Result_142_fu_4438_p2;
wire   [31:0] sub_ln1160_14_fu_4473_p2;
wire   [63:0] zext_ln1158_14_fu_4464_p1;
wire   [63:0] zext_ln1160_14_fu_4478_p1;
wire   [31:0] add_ln1159_14_fu_4488_p2;
wire   [63:0] zext_ln1159_14_fu_4493_p1;
wire   [31:0] lsb_index_15_fu_4503_p2;
wire   [30:0] tmp_149_fu_4508_p4;
wire   [5:0] trunc_ln1148_15_fu_4524_p1;
wire   [5:0] sub_ln1148_15_fu_4527_p2;
wire   [31:0] zext_ln1148_15_fu_4533_p1;
wire   [31:0] lshr_ln1148_15_fu_4537_p2;
wire   [31:0] p_Result_150_fu_4543_p2;
wire   [31:0] sub_ln1160_15_fu_4578_p2;
wire   [63:0] zext_ln1158_15_fu_4569_p1;
wire   [63:0] zext_ln1160_15_fu_4583_p1;
wire   [31:0] add_ln1159_15_fu_4593_p2;
wire   [63:0] zext_ln1159_15_fu_4598_p1;
wire   [0:0] or_ln1150_15_fu_4608_p2;
wire   [1:0] or_ln_fu_4614_p3;
wire   [63:0] zext_ln1162_fu_4622_p1;
wire   [63:0] m_4_fu_4626_p2;
wire   [62:0] m_90_fu_4632_p4;
wire   [0:0] p_Result_32_fu_4646_p3;
wire   [7:0] sub_ln1165_fu_4662_p2;
wire   [7:0] select_ln1144_fu_4654_p3;
wire   [7:0] add_ln1170_fu_4667_p2;
wire   [63:0] zext_ln1163_fu_4642_p1;
wire   [8:0] tmp_9_fu_4673_p3;
wire   [63:0] p_Result_158_fu_4680_p5;
wire   [0:0] or_ln1150_fu_4696_p2;
wire   [1:0] or_ln1150_1_fu_4702_p3;
wire   [63:0] zext_ln1162_1_fu_4710_p1;
wire   [63:0] m_9_fu_4714_p2;
wire   [62:0] m_fu_4720_p4;
wire   [0:0] p_Result_40_fu_4734_p3;
wire   [7:0] sub_ln1165_1_fu_4750_p2;
wire   [7:0] select_ln1144_1_fu_4742_p3;
wire   [7:0] add_ln1170_1_fu_4755_p2;
wire   [63:0] zext_ln1163_1_fu_4730_p1;
wire   [8:0] tmp_s_fu_4761_p3;
wire   [63:0] p_Result_163_fu_4768_p5;
wire   [0:0] or_ln1150_16_fu_4784_p2;
wire   [1:0] or_ln1150_2_fu_4790_p3;
wire   [63:0] zext_ln1162_2_fu_4798_p1;
wire   [63:0] m_18_fu_4802_p2;
wire   [62:0] m_91_fu_4808_p4;
wire   [0:0] p_Result_48_fu_4822_p3;
wire   [7:0] sub_ln1165_2_fu_4838_p2;
wire   [7:0] select_ln1144_2_fu_4830_p3;
wire   [7:0] add_ln1170_2_fu_4843_p2;
wire   [63:0] zext_ln1163_2_fu_4818_p1;
wire   [8:0] tmp_3_fu_4849_p3;
wire   [63:0] p_Result_168_fu_4856_p5;
wire   [0:0] or_ln1150_17_fu_4872_p2;
wire   [1:0] or_ln1150_3_fu_4878_p3;
wire   [63:0] zext_ln1162_3_fu_4886_p1;
wire   [63:0] m_24_fu_4890_p2;
wire   [62:0] m_92_fu_4896_p4;
wire   [0:0] p_Result_56_fu_4910_p3;
wire   [7:0] sub_ln1165_3_fu_4926_p2;
wire   [7:0] select_ln1144_3_fu_4918_p3;
wire   [7:0] add_ln1170_3_fu_4931_p2;
wire   [63:0] zext_ln1163_3_fu_4906_p1;
wire   [8:0] tmp_5_fu_4937_p3;
wire   [63:0] p_Result_173_fu_4944_p5;
wire   [0:0] or_ln1150_18_fu_4960_p2;
wire   [1:0] or_ln1150_4_fu_4966_p3;
wire   [63:0] zext_ln1162_4_fu_4974_p1;
wire   [63:0] m_30_fu_4978_p2;
wire   [62:0] m_93_fu_4984_p4;
wire   [0:0] p_Result_64_fu_4998_p3;
wire   [7:0] sub_ln1165_4_fu_5014_p2;
wire   [7:0] select_ln1144_4_fu_5006_p3;
wire   [7:0] add_ln1170_4_fu_5019_p2;
wire   [63:0] zext_ln1163_4_fu_4994_p1;
wire   [8:0] tmp_6_fu_5025_p3;
wire   [63:0] p_Result_178_fu_5032_p5;
wire   [0:0] or_ln1150_19_fu_5048_p2;
wire   [1:0] or_ln1150_5_fu_5054_p3;
wire   [63:0] zext_ln1162_5_fu_5062_p1;
wire   [63:0] m_38_fu_5066_p2;
wire   [62:0] m_94_fu_5072_p4;
wire   [0:0] p_Result_72_fu_5086_p3;
wire   [7:0] sub_ln1165_5_fu_5102_p2;
wire   [7:0] select_ln1144_5_fu_5094_p3;
wire   [7:0] add_ln1170_5_fu_5107_p2;
wire   [63:0] zext_ln1163_5_fu_5082_p1;
wire   [8:0] tmp_8_fu_5113_p3;
wire   [63:0] p_Result_183_fu_5120_p5;
wire   [0:0] or_ln1150_20_fu_5136_p2;
wire   [1:0] or_ln1150_6_fu_5142_p3;
wire   [63:0] zext_ln1162_6_fu_5150_p1;
wire   [63:0] m_44_fu_5154_p2;
wire   [62:0] m_95_fu_5160_p4;
wire   [0:0] p_Result_80_fu_5174_p3;
wire   [7:0] sub_ln1165_6_fu_5190_p2;
wire   [7:0] select_ln1144_6_fu_5182_p3;
wire   [7:0] add_ln1170_6_fu_5195_p2;
wire   [63:0] zext_ln1163_6_fu_5170_p1;
wire   [8:0] tmp_10_fu_5201_p3;
wire   [63:0] p_Result_188_fu_5208_p5;
wire   [0:0] or_ln1150_21_fu_5224_p2;
wire   [1:0] or_ln1150_7_fu_5230_p3;
wire   [63:0] zext_ln1162_7_fu_5238_p1;
wire   [63:0] m_49_fu_5242_p2;
wire   [62:0] m_96_fu_5248_p4;
wire   [0:0] p_Result_88_fu_5262_p3;
wire   [7:0] sub_ln1165_7_fu_5278_p2;
wire   [7:0] select_ln1144_7_fu_5270_p3;
wire   [7:0] add_ln1170_7_fu_5283_p2;
wire   [63:0] zext_ln1163_7_fu_5258_p1;
wire   [8:0] tmp_11_fu_5289_p3;
wire   [63:0] p_Result_193_fu_5296_p5;
wire   [0:0] or_ln1150_22_fu_5312_p2;
wire   [1:0] or_ln1150_8_fu_5318_p3;
wire   [63:0] zext_ln1162_8_fu_5326_p1;
wire   [63:0] m_54_fu_5330_p2;
wire   [62:0] m_97_fu_5336_p4;
wire   [0:0] p_Result_96_fu_5350_p3;
wire   [7:0] sub_ln1165_8_fu_5366_p2;
wire   [7:0] select_ln1144_8_fu_5358_p3;
wire   [7:0] add_ln1170_8_fu_5371_p2;
wire   [63:0] zext_ln1163_8_fu_5346_p1;
wire   [8:0] tmp_13_fu_5377_p3;
wire   [63:0] p_Result_198_fu_5384_p5;
wire   [0:0] or_ln1150_23_fu_5400_p2;
wire   [1:0] or_ln1150_9_fu_5406_p3;
wire   [63:0] zext_ln1162_9_fu_5414_p1;
wire   [63:0] m_59_fu_5418_p2;
wire   [62:0] m_98_fu_5424_p4;
wire   [0:0] p_Result_104_fu_5438_p3;
wire   [7:0] sub_ln1165_9_fu_5454_p2;
wire   [7:0] select_ln1144_9_fu_5446_p3;
wire   [7:0] add_ln1170_9_fu_5459_p2;
wire   [63:0] zext_ln1163_9_fu_5434_p1;
wire   [8:0] tmp_14_fu_5465_p3;
wire   [63:0] p_Result_203_fu_5472_p5;
wire   [0:0] or_ln1150_24_fu_5488_p2;
wire   [1:0] or_ln1150_s_fu_5494_p3;
wire   [63:0] zext_ln1162_10_fu_5502_p1;
wire   [63:0] m_64_fu_5506_p2;
wire   [62:0] m_99_fu_5512_p4;
wire   [0:0] p_Result_112_fu_5526_p3;
wire   [7:0] sub_ln1165_10_fu_5542_p2;
wire   [7:0] select_ln1144_10_fu_5534_p3;
wire   [7:0] add_ln1170_10_fu_5547_p2;
wire   [63:0] zext_ln1163_10_fu_5522_p1;
wire   [8:0] tmp_17_fu_5553_p3;
wire   [63:0] p_Result_208_fu_5560_p5;
wire   [0:0] or_ln1150_25_fu_5576_p2;
wire   [1:0] or_ln1150_10_fu_5582_p3;
wire   [63:0] zext_ln1162_11_fu_5590_p1;
wire   [63:0] m_69_fu_5594_p2;
wire   [62:0] m_100_fu_5600_p4;
wire   [0:0] p_Result_120_fu_5614_p3;
wire   [7:0] sub_ln1165_11_fu_5630_p2;
wire   [7:0] select_ln1144_11_fu_5622_p3;
wire   [7:0] add_ln1170_11_fu_5635_p2;
wire   [63:0] zext_ln1163_11_fu_5610_p1;
wire   [8:0] tmp_18_fu_5641_p3;
wire   [63:0] p_Result_213_fu_5648_p5;
wire   [0:0] or_ln1150_26_fu_5664_p2;
wire   [1:0] or_ln1150_11_fu_5670_p3;
wire   [63:0] zext_ln1162_12_fu_5678_p1;
wire   [63:0] m_74_fu_5682_p2;
wire   [62:0] m_101_fu_5688_p4;
wire   [0:0] p_Result_128_fu_5702_p3;
wire   [7:0] sub_ln1165_12_fu_5718_p2;
wire   [7:0] select_ln1144_12_fu_5710_p3;
wire   [7:0] add_ln1170_12_fu_5723_p2;
wire   [63:0] zext_ln1163_12_fu_5698_p1;
wire   [8:0] tmp_20_fu_5729_p3;
wire   [63:0] p_Result_218_fu_5736_p5;
wire   [0:0] or_ln1150_27_fu_5752_p2;
wire   [1:0] or_ln1150_12_fu_5758_p3;
wire   [63:0] zext_ln1162_13_fu_5766_p1;
wire   [63:0] m_79_fu_5770_p2;
wire   [62:0] m_102_fu_5776_p4;
wire   [0:0] p_Result_136_fu_5790_p3;
wire   [7:0] sub_ln1165_13_fu_5806_p2;
wire   [7:0] select_ln1144_13_fu_5798_p3;
wire   [7:0] add_ln1170_13_fu_5811_p2;
wire   [63:0] zext_ln1163_13_fu_5786_p1;
wire   [8:0] tmp_21_fu_5817_p3;
wire   [63:0] p_Result_223_fu_5824_p5;
wire   [0:0] or_ln1150_28_fu_5840_p2;
wire   [1:0] or_ln1150_13_fu_5846_p3;
wire   [63:0] zext_ln1162_14_fu_5854_p1;
wire   [63:0] m_83_fu_5858_p2;
wire   [62:0] m_103_fu_5864_p4;
wire   [0:0] p_Result_144_fu_5878_p3;
wire   [7:0] sub_ln1165_14_fu_5894_p2;
wire   [7:0] select_ln1144_14_fu_5886_p3;
wire   [7:0] add_ln1170_14_fu_5899_p2;
wire   [63:0] zext_ln1163_14_fu_5874_p1;
wire   [8:0] tmp_23_fu_5905_p3;
wire   [63:0] p_Result_228_fu_5912_p5;
wire   [0:0] or_ln1150_29_fu_5928_p2;
wire   [1:0] or_ln1150_14_fu_5934_p3;
wire   [63:0] zext_ln1162_15_fu_5942_p1;
wire   [63:0] m_87_fu_5946_p2;
wire   [62:0] m_104_fu_5952_p4;
wire   [0:0] p_Result_152_fu_5966_p3;
wire   [7:0] sub_ln1165_15_fu_5982_p2;
wire   [7:0] select_ln1144_15_fu_5974_p3;
wire   [7:0] add_ln1170_15_fu_5987_p2;
wire   [63:0] zext_ln1163_15_fu_5962_p1;
wire   [8:0] tmp_25_fu_5993_p3;
wire   [63:0] p_Result_233_fu_6000_p5;
wire   [31:0] bitcast_ln51_fu_6080_p1;
wire   [31:0] bitcast_ln51_2_fu_6094_p1;
wire   [31:0] bitcast_ln51_4_fu_6108_p1;
wire   [31:0] bitcast_ln51_6_fu_6122_p1;
wire   [31:0] bitcast_ln51_8_fu_6136_p1;
wire   [31:0] bitcast_ln51_10_fu_6150_p1;
wire   [31:0] bitcast_ln51_12_fu_6164_p1;
wire   [31:0] bitcast_ln51_14_fu_6178_p1;
wire   [63:0] grp_fu_1470_p1;
wire   [63:0] ireg_fu_6192_p1;
wire   [63:0] grp_fu_1473_p1;
wire   [63:0] ireg_1_fu_6222_p1;
wire   [63:0] grp_fu_1476_p1;
wire   [63:0] ireg_2_fu_6252_p1;
wire   [63:0] grp_fu_1479_p1;
wire   [63:0] ireg_3_fu_6282_p1;
wire   [63:0] grp_fu_1482_p1;
wire   [63:0] ireg_4_fu_6312_p1;
wire   [63:0] grp_fu_1485_p1;
wire   [63:0] ireg_5_fu_6342_p1;
wire   [63:0] grp_fu_1488_p1;
wire   [63:0] ireg_6_fu_6372_p1;
wire   [63:0] grp_fu_1491_p1;
wire   [63:0] ireg_7_fu_6402_p1;
wire   [63:0] grp_fu_1494_p1;
wire   [63:0] ireg_8_fu_6432_p1;
wire   [63:0] grp_fu_1497_p1;
wire   [63:0] ireg_9_fu_6462_p1;
wire   [63:0] grp_fu_1500_p1;
wire   [63:0] ireg_10_fu_6492_p1;
wire   [63:0] grp_fu_1503_p1;
wire   [63:0] ireg_11_fu_6522_p1;
wire   [63:0] grp_fu_1506_p1;
wire   [63:0] ireg_12_fu_6552_p1;
wire   [63:0] grp_fu_1509_p1;
wire   [63:0] ireg_13_fu_6582_p1;
wire   [63:0] grp_fu_1512_p1;
wire   [63:0] ireg_14_fu_6612_p1;
wire   [63:0] grp_fu_1515_p1;
wire   [63:0] ireg_15_fu_6642_p1;
wire   [52:0] p_Result_160_fu_6675_p3;
wire   [53:0] zext_ln604_fu_6682_p1;
wire   [53:0] man_V_1_fu_6686_p2;
wire   [11:0] zext_ln501_fu_6672_p1;
wire   [11:0] F2_fu_6704_p2;
wire   [7:0] tmp_24_fu_6710_p4;
wire   [11:0] add_ln616_fu_6726_p2;
wire   [11:0] sub_ln616_fu_6732_p2;
wire   [52:0] p_Result_165_fu_6755_p3;
wire   [53:0] zext_ln604_1_fu_6762_p1;
wire   [53:0] man_V_4_fu_6766_p2;
wire   [11:0] zext_ln501_1_fu_6752_p1;
wire   [11:0] F2_1_fu_6784_p2;
wire   [7:0] tmp_41_fu_6790_p4;
wire   [11:0] add_ln616_1_fu_6806_p2;
wire   [11:0] sub_ln616_1_fu_6812_p2;
wire   [52:0] p_Result_170_fu_6835_p3;
wire   [53:0] zext_ln604_2_fu_6842_p1;
wire   [53:0] man_V_7_fu_6846_p2;
wire   [11:0] zext_ln501_2_fu_6832_p1;
wire   [11:0] F2_2_fu_6864_p2;
wire   [7:0] tmp_49_fu_6870_p4;
wire   [11:0] add_ln616_2_fu_6886_p2;
wire   [11:0] sub_ln616_2_fu_6892_p2;
wire   [52:0] p_Result_175_fu_6915_p3;
wire   [53:0] zext_ln604_3_fu_6922_p1;
wire   [53:0] man_V_10_fu_6926_p2;
wire   [11:0] zext_ln501_3_fu_6912_p1;
wire   [11:0] F2_3_fu_6944_p2;
wire   [7:0] tmp_57_fu_6950_p4;
wire   [11:0] add_ln616_3_fu_6966_p2;
wire   [11:0] sub_ln616_3_fu_6972_p2;
wire   [52:0] p_Result_180_fu_6995_p3;
wire   [53:0] zext_ln604_4_fu_7002_p1;
wire   [53:0] man_V_13_fu_7006_p2;
wire   [11:0] zext_ln501_4_fu_6992_p1;
wire   [11:0] F2_4_fu_7024_p2;
wire   [7:0] tmp_65_fu_7030_p4;
wire   [11:0] add_ln616_4_fu_7046_p2;
wire   [11:0] sub_ln616_4_fu_7052_p2;
wire   [52:0] p_Result_185_fu_7075_p3;
wire   [53:0] zext_ln604_5_fu_7082_p1;
wire   [53:0] man_V_16_fu_7086_p2;
wire   [11:0] zext_ln501_5_fu_7072_p1;
wire   [11:0] F2_5_fu_7104_p2;
wire   [7:0] tmp_73_fu_7110_p4;
wire   [11:0] add_ln616_5_fu_7126_p2;
wire   [11:0] sub_ln616_5_fu_7132_p2;
wire   [52:0] p_Result_190_fu_7155_p3;
wire   [53:0] zext_ln604_6_fu_7162_p1;
wire   [53:0] man_V_19_fu_7166_p2;
wire   [11:0] zext_ln501_6_fu_7152_p1;
wire   [11:0] F2_6_fu_7184_p2;
wire   [7:0] tmp_81_fu_7190_p4;
wire   [11:0] add_ln616_6_fu_7206_p2;
wire   [11:0] sub_ln616_6_fu_7212_p2;
wire   [52:0] p_Result_195_fu_7235_p3;
wire   [53:0] zext_ln604_7_fu_7242_p1;
wire   [53:0] man_V_22_fu_7246_p2;
wire   [11:0] zext_ln501_7_fu_7232_p1;
wire   [11:0] F2_7_fu_7264_p2;
wire   [7:0] tmp_89_fu_7270_p4;
wire   [11:0] add_ln616_7_fu_7286_p2;
wire   [11:0] sub_ln616_7_fu_7292_p2;
wire   [52:0] p_Result_200_fu_7315_p3;
wire   [53:0] zext_ln604_8_fu_7322_p1;
wire   [53:0] man_V_25_fu_7326_p2;
wire   [11:0] zext_ln501_8_fu_7312_p1;
wire   [11:0] F2_8_fu_7344_p2;
wire   [7:0] tmp_97_fu_7350_p4;
wire   [11:0] add_ln616_8_fu_7366_p2;
wire   [11:0] sub_ln616_8_fu_7372_p2;
wire   [52:0] p_Result_205_fu_7395_p3;
wire   [53:0] zext_ln604_9_fu_7402_p1;
wire   [53:0] man_V_28_fu_7406_p2;
wire   [11:0] zext_ln501_9_fu_7392_p1;
wire   [11:0] F2_9_fu_7424_p2;
wire   [7:0] tmp_105_fu_7430_p4;
wire   [11:0] add_ln616_9_fu_7446_p2;
wire   [11:0] sub_ln616_9_fu_7452_p2;
wire   [52:0] p_Result_210_fu_7475_p3;
wire   [53:0] zext_ln604_10_fu_7482_p1;
wire   [53:0] man_V_31_fu_7486_p2;
wire   [11:0] zext_ln501_10_fu_7472_p1;
wire   [11:0] F2_10_fu_7504_p2;
wire   [7:0] tmp_113_fu_7510_p4;
wire   [11:0] add_ln616_10_fu_7526_p2;
wire   [11:0] sub_ln616_10_fu_7532_p2;
wire   [52:0] p_Result_215_fu_7555_p3;
wire   [53:0] zext_ln604_11_fu_7562_p1;
wire   [53:0] man_V_34_fu_7566_p2;
wire   [11:0] zext_ln501_11_fu_7552_p1;
wire   [11:0] F2_11_fu_7584_p2;
wire   [7:0] tmp_121_fu_7590_p4;
wire   [11:0] add_ln616_11_fu_7606_p2;
wire   [11:0] sub_ln616_11_fu_7612_p2;
wire   [52:0] p_Result_220_fu_7635_p3;
wire   [53:0] zext_ln604_12_fu_7642_p1;
wire   [53:0] man_V_37_fu_7646_p2;
wire   [11:0] zext_ln501_12_fu_7632_p1;
wire   [11:0] F2_12_fu_7664_p2;
wire   [7:0] tmp_129_fu_7670_p4;
wire   [11:0] add_ln616_12_fu_7686_p2;
wire   [11:0] sub_ln616_12_fu_7692_p2;
wire   [52:0] p_Result_225_fu_7715_p3;
wire   [53:0] zext_ln604_13_fu_7722_p1;
wire   [53:0] man_V_40_fu_7726_p2;
wire   [11:0] zext_ln501_13_fu_7712_p1;
wire   [11:0] F2_13_fu_7744_p2;
wire   [7:0] tmp_137_fu_7750_p4;
wire   [11:0] add_ln616_13_fu_7766_p2;
wire   [11:0] sub_ln616_13_fu_7772_p2;
wire   [52:0] p_Result_230_fu_7795_p3;
wire   [53:0] zext_ln604_14_fu_7802_p1;
wire   [53:0] man_V_43_fu_7806_p2;
wire   [11:0] zext_ln501_14_fu_7792_p1;
wire   [11:0] F2_14_fu_7824_p2;
wire   [7:0] tmp_145_fu_7830_p4;
wire   [11:0] add_ln616_14_fu_7846_p2;
wire   [11:0] sub_ln616_14_fu_7852_p2;
wire   [52:0] p_Result_235_fu_7875_p3;
wire   [53:0] zext_ln604_15_fu_7882_p1;
wire   [53:0] man_V_46_fu_7886_p2;
wire   [11:0] zext_ln501_15_fu_7872_p1;
wire   [11:0] F2_15_fu_7904_p2;
wire   [7:0] tmp_153_fu_7910_p4;
wire   [11:0] add_ln616_15_fu_7926_p2;
wire   [11:0] sub_ln616_15_fu_7932_p2;
wire   [7:0] tmp_29_fu_7958_p4;
wire  signed [31:0] sext_ln616_fu_7952_p1;
wire   [15:0] trunc_ln637_fu_7955_p1;
wire   [15:0] sext_ln616cast_fu_7973_p1;
wire   [0:0] icmp_ln638_fu_7967_p2;
wire   [15:0] shl_ln639_fu_7977_p2;
wire   [53:0] zext_ln621_fu_7996_p1;
wire   [53:0] ashr_ln621_fu_8000_p2;
wire   [31:0] bitcast_ln768_fu_8009_p1;
wire   [0:0] tmp_26_fu_8012_p3;
wire   [0:0] icmp_ln620_fu_7991_p2;
wire   [15:0] trunc_ln621_fu_8005_p1;
wire   [15:0] select_ln623_fu_8020_p3;
wire   [7:0] tmp_43_fu_8045_p4;
wire  signed [31:0] sext_ln616_1_fu_8039_p1;
wire   [15:0] trunc_ln637_1_fu_8042_p1;
wire   [15:0] sext_ln616_1cast_fu_8060_p1;
wire   [0:0] icmp_ln638_1_fu_8054_p2;
wire   [15:0] shl_ln639_1_fu_8064_p2;
wire   [53:0] zext_ln621_1_fu_8083_p1;
wire   [53:0] ashr_ln621_1_fu_8087_p2;
wire   [0:0] tmp_42_fu_8096_p3;
wire   [0:0] icmp_ln620_1_fu_8078_p2;
wire   [15:0] trunc_ln621_1_fu_8092_p1;
wire   [15:0] select_ln623_1_fu_8103_p3;
wire   [7:0] tmp_51_fu_8128_p4;
wire  signed [31:0] sext_ln616_2_fu_8122_p1;
wire   [15:0] trunc_ln637_2_fu_8125_p1;
wire   [15:0] sext_ln616_2cast_fu_8143_p1;
wire   [0:0] icmp_ln638_2_fu_8137_p2;
wire   [15:0] shl_ln639_2_fu_8147_p2;
wire   [53:0] zext_ln621_2_fu_8166_p1;
wire   [53:0] ashr_ln621_2_fu_8170_p2;
wire   [31:0] bitcast_ln768_3_fu_8179_p1;
wire   [0:0] tmp_50_fu_8182_p3;
wire   [0:0] icmp_ln620_2_fu_8161_p2;
wire   [15:0] trunc_ln621_2_fu_8175_p1;
wire   [15:0] select_ln623_2_fu_8190_p3;
wire   [7:0] tmp_59_fu_8215_p4;
wire  signed [31:0] sext_ln616_3_fu_8209_p1;
wire   [15:0] trunc_ln637_3_fu_8212_p1;
wire   [15:0] sext_ln616_3cast_fu_8230_p1;
wire   [0:0] icmp_ln638_3_fu_8224_p2;
wire   [15:0] shl_ln639_3_fu_8234_p2;
wire   [53:0] zext_ln621_3_fu_8253_p1;
wire   [53:0] ashr_ln621_3_fu_8257_p2;
wire   [0:0] tmp_58_fu_8266_p3;
wire   [0:0] icmp_ln620_3_fu_8248_p2;
wire   [15:0] trunc_ln621_3_fu_8262_p1;
wire   [15:0] select_ln623_3_fu_8273_p3;
wire   [7:0] tmp_67_fu_8298_p4;
wire  signed [31:0] sext_ln616_4_fu_8292_p1;
wire   [15:0] trunc_ln637_4_fu_8295_p1;
wire   [15:0] sext_ln616_4cast_fu_8313_p1;
wire   [0:0] icmp_ln638_4_fu_8307_p2;
wire   [15:0] shl_ln639_4_fu_8317_p2;
wire   [53:0] zext_ln621_4_fu_8336_p1;
wire   [53:0] ashr_ln621_4_fu_8340_p2;
wire   [31:0] bitcast_ln768_6_fu_8349_p1;
wire   [0:0] tmp_66_fu_8352_p3;
wire   [0:0] icmp_ln620_4_fu_8331_p2;
wire   [15:0] trunc_ln621_4_fu_8345_p1;
wire   [15:0] select_ln623_4_fu_8360_p3;
wire   [7:0] tmp_75_fu_8385_p4;
wire  signed [31:0] sext_ln616_5_fu_8379_p1;
wire   [15:0] trunc_ln637_5_fu_8382_p1;
wire   [15:0] sext_ln616_5cast_fu_8400_p1;
wire   [0:0] icmp_ln638_5_fu_8394_p2;
wire   [15:0] shl_ln639_5_fu_8404_p2;
wire   [53:0] zext_ln621_5_fu_8423_p1;
wire   [53:0] ashr_ln621_5_fu_8427_p2;
wire   [0:0] tmp_74_fu_8436_p3;
wire   [0:0] icmp_ln620_5_fu_8418_p2;
wire   [15:0] trunc_ln621_5_fu_8432_p1;
wire   [15:0] select_ln623_5_fu_8443_p3;
wire   [7:0] tmp_83_fu_8468_p4;
wire  signed [31:0] sext_ln616_6_fu_8462_p1;
wire   [15:0] trunc_ln637_6_fu_8465_p1;
wire   [15:0] sext_ln616_6cast_fu_8483_p1;
wire   [0:0] icmp_ln638_6_fu_8477_p2;
wire   [15:0] shl_ln639_6_fu_8487_p2;
wire   [53:0] zext_ln621_6_fu_8506_p1;
wire   [53:0] ashr_ln621_6_fu_8510_p2;
wire   [31:0] bitcast_ln768_9_fu_8519_p1;
wire   [0:0] tmp_82_fu_8522_p3;
wire   [0:0] icmp_ln620_6_fu_8501_p2;
wire   [15:0] trunc_ln621_6_fu_8515_p1;
wire   [15:0] select_ln623_6_fu_8530_p3;
wire   [7:0] tmp_91_fu_8555_p4;
wire  signed [31:0] sext_ln616_7_fu_8549_p1;
wire   [15:0] trunc_ln637_7_fu_8552_p1;
wire   [15:0] sext_ln616_7cast_fu_8570_p1;
wire   [0:0] icmp_ln638_7_fu_8564_p2;
wire   [15:0] shl_ln639_7_fu_8574_p2;
wire   [53:0] zext_ln621_7_fu_8593_p1;
wire   [53:0] ashr_ln621_7_fu_8597_p2;
wire   [0:0] tmp_90_fu_8606_p3;
wire   [0:0] icmp_ln620_7_fu_8588_p2;
wire   [15:0] trunc_ln621_7_fu_8602_p1;
wire   [15:0] select_ln623_7_fu_8613_p3;
wire   [7:0] tmp_99_fu_8638_p4;
wire  signed [31:0] sext_ln616_8_fu_8632_p1;
wire   [15:0] trunc_ln637_8_fu_8635_p1;
wire   [15:0] sext_ln616_8cast_fu_8653_p1;
wire   [0:0] icmp_ln638_8_fu_8647_p2;
wire   [15:0] shl_ln639_8_fu_8657_p2;
wire   [53:0] zext_ln621_8_fu_8676_p1;
wire   [53:0] ashr_ln621_8_fu_8680_p2;
wire   [31:0] bitcast_ln768_12_fu_8689_p1;
wire   [0:0] tmp_98_fu_8692_p3;
wire   [0:0] icmp_ln620_8_fu_8671_p2;
wire   [15:0] trunc_ln621_8_fu_8685_p1;
wire   [15:0] select_ln623_8_fu_8700_p3;
wire   [7:0] tmp_107_fu_8725_p4;
wire  signed [31:0] sext_ln616_9_fu_8719_p1;
wire   [15:0] trunc_ln637_9_fu_8722_p1;
wire   [15:0] sext_ln616_9cast_fu_8740_p1;
wire   [0:0] icmp_ln638_9_fu_8734_p2;
wire   [15:0] shl_ln639_9_fu_8744_p2;
wire   [53:0] zext_ln621_9_fu_8763_p1;
wire   [53:0] ashr_ln621_9_fu_8767_p2;
wire   [0:0] tmp_106_fu_8776_p3;
wire   [0:0] icmp_ln620_9_fu_8758_p2;
wire   [15:0] trunc_ln621_9_fu_8772_p1;
wire   [15:0] select_ln623_9_fu_8783_p3;
wire   [7:0] tmp_115_fu_8808_p4;
wire  signed [31:0] sext_ln616_10_fu_8802_p1;
wire   [15:0] trunc_ln637_10_fu_8805_p1;
wire   [15:0] sext_ln616_10cast_fu_8823_p1;
wire   [0:0] icmp_ln638_10_fu_8817_p2;
wire   [15:0] shl_ln639_10_fu_8827_p2;
wire   [53:0] zext_ln621_10_fu_8846_p1;
wire   [53:0] ashr_ln621_10_fu_8850_p2;
wire   [31:0] bitcast_ln768_15_fu_8859_p1;
wire   [0:0] tmp_114_fu_8862_p3;
wire   [0:0] icmp_ln620_10_fu_8841_p2;
wire   [15:0] trunc_ln621_10_fu_8855_p1;
wire   [15:0] select_ln623_10_fu_8870_p3;
wire   [7:0] tmp_123_fu_8895_p4;
wire  signed [31:0] sext_ln616_11_fu_8889_p1;
wire   [15:0] trunc_ln637_11_fu_8892_p1;
wire   [15:0] sext_ln616_11cast_fu_8910_p1;
wire   [0:0] icmp_ln638_11_fu_8904_p2;
wire   [15:0] shl_ln639_11_fu_8914_p2;
wire   [53:0] zext_ln621_11_fu_8933_p1;
wire   [53:0] ashr_ln621_11_fu_8937_p2;
wire   [0:0] tmp_122_fu_8946_p3;
wire   [0:0] icmp_ln620_11_fu_8928_p2;
wire   [15:0] trunc_ln621_11_fu_8942_p1;
wire   [15:0] select_ln623_11_fu_8953_p3;
wire   [7:0] tmp_131_fu_8978_p4;
wire  signed [31:0] sext_ln616_12_fu_8972_p1;
wire   [15:0] trunc_ln637_12_fu_8975_p1;
wire   [15:0] sext_ln616_12cast_fu_8993_p1;
wire   [0:0] icmp_ln638_12_fu_8987_p2;
wire   [15:0] shl_ln639_12_fu_8997_p2;
wire   [53:0] zext_ln621_12_fu_9016_p1;
wire   [53:0] ashr_ln621_12_fu_9020_p2;
wire   [31:0] bitcast_ln768_18_fu_9029_p1;
wire   [0:0] tmp_130_fu_9032_p3;
wire   [0:0] icmp_ln620_12_fu_9011_p2;
wire   [15:0] trunc_ln621_12_fu_9025_p1;
wire   [15:0] select_ln623_12_fu_9040_p3;
wire   [7:0] tmp_139_fu_9065_p4;
wire  signed [31:0] sext_ln616_13_fu_9059_p1;
wire   [15:0] trunc_ln637_13_fu_9062_p1;
wire   [15:0] sext_ln616_13cast_fu_9080_p1;
wire   [0:0] icmp_ln638_13_fu_9074_p2;
wire   [15:0] shl_ln639_13_fu_9084_p2;
wire   [53:0] zext_ln621_13_fu_9103_p1;
wire   [53:0] ashr_ln621_13_fu_9107_p2;
wire   [0:0] tmp_138_fu_9116_p3;
wire   [0:0] icmp_ln620_13_fu_9098_p2;
wire   [15:0] trunc_ln621_13_fu_9112_p1;
wire   [15:0] select_ln623_13_fu_9123_p3;
wire   [7:0] tmp_147_fu_9148_p4;
wire  signed [31:0] sext_ln616_14_fu_9142_p1;
wire   [15:0] trunc_ln637_14_fu_9145_p1;
wire   [15:0] sext_ln616_14cast_fu_9163_p1;
wire   [0:0] icmp_ln638_14_fu_9157_p2;
wire   [15:0] shl_ln639_14_fu_9167_p2;
wire   [53:0] zext_ln621_14_fu_9186_p1;
wire   [53:0] ashr_ln621_14_fu_9190_p2;
wire   [31:0] bitcast_ln768_21_fu_9199_p1;
wire   [0:0] tmp_146_fu_9202_p3;
wire   [0:0] icmp_ln620_14_fu_9181_p2;
wire   [15:0] trunc_ln621_14_fu_9195_p1;
wire   [15:0] select_ln623_14_fu_9210_p3;
wire   [7:0] tmp_155_fu_9235_p4;
wire  signed [31:0] sext_ln616_15_fu_9229_p1;
wire   [15:0] trunc_ln637_15_fu_9232_p1;
wire   [15:0] sext_ln616_15cast_fu_9250_p1;
wire   [0:0] icmp_ln638_15_fu_9244_p2;
wire   [15:0] shl_ln639_15_fu_9254_p2;
wire   [53:0] zext_ln621_15_fu_9273_p1;
wire   [53:0] ashr_ln621_15_fu_9277_p2;
wire   [0:0] tmp_154_fu_9286_p3;
wire   [0:0] icmp_ln620_15_fu_9268_p2;
wire   [15:0] trunc_ln621_15_fu_9282_p1;
wire   [15:0] select_ln623_15_fu_9293_p3;
wire   [15:0] mix_data_in_sample_M_real_V_fu_9312_p1;
wire   [15:0] mix_data_in_sample_M_real_V_8_fu_9326_p4;
wire   [15:0] mix_data_in_sample_M_real_V_9_fu_9346_p4;
wire   [15:0] mix_data_in_sample_M_real_V_10_fu_9366_p4;
wire   [15:0] mix_data_in_sample_M_real_V_11_fu_9386_p4;
wire   [15:0] mix_data_in_sample_M_real_V_12_fu_9406_p4;
wire   [15:0] mix_data_in_sample_M_real_V_13_fu_9426_p4;
wire   [15:0] mix_data_in_sample_M_real_V_14_fu_9446_p4;
wire  signed [30:0] grp_fu_9863_p3;
wire  signed [30:0] grp_fu_9871_p3;
wire  signed [30:0] grp_fu_9879_p3;
wire  signed [30:0] grp_fu_9887_p3;
wire  signed [30:0] grp_fu_9895_p3;
wire  signed [30:0] grp_fu_9903_p3;
wire  signed [30:0] grp_fu_9911_p3;
wire  signed [30:0] grp_fu_9919_p3;
wire  signed [30:0] grp_fu_9927_p3;
wire  signed [30:0] grp_fu_9935_p3;
wire  signed [30:0] grp_fu_9943_p3;
wire  signed [30:0] grp_fu_9951_p3;
wire  signed [30:0] grp_fu_9959_p3;
wire  signed [30:0] grp_fu_9967_p3;
wire  signed [30:0] grp_fu_9975_p3;
wire  signed [30:0] grp_fu_9983_p3;
wire   [15:0] trunc_ln864_3_fu_9721_p4;
wire   [15:0] p_r_V_7_fu_9712_p4;
wire   [15:0] trunc_ln864_1_fu_9703_p4;
wire   [15:0] p_r_V_6_fu_9694_p4;
wire   [15:0] trunc_ln864_s_fu_9685_p4;
wire   [15:0] p_r_V_5_fu_9676_p4;
wire   [15:0] trunc_ln864_8_fu_9667_p4;
wire   [15:0] p_r_V_4_fu_9658_p4;
wire   [15:0] trunc_ln864_6_fu_9649_p4;
wire   [15:0] p_r_V_3_fu_9640_p4;
wire   [15:0] trunc_ln864_4_fu_9631_p4;
wire   [15:0] p_r_V_2_fu_9622_p4;
wire   [15:0] trunc_ln864_2_fu_9613_p4;
wire   [15:0] p_r_V_1_fu_9604_p4;
wire   [15:0] trunc_ln9_fu_9595_p4;
wire   [15:0] p_r_V_fu_9586_p4;
wire  signed [15:0] grp_fu_9767_p1;
wire  signed [15:0] grp_fu_9773_p1;
wire  signed [15:0] grp_fu_9779_p1;
wire  signed [15:0] grp_fu_9785_p1;
wire  signed [15:0] grp_fu_9791_p1;
wire  signed [15:0] grp_fu_9797_p1;
wire  signed [15:0] grp_fu_9803_p1;
wire  signed [15:0] grp_fu_9809_p1;
wire  signed [15:0] grp_fu_9815_p1;
wire  signed [15:0] grp_fu_9821_p1;
wire  signed [15:0] grp_fu_9827_p1;
wire  signed [15:0] grp_fu_9833_p1;
wire  signed [15:0] grp_fu_9839_p1;
wire  signed [15:0] grp_fu_9845_p1;
wire  signed [15:0] grp_fu_9851_p1;
wire  signed [15:0] grp_fu_9857_p1;
wire  signed [15:0] grp_fu_9863_p0;
wire  signed [15:0] grp_fu_9863_p1;
wire  signed [15:0] grp_fu_9871_p0;
wire  signed [15:0] grp_fu_9871_p1;
wire  signed [15:0] grp_fu_9879_p0;
wire  signed [15:0] grp_fu_9879_p1;
wire  signed [15:0] grp_fu_9887_p0;
wire  signed [15:0] grp_fu_9887_p1;
wire  signed [15:0] grp_fu_9895_p0;
wire  signed [15:0] grp_fu_9895_p1;
wire  signed [15:0] grp_fu_9903_p0;
wire  signed [15:0] grp_fu_9903_p1;
wire  signed [15:0] grp_fu_9911_p0;
wire  signed [15:0] grp_fu_9911_p1;
wire  signed [15:0] grp_fu_9919_p0;
wire  signed [15:0] grp_fu_9919_p1;
wire  signed [15:0] grp_fu_9927_p0;
wire  signed [15:0] grp_fu_9927_p1;
wire  signed [15:0] grp_fu_9935_p0;
wire  signed [15:0] grp_fu_9935_p1;
wire  signed [15:0] grp_fu_9943_p0;
wire  signed [15:0] grp_fu_9943_p1;
wire  signed [15:0] grp_fu_9951_p0;
wire  signed [15:0] grp_fu_9951_p1;
wire  signed [15:0] grp_fu_9959_p0;
wire  signed [15:0] grp_fu_9959_p1;
wire  signed [15:0] grp_fu_9967_p0;
wire  signed [15:0] grp_fu_9967_p1;
wire  signed [15:0] grp_fu_9975_p0;
wire  signed [15:0] grp_fu_9975_p1;
wire  signed [15:0] grp_fu_9983_p0;
wire  signed [15:0] grp_fu_9983_p1;
reg    grp_fu_1470_ce;
reg    grp_fu_1473_ce;
reg    grp_fu_1476_ce;
reg    grp_fu_1479_ce;
reg    grp_fu_1482_ce;
reg    grp_fu_1485_ce;
reg    grp_fu_1488_ce;
reg    grp_fu_1491_ce;
reg    grp_fu_1494_ce;
reg    grp_fu_1497_ce;
reg    grp_fu_1500_ce;
reg    grp_fu_1503_ce;
reg    grp_fu_1506_ce;
reg    grp_fu_1509_ce;
reg    grp_fu_1512_ce;
reg    grp_fu_1515_ce;
reg    grp_fu_9767_ce;
reg    grp_fu_9773_ce;
reg    grp_fu_9779_ce;
reg    grp_fu_9785_ce;
reg    grp_fu_9791_ce;
reg    grp_fu_9797_ce;
reg    grp_fu_9803_ce;
reg    grp_fu_9809_ce;
reg    grp_fu_9815_ce;
reg    grp_fu_9821_ce;
reg    grp_fu_9827_ce;
reg    grp_fu_9833_ce;
reg    grp_fu_9839_ce;
reg    grp_fu_9845_ce;
reg    grp_fu_9851_ce;
reg    grp_fu_9857_ce;
reg    grp_fu_9863_ce;
reg    grp_fu_9871_ce;
reg    grp_fu_9879_ce;
reg    grp_fu_9887_ce;
reg    grp_fu_9895_ce;
reg    grp_fu_9903_ce;
reg    grp_fu_9911_ce;
reg    grp_fu_9919_ce;
reg    grp_fu_9927_ce;
reg    grp_fu_9935_ce;
reg    grp_fu_9943_ce;
reg    grp_fu_9951_ce;
reg    grp_fu_9959_ce;
reg    grp_fu_9967_ce;
reg    grp_fu_9975_ce;
reg    grp_fu_9983_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_4363;
reg    ap_condition_3758;
reg    ap_condition_3748;
reg    ap_condition_3796;
reg    ap_condition_3786;
reg    ap_condition_3834;
reg    ap_condition_3824;
reg    ap_condition_3872;
reg    ap_condition_3862;
reg    ap_condition_3910;
reg    ap_condition_3900;
reg    ap_condition_3948;
reg    ap_condition_3938;
reg    ap_condition_3682;
reg    ap_condition_3672;
reg    ap_condition_3720;
reg    ap_condition_3710;
reg    ap_condition_3739;
reg    ap_condition_3729;
reg    ap_condition_3777;
reg    ap_condition_3767;
reg    ap_condition_3815;
reg    ap_condition_3805;
reg    ap_condition_3853;
reg    ap_condition_3843;
reg    ap_condition_3891;
reg    ap_condition_3881;
reg    ap_condition_3929;
reg    ap_condition_3919;
reg    ap_condition_3663;
reg    ap_condition_3653;
reg    ap_condition_3701;
reg    ap_condition_3691;
reg    ap_condition_2195;
reg    ap_condition_4592;
reg    ap_condition_4367;
reg    ap_condition_2308;
reg    ap_condition_4614;
reg    ap_condition_2424;
reg    ap_condition_4636;
reg    ap_condition_2537;
reg    ap_condition_4658;
reg    ap_condition_2653;
reg    ap_condition_4680;
reg    ap_condition_2766;
reg    ap_condition_4702;
reg    ap_condition_1163;
reg    ap_condition_4394;
reg    ap_condition_1279;
reg    ap_condition_4416;
reg    ap_condition_1392;
reg    ap_condition_4438;
reg    ap_condition_1508;
reg    ap_condition_4460;
reg    ap_condition_1621;
reg    ap_condition_4482;
reg    ap_condition_1737;
reg    ap_condition_4504;
reg    ap_condition_1850;
reg    ap_condition_4526;
reg    ap_condition_1966;
reg    ap_condition_4548;
reg    ap_condition_2079;
reg    ap_condition_4570;
reg    ap_condition_1050;
reg    ap_condition_4372;
reg    ap_condition_1356;
reg    ap_condition_1351;
reg    ap_condition_1469;
reg    ap_condition_1464;
reg    ap_condition_1127;
reg    ap_condition_1122;
reg    ap_condition_1585;
reg    ap_condition_1580;
reg    ap_condition_1698;
reg    ap_condition_1693;
reg    ap_condition_1814;
reg    ap_condition_1809;
reg    ap_condition_1927;
reg    ap_condition_1922;
reg    ap_condition_2043;
reg    ap_condition_2038;
reg    ap_condition_2156;
reg    ap_condition_2151;
reg    ap_condition_2272;
reg    ap_condition_2267;
reg    ap_condition_2385;
reg    ap_condition_2380;
reg    ap_condition_2501;
reg    ap_condition_2496;
reg    ap_condition_2614;
reg    ap_condition_2609;
reg    ap_condition_1240;
reg    ap_condition_1235;
reg    ap_condition_2730;
reg    ap_condition_2725;
reg    ap_condition_2843;
reg    ap_condition_2838;
reg    ap_condition_2231;
reg    ap_condition_4600;
reg    ap_condition_2344;
reg    ap_condition_4622;
reg    ap_condition_2460;
reg    ap_condition_4644;
reg    ap_condition_2573;
reg    ap_condition_4666;
reg    ap_condition_2689;
reg    ap_condition_4688;
reg    ap_condition_2802;
reg    ap_condition_4710;
reg    ap_condition_1199;
reg    ap_condition_4402;
reg    ap_condition_1315;
reg    ap_condition_4424;
reg    ap_condition_1428;
reg    ap_condition_4446;
reg    ap_condition_1544;
reg    ap_condition_4468;
reg    ap_condition_1657;
reg    ap_condition_4490;
reg    ap_condition_1773;
reg    ap_condition_4512;
reg    ap_condition_1886;
reg    ap_condition_4534;
reg    ap_condition_2002;
reg    ap_condition_4556;
reg    ap_condition_2115;
reg    ap_condition_4578;
reg    ap_condition_1086;
reg    ap_condition_4380;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1214_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1230_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1246_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1262_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1278_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1294_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1310_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1326_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1342_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1358_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1374_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1390_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1406_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1422_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1438_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1454_ap_start_reg = 1'b0;
end

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1214_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1214_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1214_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1214_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1214_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_phi_fu_786_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1214_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1230_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1230_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1230_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1230_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1230_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_1_phi_fu_798_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1230_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1246_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1246_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1246_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1246_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1246_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_2_phi_fu_810_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1246_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1262_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1262_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1262_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1262_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1262_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_3_phi_fu_822_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1262_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1278_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1278_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1278_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1278_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1278_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_4_phi_fu_834_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1278_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1294_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1294_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1294_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1294_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1294_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_5_phi_fu_846_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1294_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1310_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1310_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1310_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1310_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1310_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_6_phi_fu_858_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1310_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1326_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1326_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1326_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1326_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1326_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_7_phi_fu_870_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1326_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1342_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1342_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1342_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1342_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1342_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_8_phi_fu_882_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1342_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1358(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1358_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1358_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1358_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1358_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1358_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_9_phi_fu_894_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1358_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1374_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1374_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1374_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1374_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1374_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_10_phi_fu_906_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1374_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1390_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1390_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1390_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1390_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1390_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_11_phi_fu_918_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1390_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1406_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1406_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1406_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1406_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1406_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_12_phi_fu_930_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1406_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1422_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1422_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1422_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1422_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1422_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_13_phi_fu_942_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1422_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1438_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1438_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1438_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1438_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1438_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_14_phi_fu_954_p4),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_1438_ap_return)
);

freq_translator_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_1454_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1454_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1454_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1454_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_1454_ap_ce),
    .t_in(ap_phi_mux_p_x_assign_15_phi_fu_966_p4),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_1454_ap_return)
);

freq_translator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .bypass(bypass),
    .phase_inc_rad(phase_inc_rad),
    .nco_phase_accum(nco_phase_accum)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_reg_11135),
    .ce(grp_fu_1470_ce),
    .dout(grp_fu_1470_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1473_p0),
    .ce(grp_fu_1473_ce),
    .dout(grp_fu_1473_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_2_reg_11146),
    .ce(grp_fu_1476_ce),
    .dout(grp_fu_1476_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1479_p0),
    .ce(grp_fu_1479_ce),
    .dout(grp_fu_1479_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_4_reg_11157),
    .ce(grp_fu_1482_ce),
    .dout(grp_fu_1482_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1485_p0),
    .ce(grp_fu_1485_ce),
    .dout(grp_fu_1485_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_6_reg_11168),
    .ce(grp_fu_1488_ce),
    .dout(grp_fu_1488_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1491_p0),
    .ce(grp_fu_1491_ce),
    .dout(grp_fu_1491_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_8_reg_11179),
    .ce(grp_fu_1494_ce),
    .dout(grp_fu_1494_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1497_p0),
    .ce(grp_fu_1497_ce),
    .dout(grp_fu_1497_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_s_reg_11190),
    .ce(grp_fu_1500_ce),
    .dout(grp_fu_1500_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1503_p0),
    .ce(grp_fu_1503_ce),
    .dout(grp_fu_1503_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_1_reg_11201),
    .ce(grp_fu_1506_ce),
    .dout(grp_fu_1506_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1509_p0),
    .ce(grp_fu_1509_ce),
    .dout(grp_fu_1509_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_3_reg_11212),
    .ce(grp_fu_1512_ce),
    .dout(grp_fu_1512_p1)
);

freq_translator_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1515_p0),
    .ce(grp_fu_1515_ce),
    .dout(grp_fu_1515_p1)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_4_phi_fu_978_p8),
    .din1(grp_fu_9767_p1),
    .ce(grp_fu_9767_ce),
    .dout(grp_fu_9767_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_4_phi_fu_993_p8),
    .din1(grp_fu_9773_p1),
    .ce(grp_fu_9773_ce),
    .dout(grp_fu_9773_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_9_phi_fu_1008_p8),
    .din1(grp_fu_9779_p1),
    .ce(grp_fu_9779_ce),
    .dout(grp_fu_9779_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_9_phi_fu_1023_p8),
    .din1(grp_fu_9785_p1),
    .ce(grp_fu_9785_ce),
    .dout(grp_fu_9785_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_14_phi_fu_1038_p8),
    .din1(grp_fu_9791_p1),
    .ce(grp_fu_9791_ce),
    .dout(grp_fu_9791_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_14_phi_fu_1053_p8),
    .din1(grp_fu_9797_p1),
    .ce(grp_fu_9797_ce),
    .dout(grp_fu_9797_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_19_phi_fu_1068_p8),
    .din1(grp_fu_9803_p1),
    .ce(grp_fu_9803_ce),
    .dout(grp_fu_9803_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_19_phi_fu_1083_p8),
    .din1(grp_fu_9809_p1),
    .ce(grp_fu_9809_ce),
    .dout(grp_fu_9809_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_24_phi_fu_1098_p8),
    .din1(grp_fu_9815_p1),
    .ce(grp_fu_9815_ce),
    .dout(grp_fu_9815_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_24_phi_fu_1113_p8),
    .din1(grp_fu_9821_p1),
    .ce(grp_fu_9821_ce),
    .dout(grp_fu_9821_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_29_phi_fu_1128_p8),
    .din1(grp_fu_9827_p1),
    .ce(grp_fu_9827_ce),
    .dout(grp_fu_9827_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_29_phi_fu_1143_p8),
    .din1(grp_fu_9833_p1),
    .ce(grp_fu_9833_ce),
    .dout(grp_fu_9833_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_34_phi_fu_1158_p8),
    .din1(grp_fu_9839_p1),
    .ce(grp_fu_9839_ce),
    .dout(grp_fu_9839_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_34_phi_fu_1173_p8),
    .din1(grp_fu_9845_p1),
    .ce(grp_fu_9845_ce),
    .dout(grp_fu_9845_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i_39_phi_fu_1188_p8),
    .din1(grp_fu_9851_p1),
    .ce(grp_fu_9851_ce),
    .dout(grp_fu_9851_p2)
);

freq_translator_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_ref_tmp_i_i171_39_phi_fu_1203_p8),
    .din1(grp_fu_9857_p1),
    .ce(grp_fu_9857_ce),
    .dout(grp_fu_9857_p2)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9863_p0),
    .din1(grp_fu_9863_p1),
    .din2(grp_fu_9767_p2),
    .ce(grp_fu_9863_ce),
    .dout(grp_fu_9863_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9871_p0),
    .din1(grp_fu_9871_p1),
    .din2(grp_fu_9773_p2),
    .ce(grp_fu_9871_ce),
    .dout(grp_fu_9871_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9879_p0),
    .din1(grp_fu_9879_p1),
    .din2(grp_fu_9779_p2),
    .ce(grp_fu_9879_ce),
    .dout(grp_fu_9879_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9887_p0),
    .din1(grp_fu_9887_p1),
    .din2(grp_fu_9785_p2),
    .ce(grp_fu_9887_ce),
    .dout(grp_fu_9887_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9895_p0),
    .din1(grp_fu_9895_p1),
    .din2(grp_fu_9791_p2),
    .ce(grp_fu_9895_ce),
    .dout(grp_fu_9895_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9903_p0),
    .din1(grp_fu_9903_p1),
    .din2(grp_fu_9797_p2),
    .ce(grp_fu_9903_ce),
    .dout(grp_fu_9903_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9911_p0),
    .din1(grp_fu_9911_p1),
    .din2(grp_fu_9803_p2),
    .ce(grp_fu_9911_ce),
    .dout(grp_fu_9911_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9919_p0),
    .din1(grp_fu_9919_p1),
    .din2(grp_fu_9809_p2),
    .ce(grp_fu_9919_ce),
    .dout(grp_fu_9919_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9927_p0),
    .din1(grp_fu_9927_p1),
    .din2(grp_fu_9815_p2),
    .ce(grp_fu_9927_ce),
    .dout(grp_fu_9927_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9935_p0),
    .din1(grp_fu_9935_p1),
    .din2(grp_fu_9821_p2),
    .ce(grp_fu_9935_ce),
    .dout(grp_fu_9935_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9943_p0),
    .din1(grp_fu_9943_p1),
    .din2(grp_fu_9827_p2),
    .ce(grp_fu_9943_ce),
    .dout(grp_fu_9943_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9951_p0),
    .din1(grp_fu_9951_p1),
    .din2(grp_fu_9833_p2),
    .ce(grp_fu_9951_ce),
    .dout(grp_fu_9951_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9959_p0),
    .din1(grp_fu_9959_p1),
    .din2(grp_fu_9839_p2),
    .ce(grp_fu_9959_ce),
    .dout(grp_fu_9959_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9967_p0),
    .din1(grp_fu_9967_p1),
    .din2(grp_fu_9845_p2),
    .ce(grp_fu_9967_ce),
    .dout(grp_fu_9967_p3)
);

freq_translator_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9975_p0),
    .din1(grp_fu_9975_p1),
    .din2(grp_fu_9851_p2),
    .ce(grp_fu_9975_ce),
    .dout(grp_fu_9975_p3)
);

freq_translator_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9983_p0),
    .din1(grp_fu_9983_p1),
    .din2(grp_fu_9857_p2),
    .ce(grp_fu_9983_ce),
    .dout(grp_fu_9983_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter16 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter17 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter20 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter22 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter24 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter25 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter26 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter27 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter29 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter30 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1214_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1214_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1214_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1230_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1230_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1230_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1246_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1246_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1246_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1262_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1262_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1262_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1262_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1278_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1278_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1278_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1294_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1294_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1294_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1310_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1310_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1310_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1326_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1326_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1326_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1326_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1342_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1342_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1342_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1342_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1358_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1358_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1358_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1358_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1374_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1374_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1374_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1374_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1390_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1390_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1390_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1406_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1406_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1406_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1422_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1422_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1422_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1422_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1438_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1438_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1438_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1454_ap_start_reg <= 1'b0;
    end else begin
        if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_1454_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1454_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1454_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_5_fu_2445_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_10_reg_902 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_10_reg_902 <= ap_phi_reg_pp0_iter0_p_x_assign_10_reg_902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_5_fu_2445_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_11_reg_914 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_11_reg_914 <= ap_phi_reg_pp0_iter0_p_x_assign_11_reg_914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_6_fu_2607_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_12_reg_926 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_12_reg_926 <= ap_phi_reg_pp0_iter0_p_x_assign_12_reg_926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_6_fu_2607_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_13_reg_938 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_13_reg_938 <= ap_phi_reg_pp0_iter0_p_x_assign_13_reg_938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_7_fu_2769_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_14_reg_950 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_14_reg_950 <= ap_phi_reg_pp0_iter0_p_x_assign_14_reg_950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_7_fu_2769_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_15_reg_962 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_15_reg_962 <= ap_phi_reg_pp0_iter0_p_x_assign_15_reg_962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_fu_1635_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_1_reg_794 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_1_reg_794 <= ap_phi_reg_pp0_iter0_p_x_assign_1_reg_794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_1_fu_1797_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_2_reg_806 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_2_reg_806 <= ap_phi_reg_pp0_iter0_p_x_assign_2_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_1_fu_1797_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_3_reg_818 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_3_reg_818 <= ap_phi_reg_pp0_iter0_p_x_assign_3_reg_818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_2_fu_1959_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_4_reg_830 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_4_reg_830 <= ap_phi_reg_pp0_iter0_p_x_assign_4_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_2_fu_1959_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_5_reg_842 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_5_reg_842 <= ap_phi_reg_pp0_iter0_p_x_assign_5_reg_842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_3_fu_2121_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_6_reg_854 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_6_reg_854 <= ap_phi_reg_pp0_iter0_p_x_assign_6_reg_854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_3_fu_2121_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_7_reg_866 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_7_reg_866 <= ap_phi_reg_pp0_iter0_p_x_assign_7_reg_866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_4_fu_2283_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_8_reg_878 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_8_reg_878 <= ap_phi_reg_pp0_iter0_p_x_assign_8_reg_878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_4_fu_2283_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_9_reg_890 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_9_reg_890 <= ap_phi_reg_pp0_iter0_p_x_assign_9_reg_890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4363)) begin
        if (((icmp_ln1136_fu_1635_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_x_assign_reg_782 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_x_assign_reg_782 <= ap_phi_reg_pp0_iter0_p_x_assign_reg_782;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_5_fu_7099_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_14_reg_1049 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_14_reg_1049;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_7_fu_7259_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_19_reg_1079 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_19_reg_1079;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_9_fu_7419_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_24_reg_1109 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_24_reg_1109;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_11_fu_7579_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_29_reg_1139 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_29_reg_1139;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_13_fu_7739_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_34_reg_1169 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_34_reg_1169;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_15_fu_7899_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_39_reg_1199 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_39_reg_1199;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_1_fu_6779_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_4_reg_989 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_4_reg_989;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_3_fu_6939_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_9_reg_1019 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i171_9_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_4_fu_7019_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_14_reg_1034 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_14_reg_1034;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_6_fu_7179_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_19_reg_1064 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_19_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_8_fu_7339_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_24_reg_1094 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_24_reg_1094;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_10_fu_7499_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_29_reg_1124 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_29_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_12_fu_7659_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_34_reg_1154 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_34_reg_1154;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_14_fu_7819_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_39_reg_1184 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_39_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_fu_6699_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_4_reg_974 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_4_reg_974;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln606_2_fu_6859_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_9_reg_1004 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i_9_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3748)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_14_reg_1049 <= select_ln638_5_fu_8410_p3;
        end else if ((1'b1 == ap_condition_3758)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_14_reg_1049 <= trunc_ln618_5_fu_8459_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_14_reg_1049;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3786)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_19_reg_1079 <= select_ln638_7_fu_8580_p3;
        end else if ((1'b1 == ap_condition_3796)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_19_reg_1079 <= trunc_ln618_7_fu_8629_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_19_reg_1079;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3824)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_24_reg_1109 <= select_ln638_9_fu_8750_p3;
        end else if ((1'b1 == ap_condition_3834)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_24_reg_1109 <= trunc_ln618_9_fu_8799_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_24_reg_1109;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3862)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_29_reg_1139 <= select_ln638_11_fu_8920_p3;
        end else if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_29_reg_1139 <= trunc_ln618_11_fu_8969_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_29_reg_1139;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3900)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_34_reg_1169 <= select_ln638_13_fu_9090_p3;
        end else if ((1'b1 == ap_condition_3910)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_34_reg_1169 <= trunc_ln618_13_fu_9139_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_34_reg_1169;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3938)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_39_reg_1199 <= select_ln638_15_fu_9260_p3;
        end else if ((1'b1 == ap_condition_3948)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_39_reg_1199 <= trunc_ln618_15_fu_9309_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_39_reg_1199;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3672)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_4_reg_989 <= select_ln638_1_fu_8070_p3;
        end else if ((1'b1 == ap_condition_3682)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_4_reg_989 <= trunc_ln618_1_fu_8119_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_4_reg_989;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3710)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_9_reg_1019 <= select_ln638_3_fu_8240_p3;
        end else if ((1'b1 == ap_condition_3720)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_9_reg_1019 <= trunc_ln618_3_fu_8289_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i171_9_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3729)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_14_reg_1034 <= select_ln638_4_fu_8323_p3;
        end else if ((1'b1 == ap_condition_3739)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_14_reg_1034 <= trunc_ln618_4_fu_8376_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_14_reg_1034;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3767)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_19_reg_1064 <= select_ln638_6_fu_8493_p3;
        end else if ((1'b1 == ap_condition_3777)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_19_reg_1064 <= trunc_ln618_6_fu_8546_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_19_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3805)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_24_reg_1094 <= select_ln638_8_fu_8663_p3;
        end else if ((1'b1 == ap_condition_3815)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_24_reg_1094 <= trunc_ln618_8_fu_8716_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_24_reg_1094;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3843)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_29_reg_1124 <= select_ln638_10_fu_8833_p3;
        end else if ((1'b1 == ap_condition_3853)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_29_reg_1124 <= trunc_ln618_10_fu_8886_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_29_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3881)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_34_reg_1154 <= select_ln638_12_fu_9003_p3;
        end else if ((1'b1 == ap_condition_3891)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_34_reg_1154 <= trunc_ln618_12_fu_9056_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_34_reg_1154;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3919)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_39_reg_1184 <= select_ln638_14_fu_9173_p3;
        end else if ((1'b1 == ap_condition_3929)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_39_reg_1184 <= trunc_ln618_14_fu_9226_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_39_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3653)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_4_reg_974 <= select_ln638_fu_7983_p3;
        end else if ((1'b1 == ap_condition_3663)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_4_reg_974 <= trunc_ln618_fu_8036_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_4_reg_974;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_3691)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_9_reg_1004 <= select_ln638_2_fu_8153_p3;
        end else if ((1'b1 == ap_condition_3701)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_9_reg_1004 <= trunc_ln618_2_fu_8206_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i_9_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4592)) begin
            ap_phi_reg_pp0_iter2_a_10_reg_596 <= 1'd0;
        end else if ((1'b1 == ap_condition_2195)) begin
            ap_phi_reg_pp0_iter2_a_10_reg_596 <= icmp_ln1148_10_fu_4023_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_10_reg_596 <= ap_phi_reg_pp0_iter1_a_10_reg_596;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4614)) begin
            ap_phi_reg_pp0_iter2_a_11_reg_627 <= 1'd0;
        end else if ((1'b1 == ap_condition_2308)) begin
            ap_phi_reg_pp0_iter2_a_11_reg_627 <= icmp_ln1148_11_fu_4128_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_11_reg_627 <= ap_phi_reg_pp0_iter1_a_11_reg_627;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4636)) begin
            ap_phi_reg_pp0_iter2_a_12_reg_658 <= 1'd0;
        end else if ((1'b1 == ap_condition_2424)) begin
            ap_phi_reg_pp0_iter2_a_12_reg_658 <= icmp_ln1148_12_fu_4233_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_12_reg_658 <= ap_phi_reg_pp0_iter1_a_12_reg_658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4658)) begin
            ap_phi_reg_pp0_iter2_a_13_reg_689 <= 1'd0;
        end else if ((1'b1 == ap_condition_2537)) begin
            ap_phi_reg_pp0_iter2_a_13_reg_689 <= icmp_ln1148_13_fu_4338_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_13_reg_689 <= ap_phi_reg_pp0_iter1_a_13_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4680)) begin
            ap_phi_reg_pp0_iter2_a_14_reg_720 <= 1'd0;
        end else if ((1'b1 == ap_condition_2653)) begin
            ap_phi_reg_pp0_iter2_a_14_reg_720 <= icmp_ln1148_14_fu_4443_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_14_reg_720 <= ap_phi_reg_pp0_iter1_a_14_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4702)) begin
            ap_phi_reg_pp0_iter2_a_15_reg_751 <= 1'd0;
        end else if ((1'b1 == ap_condition_2766)) begin
            ap_phi_reg_pp0_iter2_a_15_reg_751 <= icmp_ln1148_15_fu_4548_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_15_reg_751 <= ap_phi_reg_pp0_iter1_a_15_reg_751;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4394)) begin
            ap_phi_reg_pp0_iter2_a_1_reg_317 <= 1'd0;
        end else if ((1'b1 == ap_condition_1163)) begin
            ap_phi_reg_pp0_iter2_a_1_reg_317 <= icmp_ln1148_1_fu_3078_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_1_reg_317 <= ap_phi_reg_pp0_iter1_a_1_reg_317;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4416)) begin
            ap_phi_reg_pp0_iter2_a_2_reg_348 <= 1'd0;
        end else if ((1'b1 == ap_condition_1279)) begin
            ap_phi_reg_pp0_iter2_a_2_reg_348 <= icmp_ln1148_2_fu_3183_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_2_reg_348 <= ap_phi_reg_pp0_iter1_a_2_reg_348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4438)) begin
            ap_phi_reg_pp0_iter2_a_3_reg_379 <= 1'd0;
        end else if ((1'b1 == ap_condition_1392)) begin
            ap_phi_reg_pp0_iter2_a_3_reg_379 <= icmp_ln1148_3_fu_3288_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_3_reg_379 <= ap_phi_reg_pp0_iter1_a_3_reg_379;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4460)) begin
            ap_phi_reg_pp0_iter2_a_4_reg_410 <= 1'd0;
        end else if ((1'b1 == ap_condition_1508)) begin
            ap_phi_reg_pp0_iter2_a_4_reg_410 <= icmp_ln1148_4_fu_3393_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_4_reg_410 <= ap_phi_reg_pp0_iter1_a_4_reg_410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4482)) begin
            ap_phi_reg_pp0_iter2_a_5_reg_441 <= 1'd0;
        end else if ((1'b1 == ap_condition_1621)) begin
            ap_phi_reg_pp0_iter2_a_5_reg_441 <= icmp_ln1148_5_fu_3498_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_5_reg_441 <= ap_phi_reg_pp0_iter1_a_5_reg_441;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4504)) begin
            ap_phi_reg_pp0_iter2_a_6_reg_472 <= 1'd0;
        end else if ((1'b1 == ap_condition_1737)) begin
            ap_phi_reg_pp0_iter2_a_6_reg_472 <= icmp_ln1148_6_fu_3603_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_6_reg_472 <= ap_phi_reg_pp0_iter1_a_6_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4526)) begin
            ap_phi_reg_pp0_iter2_a_7_reg_503 <= 1'd0;
        end else if ((1'b1 == ap_condition_1850)) begin
            ap_phi_reg_pp0_iter2_a_7_reg_503 <= icmp_ln1148_7_fu_3708_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_7_reg_503 <= ap_phi_reg_pp0_iter1_a_7_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4548)) begin
            ap_phi_reg_pp0_iter2_a_8_reg_534 <= 1'd0;
        end else if ((1'b1 == ap_condition_1966)) begin
            ap_phi_reg_pp0_iter2_a_8_reg_534 <= icmp_ln1148_8_fu_3813_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_8_reg_534 <= ap_phi_reg_pp0_iter1_a_8_reg_534;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4570)) begin
            ap_phi_reg_pp0_iter2_a_9_reg_565 <= 1'd0;
        end else if ((1'b1 == ap_condition_2079)) begin
            ap_phi_reg_pp0_iter2_a_9_reg_565 <= icmp_ln1148_9_fu_3918_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_9_reg_565 <= ap_phi_reg_pp0_iter1_a_9_reg_565;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4372)) begin
            ap_phi_reg_pp0_iter2_a_reg_286 <= 1'd0;
        end else if ((1'b1 == ap_condition_1050)) begin
            ap_phi_reg_pp0_iter2_a_reg_286 <= icmp_ln1148_fu_2973_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_a_reg_286 <= ap_phi_reg_pp0_iter1_a_reg_286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1351)) begin
            ap_phi_reg_pp0_iter2_m_11_reg_370 <= shl_ln1160_2_fu_3222_p2;
        end else if ((1'b1 == ap_condition_1356)) begin
            ap_phi_reg_pp0_iter2_m_11_reg_370 <= lshr_ln1159_2_fu_3237_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_11_reg_370 <= ap_phi_reg_pp0_iter1_m_11_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1464)) begin
            ap_phi_reg_pp0_iter2_m_16_reg_401 <= shl_ln1160_3_fu_3327_p2;
        end else if ((1'b1 == ap_condition_1469)) begin
            ap_phi_reg_pp0_iter2_m_16_reg_401 <= lshr_ln1159_3_fu_3342_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_16_reg_401 <= ap_phi_reg_pp0_iter1_m_16_reg_401;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1122)) begin
            ap_phi_reg_pp0_iter2_m_1_reg_308 <= shl_ln1160_fu_3012_p2;
        end else if ((1'b1 == ap_condition_1127)) begin
            ap_phi_reg_pp0_iter2_m_1_reg_308 <= lshr_ln1159_fu_3027_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_1_reg_308 <= ap_phi_reg_pp0_iter1_m_1_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1580)) begin
            ap_phi_reg_pp0_iter2_m_21_reg_432 <= shl_ln1160_4_fu_3432_p2;
        end else if ((1'b1 == ap_condition_1585)) begin
            ap_phi_reg_pp0_iter2_m_21_reg_432 <= lshr_ln1159_4_fu_3447_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_21_reg_432 <= ap_phi_reg_pp0_iter1_m_21_reg_432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1693)) begin
            ap_phi_reg_pp0_iter2_m_26_reg_463 <= shl_ln1160_5_fu_3537_p2;
        end else if ((1'b1 == ap_condition_1698)) begin
            ap_phi_reg_pp0_iter2_m_26_reg_463 <= lshr_ln1159_5_fu_3552_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_26_reg_463 <= ap_phi_reg_pp0_iter1_m_26_reg_463;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1809)) begin
            ap_phi_reg_pp0_iter2_m_31_reg_494 <= shl_ln1160_6_fu_3642_p2;
        end else if ((1'b1 == ap_condition_1814)) begin
            ap_phi_reg_pp0_iter2_m_31_reg_494 <= lshr_ln1159_6_fu_3657_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_31_reg_494 <= ap_phi_reg_pp0_iter1_m_31_reg_494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1922)) begin
            ap_phi_reg_pp0_iter2_m_36_reg_525 <= shl_ln1160_7_fu_3747_p2;
        end else if ((1'b1 == ap_condition_1927)) begin
            ap_phi_reg_pp0_iter2_m_36_reg_525 <= lshr_ln1159_7_fu_3762_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_36_reg_525 <= ap_phi_reg_pp0_iter1_m_36_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2038)) begin
            ap_phi_reg_pp0_iter2_m_41_reg_556 <= shl_ln1160_8_fu_3852_p2;
        end else if ((1'b1 == ap_condition_2043)) begin
            ap_phi_reg_pp0_iter2_m_41_reg_556 <= lshr_ln1159_8_fu_3867_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_41_reg_556 <= ap_phi_reg_pp0_iter1_m_41_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2151)) begin
            ap_phi_reg_pp0_iter2_m_46_reg_587 <= shl_ln1160_9_fu_3957_p2;
        end else if ((1'b1 == ap_condition_2156)) begin
            ap_phi_reg_pp0_iter2_m_46_reg_587 <= lshr_ln1159_9_fu_3972_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_46_reg_587 <= ap_phi_reg_pp0_iter1_m_46_reg_587;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2267)) begin
            ap_phi_reg_pp0_iter2_m_51_reg_618 <= shl_ln1160_10_fu_4062_p2;
        end else if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp0_iter2_m_51_reg_618 <= lshr_ln1159_10_fu_4077_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_51_reg_618 <= ap_phi_reg_pp0_iter1_m_51_reg_618;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2380)) begin
            ap_phi_reg_pp0_iter2_m_56_reg_649 <= shl_ln1160_11_fu_4167_p2;
        end else if ((1'b1 == ap_condition_2385)) begin
            ap_phi_reg_pp0_iter2_m_56_reg_649 <= lshr_ln1159_11_fu_4182_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_56_reg_649 <= ap_phi_reg_pp0_iter1_m_56_reg_649;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2496)) begin
            ap_phi_reg_pp0_iter2_m_61_reg_680 <= shl_ln1160_12_fu_4272_p2;
        end else if ((1'b1 == ap_condition_2501)) begin
            ap_phi_reg_pp0_iter2_m_61_reg_680 <= lshr_ln1159_12_fu_4287_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_61_reg_680 <= ap_phi_reg_pp0_iter1_m_61_reg_680;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2609)) begin
            ap_phi_reg_pp0_iter2_m_66_reg_711 <= shl_ln1160_13_fu_4377_p2;
        end else if ((1'b1 == ap_condition_2614)) begin
            ap_phi_reg_pp0_iter2_m_66_reg_711 <= lshr_ln1159_13_fu_4392_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_66_reg_711 <= ap_phi_reg_pp0_iter1_m_66_reg_711;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_1235)) begin
            ap_phi_reg_pp0_iter2_m_6_reg_339 <= shl_ln1160_1_fu_3117_p2;
        end else if ((1'b1 == ap_condition_1240)) begin
            ap_phi_reg_pp0_iter2_m_6_reg_339 <= lshr_ln1159_1_fu_3132_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_6_reg_339 <= ap_phi_reg_pp0_iter1_m_6_reg_339;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2725)) begin
            ap_phi_reg_pp0_iter2_m_71_reg_742 <= shl_ln1160_14_fu_4482_p2;
        end else if ((1'b1 == ap_condition_2730)) begin
            ap_phi_reg_pp0_iter2_m_71_reg_742 <= lshr_ln1159_14_fu_4497_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_71_reg_742 <= ap_phi_reg_pp0_iter1_m_71_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_2838)) begin
            ap_phi_reg_pp0_iter2_m_76_reg_773 <= shl_ln1160_15_fu_4587_p2;
        end else if ((1'b1 == ap_condition_2843)) begin
            ap_phi_reg_pp0_iter2_m_76_reg_773 <= lshr_ln1159_15_fu_4602_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_m_76_reg_773 <= ap_phi_reg_pp0_iter1_m_76_reg_773;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4600)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_10_reg_607 <= 1'd0;
        end else if ((1'b1 == ap_condition_2231)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_10_reg_607 <= p_Result_111_fu_4037_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_10_reg_607 <= ap_phi_reg_pp0_iter1_phi_ln1150_10_reg_607;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4622)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_11_reg_638 <= 1'd0;
        end else if ((1'b1 == ap_condition_2344)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_11_reg_638 <= p_Result_119_fu_4142_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_11_reg_638 <= ap_phi_reg_pp0_iter1_phi_ln1150_11_reg_638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4644)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_12_reg_669 <= 1'd0;
        end else if ((1'b1 == ap_condition_2460)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_12_reg_669 <= p_Result_127_fu_4247_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_12_reg_669 <= ap_phi_reg_pp0_iter1_phi_ln1150_12_reg_669;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4666)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_13_reg_700 <= 1'd0;
        end else if ((1'b1 == ap_condition_2573)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_13_reg_700 <= p_Result_135_fu_4352_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_13_reg_700 <= ap_phi_reg_pp0_iter1_phi_ln1150_13_reg_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4688)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_14_reg_731 <= 1'd0;
        end else if ((1'b1 == ap_condition_2689)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_14_reg_731 <= p_Result_143_fu_4457_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_14_reg_731 <= ap_phi_reg_pp0_iter1_phi_ln1150_14_reg_731;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4710)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_15_reg_762 <= 1'd0;
        end else if ((1'b1 == ap_condition_2802)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_15_reg_762 <= p_Result_151_fu_4562_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_15_reg_762 <= ap_phi_reg_pp0_iter1_phi_ln1150_15_reg_762;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4402)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_1_reg_328 <= 1'd0;
        end else if ((1'b1 == ap_condition_1199)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_1_reg_328 <= p_Result_39_fu_3092_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_1_reg_328 <= ap_phi_reg_pp0_iter1_phi_ln1150_1_reg_328;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4424)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_2_reg_359 <= 1'd0;
        end else if ((1'b1 == ap_condition_1315)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_2_reg_359 <= p_Result_47_fu_3197_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_2_reg_359 <= ap_phi_reg_pp0_iter1_phi_ln1150_2_reg_359;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4446)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_3_reg_390 <= 1'd0;
        end else if ((1'b1 == ap_condition_1428)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_3_reg_390 <= p_Result_55_fu_3302_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_3_reg_390 <= ap_phi_reg_pp0_iter1_phi_ln1150_3_reg_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4468)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_4_reg_421 <= 1'd0;
        end else if ((1'b1 == ap_condition_1544)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_4_reg_421 <= p_Result_63_fu_3407_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_4_reg_421 <= ap_phi_reg_pp0_iter1_phi_ln1150_4_reg_421;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4490)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_5_reg_452 <= 1'd0;
        end else if ((1'b1 == ap_condition_1657)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_5_reg_452 <= p_Result_71_fu_3512_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_5_reg_452 <= ap_phi_reg_pp0_iter1_phi_ln1150_5_reg_452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4512)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_6_reg_483 <= 1'd0;
        end else if ((1'b1 == ap_condition_1773)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_6_reg_483 <= p_Result_79_fu_3617_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_6_reg_483 <= ap_phi_reg_pp0_iter1_phi_ln1150_6_reg_483;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4534)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_7_reg_514 <= 1'd0;
        end else if ((1'b1 == ap_condition_1886)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_7_reg_514 <= p_Result_87_fu_3722_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_7_reg_514 <= ap_phi_reg_pp0_iter1_phi_ln1150_7_reg_514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4556)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_8_reg_545 <= 1'd0;
        end else if ((1'b1 == ap_condition_2002)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_8_reg_545 <= p_Result_95_fu_3827_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_8_reg_545 <= ap_phi_reg_pp0_iter1_phi_ln1150_8_reg_545;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4578)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_9_reg_576 <= 1'd0;
        end else if ((1'b1 == ap_condition_2115)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_9_reg_576 <= p_Result_103_fu_3932_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_9_reg_576 <= ap_phi_reg_pp0_iter1_phi_ln1150_9_reg_576;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4367)) begin
        if ((1'b1 == ap_condition_4380)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_reg_297 <= 1'd0;
        end else if ((1'b1 == ap_condition_1086)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_reg_297 <= p_Result_31_fu_2987_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1150_reg_297 <= ap_phi_reg_pp0_iter1_phi_ln1150_reg_297;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_15_fu_230 <= {{nco_phase_accum[95:64]}};
    end else if (((icmp_ln1695_2_fu_2076_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_15_fu_230 <= add_ln859_7_fu_2107_p2;
    end else if (((icmp_ln1695_2_fu_2076_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_15_fu_230 <= select_ln55_2_fu_2094_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_16_fu_234 <= {{nco_phase_accum[127:96]}};
    end else if (((icmp_ln1695_3_fu_2238_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_fu_234 <= add_ln859_10_fu_2269_p2;
    end else if (((icmp_ln1695_3_fu_2238_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_fu_234 <= select_ln55_3_fu_2256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_17_fu_238 <= {{nco_phase_accum[159:128]}};
    end else if (((icmp_ln1695_4_fu_2400_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_17_fu_238 <= add_ln859_13_fu_2431_p2;
    end else if (((icmp_ln1695_4_fu_2400_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_17_fu_238 <= select_ln55_4_fu_2418_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_18_fu_242 <= {{nco_phase_accum[191:160]}};
    end else if (((icmp_ln1695_5_fu_2562_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_fu_242 <= add_ln859_16_fu_2593_p2;
    end else if (((icmp_ln1695_5_fu_2562_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_fu_242 <= select_ln55_5_fu_2580_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_19_fu_246 <= {{nco_phase_accum[223:192]}};
    end else if (((icmp_ln1695_6_fu_2724_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_19_fu_246 <= add_ln859_19_fu_2755_p2;
    end else if (((icmp_ln1695_6_fu_2724_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_19_fu_246 <= select_ln55_6_fu_2742_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_20_fu_250 <= {{nco_phase_accum[255:224]}};
    end else if (((icmp_ln1695_7_fu_2886_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_20_fu_250 <= add_ln859_22_fu_2917_p2;
    end else if (((icmp_ln1695_7_fu_2886_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_20_fu_250 <= select_ln55_7_fu_2904_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_fu_226 <= {{nco_phase_accum[63:32]}};
    end else if (((icmp_ln1695_1_fu_1914_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_fu_226 <= add_ln859_4_fu_1945_p2;
    end else if (((icmp_ln1695_1_fu_1914_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_fu_226 <= select_ln55_1_fu_1932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_1_fu_222 <= trunc_ln1136_fu_1518_p1;
    end else if (((icmp_ln1695_fu_1752_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_1_fu_222 <= add_ln859_1_fu_1783_p2;
    end else if (((icmp_ln1695_fu_1752_p2 == 1'd0) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_1_fu_222 <= select_ln55_fu_1770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_2_reg_10201_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_10_reg_11080 <= LD_10_fu_5132_p1;
        LD_8_reg_11075 <= LD_8_fu_5044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_3_reg_10258_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_12_reg_11085 <= LD_12_fu_5220_p1;
        LD_14_reg_11090 <= LD_14_fu_5308_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_4_reg_10315_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_16_reg_11095 <= LD_16_fu_5396_p1;
        LD_18_reg_11100 <= LD_18_fu_5484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_5_reg_10372_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_20_reg_11105 <= LD_20_fu_5572_p1;
        LD_22_reg_11110 <= LD_22_fu_5660_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_6_reg_10429_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_24_reg_11115 <= LD_24_fu_5748_p1;
        LD_26_reg_11120 <= LD_26_fu_5836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_7_reg_10486_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_28_reg_11125 <= LD_28_fu_5924_p1;
        LD_30_reg_11130 <= LD_30_fu_6012_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_reg_10087_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_2_reg_11060 <= LD_2_fu_4780_p1;
        LD_reg_11055 <= LD_fu_4692_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_1_reg_10144_pp0_iter1_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LD_4_reg_11065 <= LD_4_fu_4868_p1;
        LD_6_reg_11070 <= LD_6_fu_4956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter10_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter11_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter12_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter13_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter14_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter15_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter16_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter17_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter18_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter19_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_a_10_reg_596 <= ap_phi_reg_pp0_iter0_a_10_reg_596;
        ap_phi_reg_pp0_iter1_a_11_reg_627 <= ap_phi_reg_pp0_iter0_a_11_reg_627;
        ap_phi_reg_pp0_iter1_a_12_reg_658 <= ap_phi_reg_pp0_iter0_a_12_reg_658;
        ap_phi_reg_pp0_iter1_a_13_reg_689 <= ap_phi_reg_pp0_iter0_a_13_reg_689;
        ap_phi_reg_pp0_iter1_a_14_reg_720 <= ap_phi_reg_pp0_iter0_a_14_reg_720;
        ap_phi_reg_pp0_iter1_a_15_reg_751 <= ap_phi_reg_pp0_iter0_a_15_reg_751;
        ap_phi_reg_pp0_iter1_a_1_reg_317 <= ap_phi_reg_pp0_iter0_a_1_reg_317;
        ap_phi_reg_pp0_iter1_a_2_reg_348 <= ap_phi_reg_pp0_iter0_a_2_reg_348;
        ap_phi_reg_pp0_iter1_a_3_reg_379 <= ap_phi_reg_pp0_iter0_a_3_reg_379;
        ap_phi_reg_pp0_iter1_a_4_reg_410 <= ap_phi_reg_pp0_iter0_a_4_reg_410;
        ap_phi_reg_pp0_iter1_a_5_reg_441 <= ap_phi_reg_pp0_iter0_a_5_reg_441;
        ap_phi_reg_pp0_iter1_a_6_reg_472 <= ap_phi_reg_pp0_iter0_a_6_reg_472;
        ap_phi_reg_pp0_iter1_a_7_reg_503 <= ap_phi_reg_pp0_iter0_a_7_reg_503;
        ap_phi_reg_pp0_iter1_a_8_reg_534 <= ap_phi_reg_pp0_iter0_a_8_reg_534;
        ap_phi_reg_pp0_iter1_a_9_reg_565 <= ap_phi_reg_pp0_iter0_a_9_reg_565;
        ap_phi_reg_pp0_iter1_a_reg_286 <= ap_phi_reg_pp0_iter0_a_reg_286;
        ap_phi_reg_pp0_iter1_m_11_reg_370 <= ap_phi_reg_pp0_iter0_m_11_reg_370;
        ap_phi_reg_pp0_iter1_m_16_reg_401 <= ap_phi_reg_pp0_iter0_m_16_reg_401;
        ap_phi_reg_pp0_iter1_m_1_reg_308 <= ap_phi_reg_pp0_iter0_m_1_reg_308;
        ap_phi_reg_pp0_iter1_m_21_reg_432 <= ap_phi_reg_pp0_iter0_m_21_reg_432;
        ap_phi_reg_pp0_iter1_m_26_reg_463 <= ap_phi_reg_pp0_iter0_m_26_reg_463;
        ap_phi_reg_pp0_iter1_m_31_reg_494 <= ap_phi_reg_pp0_iter0_m_31_reg_494;
        ap_phi_reg_pp0_iter1_m_36_reg_525 <= ap_phi_reg_pp0_iter0_m_36_reg_525;
        ap_phi_reg_pp0_iter1_m_41_reg_556 <= ap_phi_reg_pp0_iter0_m_41_reg_556;
        ap_phi_reg_pp0_iter1_m_46_reg_587 <= ap_phi_reg_pp0_iter0_m_46_reg_587;
        ap_phi_reg_pp0_iter1_m_51_reg_618 <= ap_phi_reg_pp0_iter0_m_51_reg_618;
        ap_phi_reg_pp0_iter1_m_56_reg_649 <= ap_phi_reg_pp0_iter0_m_56_reg_649;
        ap_phi_reg_pp0_iter1_m_61_reg_680 <= ap_phi_reg_pp0_iter0_m_61_reg_680;
        ap_phi_reg_pp0_iter1_m_66_reg_711 <= ap_phi_reg_pp0_iter0_m_66_reg_711;
        ap_phi_reg_pp0_iter1_m_6_reg_339 <= ap_phi_reg_pp0_iter0_m_6_reg_339;
        ap_phi_reg_pp0_iter1_m_71_reg_742 <= ap_phi_reg_pp0_iter0_m_71_reg_742;
        ap_phi_reg_pp0_iter1_m_76_reg_773 <= ap_phi_reg_pp0_iter0_m_76_reg_773;
        ap_phi_reg_pp0_iter1_phi_ln1150_10_reg_607 <= ap_phi_reg_pp0_iter0_phi_ln1150_10_reg_607;
        ap_phi_reg_pp0_iter1_phi_ln1150_11_reg_638 <= ap_phi_reg_pp0_iter0_phi_ln1150_11_reg_638;
        ap_phi_reg_pp0_iter1_phi_ln1150_12_reg_669 <= ap_phi_reg_pp0_iter0_phi_ln1150_12_reg_669;
        ap_phi_reg_pp0_iter1_phi_ln1150_13_reg_700 <= ap_phi_reg_pp0_iter0_phi_ln1150_13_reg_700;
        ap_phi_reg_pp0_iter1_phi_ln1150_14_reg_731 <= ap_phi_reg_pp0_iter0_phi_ln1150_14_reg_731;
        ap_phi_reg_pp0_iter1_phi_ln1150_15_reg_762 <= ap_phi_reg_pp0_iter0_phi_ln1150_15_reg_762;
        ap_phi_reg_pp0_iter1_phi_ln1150_1_reg_328 <= ap_phi_reg_pp0_iter0_phi_ln1150_1_reg_328;
        ap_phi_reg_pp0_iter1_phi_ln1150_2_reg_359 <= ap_phi_reg_pp0_iter0_phi_ln1150_2_reg_359;
        ap_phi_reg_pp0_iter1_phi_ln1150_3_reg_390 <= ap_phi_reg_pp0_iter0_phi_ln1150_3_reg_390;
        ap_phi_reg_pp0_iter1_phi_ln1150_4_reg_421 <= ap_phi_reg_pp0_iter0_phi_ln1150_4_reg_421;
        ap_phi_reg_pp0_iter1_phi_ln1150_5_reg_452 <= ap_phi_reg_pp0_iter0_phi_ln1150_5_reg_452;
        ap_phi_reg_pp0_iter1_phi_ln1150_6_reg_483 <= ap_phi_reg_pp0_iter0_phi_ln1150_6_reg_483;
        ap_phi_reg_pp0_iter1_phi_ln1150_7_reg_514 <= ap_phi_reg_pp0_iter0_phi_ln1150_7_reg_514;
        ap_phi_reg_pp0_iter1_phi_ln1150_8_reg_545 <= ap_phi_reg_pp0_iter0_phi_ln1150_8_reg_545;
        ap_phi_reg_pp0_iter1_phi_ln1150_9_reg_576 <= ap_phi_reg_pp0_iter0_phi_ln1150_9_reg_576;
        ap_phi_reg_pp0_iter1_phi_ln1150_reg_297 <= ap_phi_reg_pp0_iter0_phi_ln1150_reg_297;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter1_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter20_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter21_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter22_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter23_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter24_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_x_assign_10_reg_902 <= ap_phi_reg_pp0_iter1_p_x_assign_10_reg_902;
        ap_phi_reg_pp0_iter2_p_x_assign_11_reg_914 <= ap_phi_reg_pp0_iter1_p_x_assign_11_reg_914;
        ap_phi_reg_pp0_iter2_p_x_assign_12_reg_926 <= ap_phi_reg_pp0_iter1_p_x_assign_12_reg_926;
        ap_phi_reg_pp0_iter2_p_x_assign_13_reg_938 <= ap_phi_reg_pp0_iter1_p_x_assign_13_reg_938;
        ap_phi_reg_pp0_iter2_p_x_assign_14_reg_950 <= ap_phi_reg_pp0_iter1_p_x_assign_14_reg_950;
        ap_phi_reg_pp0_iter2_p_x_assign_15_reg_962 <= ap_phi_reg_pp0_iter1_p_x_assign_15_reg_962;
        ap_phi_reg_pp0_iter2_p_x_assign_1_reg_794 <= ap_phi_reg_pp0_iter1_p_x_assign_1_reg_794;
        ap_phi_reg_pp0_iter2_p_x_assign_2_reg_806 <= ap_phi_reg_pp0_iter1_p_x_assign_2_reg_806;
        ap_phi_reg_pp0_iter2_p_x_assign_3_reg_818 <= ap_phi_reg_pp0_iter1_p_x_assign_3_reg_818;
        ap_phi_reg_pp0_iter2_p_x_assign_4_reg_830 <= ap_phi_reg_pp0_iter1_p_x_assign_4_reg_830;
        ap_phi_reg_pp0_iter2_p_x_assign_5_reg_842 <= ap_phi_reg_pp0_iter1_p_x_assign_5_reg_842;
        ap_phi_reg_pp0_iter2_p_x_assign_6_reg_854 <= ap_phi_reg_pp0_iter1_p_x_assign_6_reg_854;
        ap_phi_reg_pp0_iter2_p_x_assign_7_reg_866 <= ap_phi_reg_pp0_iter1_p_x_assign_7_reg_866;
        ap_phi_reg_pp0_iter2_p_x_assign_8_reg_878 <= ap_phi_reg_pp0_iter1_p_x_assign_8_reg_878;
        ap_phi_reg_pp0_iter2_p_x_assign_9_reg_890 <= ap_phi_reg_pp0_iter1_p_x_assign_9_reg_890;
        ap_phi_reg_pp0_iter2_p_x_assign_reg_782 <= ap_phi_reg_pp0_iter1_p_x_assign_reg_782;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter2_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_x_assign_10_reg_902 <= ap_phi_reg_pp0_iter2_p_x_assign_10_reg_902;
        ap_phi_reg_pp0_iter3_p_x_assign_11_reg_914 <= ap_phi_reg_pp0_iter2_p_x_assign_11_reg_914;
        ap_phi_reg_pp0_iter3_p_x_assign_12_reg_926 <= ap_phi_reg_pp0_iter2_p_x_assign_12_reg_926;
        ap_phi_reg_pp0_iter3_p_x_assign_13_reg_938 <= ap_phi_reg_pp0_iter2_p_x_assign_13_reg_938;
        ap_phi_reg_pp0_iter3_p_x_assign_14_reg_950 <= ap_phi_reg_pp0_iter2_p_x_assign_14_reg_950;
        ap_phi_reg_pp0_iter3_p_x_assign_15_reg_962 <= ap_phi_reg_pp0_iter2_p_x_assign_15_reg_962;
        ap_phi_reg_pp0_iter3_p_x_assign_1_reg_794 <= ap_phi_reg_pp0_iter2_p_x_assign_1_reg_794;
        ap_phi_reg_pp0_iter3_p_x_assign_2_reg_806 <= ap_phi_reg_pp0_iter2_p_x_assign_2_reg_806;
        ap_phi_reg_pp0_iter3_p_x_assign_3_reg_818 <= ap_phi_reg_pp0_iter2_p_x_assign_3_reg_818;
        ap_phi_reg_pp0_iter3_p_x_assign_4_reg_830 <= ap_phi_reg_pp0_iter2_p_x_assign_4_reg_830;
        ap_phi_reg_pp0_iter3_p_x_assign_5_reg_842 <= ap_phi_reg_pp0_iter2_p_x_assign_5_reg_842;
        ap_phi_reg_pp0_iter3_p_x_assign_6_reg_854 <= ap_phi_reg_pp0_iter2_p_x_assign_6_reg_854;
        ap_phi_reg_pp0_iter3_p_x_assign_7_reg_866 <= ap_phi_reg_pp0_iter2_p_x_assign_7_reg_866;
        ap_phi_reg_pp0_iter3_p_x_assign_8_reg_878 <= ap_phi_reg_pp0_iter2_p_x_assign_8_reg_878;
        ap_phi_reg_pp0_iter3_p_x_assign_9_reg_890 <= ap_phi_reg_pp0_iter2_p_x_assign_9_reg_890;
        ap_phi_reg_pp0_iter3_p_x_assign_reg_782 <= ap_phi_reg_pp0_iter2_p_x_assign_reg_782;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter3_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter4_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter5_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter6_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter7_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter8_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_14_reg_1049 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_14_reg_1049;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_19_reg_1079 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_19_reg_1079;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_24_reg_1109 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_24_reg_1109;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_29_reg_1139 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_29_reg_1139;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_34_reg_1169 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_34_reg_1169;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_39_reg_1199 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_39_reg_1199;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_4_reg_989 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_4_reg_989;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i171_9_reg_1019 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i171_9_reg_1019;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_14_reg_1034 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_14_reg_1034;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_19_reg_1064 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_19_reg_1064;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_24_reg_1094 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_24_reg_1094;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_29_reg_1124 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_29_reg_1124;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_34_reg_1154 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_34_reg_1154;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_39_reg_1184 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_39_reg_1184;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_4_reg_974 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_4_reg_974;
        ap_phi_reg_pp0_iter9_ref_tmp_i_i_9_reg_1004 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bypass_read_reg_10071 <= bypass;
        phase_inc_rad_read_reg_10075 <= phase_inc_rad;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_tmp_10_reg_11513 <= {{ireg_10_fu_6492_p1[62:52]}};
        exp_tmp_11_reg_11533 <= {{ireg_11_fu_6522_p1[62:52]}};
        exp_tmp_12_reg_11553 <= {{ireg_12_fu_6552_p1[62:52]}};
        exp_tmp_13_reg_11573 <= {{ireg_13_fu_6582_p1[62:52]}};
        exp_tmp_14_reg_11593 <= {{ireg_14_fu_6612_p1[62:52]}};
        exp_tmp_15_reg_11613 <= {{ireg_15_fu_6642_p1[62:52]}};
        exp_tmp_1_reg_11333 <= {{ireg_1_fu_6222_p1[62:52]}};
        exp_tmp_2_reg_11353 <= {{ireg_2_fu_6252_p1[62:52]}};
        exp_tmp_3_reg_11373 <= {{ireg_3_fu_6282_p1[62:52]}};
        exp_tmp_4_reg_11393 <= {{ireg_4_fu_6312_p1[62:52]}};
        exp_tmp_5_reg_11413 <= {{ireg_5_fu_6342_p1[62:52]}};
        exp_tmp_6_reg_11433 <= {{ireg_6_fu_6372_p1[62:52]}};
        exp_tmp_7_reg_11453 <= {{ireg_7_fu_6402_p1[62:52]}};
        exp_tmp_8_reg_11473 <= {{ireg_8_fu_6432_p1[62:52]}};
        exp_tmp_9_reg_11493 <= {{ireg_9_fu_6462_p1[62:52]}};
        exp_tmp_reg_11313 <= {{ireg_fu_6192_p1[62:52]}};
        icmp_ln606_10_reg_11890 <= icmp_ln606_10_fu_7499_p2;
        icmp_ln606_11_reg_11916 <= icmp_ln606_11_fu_7579_p2;
        icmp_ln606_12_reg_11942 <= icmp_ln606_12_fu_7659_p2;
        icmp_ln606_13_reg_11968 <= icmp_ln606_13_fu_7739_p2;
        icmp_ln606_14_reg_11994 <= icmp_ln606_14_fu_7819_p2;
        icmp_ln606_15_reg_12020 <= icmp_ln606_15_fu_7899_p2;
        icmp_ln606_1_reg_11656 <= icmp_ln606_1_fu_6779_p2;
        icmp_ln606_2_reg_11682 <= icmp_ln606_2_fu_6859_p2;
        icmp_ln606_3_reg_11708 <= icmp_ln606_3_fu_6939_p2;
        icmp_ln606_4_reg_11734 <= icmp_ln606_4_fu_7019_p2;
        icmp_ln606_5_reg_11760 <= icmp_ln606_5_fu_7099_p2;
        icmp_ln606_6_reg_11786 <= icmp_ln606_6_fu_7179_p2;
        icmp_ln606_7_reg_11812 <= icmp_ln606_7_fu_7259_p2;
        icmp_ln606_8_reg_11838 <= icmp_ln606_8_fu_7339_p2;
        icmp_ln606_9_reg_11864 <= icmp_ln606_9_fu_7419_p2;
        icmp_ln606_reg_11630 <= icmp_ln606_fu_6699_p2;
        man_V_11_reg_11701 <= man_V_11_fu_6932_p3;
        man_V_14_reg_11727 <= man_V_14_fu_7012_p3;
        man_V_17_reg_11753 <= man_V_17_fu_7092_p3;
        man_V_20_reg_11779 <= man_V_20_fu_7172_p3;
        man_V_23_reg_11805 <= man_V_23_fu_7252_p3;
        man_V_26_reg_11831 <= man_V_26_fu_7332_p3;
        man_V_29_reg_11857 <= man_V_29_fu_7412_p3;
        man_V_2_reg_11623 <= man_V_2_fu_6692_p3;
        man_V_32_reg_11883 <= man_V_32_fu_7492_p3;
        man_V_35_reg_11909 <= man_V_35_fu_7572_p3;
        man_V_38_reg_11935 <= man_V_38_fu_7652_p3;
        man_V_41_reg_11961 <= man_V_41_fu_7732_p3;
        man_V_44_reg_11987 <= man_V_44_fu_7812_p3;
        man_V_47_reg_12013 <= man_V_47_fu_7892_p3;
        man_V_5_reg_11649 <= man_V_5_fu_6772_p3;
        man_V_8_reg_11675 <= man_V_8_fu_6852_p3;
        p_Result_159_reg_11308 <= ireg_fu_6192_p1[32'd63];
        p_Result_164_reg_11328 <= ireg_1_fu_6222_p1[32'd63];
        p_Result_169_reg_11348 <= ireg_2_fu_6252_p1[32'd63];
        p_Result_174_reg_11368 <= ireg_3_fu_6282_p1[32'd63];
        p_Result_179_reg_11388 <= ireg_4_fu_6312_p1[32'd63];
        p_Result_184_reg_11408 <= ireg_5_fu_6342_p1[32'd63];
        p_Result_189_reg_11428 <= ireg_6_fu_6372_p1[32'd63];
        p_Result_194_reg_11448 <= ireg_7_fu_6402_p1[32'd63];
        p_Result_199_reg_11468 <= ireg_8_fu_6432_p1[32'd63];
        p_Result_204_reg_11488 <= ireg_9_fu_6462_p1[32'd63];
        p_Result_209_reg_11508 <= ireg_10_fu_6492_p1[32'd63];
        p_Result_214_reg_11528 <= ireg_11_fu_6522_p1[32'd63];
        p_Result_219_reg_11548 <= ireg_12_fu_6552_p1[32'd63];
        p_Result_224_reg_11568 <= ireg_13_fu_6582_p1[32'd63];
        p_Result_229_reg_11588 <= ireg_14_fu_6612_p1[32'd63];
        p_Result_234_reg_11608 <= ireg_15_fu_6642_p1[32'd63];
        sext_ln1319_10_reg_12367 <= sext_ln1319_10_fu_9498_p1;
        sext_ln1319_12_reg_12373 <= sext_ln1319_12_fu_9502_p1;
        sext_ln1319_14_reg_12385 <= sext_ln1319_14_fu_9510_p1;
        sext_ln1319_16_reg_12391 <= sext_ln1319_16_fu_9514_p1;
        sext_ln1319_18_reg_12403 <= sext_ln1319_18_fu_9522_p1;
        sext_ln1319_20_reg_12409 <= sext_ln1319_20_fu_9526_p1;
        sext_ln1319_22_reg_12421 <= sext_ln1319_22_fu_9534_p1;
        sext_ln1319_24_reg_12427 <= sext_ln1319_24_fu_9538_p1;
        sext_ln1319_26_reg_12439 <= sext_ln1319_26_fu_9546_p1;
        sext_ln1319_28_reg_12445 <= sext_ln1319_28_fu_9550_p1;
        sext_ln1319_2_reg_12331 <= sext_ln1319_2_fu_9474_p1;
        sext_ln1319_30_reg_12457 <= sext_ln1319_30_fu_9558_p1;
        sext_ln1319_4_reg_12337 <= sext_ln1319_4_fu_9478_p1;
        sext_ln1319_6_reg_12349 <= sext_ln1319_6_fu_9486_p1;
        sext_ln1319_8_reg_12355 <= sext_ln1319_8_fu_9490_p1;
        sext_ln1319_reg_12319 <= sext_ln1319_fu_9466_p1;
        tmp_12_reg_11174 <= grp_sin_or_cos_float_s_fu_1326_ap_return;
        tmp_15_reg_11185 <= grp_sin_or_cos_float_s_fu_1358_ap_return;
        tmp_19_reg_11196 <= grp_sin_or_cos_float_s_fu_1390_ap_return;
        tmp_1_reg_11141 <= grp_sin_or_cos_float_s_fu_1230_ap_return;
        tmp_22_reg_11207 <= grp_sin_or_cos_float_s_fu_1422_ap_return;
        tmp_27_reg_11218 <= grp_sin_or_cos_float_s_fu_1454_ap_return;
        tmp_4_reg_11152 <= grp_sin_or_cos_float_s_fu_1262_ap_return;
        tmp_7_reg_11163 <= grp_sin_or_cos_float_s_fu_1294_ap_return;
        trunc_ln590_10_reg_11503 <= trunc_ln590_10_fu_6496_p1;
        trunc_ln590_11_reg_11523 <= trunc_ln590_11_fu_6526_p1;
        trunc_ln590_12_reg_11543 <= trunc_ln590_12_fu_6556_p1;
        trunc_ln590_13_reg_11563 <= trunc_ln590_13_fu_6586_p1;
        trunc_ln590_14_reg_11583 <= trunc_ln590_14_fu_6616_p1;
        trunc_ln590_15_reg_11603 <= trunc_ln590_15_fu_6646_p1;
        trunc_ln590_1_reg_11323 <= trunc_ln590_1_fu_6226_p1;
        trunc_ln590_2_reg_11343 <= trunc_ln590_2_fu_6256_p1;
        trunc_ln590_3_reg_11363 <= trunc_ln590_3_fu_6286_p1;
        trunc_ln590_4_reg_11383 <= trunc_ln590_4_fu_6316_p1;
        trunc_ln590_5_reg_11403 <= trunc_ln590_5_fu_6346_p1;
        trunc_ln590_6_reg_11423 <= trunc_ln590_6_fu_6376_p1;
        trunc_ln590_7_reg_11443 <= trunc_ln590_7_fu_6406_p1;
        trunc_ln590_8_reg_11463 <= trunc_ln590_8_fu_6436_p1;
        trunc_ln590_9_reg_11483 <= trunc_ln590_9_fu_6466_p1;
        trunc_ln590_reg_11303 <= trunc_ln590_fu_6196_p1;
        trunc_ln600_10_reg_11518 <= trunc_ln600_10_fu_6518_p1;
        trunc_ln600_11_reg_11538 <= trunc_ln600_11_fu_6548_p1;
        trunc_ln600_12_reg_11558 <= trunc_ln600_12_fu_6578_p1;
        trunc_ln600_13_reg_11578 <= trunc_ln600_13_fu_6608_p1;
        trunc_ln600_14_reg_11598 <= trunc_ln600_14_fu_6638_p1;
        trunc_ln600_15_reg_11618 <= trunc_ln600_15_fu_6668_p1;
        trunc_ln600_1_reg_11338 <= trunc_ln600_1_fu_6248_p1;
        trunc_ln600_2_reg_11358 <= trunc_ln600_2_fu_6278_p1;
        trunc_ln600_3_reg_11378 <= trunc_ln600_3_fu_6308_p1;
        trunc_ln600_4_reg_11398 <= trunc_ln600_4_fu_6338_p1;
        trunc_ln600_5_reg_11418 <= trunc_ln600_5_fu_6368_p1;
        trunc_ln600_6_reg_11438 <= trunc_ln600_6_fu_6398_p1;
        trunc_ln600_7_reg_11458 <= trunc_ln600_7_fu_6428_p1;
        trunc_ln600_8_reg_11478 <= trunc_ln600_8_fu_6458_p1;
        trunc_ln600_9_reg_11498 <= trunc_ln600_9_fu_6488_p1;
        trunc_ln600_reg_11318 <= trunc_ln600_fu_6218_p1;
        v_assign_1_reg_11201 <= grp_sin_or_cos_float_s_fu_1406_ap_return;
        v_assign_2_reg_11146 <= grp_sin_or_cos_float_s_fu_1246_ap_return;
        v_assign_3_reg_11212 <= grp_sin_or_cos_float_s_fu_1438_ap_return;
        v_assign_4_reg_11157 <= grp_sin_or_cos_float_s_fu_1278_ap_return;
        v_assign_6_reg_11168 <= grp_sin_or_cos_float_s_fu_1310_ap_return;
        v_assign_8_reg_11179 <= grp_sin_or_cos_float_s_fu_1342_ap_return;
        v_assign_reg_11135 <= grp_sin_or_cos_float_s_fu_1214_ap_return;
        v_assign_s_reg_11190 <= grp_sin_or_cos_float_s_fu_1374_ap_return;
        xor_ln51_1_reg_11233 <= xor_ln51_1_fu_6097_p2;
        xor_ln51_2_reg_11243 <= xor_ln51_2_fu_6111_p2;
        xor_ln51_3_reg_11253 <= xor_ln51_3_fu_6125_p2;
        xor_ln51_4_reg_11263 <= xor_ln51_4_fu_6139_p2;
        xor_ln51_5_reg_11273 <= xor_ln51_5_fu_6153_p2;
        xor_ln51_6_reg_11283 <= xor_ln51_6_fu_6167_p2;
        xor_ln51_7_reg_11293 <= xor_ln51_7_fu_6181_p2;
        xor_ln51_reg_11223 <= xor_ln51_fu_6083_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1136_1_reg_10144 <= icmp_ln1136_1_fu_1797_p2;
        icmp_ln1136_2_reg_10201 <= icmp_ln1136_2_fu_1959_p2;
        icmp_ln1136_3_reg_10258 <= icmp_ln1136_3_fu_2121_p2;
        icmp_ln1136_4_reg_10315 <= icmp_ln1136_4_fu_2283_p2;
        icmp_ln1136_5_reg_10372 <= icmp_ln1136_5_fu_2445_p2;
        icmp_ln1136_6_reg_10429 <= icmp_ln1136_6_fu_2607_p2;
        icmp_ln1136_7_reg_10486 <= icmp_ln1136_7_fu_2769_p2;
        icmp_ln1136_reg_10087 <= icmp_ln1136_fu_1635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1136_1_reg_10144_pp0_iter1_reg <= icmp_ln1136_1_reg_10144;
        icmp_ln1136_2_reg_10201_pp0_iter1_reg <= icmp_ln1136_2_reg_10201;
        icmp_ln1136_3_reg_10258_pp0_iter1_reg <= icmp_ln1136_3_reg_10258;
        icmp_ln1136_4_reg_10315_pp0_iter1_reg <= icmp_ln1136_4_reg_10315;
        icmp_ln1136_5_reg_10372_pp0_iter1_reg <= icmp_ln1136_5_reg_10372;
        icmp_ln1136_6_reg_10429_pp0_iter1_reg <= icmp_ln1136_6_reg_10429;
        icmp_ln1136_7_reg_10486_pp0_iter1_reg <= icmp_ln1136_7_reg_10486;
        icmp_ln1136_reg_10087_pp0_iter1_reg <= icmp_ln1136_reg_10087;
        p_Result_156_reg_10091_pp0_iter1_reg <= p_Result_156_reg_10091;
        p_Result_161_reg_10116_pp0_iter1_reg <= p_Result_161_reg_10116;
        p_Result_166_reg_10148_pp0_iter1_reg <= p_Result_166_reg_10148;
        p_Result_171_reg_10173_pp0_iter1_reg <= p_Result_171_reg_10173;
        p_Result_176_reg_10205_pp0_iter1_reg <= p_Result_176_reg_10205;
        p_Result_181_reg_10230_pp0_iter1_reg <= p_Result_181_reg_10230;
        p_Result_186_reg_10262_pp0_iter1_reg <= p_Result_186_reg_10262;
        p_Result_191_reg_10287_pp0_iter1_reg <= p_Result_191_reg_10287;
        p_Result_196_reg_10319_pp0_iter1_reg <= p_Result_196_reg_10319;
        p_Result_201_reg_10344_pp0_iter1_reg <= p_Result_201_reg_10344;
        p_Result_206_reg_10376_pp0_iter1_reg <= p_Result_206_reg_10376;
        p_Result_211_reg_10401_pp0_iter1_reg <= p_Result_211_reg_10401;
        p_Result_216_reg_10433_pp0_iter1_reg <= p_Result_216_reg_10433;
        p_Result_221_reg_10458_pp0_iter1_reg <= p_Result_221_reg_10458;
        p_Result_226_reg_10490_pp0_iter1_reg <= p_Result_226_reg_10490;
        p_Result_231_reg_10515_pp0_iter1_reg <= p_Result_231_reg_10515;
        trunc_ln1144_10_reg_10396_pp0_iter1_reg <= trunc_ln1144_10_reg_10396;
        trunc_ln1144_11_reg_10421_pp0_iter1_reg <= trunc_ln1144_11_reg_10421;
        trunc_ln1144_12_reg_10453_pp0_iter1_reg <= trunc_ln1144_12_reg_10453;
        trunc_ln1144_13_reg_10478_pp0_iter1_reg <= trunc_ln1144_13_reg_10478;
        trunc_ln1144_14_reg_10510_pp0_iter1_reg <= trunc_ln1144_14_reg_10510;
        trunc_ln1144_15_reg_10535_pp0_iter1_reg <= trunc_ln1144_15_reg_10535;
        trunc_ln1144_1_reg_10136_pp0_iter1_reg <= trunc_ln1144_1_reg_10136;
        trunc_ln1144_2_reg_10168_pp0_iter1_reg <= trunc_ln1144_2_reg_10168;
        trunc_ln1144_3_reg_10193_pp0_iter1_reg <= trunc_ln1144_3_reg_10193;
        trunc_ln1144_4_reg_10225_pp0_iter1_reg <= trunc_ln1144_4_reg_10225;
        trunc_ln1144_5_reg_10250_pp0_iter1_reg <= trunc_ln1144_5_reg_10250;
        trunc_ln1144_6_reg_10282_pp0_iter1_reg <= trunc_ln1144_6_reg_10282;
        trunc_ln1144_7_reg_10307_pp0_iter1_reg <= trunc_ln1144_7_reg_10307;
        trunc_ln1144_8_reg_10339_pp0_iter1_reg <= trunc_ln1144_8_reg_10339;
        trunc_ln1144_9_reg_10364_pp0_iter1_reg <= trunc_ln1144_9_reg_10364;
        trunc_ln1144_reg_10111_pp0_iter1_reg <= trunc_ln1144_reg_10111;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln1136_1_reg_10144_pp0_iter2_reg <= icmp_ln1136_1_reg_10144_pp0_iter1_reg;
        icmp_ln1136_2_reg_10201_pp0_iter2_reg <= icmp_ln1136_2_reg_10201_pp0_iter1_reg;
        icmp_ln1136_3_reg_10258_pp0_iter2_reg <= icmp_ln1136_3_reg_10258_pp0_iter1_reg;
        icmp_ln1136_4_reg_10315_pp0_iter2_reg <= icmp_ln1136_4_reg_10315_pp0_iter1_reg;
        icmp_ln1136_5_reg_10372_pp0_iter2_reg <= icmp_ln1136_5_reg_10372_pp0_iter1_reg;
        icmp_ln1136_6_reg_10429_pp0_iter2_reg <= icmp_ln1136_6_reg_10429_pp0_iter1_reg;
        icmp_ln1136_7_reg_10486_pp0_iter2_reg <= icmp_ln1136_7_reg_10486_pp0_iter1_reg;
        icmp_ln1136_reg_10087_pp0_iter2_reg <= icmp_ln1136_reg_10087_pp0_iter1_reg;
        icmp_ln606_10_reg_11890_pp0_iter25_reg <= icmp_ln606_10_reg_11890;
        icmp_ln606_11_reg_11916_pp0_iter25_reg <= icmp_ln606_11_reg_11916;
        icmp_ln606_12_reg_11942_pp0_iter25_reg <= icmp_ln606_12_reg_11942;
        icmp_ln606_13_reg_11968_pp0_iter25_reg <= icmp_ln606_13_reg_11968;
        icmp_ln606_14_reg_11994_pp0_iter25_reg <= icmp_ln606_14_reg_11994;
        icmp_ln606_15_reg_12020_pp0_iter25_reg <= icmp_ln606_15_reg_12020;
        icmp_ln606_1_reg_11656_pp0_iter25_reg <= icmp_ln606_1_reg_11656;
        icmp_ln606_2_reg_11682_pp0_iter25_reg <= icmp_ln606_2_reg_11682;
        icmp_ln606_3_reg_11708_pp0_iter25_reg <= icmp_ln606_3_reg_11708;
        icmp_ln606_4_reg_11734_pp0_iter25_reg <= icmp_ln606_4_reg_11734;
        icmp_ln606_5_reg_11760_pp0_iter25_reg <= icmp_ln606_5_reg_11760;
        icmp_ln606_6_reg_11786_pp0_iter25_reg <= icmp_ln606_6_reg_11786;
        icmp_ln606_7_reg_11812_pp0_iter25_reg <= icmp_ln606_7_reg_11812;
        icmp_ln606_8_reg_11838_pp0_iter25_reg <= icmp_ln606_8_reg_11838;
        icmp_ln606_9_reg_11864_pp0_iter25_reg <= icmp_ln606_9_reg_11864;
        icmp_ln606_reg_11630_pp0_iter25_reg <= icmp_ln606_reg_11630;
        icmp_ln616_10_reg_11894_pp0_iter25_reg <= icmp_ln616_10_reg_11894;
        icmp_ln616_11_reg_11920_pp0_iter25_reg <= icmp_ln616_11_reg_11920;
        icmp_ln616_12_reg_11946_pp0_iter25_reg <= icmp_ln616_12_reg_11946;
        icmp_ln616_13_reg_11972_pp0_iter25_reg <= icmp_ln616_13_reg_11972;
        icmp_ln616_14_reg_11998_pp0_iter25_reg <= icmp_ln616_14_reg_11998;
        icmp_ln616_15_reg_12024_pp0_iter25_reg <= icmp_ln616_15_reg_12024;
        icmp_ln616_1_reg_11660_pp0_iter25_reg <= icmp_ln616_1_reg_11660;
        icmp_ln616_2_reg_11686_pp0_iter25_reg <= icmp_ln616_2_reg_11686;
        icmp_ln616_3_reg_11712_pp0_iter25_reg <= icmp_ln616_3_reg_11712;
        icmp_ln616_4_reg_11738_pp0_iter25_reg <= icmp_ln616_4_reg_11738;
        icmp_ln616_5_reg_11764_pp0_iter25_reg <= icmp_ln616_5_reg_11764;
        icmp_ln616_6_reg_11790_pp0_iter25_reg <= icmp_ln616_6_reg_11790;
        icmp_ln616_7_reg_11816_pp0_iter25_reg <= icmp_ln616_7_reg_11816;
        icmp_ln616_8_reg_11842_pp0_iter25_reg <= icmp_ln616_8_reg_11842;
        icmp_ln616_9_reg_11868_pp0_iter25_reg <= icmp_ln616_9_reg_11868;
        icmp_ln616_reg_11634_pp0_iter25_reg <= icmp_ln616_reg_11634;
        icmp_ln617_10_reg_11905_pp0_iter25_reg <= icmp_ln617_10_reg_11905;
        icmp_ln617_11_reg_11931_pp0_iter25_reg <= icmp_ln617_11_reg_11931;
        icmp_ln617_12_reg_11957_pp0_iter25_reg <= icmp_ln617_12_reg_11957;
        icmp_ln617_13_reg_11983_pp0_iter25_reg <= icmp_ln617_13_reg_11983;
        icmp_ln617_14_reg_12009_pp0_iter25_reg <= icmp_ln617_14_reg_12009;
        icmp_ln617_15_reg_12035_pp0_iter25_reg <= icmp_ln617_15_reg_12035;
        icmp_ln617_1_reg_11671_pp0_iter25_reg <= icmp_ln617_1_reg_11671;
        icmp_ln617_2_reg_11697_pp0_iter25_reg <= icmp_ln617_2_reg_11697;
        icmp_ln617_3_reg_11723_pp0_iter25_reg <= icmp_ln617_3_reg_11723;
        icmp_ln617_4_reg_11749_pp0_iter25_reg <= icmp_ln617_4_reg_11749;
        icmp_ln617_5_reg_11775_pp0_iter25_reg <= icmp_ln617_5_reg_11775;
        icmp_ln617_6_reg_11801_pp0_iter25_reg <= icmp_ln617_6_reg_11801;
        icmp_ln617_7_reg_11827_pp0_iter25_reg <= icmp_ln617_7_reg_11827;
        icmp_ln617_8_reg_11853_pp0_iter25_reg <= icmp_ln617_8_reg_11853;
        icmp_ln617_9_reg_11879_pp0_iter25_reg <= icmp_ln617_9_reg_11879;
        icmp_ln617_reg_11645_pp0_iter25_reg <= icmp_ln617_reg_11645;
        mix_data_in_sample_M_imag_V_10_reg_12294 <= {{data_in_dout[127:112]}};
        mix_data_in_sample_M_imag_V_11_reg_12299 <= {{data_in_dout[159:144]}};
        mix_data_in_sample_M_imag_V_12_reg_12304 <= {{data_in_dout[191:176]}};
        mix_data_in_sample_M_imag_V_13_reg_12309 <= {{data_in_dout[223:208]}};
        mix_data_in_sample_M_imag_V_14_reg_12314 <= {{data_in_dout[255:240]}};
        mix_data_in_sample_M_imag_V_8_reg_12284 <= {{data_in_dout[63:48]}};
        mix_data_in_sample_M_imag_V_9_reg_12289 <= {{data_in_dout[95:80]}};
        mix_data_in_sample_M_imag_V_reg_12279 <= {{data_in_dout[31:16]}};
        v_assign_1_reg_11201_pp0_iter22_reg <= v_assign_1_reg_11201;
        v_assign_1_reg_11201_pp0_iter23_reg <= v_assign_1_reg_11201_pp0_iter22_reg;
        v_assign_1_reg_11201_pp0_iter24_reg <= v_assign_1_reg_11201_pp0_iter23_reg;
        v_assign_2_reg_11146_pp0_iter22_reg <= v_assign_2_reg_11146;
        v_assign_2_reg_11146_pp0_iter23_reg <= v_assign_2_reg_11146_pp0_iter22_reg;
        v_assign_2_reg_11146_pp0_iter24_reg <= v_assign_2_reg_11146_pp0_iter23_reg;
        v_assign_3_reg_11212_pp0_iter22_reg <= v_assign_3_reg_11212;
        v_assign_3_reg_11212_pp0_iter23_reg <= v_assign_3_reg_11212_pp0_iter22_reg;
        v_assign_3_reg_11212_pp0_iter24_reg <= v_assign_3_reg_11212_pp0_iter23_reg;
        v_assign_4_reg_11157_pp0_iter22_reg <= v_assign_4_reg_11157;
        v_assign_4_reg_11157_pp0_iter23_reg <= v_assign_4_reg_11157_pp0_iter22_reg;
        v_assign_4_reg_11157_pp0_iter24_reg <= v_assign_4_reg_11157_pp0_iter23_reg;
        v_assign_6_reg_11168_pp0_iter22_reg <= v_assign_6_reg_11168;
        v_assign_6_reg_11168_pp0_iter23_reg <= v_assign_6_reg_11168_pp0_iter22_reg;
        v_assign_6_reg_11168_pp0_iter24_reg <= v_assign_6_reg_11168_pp0_iter23_reg;
        v_assign_8_reg_11179_pp0_iter22_reg <= v_assign_8_reg_11179;
        v_assign_8_reg_11179_pp0_iter23_reg <= v_assign_8_reg_11179_pp0_iter22_reg;
        v_assign_8_reg_11179_pp0_iter24_reg <= v_assign_8_reg_11179_pp0_iter23_reg;
        v_assign_reg_11135_pp0_iter22_reg <= v_assign_reg_11135;
        v_assign_reg_11135_pp0_iter23_reg <= v_assign_reg_11135_pp0_iter22_reg;
        v_assign_reg_11135_pp0_iter24_reg <= v_assign_reg_11135_pp0_iter23_reg;
        v_assign_s_reg_11190_pp0_iter22_reg <= v_assign_s_reg_11190;
        v_assign_s_reg_11190_pp0_iter23_reg <= v_assign_s_reg_11190_pp0_iter22_reg;
        v_assign_s_reg_11190_pp0_iter24_reg <= v_assign_s_reg_11190_pp0_iter23_reg;
        xor_ln51_1_reg_11233_pp0_iter23_reg <= xor_ln51_1_reg_11233;
        xor_ln51_1_reg_11233_pp0_iter24_reg <= xor_ln51_1_reg_11233_pp0_iter23_reg;
        xor_ln51_2_reg_11243_pp0_iter23_reg <= xor_ln51_2_reg_11243;
        xor_ln51_2_reg_11243_pp0_iter24_reg <= xor_ln51_2_reg_11243_pp0_iter23_reg;
        xor_ln51_3_reg_11253_pp0_iter23_reg <= xor_ln51_3_reg_11253;
        xor_ln51_3_reg_11253_pp0_iter24_reg <= xor_ln51_3_reg_11253_pp0_iter23_reg;
        xor_ln51_4_reg_11263_pp0_iter23_reg <= xor_ln51_4_reg_11263;
        xor_ln51_4_reg_11263_pp0_iter24_reg <= xor_ln51_4_reg_11263_pp0_iter23_reg;
        xor_ln51_5_reg_11273_pp0_iter23_reg <= xor_ln51_5_reg_11273;
        xor_ln51_5_reg_11273_pp0_iter24_reg <= xor_ln51_5_reg_11273_pp0_iter23_reg;
        xor_ln51_6_reg_11283_pp0_iter23_reg <= xor_ln51_6_reg_11283;
        xor_ln51_6_reg_11283_pp0_iter24_reg <= xor_ln51_6_reg_11283_pp0_iter23_reg;
        xor_ln51_7_reg_11293_pp0_iter23_reg <= xor_ln51_7_reg_11293;
        xor_ln51_7_reg_11293_pp0_iter24_reg <= xor_ln51_7_reg_11293_pp0_iter23_reg;
        xor_ln51_reg_11223_pp0_iter23_reg <= xor_ln51_reg_11223;
        xor_ln51_reg_11223_pp0_iter24_reg <= xor_ln51_reg_11223_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_10_fu_7499_p2 == 1'd0))) begin
        icmp_ln616_10_reg_11894 <= icmp_ln616_10_fu_7520_p2;
        icmp_ln617_10_reg_11905 <= icmp_ln617_10_fu_7546_p2;
        sh_amt_10_reg_11898 <= sh_amt_10_fu_7538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_11_fu_7579_p2 == 1'd0))) begin
        icmp_ln616_11_reg_11920 <= icmp_ln616_11_fu_7600_p2;
        icmp_ln617_11_reg_11931 <= icmp_ln617_11_fu_7626_p2;
        sh_amt_11_reg_11924 <= sh_amt_11_fu_7618_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_12_fu_7659_p2 == 1'd0))) begin
        icmp_ln616_12_reg_11946 <= icmp_ln616_12_fu_7680_p2;
        icmp_ln617_12_reg_11957 <= icmp_ln617_12_fu_7706_p2;
        sh_amt_12_reg_11950 <= sh_amt_12_fu_7698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_13_fu_7739_p2 == 1'd0))) begin
        icmp_ln616_13_reg_11972 <= icmp_ln616_13_fu_7760_p2;
        icmp_ln617_13_reg_11983 <= icmp_ln617_13_fu_7786_p2;
        sh_amt_13_reg_11976 <= sh_amt_13_fu_7778_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_14_fu_7819_p2 == 1'd0))) begin
        icmp_ln616_14_reg_11998 <= icmp_ln616_14_fu_7840_p2;
        icmp_ln617_14_reg_12009 <= icmp_ln617_14_fu_7866_p2;
        sh_amt_14_reg_12002 <= sh_amt_14_fu_7858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_15_fu_7899_p2 == 1'd0))) begin
        icmp_ln616_15_reg_12024 <= icmp_ln616_15_fu_7920_p2;
        icmp_ln617_15_reg_12035 <= icmp_ln617_15_fu_7946_p2;
        sh_amt_15_reg_12028 <= sh_amt_15_fu_7938_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_1_fu_6779_p2 == 1'd0))) begin
        icmp_ln616_1_reg_11660 <= icmp_ln616_1_fu_6800_p2;
        icmp_ln617_1_reg_11671 <= icmp_ln617_1_fu_6826_p2;
        sh_amt_1_reg_11664 <= sh_amt_1_fu_6818_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_2_fu_6859_p2 == 1'd0))) begin
        icmp_ln616_2_reg_11686 <= icmp_ln616_2_fu_6880_p2;
        icmp_ln617_2_reg_11697 <= icmp_ln617_2_fu_6906_p2;
        sh_amt_2_reg_11690 <= sh_amt_2_fu_6898_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_3_fu_6939_p2 == 1'd0))) begin
        icmp_ln616_3_reg_11712 <= icmp_ln616_3_fu_6960_p2;
        icmp_ln617_3_reg_11723 <= icmp_ln617_3_fu_6986_p2;
        sh_amt_3_reg_11716 <= sh_amt_3_fu_6978_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_4_fu_7019_p2 == 1'd0))) begin
        icmp_ln616_4_reg_11738 <= icmp_ln616_4_fu_7040_p2;
        icmp_ln617_4_reg_11749 <= icmp_ln617_4_fu_7066_p2;
        sh_amt_4_reg_11742 <= sh_amt_4_fu_7058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_5_fu_7099_p2 == 1'd0))) begin
        icmp_ln616_5_reg_11764 <= icmp_ln616_5_fu_7120_p2;
        icmp_ln617_5_reg_11775 <= icmp_ln617_5_fu_7146_p2;
        sh_amt_5_reg_11768 <= sh_amt_5_fu_7138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_6_fu_7179_p2 == 1'd0))) begin
        icmp_ln616_6_reg_11790 <= icmp_ln616_6_fu_7200_p2;
        icmp_ln617_6_reg_11801 <= icmp_ln617_6_fu_7226_p2;
        sh_amt_6_reg_11794 <= sh_amt_6_fu_7218_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_7_fu_7259_p2 == 1'd0))) begin
        icmp_ln616_7_reg_11816 <= icmp_ln616_7_fu_7280_p2;
        icmp_ln617_7_reg_11827 <= icmp_ln617_7_fu_7306_p2;
        sh_amt_7_reg_11820 <= sh_amt_7_fu_7298_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_8_fu_7339_p2 == 1'd0))) begin
        icmp_ln616_8_reg_11842 <= icmp_ln616_8_fu_7360_p2;
        icmp_ln617_8_reg_11853 <= icmp_ln617_8_fu_7386_p2;
        sh_amt_8_reg_11846 <= sh_amt_8_fu_7378_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_9_fu_7419_p2 == 1'd0))) begin
        icmp_ln616_9_reg_11868 <= icmp_ln616_9_fu_7440_p2;
        icmp_ln617_9_reg_11879 <= icmp_ln617_9_fu_7466_p2;
        sh_amt_9_reg_11872 <= sh_amt_9_fu_7458_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln606_fu_6699_p2 == 1'd0))) begin
        icmp_ln616_reg_11634 <= icmp_ln616_fu_6720_p2;
        icmp_ln617_reg_11645 <= icmp_ln617_fu_6746_p2;
        sh_amt_reg_11638 <= sh_amt_fu_6738_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_fu_1635_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_156_reg_10091 <= tmp_V_1_fu_222[32'd31];
        p_Result_161_reg_10116 <= tmp_V_1_fu_222[32'd31];
        sub_ln1145_1_reg_10128 <= sub_ln1145_1_fu_1734_p2;
        sub_ln1145_reg_10103 <= sub_ln1145_fu_1681_p2;
        tmp_V_33_reg_10096 <= tmp_V_33_fu_1655_p3;
        tmp_V_34_reg_10121 <= tmp_V_34_fu_1708_p3;
        trunc_ln1144_1_reg_10136 <= trunc_ln1144_1_fu_1740_p1;
        trunc_ln1144_reg_10111 <= trunc_ln1144_fu_1687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_1_fu_1797_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_166_reg_10148 <= p_Val2_s_fu_226[32'd31];
        p_Result_171_reg_10173 <= p_Val2_s_fu_226[32'd31];
        sub_ln1145_2_reg_10160 <= sub_ln1145_2_fu_1843_p2;
        sub_ln1145_3_reg_10185 <= sub_ln1145_3_fu_1896_p2;
        tmp_V_35_reg_10153 <= tmp_V_35_fu_1817_p3;
        tmp_V_36_reg_10178 <= tmp_V_36_fu_1870_p3;
        trunc_ln1144_2_reg_10168 <= trunc_ln1144_2_fu_1849_p1;
        trunc_ln1144_3_reg_10193 <= trunc_ln1144_3_fu_1902_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_2_fu_1959_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_176_reg_10205 <= p_Val2_15_fu_230[32'd31];
        p_Result_181_reg_10230 <= p_Val2_15_fu_230[32'd31];
        sub_ln1145_4_reg_10217 <= sub_ln1145_4_fu_2005_p2;
        sub_ln1145_5_reg_10242 <= sub_ln1145_5_fu_2058_p2;
        tmp_V_37_reg_10210 <= tmp_V_37_fu_1979_p3;
        tmp_V_38_reg_10235 <= tmp_V_38_fu_2032_p3;
        trunc_ln1144_4_reg_10225 <= trunc_ln1144_4_fu_2011_p1;
        trunc_ln1144_5_reg_10250 <= trunc_ln1144_5_fu_2064_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_3_fu_2121_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_186_reg_10262 <= p_Val2_16_fu_234[32'd31];
        p_Result_191_reg_10287 <= p_Val2_16_fu_234[32'd31];
        sub_ln1145_6_reg_10274 <= sub_ln1145_6_fu_2167_p2;
        sub_ln1145_7_reg_10299 <= sub_ln1145_7_fu_2220_p2;
        tmp_V_39_reg_10267 <= tmp_V_39_fu_2141_p3;
        tmp_V_40_reg_10292 <= tmp_V_40_fu_2194_p3;
        trunc_ln1144_6_reg_10282 <= trunc_ln1144_6_fu_2173_p1;
        trunc_ln1144_7_reg_10307 <= trunc_ln1144_7_fu_2226_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_4_fu_2283_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_196_reg_10319 <= p_Val2_17_fu_238[32'd31];
        p_Result_201_reg_10344 <= p_Val2_17_fu_238[32'd31];
        sub_ln1145_8_reg_10331 <= sub_ln1145_8_fu_2329_p2;
        sub_ln1145_9_reg_10356 <= sub_ln1145_9_fu_2382_p2;
        tmp_V_41_reg_10324 <= tmp_V_41_fu_2303_p3;
        tmp_V_42_reg_10349 <= tmp_V_42_fu_2356_p3;
        trunc_ln1144_8_reg_10339 <= trunc_ln1144_8_fu_2335_p1;
        trunc_ln1144_9_reg_10364 <= trunc_ln1144_9_fu_2388_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_5_fu_2445_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_206_reg_10376 <= p_Val2_18_fu_242[32'd31];
        p_Result_211_reg_10401 <= p_Val2_18_fu_242[32'd31];
        sub_ln1145_10_reg_10388 <= sub_ln1145_10_fu_2491_p2;
        sub_ln1145_11_reg_10413 <= sub_ln1145_11_fu_2544_p2;
        tmp_V_43_reg_10381 <= tmp_V_43_fu_2465_p3;
        tmp_V_44_reg_10406 <= tmp_V_44_fu_2518_p3;
        trunc_ln1144_10_reg_10396 <= trunc_ln1144_10_fu_2497_p1;
        trunc_ln1144_11_reg_10421 <= trunc_ln1144_11_fu_2550_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_6_fu_2607_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_216_reg_10433 <= p_Val2_19_fu_246[32'd31];
        p_Result_221_reg_10458 <= p_Val2_19_fu_246[32'd31];
        sub_ln1145_12_reg_10445 <= sub_ln1145_12_fu_2653_p2;
        sub_ln1145_13_reg_10470 <= sub_ln1145_13_fu_2706_p2;
        tmp_V_45_reg_10438 <= tmp_V_45_fu_2627_p3;
        tmp_V_46_reg_10463 <= tmp_V_46_fu_2680_p3;
        trunc_ln1144_12_reg_10453 <= trunc_ln1144_12_fu_2659_p1;
        trunc_ln1144_13_reg_10478 <= trunc_ln1144_13_fu_2712_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_7_fu_2769_p2 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_226_reg_10490 <= p_Val2_20_fu_250[32'd31];
        p_Result_231_reg_10515 <= p_Val2_20_fu_250[32'd31];
        sub_ln1145_14_reg_10502 <= sub_ln1145_14_fu_2815_p2;
        sub_ln1145_15_reg_10527 <= sub_ln1145_15_fu_2868_p2;
        tmp_V_47_reg_10495 <= tmp_V_47_fu_2789_p3;
        tmp_V_48_reg_10520 <= tmp_V_48_fu_2842_p3;
        trunc_ln1144_14_reg_10510 <= trunc_ln1144_14_fu_2821_p1;
        trunc_ln1144_15_reg_10535 <= trunc_ln1144_15_fu_2874_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_10_reg_11905 == 1'd0) & (icmp_ln616_10_reg_11894 == 1'd1) & (icmp_ln606_10_reg_11890 == 1'd0))) begin
        select_ln620_10_reg_12194 <= select_ln620_10_fu_8878_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_11_reg_11931 == 1'd0) & (icmp_ln616_11_reg_11920 == 1'd1) & (icmp_ln606_11_reg_11916 == 1'd0))) begin
        select_ln620_11_reg_12209 <= select_ln620_11_fu_8961_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_12_reg_11957 == 1'd0) & (icmp_ln616_12_reg_11946 == 1'd1) & (icmp_ln606_12_reg_11942 == 1'd0))) begin
        select_ln620_12_reg_12224 <= select_ln620_12_fu_9048_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_13_reg_11983 == 1'd0) & (icmp_ln616_13_reg_11972 == 1'd1) & (icmp_ln606_13_reg_11968 == 1'd0))) begin
        select_ln620_13_reg_12239 <= select_ln620_13_fu_9131_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_14_reg_12009 == 1'd0) & (icmp_ln616_14_reg_11998 == 1'd1) & (icmp_ln606_14_reg_11994 == 1'd0))) begin
        select_ln620_14_reg_12254 <= select_ln620_14_fu_9218_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_15_reg_12035 == 1'd0) & (icmp_ln616_15_reg_12024 == 1'd1) & (icmp_ln606_15_reg_12020 == 1'd0))) begin
        select_ln620_15_reg_12269 <= select_ln620_15_fu_9301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_1_reg_11671 == 1'd0) & (icmp_ln616_1_reg_11660 == 1'd1) & (icmp_ln606_1_reg_11656 == 1'd0))) begin
        select_ln620_1_reg_12059 <= select_ln620_1_fu_8111_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_2_reg_11697 == 1'd0) & (icmp_ln616_2_reg_11686 == 1'd1) & (icmp_ln606_2_reg_11682 == 1'd0))) begin
        select_ln620_2_reg_12074 <= select_ln620_2_fu_8198_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_3_reg_11723 == 1'd0) & (icmp_ln616_3_reg_11712 == 1'd1) & (icmp_ln606_3_reg_11708 == 1'd0))) begin
        select_ln620_3_reg_12089 <= select_ln620_3_fu_8281_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_4_reg_11749 == 1'd0) & (icmp_ln616_4_reg_11738 == 1'd1) & (icmp_ln606_4_reg_11734 == 1'd0))) begin
        select_ln620_4_reg_12104 <= select_ln620_4_fu_8368_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_5_reg_11775 == 1'd0) & (icmp_ln616_5_reg_11764 == 1'd1) & (icmp_ln606_5_reg_11760 == 1'd0))) begin
        select_ln620_5_reg_12119 <= select_ln620_5_fu_8451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_6_reg_11801 == 1'd0) & (icmp_ln616_6_reg_11790 == 1'd1) & (icmp_ln606_6_reg_11786 == 1'd0))) begin
        select_ln620_6_reg_12134 <= select_ln620_6_fu_8538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_7_reg_11827 == 1'd0) & (icmp_ln616_7_reg_11816 == 1'd1) & (icmp_ln606_7_reg_11812 == 1'd0))) begin
        select_ln620_7_reg_12149 <= select_ln620_7_fu_8621_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_8_reg_11853 == 1'd0) & (icmp_ln616_8_reg_11842 == 1'd1) & (icmp_ln606_8_reg_11838 == 1'd0))) begin
        select_ln620_8_reg_12164 <= select_ln620_8_fu_8708_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_9_reg_11879 == 1'd0) & (icmp_ln616_9_reg_11868 == 1'd1) & (icmp_ln606_9_reg_11864 == 1'd0))) begin
        select_ln620_9_reg_12179 <= select_ln620_9_fu_8791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln617_reg_11645 == 1'd0) & (icmp_ln616_reg_11634 == 1'd1) & (icmp_ln606_reg_11630 == 1'd0))) begin
        select_ln620_reg_12044 <= select_ln620_fu_8028_p3;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1136_5_reg_10372_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_10_phi_fu_906_p4 = bitcast_ln810_10_fu_6056_p1;
    end else begin
        ap_phi_mux_p_x_assign_10_phi_fu_906_p4 = ap_phi_reg_pp0_iter3_p_x_assign_10_reg_902;
    end
end

always @ (*) begin
    if (((icmp_ln1136_5_reg_10372_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_11_phi_fu_918_p4 = bitcast_ln810_11_fu_6060_p1;
    end else begin
        ap_phi_mux_p_x_assign_11_phi_fu_918_p4 = ap_phi_reg_pp0_iter3_p_x_assign_11_reg_914;
    end
end

always @ (*) begin
    if (((icmp_ln1136_6_reg_10429_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_12_phi_fu_930_p4 = bitcast_ln810_12_fu_6064_p1;
    end else begin
        ap_phi_mux_p_x_assign_12_phi_fu_930_p4 = ap_phi_reg_pp0_iter3_p_x_assign_12_reg_926;
    end
end

always @ (*) begin
    if (((icmp_ln1136_6_reg_10429_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_13_phi_fu_942_p4 = bitcast_ln810_13_fu_6068_p1;
    end else begin
        ap_phi_mux_p_x_assign_13_phi_fu_942_p4 = ap_phi_reg_pp0_iter3_p_x_assign_13_reg_938;
    end
end

always @ (*) begin
    if (((icmp_ln1136_7_reg_10486_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_14_phi_fu_954_p4 = bitcast_ln810_14_fu_6072_p1;
    end else begin
        ap_phi_mux_p_x_assign_14_phi_fu_954_p4 = ap_phi_reg_pp0_iter3_p_x_assign_14_reg_950;
    end
end

always @ (*) begin
    if (((icmp_ln1136_7_reg_10486_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_15_phi_fu_966_p4 = bitcast_ln810_15_fu_6076_p1;
    end else begin
        ap_phi_mux_p_x_assign_15_phi_fu_966_p4 = ap_phi_reg_pp0_iter3_p_x_assign_15_reg_962;
    end
end

always @ (*) begin
    if (((icmp_ln1136_reg_10087_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_1_phi_fu_798_p4 = bitcast_ln810_1_fu_6020_p1;
    end else begin
        ap_phi_mux_p_x_assign_1_phi_fu_798_p4 = ap_phi_reg_pp0_iter3_p_x_assign_1_reg_794;
    end
end

always @ (*) begin
    if (((icmp_ln1136_1_reg_10144_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_2_phi_fu_810_p4 = bitcast_ln810_2_fu_6024_p1;
    end else begin
        ap_phi_mux_p_x_assign_2_phi_fu_810_p4 = ap_phi_reg_pp0_iter3_p_x_assign_2_reg_806;
    end
end

always @ (*) begin
    if (((icmp_ln1136_1_reg_10144_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_3_phi_fu_822_p4 = bitcast_ln810_3_fu_6028_p1;
    end else begin
        ap_phi_mux_p_x_assign_3_phi_fu_822_p4 = ap_phi_reg_pp0_iter3_p_x_assign_3_reg_818;
    end
end

always @ (*) begin
    if (((icmp_ln1136_2_reg_10201_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_4_phi_fu_834_p4 = bitcast_ln810_4_fu_6032_p1;
    end else begin
        ap_phi_mux_p_x_assign_4_phi_fu_834_p4 = ap_phi_reg_pp0_iter3_p_x_assign_4_reg_830;
    end
end

always @ (*) begin
    if (((icmp_ln1136_2_reg_10201_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_5_phi_fu_846_p4 = bitcast_ln810_5_fu_6036_p1;
    end else begin
        ap_phi_mux_p_x_assign_5_phi_fu_846_p4 = ap_phi_reg_pp0_iter3_p_x_assign_5_reg_842;
    end
end

always @ (*) begin
    if (((icmp_ln1136_3_reg_10258_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_6_phi_fu_858_p4 = bitcast_ln810_6_fu_6040_p1;
    end else begin
        ap_phi_mux_p_x_assign_6_phi_fu_858_p4 = ap_phi_reg_pp0_iter3_p_x_assign_6_reg_854;
    end
end

always @ (*) begin
    if (((icmp_ln1136_3_reg_10258_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_7_phi_fu_870_p4 = bitcast_ln810_7_fu_6044_p1;
    end else begin
        ap_phi_mux_p_x_assign_7_phi_fu_870_p4 = ap_phi_reg_pp0_iter3_p_x_assign_7_reg_866;
    end
end

always @ (*) begin
    if (((icmp_ln1136_4_reg_10315_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_8_phi_fu_882_p4 = bitcast_ln810_8_fu_6048_p1;
    end else begin
        ap_phi_mux_p_x_assign_8_phi_fu_882_p4 = ap_phi_reg_pp0_iter3_p_x_assign_8_reg_878;
    end
end

always @ (*) begin
    if (((icmp_ln1136_4_reg_10315_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_9_phi_fu_894_p4 = bitcast_ln810_9_fu_6052_p1;
    end else begin
        ap_phi_mux_p_x_assign_9_phi_fu_894_p4 = ap_phi_reg_pp0_iter3_p_x_assign_9_reg_890;
    end
end

always @ (*) begin
    if (((icmp_ln1136_reg_10087_pp0_iter2_reg == 1'd1) & (bypass_read_reg_10071 == 1'd0))) begin
        ap_phi_mux_p_x_assign_phi_fu_786_p4 = bitcast_ln810_fu_6016_p1;
    end else begin
        ap_phi_mux_p_x_assign_phi_fu_786_p4 = ap_phi_reg_pp0_iter3_p_x_assign_reg_782;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_5_reg_11775_pp0_iter25_reg == 1'd0) & (icmp_ln616_5_reg_11764_pp0_iter25_reg == 1'd1) & (icmp_ln606_5_reg_11760_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_14_phi_fu_1053_p8 = select_ln620_5_reg_12119;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_14_phi_fu_1053_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_14_reg_1049;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_7_reg_11827_pp0_iter25_reg == 1'd0) & (icmp_ln616_7_reg_11816_pp0_iter25_reg == 1'd1) & (icmp_ln606_7_reg_11812_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_19_phi_fu_1083_p8 = select_ln620_7_reg_12149;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_19_phi_fu_1083_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_19_reg_1079;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_9_reg_11879_pp0_iter25_reg == 1'd0) & (icmp_ln616_9_reg_11868_pp0_iter25_reg == 1'd1) & (icmp_ln606_9_reg_11864_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_24_phi_fu_1113_p8 = select_ln620_9_reg_12179;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_24_phi_fu_1113_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_24_reg_1109;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_11_reg_11931_pp0_iter25_reg == 1'd0) & (icmp_ln616_11_reg_11920_pp0_iter25_reg == 1'd1) & (icmp_ln606_11_reg_11916_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_29_phi_fu_1143_p8 = select_ln620_11_reg_12209;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_29_phi_fu_1143_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_29_reg_1139;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_13_reg_11983_pp0_iter25_reg == 1'd0) & (icmp_ln616_13_reg_11972_pp0_iter25_reg == 1'd1) & (icmp_ln606_13_reg_11968_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_34_phi_fu_1173_p8 = select_ln620_13_reg_12239;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_34_phi_fu_1173_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_34_reg_1169;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_15_reg_12035_pp0_iter25_reg == 1'd0) & (icmp_ln616_15_reg_12024_pp0_iter25_reg == 1'd1) & (icmp_ln606_15_reg_12020_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_39_phi_fu_1203_p8 = select_ln620_15_reg_12269;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_39_phi_fu_1203_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_39_reg_1199;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_1_reg_11671_pp0_iter25_reg == 1'd0) & (icmp_ln616_1_reg_11660_pp0_iter25_reg == 1'd1) & (icmp_ln606_1_reg_11656_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_4_phi_fu_993_p8 = select_ln620_1_reg_12059;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_4_phi_fu_993_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_4_reg_989;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_3_reg_11723_pp0_iter25_reg == 1'd0) & (icmp_ln616_3_reg_11712_pp0_iter25_reg == 1'd1) & (icmp_ln606_3_reg_11708_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i171_9_phi_fu_1023_p8 = select_ln620_3_reg_12089;
    end else begin
        ap_phi_mux_ref_tmp_i_i171_9_phi_fu_1023_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i171_9_reg_1019;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_4_reg_11749_pp0_iter25_reg == 1'd0) & (icmp_ln616_4_reg_11738_pp0_iter25_reg == 1'd1) & (icmp_ln606_4_reg_11734_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_14_phi_fu_1038_p8 = select_ln620_4_reg_12104;
    end else begin
        ap_phi_mux_ref_tmp_i_i_14_phi_fu_1038_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_14_reg_1034;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_6_reg_11801_pp0_iter25_reg == 1'd0) & (icmp_ln616_6_reg_11790_pp0_iter25_reg == 1'd1) & (icmp_ln606_6_reg_11786_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_19_phi_fu_1068_p8 = select_ln620_6_reg_12134;
    end else begin
        ap_phi_mux_ref_tmp_i_i_19_phi_fu_1068_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_19_reg_1064;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_8_reg_11853_pp0_iter25_reg == 1'd0) & (icmp_ln616_8_reg_11842_pp0_iter25_reg == 1'd1) & (icmp_ln606_8_reg_11838_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_24_phi_fu_1098_p8 = select_ln620_8_reg_12164;
    end else begin
        ap_phi_mux_ref_tmp_i_i_24_phi_fu_1098_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_24_reg_1094;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_10_reg_11905_pp0_iter25_reg == 1'd0) & (icmp_ln616_10_reg_11894_pp0_iter25_reg == 1'd1) & (icmp_ln606_10_reg_11890_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_29_phi_fu_1128_p8 = select_ln620_10_reg_12194;
    end else begin
        ap_phi_mux_ref_tmp_i_i_29_phi_fu_1128_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_29_reg_1124;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_12_reg_11957_pp0_iter25_reg == 1'd0) & (icmp_ln616_12_reg_11946_pp0_iter25_reg == 1'd1) & (icmp_ln606_12_reg_11942_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_34_phi_fu_1158_p8 = select_ln620_12_reg_12224;
    end else begin
        ap_phi_mux_ref_tmp_i_i_34_phi_fu_1158_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_34_reg_1154;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_14_reg_12009_pp0_iter25_reg == 1'd0) & (icmp_ln616_14_reg_11998_pp0_iter25_reg == 1'd1) & (icmp_ln606_14_reg_11994_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_39_phi_fu_1188_p8 = select_ln620_14_reg_12254;
    end else begin
        ap_phi_mux_ref_tmp_i_i_39_phi_fu_1188_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_39_reg_1184;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_reg_11645_pp0_iter25_reg == 1'd0) & (icmp_ln616_reg_11634_pp0_iter25_reg == 1'd1) & (icmp_ln606_reg_11630_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_4_phi_fu_978_p8 = select_ln620_reg_12044;
    end else begin
        ap_phi_mux_ref_tmp_i_i_4_phi_fu_978_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_4_reg_974;
    end
end

always @ (*) begin
    if (((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_2_reg_11697_pp0_iter25_reg == 1'd0) & (icmp_ln616_2_reg_11686_pp0_iter25_reg == 1'd1) & (icmp_ln606_2_reg_11682_pp0_iter25_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i_9_phi_fu_1008_p8 = select_ln620_2_reg_12074;
    end else begin
        ap_phi_mux_ref_tmp_i_i_9_phi_fu_1008_p8 = ap_phi_reg_pp0_iter26_ref_tmp_i_i_9_reg_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bypass_read_reg_10071 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter26 == 1'b1)))) begin
        data_out_blk_n = data_out_full_n;
    end else begin
        data_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0))) begin
            data_out_din = or_ln174_s_fu_9730_p17;
        end else if (((bypass_read_reg_10071 == 1'd1) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
            data_out_din = data_in_dout;
        end else begin
            data_out_din = 'bx;
        end
    end else begin
        data_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bypass_read_reg_10071 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1)))) begin
        data_out_write = 1'b1;
    end else begin
        data_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1470_ce = 1'b1;
    end else begin
        grp_fu_1470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1473_ce = 1'b1;
    end else begin
        grp_fu_1473_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1476_ce = 1'b1;
    end else begin
        grp_fu_1476_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1479_ce = 1'b1;
    end else begin
        grp_fu_1479_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1482_ce = 1'b1;
    end else begin
        grp_fu_1482_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1485_ce = 1'b1;
    end else begin
        grp_fu_1485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1488_ce = 1'b1;
    end else begin
        grp_fu_1488_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1491_ce = 1'b1;
    end else begin
        grp_fu_1491_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1494_ce = 1'b1;
    end else begin
        grp_fu_1494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1497_ce = 1'b1;
    end else begin
        grp_fu_1497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1500_ce = 1'b1;
    end else begin
        grp_fu_1500_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1503_ce = 1'b1;
    end else begin
        grp_fu_1503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1506_ce = 1'b1;
    end else begin
        grp_fu_1506_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1509_ce = 1'b1;
    end else begin
        grp_fu_1509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1512_ce = 1'b1;
    end else begin
        grp_fu_1512_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1515_ce = 1'b1;
    end else begin
        grp_fu_1515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9767_ce = 1'b1;
    end else begin
        grp_fu_9767_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9773_ce = 1'b1;
    end else begin
        grp_fu_9773_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9779_ce = 1'b1;
    end else begin
        grp_fu_9779_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9785_ce = 1'b1;
    end else begin
        grp_fu_9785_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9791_ce = 1'b1;
    end else begin
        grp_fu_9791_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9797_ce = 1'b1;
    end else begin
        grp_fu_9797_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9803_ce = 1'b1;
    end else begin
        grp_fu_9803_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9809_ce = 1'b1;
    end else begin
        grp_fu_9809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9815_ce = 1'b1;
    end else begin
        grp_fu_9815_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9821_ce = 1'b1;
    end else begin
        grp_fu_9821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9827_ce = 1'b1;
    end else begin
        grp_fu_9827_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9833_ce = 1'b1;
    end else begin
        grp_fu_9833_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9839_ce = 1'b1;
    end else begin
        grp_fu_9839_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9845_ce = 1'b1;
    end else begin
        grp_fu_9845_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9851_ce = 1'b1;
    end else begin
        grp_fu_9851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9857_ce = 1'b1;
    end else begin
        grp_fu_9857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9863_ce = 1'b1;
    end else begin
        grp_fu_9863_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9871_ce = 1'b1;
    end else begin
        grp_fu_9871_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9879_ce = 1'b1;
    end else begin
        grp_fu_9879_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9887_ce = 1'b1;
    end else begin
        grp_fu_9887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9895_ce = 1'b1;
    end else begin
        grp_fu_9895_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9903_ce = 1'b1;
    end else begin
        grp_fu_9903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9911_ce = 1'b1;
    end else begin
        grp_fu_9911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9919_ce = 1'b1;
    end else begin
        grp_fu_9919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9927_ce = 1'b1;
    end else begin
        grp_fu_9927_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9935_ce = 1'b1;
    end else begin
        grp_fu_9935_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9943_ce = 1'b1;
    end else begin
        grp_fu_9943_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9951_ce = 1'b1;
    end else begin
        grp_fu_9951_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9959_ce = 1'b1;
    end else begin
        grp_fu_9959_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9967_ce = 1'b1;
    end else begin
        grp_fu_9967_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9975_ce = 1'b1;
    end else begin
        grp_fu_9975_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_9983_ce = 1'b1;
    end else begin
        grp_fu_9983_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1214_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1214_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1005) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1230_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1009) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1246_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1013) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1262_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1017) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1278_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1021) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1294_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1025) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1310_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1029) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1326_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1033) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1342_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1342_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1037) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1358_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1358_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1041) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1374_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1374_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1045) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1390_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1390_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1049) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1406_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1406_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1053) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1422_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1422_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1057) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1438_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1438_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1061) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_1454_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_1454_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_10_fu_7504_p2 = (12'd1075 - zext_ln501_10_fu_7472_p1);

assign F2_11_fu_7584_p2 = (12'd1075 - zext_ln501_11_fu_7552_p1);

assign F2_12_fu_7664_p2 = (12'd1075 - zext_ln501_12_fu_7632_p1);

assign F2_13_fu_7744_p2 = (12'd1075 - zext_ln501_13_fu_7712_p1);

assign F2_14_fu_7824_p2 = (12'd1075 - zext_ln501_14_fu_7792_p1);

assign F2_15_fu_7904_p2 = (12'd1075 - zext_ln501_15_fu_7872_p1);

assign F2_1_fu_6784_p2 = (12'd1075 - zext_ln501_1_fu_6752_p1);

assign F2_2_fu_6864_p2 = (12'd1075 - zext_ln501_2_fu_6832_p1);

assign F2_3_fu_6944_p2 = (12'd1075 - zext_ln501_3_fu_6912_p1);

assign F2_4_fu_7024_p2 = (12'd1075 - zext_ln501_4_fu_6992_p1);

assign F2_5_fu_7104_p2 = (12'd1075 - zext_ln501_5_fu_7072_p1);

assign F2_6_fu_7184_p2 = (12'd1075 - zext_ln501_6_fu_7152_p1);

assign F2_7_fu_7264_p2 = (12'd1075 - zext_ln501_7_fu_7232_p1);

assign F2_8_fu_7344_p2 = (12'd1075 - zext_ln501_8_fu_7312_p1);

assign F2_9_fu_7424_p2 = (12'd1075 - zext_ln501_9_fu_7392_p1);

assign F2_fu_6704_p2 = (12'd1075 - zext_ln501_fu_6672_p1);

assign LD_10_fu_5132_p1 = p_Result_183_fu_5120_p5[31:0];

assign LD_12_fu_5220_p1 = p_Result_188_fu_5208_p5[31:0];

assign LD_14_fu_5308_p1 = p_Result_193_fu_5296_p5[31:0];

assign LD_16_fu_5396_p1 = p_Result_198_fu_5384_p5[31:0];

assign LD_18_fu_5484_p1 = p_Result_203_fu_5472_p5[31:0];

assign LD_20_fu_5572_p1 = p_Result_208_fu_5560_p5[31:0];

assign LD_22_fu_5660_p1 = p_Result_213_fu_5648_p5[31:0];

assign LD_24_fu_5748_p1 = p_Result_218_fu_5736_p5[31:0];

assign LD_26_fu_5836_p1 = p_Result_223_fu_5824_p5[31:0];

assign LD_28_fu_5924_p1 = p_Result_228_fu_5912_p5[31:0];

assign LD_2_fu_4780_p1 = p_Result_163_fu_4768_p5[31:0];

assign LD_30_fu_6012_p1 = p_Result_233_fu_6000_p5[31:0];

assign LD_4_fu_4868_p1 = p_Result_168_fu_4856_p5[31:0];

assign LD_6_fu_4956_p1 = p_Result_173_fu_4944_p5[31:0];

assign LD_8_fu_5044_p1 = p_Result_178_fu_5032_p5[31:0];

assign LD_fu_4692_p1 = p_Result_158_fu_4680_p5[31:0];

assign add_ln1159_10_fu_4068_p2 = ($signed(sub_ln1145_10_reg_10388) + $signed(32'd4294967271));

assign add_ln1159_11_fu_4173_p2 = ($signed(sub_ln1145_11_reg_10413) + $signed(32'd4294967271));

assign add_ln1159_12_fu_4278_p2 = ($signed(sub_ln1145_12_reg_10445) + $signed(32'd4294967271));

assign add_ln1159_13_fu_4383_p2 = ($signed(sub_ln1145_13_reg_10470) + $signed(32'd4294967271));

assign add_ln1159_14_fu_4488_p2 = ($signed(sub_ln1145_14_reg_10502) + $signed(32'd4294967271));

assign add_ln1159_15_fu_4593_p2 = ($signed(sub_ln1145_15_reg_10527) + $signed(32'd4294967271));

assign add_ln1159_1_fu_3123_p2 = ($signed(sub_ln1145_1_reg_10128) + $signed(32'd4294967271));

assign add_ln1159_2_fu_3228_p2 = ($signed(sub_ln1145_2_reg_10160) + $signed(32'd4294967271));

assign add_ln1159_3_fu_3333_p2 = ($signed(sub_ln1145_3_reg_10185) + $signed(32'd4294967271));

assign add_ln1159_4_fu_3438_p2 = ($signed(sub_ln1145_4_reg_10217) + $signed(32'd4294967271));

assign add_ln1159_5_fu_3543_p2 = ($signed(sub_ln1145_5_reg_10242) + $signed(32'd4294967271));

assign add_ln1159_6_fu_3648_p2 = ($signed(sub_ln1145_6_reg_10274) + $signed(32'd4294967271));

assign add_ln1159_7_fu_3753_p2 = ($signed(sub_ln1145_7_reg_10299) + $signed(32'd4294967271));

assign add_ln1159_8_fu_3858_p2 = ($signed(sub_ln1145_8_reg_10331) + $signed(32'd4294967271));

assign add_ln1159_9_fu_3963_p2 = ($signed(sub_ln1145_9_reg_10356) + $signed(32'd4294967271));

assign add_ln1159_fu_3018_p2 = ($signed(sub_ln1145_reg_10103) + $signed(32'd4294967271));

assign add_ln1170_10_fu_5547_p2 = (sub_ln1165_10_fu_5542_p2 + select_ln1144_10_fu_5534_p3);

assign add_ln1170_11_fu_5635_p2 = (sub_ln1165_11_fu_5630_p2 + select_ln1144_11_fu_5622_p3);

assign add_ln1170_12_fu_5723_p2 = (sub_ln1165_12_fu_5718_p2 + select_ln1144_12_fu_5710_p3);

assign add_ln1170_13_fu_5811_p2 = (sub_ln1165_13_fu_5806_p2 + select_ln1144_13_fu_5798_p3);

assign add_ln1170_14_fu_5899_p2 = (sub_ln1165_14_fu_5894_p2 + select_ln1144_14_fu_5886_p3);

assign add_ln1170_15_fu_5987_p2 = (sub_ln1165_15_fu_5982_p2 + select_ln1144_15_fu_5974_p3);

assign add_ln1170_1_fu_4755_p2 = (sub_ln1165_1_fu_4750_p2 + select_ln1144_1_fu_4742_p3);

assign add_ln1170_2_fu_4843_p2 = (sub_ln1165_2_fu_4838_p2 + select_ln1144_2_fu_4830_p3);

assign add_ln1170_3_fu_4931_p2 = (sub_ln1165_3_fu_4926_p2 + select_ln1144_3_fu_4918_p3);

assign add_ln1170_4_fu_5019_p2 = (sub_ln1165_4_fu_5014_p2 + select_ln1144_4_fu_5006_p3);

assign add_ln1170_5_fu_5107_p2 = (sub_ln1165_5_fu_5102_p2 + select_ln1144_5_fu_5094_p3);

assign add_ln1170_6_fu_5195_p2 = (sub_ln1165_6_fu_5190_p2 + select_ln1144_6_fu_5182_p3);

assign add_ln1170_7_fu_5283_p2 = (sub_ln1165_7_fu_5278_p2 + select_ln1144_7_fu_5270_p3);

assign add_ln1170_8_fu_5371_p2 = (sub_ln1165_8_fu_5366_p2 + select_ln1144_8_fu_5358_p3);

assign add_ln1170_9_fu_5459_p2 = (sub_ln1165_9_fu_5454_p2 + select_ln1144_9_fu_5446_p3);

assign add_ln1170_fu_4667_p2 = (sub_ln1165_fu_4662_p2 + select_ln1144_fu_4654_p3);

assign add_ln616_10_fu_7526_p2 = ($signed(F2_10_fu_7504_p2) + $signed(12'd4081));

assign add_ln616_11_fu_7606_p2 = ($signed(F2_11_fu_7584_p2) + $signed(12'd4081));

assign add_ln616_12_fu_7686_p2 = ($signed(F2_12_fu_7664_p2) + $signed(12'd4081));

assign add_ln616_13_fu_7766_p2 = ($signed(F2_13_fu_7744_p2) + $signed(12'd4081));

assign add_ln616_14_fu_7846_p2 = ($signed(F2_14_fu_7824_p2) + $signed(12'd4081));

assign add_ln616_15_fu_7926_p2 = ($signed(F2_15_fu_7904_p2) + $signed(12'd4081));

assign add_ln616_1_fu_6806_p2 = ($signed(F2_1_fu_6784_p2) + $signed(12'd4081));

assign add_ln616_2_fu_6886_p2 = ($signed(F2_2_fu_6864_p2) + $signed(12'd4081));

assign add_ln616_3_fu_6966_p2 = ($signed(F2_3_fu_6944_p2) + $signed(12'd4081));

assign add_ln616_4_fu_7046_p2 = ($signed(F2_4_fu_7024_p2) + $signed(12'd4081));

assign add_ln616_5_fu_7126_p2 = ($signed(F2_5_fu_7104_p2) + $signed(12'd4081));

assign add_ln616_6_fu_7206_p2 = ($signed(F2_6_fu_7184_p2) + $signed(12'd4081));

assign add_ln616_7_fu_7286_p2 = ($signed(F2_7_fu_7264_p2) + $signed(12'd4081));

assign add_ln616_8_fu_7366_p2 = ($signed(F2_8_fu_7344_p2) + $signed(12'd4081));

assign add_ln616_9_fu_7446_p2 = ($signed(F2_9_fu_7424_p2) + $signed(12'd4081));

assign add_ln616_fu_6726_p2 = ($signed(F2_fu_6704_p2) + $signed(12'd4081));

assign add_ln859_10_fu_2269_p2 = ($signed(add_ln859_9_fu_2233_p2) + $signed(32'd3873309868));

assign add_ln859_11_fu_2250_p2 = (add_ln859_9_fu_2233_p2 + 32'd421657428);

assign add_ln859_12_fu_2395_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_17_fu_238);

assign add_ln859_13_fu_2431_p2 = ($signed(add_ln859_12_fu_2395_p2) + $signed(32'd3873309868));

assign add_ln859_14_fu_2412_p2 = (add_ln859_12_fu_2395_p2 + 32'd421657428);

assign add_ln859_15_fu_2557_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_18_fu_242);

assign add_ln859_16_fu_2593_p2 = ($signed(add_ln859_15_fu_2557_p2) + $signed(32'd3873309868));

assign add_ln859_17_fu_2574_p2 = (add_ln859_15_fu_2557_p2 + 32'd421657428);

assign add_ln859_18_fu_2719_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_19_fu_246);

assign add_ln859_19_fu_2755_p2 = ($signed(add_ln859_18_fu_2719_p2) + $signed(32'd3873309868));

assign add_ln859_1_fu_1783_p2 = ($signed(add_ln859_fu_1747_p2) + $signed(32'd3873309868));

assign add_ln859_20_fu_2736_p2 = (add_ln859_18_fu_2719_p2 + 32'd421657428);

assign add_ln859_21_fu_2881_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_20_fu_250);

assign add_ln859_22_fu_2917_p2 = ($signed(add_ln859_21_fu_2881_p2) + $signed(32'd3873309868));

assign add_ln859_23_fu_2898_p2 = (add_ln859_21_fu_2881_p2 + 32'd421657428);

assign add_ln859_2_fu_1764_p2 = (add_ln859_fu_1747_p2 + 32'd421657428);

assign add_ln859_3_fu_1909_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_s_fu_226);

assign add_ln859_4_fu_1945_p2 = ($signed(add_ln859_3_fu_1909_p2) + $signed(32'd3873309868));

assign add_ln859_5_fu_1926_p2 = (add_ln859_3_fu_1909_p2 + 32'd421657428);

assign add_ln859_6_fu_2071_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_15_fu_230);

assign add_ln859_7_fu_2107_p2 = ($signed(add_ln859_6_fu_2071_p2) + $signed(32'd3873309868));

assign add_ln859_8_fu_2088_p2 = (add_ln859_6_fu_2071_p2 + 32'd421657428);

assign add_ln859_9_fu_2233_p2 = (phase_inc_rad_read_reg_10075 + p_Val2_16_fu_234);

assign add_ln859_fu_1747_p2 = (phase_inc_rad_read_reg_10075 + tmp_V_1_fu_222);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1001 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1005 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1009 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1013 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1017 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1021 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1025 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1029 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1033 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1037 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1041 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1045 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1049 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1053 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1057 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1061 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter30 == 1'b1) & (bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_pp0_stage0_iter26 = ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter26_ignore_call1 = ((data_in_empty_n == 1'b0) | ((bypass_read_reg_10071 == 1'd1) & (data_out_full_n == 1'b0)));
end

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp0_stage0_iter30 = ((bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage0_iter30_ignore_call1 = ((bypass_read_reg_10071 == 1'd0) & (data_out_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1050 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_fu_2943_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1086 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_16_fu_2979_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1122 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_fu_2997_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1127 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_fu_2997_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1163 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_1_fu_3048_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1199 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_36_fu_3084_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1235 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_1_fu_3102_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1240 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_1_fu_3102_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1279 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_2_fu_3153_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1315 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_46_fu_3189_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1351 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_2_fu_3207_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1356 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_2_fu_3207_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1392 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_3_fu_3258_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1428 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_54_fu_3294_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1464 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_3_fu_3312_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1469 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_3_fu_3312_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1508 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_4_fu_3363_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1544 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_62_fu_3399_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1580 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_4_fu_3417_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1585 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_4_fu_3417_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1621 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_5_fu_3468_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1657 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_70_fu_3504_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1693 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_5_fu_3522_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1698 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_5_fu_3522_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1737 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_6_fu_3573_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1773 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_78_fu_3609_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1809 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_6_fu_3627_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1814 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_6_fu_3627_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1850 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_7_fu_3678_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1886 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_86_fu_3714_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1922 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_7_fu_3732_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1927 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_7_fu_3732_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1966 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_8_fu_3783_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2002 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_94_fu_3819_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2038 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_8_fu_3837_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2043 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_8_fu_3837_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2079 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_9_fu_3888_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2115 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_102_fu_3924_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2151 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_9_fu_3942_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2156 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_9_fu_3942_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2195 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_10_fu_3993_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2231 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_110_fu_4029_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2267 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_10_fu_4047_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2272 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_10_fu_4047_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2308 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_11_fu_4098_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2344 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_118_fu_4134_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2380 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_11_fu_4152_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2385 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_11_fu_4152_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2424 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_12_fu_4203_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2460 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_126_fu_4239_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2496 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_12_fu_4257_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2501 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_12_fu_4257_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2537 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_13_fu_4308_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2573 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_134_fu_4344_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2609 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_13_fu_4362_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2614 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_13_fu_4362_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2653 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_14_fu_4413_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2689 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_142_fu_4449_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2725 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_14_fu_4467_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2730 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_14_fu_4467_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2766 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_15_fu_4518_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2802 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_150_fu_4554_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_2838 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_15_fu_4572_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2843 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1159_15_fu_4572_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3653 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_reg_11645 == 1'd0) & (icmp_ln616_reg_11634 == 1'd0) & (icmp_ln606_reg_11630 == 1'd0));
end

always @ (*) begin
    ap_condition_3663 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_reg_11645 == 1'd1) & (icmp_ln606_reg_11630 == 1'd0));
end

always @ (*) begin
    ap_condition_3672 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_1_reg_11671 == 1'd0) & (icmp_ln616_1_reg_11660 == 1'd0) & (icmp_ln606_1_reg_11656 == 1'd0));
end

always @ (*) begin
    ap_condition_3682 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_1_reg_11671 == 1'd1) & (icmp_ln606_1_reg_11656 == 1'd0));
end

always @ (*) begin
    ap_condition_3691 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_2_reg_11697 == 1'd0) & (icmp_ln616_2_reg_11686 == 1'd0) & (icmp_ln606_2_reg_11682 == 1'd0));
end

always @ (*) begin
    ap_condition_3701 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_2_reg_11697 == 1'd1) & (icmp_ln606_2_reg_11682 == 1'd0));
end

always @ (*) begin
    ap_condition_3710 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_3_reg_11723 == 1'd0) & (icmp_ln616_3_reg_11712 == 1'd0) & (icmp_ln606_3_reg_11708 == 1'd0));
end

always @ (*) begin
    ap_condition_3720 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_3_reg_11723 == 1'd1) & (icmp_ln606_3_reg_11708 == 1'd0));
end

always @ (*) begin
    ap_condition_3729 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_4_reg_11749 == 1'd0) & (icmp_ln616_4_reg_11738 == 1'd0) & (icmp_ln606_4_reg_11734 == 1'd0));
end

always @ (*) begin
    ap_condition_3739 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_4_reg_11749 == 1'd1) & (icmp_ln606_4_reg_11734 == 1'd0));
end

always @ (*) begin
    ap_condition_3748 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_5_reg_11775 == 1'd0) & (icmp_ln616_5_reg_11764 == 1'd0) & (icmp_ln606_5_reg_11760 == 1'd0));
end

always @ (*) begin
    ap_condition_3758 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_5_reg_11775 == 1'd1) & (icmp_ln606_5_reg_11760 == 1'd0));
end

always @ (*) begin
    ap_condition_3767 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_6_reg_11801 == 1'd0) & (icmp_ln616_6_reg_11790 == 1'd0) & (icmp_ln606_6_reg_11786 == 1'd0));
end

always @ (*) begin
    ap_condition_3777 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_6_reg_11801 == 1'd1) & (icmp_ln606_6_reg_11786 == 1'd0));
end

always @ (*) begin
    ap_condition_3786 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_7_reg_11827 == 1'd0) & (icmp_ln616_7_reg_11816 == 1'd0) & (icmp_ln606_7_reg_11812 == 1'd0));
end

always @ (*) begin
    ap_condition_3796 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_7_reg_11827 == 1'd1) & (icmp_ln606_7_reg_11812 == 1'd0));
end

always @ (*) begin
    ap_condition_3805 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_8_reg_11853 == 1'd0) & (icmp_ln616_8_reg_11842 == 1'd0) & (icmp_ln606_8_reg_11838 == 1'd0));
end

always @ (*) begin
    ap_condition_3815 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_8_reg_11853 == 1'd1) & (icmp_ln606_8_reg_11838 == 1'd0));
end

always @ (*) begin
    ap_condition_3824 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_9_reg_11879 == 1'd0) & (icmp_ln616_9_reg_11868 == 1'd0) & (icmp_ln606_9_reg_11864 == 1'd0));
end

always @ (*) begin
    ap_condition_3834 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_9_reg_11879 == 1'd1) & (icmp_ln606_9_reg_11864 == 1'd0));
end

always @ (*) begin
    ap_condition_3843 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_10_reg_11905 == 1'd0) & (icmp_ln616_10_reg_11894 == 1'd0) & (icmp_ln606_10_reg_11890 == 1'd0));
end

always @ (*) begin
    ap_condition_3853 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_10_reg_11905 == 1'd1) & (icmp_ln606_10_reg_11890 == 1'd0));
end

always @ (*) begin
    ap_condition_3862 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_11_reg_11931 == 1'd0) & (icmp_ln616_11_reg_11920 == 1'd0) & (icmp_ln606_11_reg_11916 == 1'd0));
end

always @ (*) begin
    ap_condition_3872 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_11_reg_11931 == 1'd1) & (icmp_ln606_11_reg_11916 == 1'd0));
end

always @ (*) begin
    ap_condition_3881 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_12_reg_11957 == 1'd0) & (icmp_ln616_12_reg_11946 == 1'd0) & (icmp_ln606_12_reg_11942 == 1'd0));
end

always @ (*) begin
    ap_condition_3891 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_12_reg_11957 == 1'd1) & (icmp_ln606_12_reg_11942 == 1'd0));
end

always @ (*) begin
    ap_condition_3900 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_13_reg_11983 == 1'd0) & (icmp_ln616_13_reg_11972 == 1'd0) & (icmp_ln606_13_reg_11968 == 1'd0));
end

always @ (*) begin
    ap_condition_3910 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_13_reg_11983 == 1'd1) & (icmp_ln606_13_reg_11968 == 1'd0));
end

always @ (*) begin
    ap_condition_3919 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_14_reg_12009 == 1'd0) & (icmp_ln616_14_reg_11998 == 1'd0) & (icmp_ln606_14_reg_11994 == 1'd0));
end

always @ (*) begin
    ap_condition_3929 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_14_reg_12009 == 1'd1) & (icmp_ln606_14_reg_11994 == 1'd0));
end

always @ (*) begin
    ap_condition_3938 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_15_reg_12035 == 1'd0) & (icmp_ln616_15_reg_12024 == 1'd0) & (icmp_ln606_15_reg_12020 == 1'd0));
end

always @ (*) begin
    ap_condition_3948 = ((bypass_read_reg_10071 == 1'd0) & (icmp_ln617_15_reg_12035 == 1'd1) & (icmp_ln606_15_reg_12020 == 1'd0));
end

always @ (*) begin
    ap_condition_4363 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4367 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4372 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_fu_2943_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4380 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_16_fu_2979_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4394 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_1_fu_3048_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4402 = ((icmp_ln1136_reg_10087 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_36_fu_3084_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4416 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_2_fu_3153_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4424 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_46_fu_3189_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4438 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_3_fu_3258_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4446 = ((icmp_ln1136_1_reg_10144 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_54_fu_3294_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4460 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_4_fu_3363_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4468 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_62_fu_3399_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4482 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_5_fu_3468_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4490 = ((icmp_ln1136_2_reg_10201 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_70_fu_3504_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4504 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_6_fu_3573_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4512 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_78_fu_3609_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4526 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_7_fu_3678_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4534 = ((icmp_ln1136_3_reg_10258 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_86_fu_3714_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4548 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_8_fu_3783_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4556 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_94_fu_3819_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4570 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_9_fu_3888_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4578 = ((icmp_ln1136_4_reg_10315 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_102_fu_3924_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4592 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_10_fu_3993_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4600 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_110_fu_4029_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4614 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_11_fu_4098_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4622 = ((icmp_ln1136_5_reg_10372 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_118_fu_4134_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4636 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_12_fu_4203_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4644 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_126_fu_4239_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4658 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_13_fu_4308_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4666 = ((icmp_ln1136_6_reg_10429 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_134_fu_4344_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4680 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_14_fu_4413_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4688 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_142_fu_4449_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_4702 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (icmp_ln1147_15_fu_4518_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4710 = ((icmp_ln1136_7_reg_10486 == 1'd1) & (bypass_read_reg_10071 == 1'd0) & (tmp_150_fu_4554_p3 == 1'd1));
end

assign ap_done = ap_done_reg;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_a_10_reg_596 = 'bx;

assign ap_phi_reg_pp0_iter0_a_11_reg_627 = 'bx;

assign ap_phi_reg_pp0_iter0_a_12_reg_658 = 'bx;

assign ap_phi_reg_pp0_iter0_a_13_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter0_a_14_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter0_a_15_reg_751 = 'bx;

assign ap_phi_reg_pp0_iter0_a_1_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter0_a_2_reg_348 = 'bx;

assign ap_phi_reg_pp0_iter0_a_3_reg_379 = 'bx;

assign ap_phi_reg_pp0_iter0_a_4_reg_410 = 'bx;

assign ap_phi_reg_pp0_iter0_a_5_reg_441 = 'bx;

assign ap_phi_reg_pp0_iter0_a_6_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_a_7_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter0_a_8_reg_534 = 'bx;

assign ap_phi_reg_pp0_iter0_a_9_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter0_a_reg_286 = 'bx;

assign ap_phi_reg_pp0_iter0_m_11_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_m_16_reg_401 = 'bx;

assign ap_phi_reg_pp0_iter0_m_1_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter0_m_21_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_m_26_reg_463 = 'bx;

assign ap_phi_reg_pp0_iter0_m_31_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_m_36_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_m_41_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter0_m_46_reg_587 = 'bx;

assign ap_phi_reg_pp0_iter0_m_51_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_m_56_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter0_m_61_reg_680 = 'bx;

assign ap_phi_reg_pp0_iter0_m_66_reg_711 = 'bx;

assign ap_phi_reg_pp0_iter0_m_6_reg_339 = 'bx;

assign ap_phi_reg_pp0_iter0_m_71_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_m_76_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_10_reg_902 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_11_reg_914 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_12_reg_926 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_13_reg_938 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_14_reg_950 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_15_reg_962 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_1_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_2_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_3_reg_818 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_4_reg_830 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_5_reg_842 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_6_reg_854 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_7_reg_866 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_8_reg_878 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_9_reg_890 = 'bx;

assign ap_phi_reg_pp0_iter0_p_x_assign_reg_782 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_10_reg_607 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_11_reg_638 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_12_reg_669 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_13_reg_700 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_14_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_15_reg_762 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_1_reg_328 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_2_reg_359 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_3_reg_390 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_4_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_5_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_6_reg_483 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_7_reg_514 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_8_reg_545 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_9_reg_576 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1150_reg_297 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_14_reg_1049 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_19_reg_1079 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_24_reg_1109 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_29_reg_1139 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_34_reg_1169 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_39_reg_1199 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_4_reg_989 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i171_9_reg_1019 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_14_reg_1034 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_19_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_24_reg_1094 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_29_reg_1124 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_34_reg_1154 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_39_reg_1184 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_4_reg_974 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i_9_reg_1004 = 'bx;

assign ap_ready = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln621_10_fu_8850_p2 = $signed(man_V_32_reg_11883) >>> zext_ln621_10_fu_8846_p1;

assign ashr_ln621_11_fu_8937_p2 = $signed(man_V_35_reg_11909) >>> zext_ln621_11_fu_8933_p1;

assign ashr_ln621_12_fu_9020_p2 = $signed(man_V_38_reg_11935) >>> zext_ln621_12_fu_9016_p1;

assign ashr_ln621_13_fu_9107_p2 = $signed(man_V_41_reg_11961) >>> zext_ln621_13_fu_9103_p1;

assign ashr_ln621_14_fu_9190_p2 = $signed(man_V_44_reg_11987) >>> zext_ln621_14_fu_9186_p1;

assign ashr_ln621_15_fu_9277_p2 = $signed(man_V_47_reg_12013) >>> zext_ln621_15_fu_9273_p1;

assign ashr_ln621_1_fu_8087_p2 = $signed(man_V_5_reg_11649) >>> zext_ln621_1_fu_8083_p1;

assign ashr_ln621_2_fu_8170_p2 = $signed(man_V_8_reg_11675) >>> zext_ln621_2_fu_8166_p1;

assign ashr_ln621_3_fu_8257_p2 = $signed(man_V_11_reg_11701) >>> zext_ln621_3_fu_8253_p1;

assign ashr_ln621_4_fu_8340_p2 = $signed(man_V_14_reg_11727) >>> zext_ln621_4_fu_8336_p1;

assign ashr_ln621_5_fu_8427_p2 = $signed(man_V_17_reg_11753) >>> zext_ln621_5_fu_8423_p1;

assign ashr_ln621_6_fu_8510_p2 = $signed(man_V_20_reg_11779) >>> zext_ln621_6_fu_8506_p1;

assign ashr_ln621_7_fu_8597_p2 = $signed(man_V_23_reg_11805) >>> zext_ln621_7_fu_8593_p1;

assign ashr_ln621_8_fu_8680_p2 = $signed(man_V_26_reg_11831) >>> zext_ln621_8_fu_8676_p1;

assign ashr_ln621_9_fu_8767_p2 = $signed(man_V_29_reg_11857) >>> zext_ln621_9_fu_8763_p1;

assign ashr_ln621_fu_8000_p2 = $signed(man_V_2_reg_11623) >>> zext_ln621_fu_7996_p1;

assign bitcast_ln51_10_fu_6150_p1 = tmp_19_reg_11196;

assign bitcast_ln51_12_fu_6164_p1 = tmp_22_reg_11207;

assign bitcast_ln51_14_fu_6178_p1 = tmp_27_reg_11218;

assign bitcast_ln51_2_fu_6094_p1 = tmp_4_reg_11152;

assign bitcast_ln51_4_fu_6108_p1 = tmp_7_reg_11163;

assign bitcast_ln51_6_fu_6122_p1 = tmp_12_reg_11174;

assign bitcast_ln51_8_fu_6136_p1 = tmp_15_reg_11185;

assign bitcast_ln51_fu_6080_p1 = tmp_1_reg_11141;

assign bitcast_ln768_12_fu_8689_p1 = v_assign_8_reg_11179_pp0_iter24_reg;

assign bitcast_ln768_15_fu_8859_p1 = v_assign_s_reg_11190_pp0_iter24_reg;

assign bitcast_ln768_18_fu_9029_p1 = v_assign_1_reg_11201_pp0_iter24_reg;

assign bitcast_ln768_21_fu_9199_p1 = v_assign_3_reg_11212_pp0_iter24_reg;

assign bitcast_ln768_3_fu_8179_p1 = v_assign_2_reg_11146_pp0_iter24_reg;

assign bitcast_ln768_6_fu_8349_p1 = v_assign_4_reg_11157_pp0_iter24_reg;

assign bitcast_ln768_9_fu_8519_p1 = v_assign_6_reg_11168_pp0_iter24_reg;

assign bitcast_ln768_fu_8009_p1 = v_assign_reg_11135_pp0_iter24_reg;

assign bitcast_ln810_10_fu_6056_p1 = LD_20_reg_11105;

assign bitcast_ln810_11_fu_6060_p1 = LD_22_reg_11110;

assign bitcast_ln810_12_fu_6064_p1 = LD_24_reg_11115;

assign bitcast_ln810_13_fu_6068_p1 = LD_26_reg_11120;

assign bitcast_ln810_14_fu_6072_p1 = LD_28_reg_11125;

assign bitcast_ln810_15_fu_6076_p1 = LD_30_reg_11130;

assign bitcast_ln810_1_fu_6020_p1 = LD_2_reg_11060;

assign bitcast_ln810_2_fu_6024_p1 = LD_4_reg_11065;

assign bitcast_ln810_3_fu_6028_p1 = LD_6_reg_11070;

assign bitcast_ln810_4_fu_6032_p1 = LD_8_reg_11075;

assign bitcast_ln810_5_fu_6036_p1 = LD_10_reg_11080;

assign bitcast_ln810_6_fu_6040_p1 = LD_12_reg_11085;

assign bitcast_ln810_7_fu_6044_p1 = LD_14_reg_11090;

assign bitcast_ln810_8_fu_6048_p1 = LD_16_reg_11095;

assign bitcast_ln810_9_fu_6052_p1 = LD_18_reg_11100;

assign bitcast_ln810_fu_6016_p1 = LD_reg_11055;

assign grp_fu_1473_p0 = xor_ln51_fu_6083_p2;

assign grp_fu_1479_p0 = xor_ln51_1_fu_6097_p2;

assign grp_fu_1485_p0 = xor_ln51_2_fu_6111_p2;

assign grp_fu_1491_p0 = xor_ln51_3_fu_6125_p2;

assign grp_fu_1497_p0 = xor_ln51_4_fu_6139_p2;

assign grp_fu_1503_p0 = xor_ln51_5_fu_6153_p2;

assign grp_fu_1509_p0 = xor_ln51_6_fu_6167_p2;

assign grp_fu_1515_p0 = xor_ln51_7_fu_6181_p2;

assign grp_fu_9767_p1 = sext_ln1319_1_fu_9470_p1;

assign grp_fu_9773_p1 = sext_ln1319_1_fu_9470_p1;

assign grp_fu_9779_p1 = sext_ln1319_5_fu_9482_p1;

assign grp_fu_9785_p1 = sext_ln1319_5_fu_9482_p1;

assign grp_fu_9791_p1 = sext_ln1319_9_fu_9494_p1;

assign grp_fu_9797_p1 = sext_ln1319_9_fu_9494_p1;

assign grp_fu_9803_p1 = sext_ln1319_13_fu_9506_p1;

assign grp_fu_9809_p1 = sext_ln1319_13_fu_9506_p1;

assign grp_fu_9815_p1 = sext_ln1319_17_fu_9518_p1;

assign grp_fu_9821_p1 = sext_ln1319_17_fu_9518_p1;

assign grp_fu_9827_p1 = sext_ln1319_21_fu_9530_p1;

assign grp_fu_9833_p1 = sext_ln1319_21_fu_9530_p1;

assign grp_fu_9839_p1 = sext_ln1319_25_fu_9542_p1;

assign grp_fu_9845_p1 = sext_ln1319_25_fu_9542_p1;

assign grp_fu_9851_p1 = sext_ln1319_29_fu_9554_p1;

assign grp_fu_9857_p1 = sext_ln1319_29_fu_9554_p1;

assign grp_fu_9863_p0 = sext_ln1319_2_reg_12331;

assign grp_fu_9863_p1 = sext_ln1319_3_fu_9562_p1;

assign grp_fu_9871_p0 = sext_ln1319_reg_12319;

assign grp_fu_9871_p1 = sext_ln1319_3_fu_9562_p1;

assign grp_fu_9879_p0 = sext_ln1319_6_reg_12349;

assign grp_fu_9879_p1 = sext_ln1319_7_fu_9565_p1;

assign grp_fu_9887_p0 = sext_ln1319_4_reg_12337;

assign grp_fu_9887_p1 = sext_ln1319_7_fu_9565_p1;

assign grp_fu_9895_p0 = sext_ln1319_10_reg_12367;

assign grp_fu_9895_p1 = sext_ln1319_11_fu_9568_p1;

assign grp_fu_9903_p0 = sext_ln1319_8_reg_12355;

assign grp_fu_9903_p1 = sext_ln1319_11_fu_9568_p1;

assign grp_fu_9911_p0 = sext_ln1319_14_reg_12385;

assign grp_fu_9911_p1 = sext_ln1319_15_fu_9571_p1;

assign grp_fu_9919_p0 = sext_ln1319_12_reg_12373;

assign grp_fu_9919_p1 = sext_ln1319_15_fu_9571_p1;

assign grp_fu_9927_p0 = sext_ln1319_18_reg_12403;

assign grp_fu_9927_p1 = sext_ln1319_19_fu_9574_p1;

assign grp_fu_9935_p0 = sext_ln1319_16_reg_12391;

assign grp_fu_9935_p1 = sext_ln1319_19_fu_9574_p1;

assign grp_fu_9943_p0 = sext_ln1319_22_reg_12421;

assign grp_fu_9943_p1 = sext_ln1319_23_fu_9577_p1;

assign grp_fu_9951_p0 = sext_ln1319_20_reg_12409;

assign grp_fu_9951_p1 = sext_ln1319_23_fu_9577_p1;

assign grp_fu_9959_p0 = sext_ln1319_26_reg_12439;

assign grp_fu_9959_p1 = sext_ln1319_27_fu_9580_p1;

assign grp_fu_9967_p0 = sext_ln1319_24_reg_12427;

assign grp_fu_9967_p1 = sext_ln1319_27_fu_9580_p1;

assign grp_fu_9975_p0 = sext_ln1319_30_reg_12457;

assign grp_fu_9975_p1 = sext_ln1319_31_fu_9583_p1;

assign grp_fu_9983_p0 = sext_ln1319_28_reg_12445;

assign grp_fu_9983_p1 = sext_ln1319_31_fu_9583_p1;

assign grp_sin_or_cos_float_s_fu_1214_ap_start = grp_sin_or_cos_float_s_fu_1214_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1230_ap_start = grp_sin_or_cos_float_s_fu_1230_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1246_ap_start = grp_sin_or_cos_float_s_fu_1246_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1262_ap_start = grp_sin_or_cos_float_s_fu_1262_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1278_ap_start = grp_sin_or_cos_float_s_fu_1278_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1294_ap_start = grp_sin_or_cos_float_s_fu_1294_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1310_ap_start = grp_sin_or_cos_float_s_fu_1310_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1326_ap_start = grp_sin_or_cos_float_s_fu_1326_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1342_ap_start = grp_sin_or_cos_float_s_fu_1342_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1358_ap_start = grp_sin_or_cos_float_s_fu_1358_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1374_ap_start = grp_sin_or_cos_float_s_fu_1374_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1390_ap_start = grp_sin_or_cos_float_s_fu_1390_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1406_ap_start = grp_sin_or_cos_float_s_fu_1406_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1422_ap_start = grp_sin_or_cos_float_s_fu_1422_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1438_ap_start = grp_sin_or_cos_float_s_fu_1438_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1454_ap_start = grp_sin_or_cos_float_s_fu_1454_ap_start_reg;

assign icmp_ln1136_1_fu_1797_p2 = ((p_Val2_s_fu_226 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_2_fu_1959_p2 = ((p_Val2_15_fu_230 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_3_fu_2121_p2 = ((p_Val2_16_fu_234 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_4_fu_2283_p2 = ((p_Val2_17_fu_238 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_5_fu_2445_p2 = ((p_Val2_18_fu_242 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_6_fu_2607_p2 = ((p_Val2_19_fu_246 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_7_fu_2769_p2 = ((p_Val2_20_fu_250 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1136_fu_1635_p2 = ((tmp_V_1_fu_222 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1147_10_fu_3993_p2 = (($signed(tmp_109_fu_3983_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_11_fu_4098_p2 = (($signed(tmp_117_fu_4088_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_12_fu_4203_p2 = (($signed(tmp_125_fu_4193_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_13_fu_4308_p2 = (($signed(tmp_133_fu_4298_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_14_fu_4413_p2 = (($signed(tmp_141_fu_4403_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_15_fu_4518_p2 = (($signed(tmp_149_fu_4508_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_1_fu_3048_p2 = (($signed(tmp_34_fu_3038_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_2_fu_3153_p2 = (($signed(tmp_45_fu_3143_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_3_fu_3258_p2 = (($signed(tmp_53_fu_3248_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_4_fu_3363_p2 = (($signed(tmp_61_fu_3353_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_5_fu_3468_p2 = (($signed(tmp_69_fu_3458_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_6_fu_3573_p2 = (($signed(tmp_77_fu_3563_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_7_fu_3678_p2 = (($signed(tmp_85_fu_3668_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_8_fu_3783_p2 = (($signed(tmp_93_fu_3773_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_9_fu_3888_p2 = (($signed(tmp_101_fu_3878_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_fu_2943_p2 = (($signed(tmp_fu_2933_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1148_10_fu_4023_p2 = ((p_Result_110_fu_4018_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_11_fu_4128_p2 = ((p_Result_118_fu_4123_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_12_fu_4233_p2 = ((p_Result_126_fu_4228_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_13_fu_4338_p2 = ((p_Result_134_fu_4333_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_14_fu_4443_p2 = ((p_Result_142_fu_4438_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_15_fu_4548_p2 = ((p_Result_150_fu_4543_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_1_fu_3078_p2 = ((p_Result_38_fu_3073_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_2_fu_3183_p2 = ((p_Result_46_fu_3178_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_3_fu_3288_p2 = ((p_Result_54_fu_3283_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_4_fu_3393_p2 = ((p_Result_62_fu_3388_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_5_fu_3498_p2 = ((p_Result_70_fu_3493_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_6_fu_3603_p2 = ((p_Result_78_fu_3598_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_7_fu_3708_p2 = ((p_Result_86_fu_3703_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_8_fu_3813_p2 = ((p_Result_94_fu_3808_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_9_fu_3918_p2 = ((p_Result_102_fu_3913_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_fu_2973_p2 = ((p_Result_s_fu_2968_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1159_10_fu_4047_p2 = (($signed(lsb_index_10_fu_3978_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_11_fu_4152_p2 = (($signed(lsb_index_11_fu_4083_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_12_fu_4257_p2 = (($signed(lsb_index_12_fu_4188_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_13_fu_4362_p2 = (($signed(lsb_index_13_fu_4293_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_14_fu_4467_p2 = (($signed(lsb_index_14_fu_4398_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_15_fu_4572_p2 = (($signed(lsb_index_15_fu_4503_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_1_fu_3102_p2 = (($signed(lsb_index_1_fu_3033_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_2_fu_3207_p2 = (($signed(lsb_index_2_fu_3138_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_3_fu_3312_p2 = (($signed(lsb_index_3_fu_3243_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_4_fu_3417_p2 = (($signed(lsb_index_4_fu_3348_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_5_fu_3522_p2 = (($signed(lsb_index_5_fu_3453_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_6_fu_3627_p2 = (($signed(lsb_index_6_fu_3558_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_7_fu_3732_p2 = (($signed(lsb_index_7_fu_3663_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_8_fu_3837_p2 = (($signed(lsb_index_8_fu_3768_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_9_fu_3942_p2 = (($signed(lsb_index_9_fu_3873_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1159_fu_2997_p2 = (($signed(lsb_index_fu_2928_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1695_1_fu_1914_p2 = (($signed(add_ln859_3_fu_1909_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_2_fu_2076_p2 = (($signed(add_ln859_6_fu_2071_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_3_fu_2238_p2 = (($signed(add_ln859_9_fu_2233_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_4_fu_2400_p2 = (($signed(add_ln859_12_fu_2395_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_5_fu_2562_p2 = (($signed(add_ln859_15_fu_2557_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_6_fu_2724_p2 = (($signed(add_ln859_18_fu_2719_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_7_fu_2886_p2 = (($signed(add_ln859_21_fu_2881_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1695_fu_1752_p2 = (($signed(add_ln859_fu_1747_p2) > $signed(32'd421657428)) ? 1'b1 : 1'b0);

assign icmp_ln1696_1_fu_1920_p2 = (($signed(add_ln859_3_fu_1909_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_2082_p2 = (($signed(add_ln859_6_fu_2071_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_3_fu_2244_p2 = (($signed(add_ln859_9_fu_2233_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_4_fu_2406_p2 = (($signed(add_ln859_12_fu_2395_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_5_fu_2568_p2 = (($signed(add_ln859_15_fu_2557_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_6_fu_2730_p2 = (($signed(add_ln859_18_fu_2719_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_7_fu_2892_p2 = (($signed(add_ln859_21_fu_2881_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_1758_p2 = (($signed(add_ln859_fu_1747_p2) < $signed(32'd3873309867)) ? 1'b1 : 1'b0);

assign icmp_ln606_10_fu_7499_p2 = ((trunc_ln590_10_reg_11503 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_11_fu_7579_p2 = ((trunc_ln590_11_reg_11523 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_12_fu_7659_p2 = ((trunc_ln590_12_reg_11543 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_13_fu_7739_p2 = ((trunc_ln590_13_reg_11563 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_14_fu_7819_p2 = ((trunc_ln590_14_reg_11583 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_15_fu_7899_p2 = ((trunc_ln590_15_reg_11603 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_1_fu_6779_p2 = ((trunc_ln590_1_reg_11323 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_2_fu_6859_p2 = ((trunc_ln590_2_reg_11343 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_3_fu_6939_p2 = ((trunc_ln590_3_reg_11363 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_4_fu_7019_p2 = ((trunc_ln590_4_reg_11383 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_5_fu_7099_p2 = ((trunc_ln590_5_reg_11403 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_6_fu_7179_p2 = ((trunc_ln590_6_reg_11423 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_7_fu_7259_p2 = ((trunc_ln590_7_reg_11443 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_8_fu_7339_p2 = ((trunc_ln590_8_reg_11463 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_9_fu_7419_p2 = ((trunc_ln590_9_reg_11483 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_6699_p2 = ((trunc_ln590_reg_11303 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_10_fu_7520_p2 = (($signed(tmp_113_fu_7510_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_11_fu_7600_p2 = (($signed(tmp_121_fu_7590_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_12_fu_7680_p2 = (($signed(tmp_129_fu_7670_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_13_fu_7760_p2 = (($signed(tmp_137_fu_7750_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_14_fu_7840_p2 = (($signed(tmp_145_fu_7830_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_15_fu_7920_p2 = (($signed(tmp_153_fu_7910_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_1_fu_6800_p2 = (($signed(tmp_41_fu_6790_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_2_fu_6880_p2 = (($signed(tmp_49_fu_6870_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_3_fu_6960_p2 = (($signed(tmp_57_fu_6950_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_4_fu_7040_p2 = (($signed(tmp_65_fu_7030_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_5_fu_7120_p2 = (($signed(tmp_73_fu_7110_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_6_fu_7200_p2 = (($signed(tmp_81_fu_7190_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_7_fu_7280_p2 = (($signed(tmp_89_fu_7270_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_8_fu_7360_p2 = (($signed(tmp_97_fu_7350_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_9_fu_7440_p2 = (($signed(tmp_105_fu_7430_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_6720_p2 = (($signed(tmp_24_fu_6710_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln617_10_fu_7546_p2 = ((F2_10_fu_7504_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_11_fu_7626_p2 = ((F2_11_fu_7584_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_12_fu_7706_p2 = ((F2_12_fu_7664_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_13_fu_7786_p2 = ((F2_13_fu_7744_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_14_fu_7866_p2 = ((F2_14_fu_7824_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_15_fu_7946_p2 = ((F2_15_fu_7904_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_1_fu_6826_p2 = ((F2_1_fu_6784_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_2_fu_6906_p2 = ((F2_2_fu_6864_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_3_fu_6986_p2 = ((F2_3_fu_6944_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_4_fu_7066_p2 = ((F2_4_fu_7024_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_5_fu_7146_p2 = ((F2_5_fu_7104_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_6_fu_7226_p2 = ((F2_6_fu_7184_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_7_fu_7306_p2 = ((F2_7_fu_7264_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_8_fu_7386_p2 = ((F2_8_fu_7344_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_9_fu_7466_p2 = ((F2_9_fu_7424_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_6746_p2 = ((F2_fu_6704_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln620_10_fu_8841_p2 = ((sh_amt_10_reg_11898 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_11_fu_8928_p2 = ((sh_amt_11_reg_11924 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_12_fu_9011_p2 = ((sh_amt_12_reg_11950 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_13_fu_9098_p2 = ((sh_amt_13_reg_11976 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_14_fu_9181_p2 = ((sh_amt_14_reg_12002 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_15_fu_9268_p2 = ((sh_amt_15_reg_12028 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_1_fu_8078_p2 = ((sh_amt_1_reg_11664 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_2_fu_8161_p2 = ((sh_amt_2_reg_11690 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_3_fu_8248_p2 = ((sh_amt_3_reg_11716 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_4_fu_8331_p2 = ((sh_amt_4_reg_11742 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_5_fu_8418_p2 = ((sh_amt_5_reg_11768 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_6_fu_8501_p2 = ((sh_amt_6_reg_11794 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_7_fu_8588_p2 = ((sh_amt_7_reg_11820 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_8_fu_8671_p2 = ((sh_amt_8_reg_11846 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_9_fu_8758_p2 = ((sh_amt_9_reg_11872 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_7991_p2 = ((sh_amt_reg_11638 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_10_fu_8817_p2 = ((tmp_115_fu_8808_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_11_fu_8904_p2 = ((tmp_123_fu_8895_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_12_fu_8987_p2 = ((tmp_131_fu_8978_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_13_fu_9074_p2 = ((tmp_139_fu_9065_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_14_fu_9157_p2 = ((tmp_147_fu_9148_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_15_fu_9244_p2 = ((tmp_155_fu_9235_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_1_fu_8054_p2 = ((tmp_43_fu_8045_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_2_fu_8137_p2 = ((tmp_51_fu_8128_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_3_fu_8224_p2 = ((tmp_59_fu_8215_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_4_fu_8307_p2 = ((tmp_67_fu_8298_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_5_fu_8394_p2 = ((tmp_75_fu_8385_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_6_fu_8477_p2 = ((tmp_83_fu_8468_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_7_fu_8564_p2 = ((tmp_91_fu_8555_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_8_fu_8647_p2 = ((tmp_99_fu_8638_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_9_fu_8734_p2 = ((tmp_107_fu_8725_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_7967_p2 = ((tmp_29_fu_7958_p4 == 8'd0) ? 1'b1 : 1'b0);

assign ireg_10_fu_6492_p1 = grp_fu_1500_p1;

assign ireg_11_fu_6522_p1 = grp_fu_1503_p1;

assign ireg_12_fu_6552_p1 = grp_fu_1506_p1;

assign ireg_13_fu_6582_p1 = grp_fu_1509_p1;

assign ireg_14_fu_6612_p1 = grp_fu_1512_p1;

assign ireg_15_fu_6642_p1 = grp_fu_1515_p1;

assign ireg_1_fu_6222_p1 = grp_fu_1473_p1;

assign ireg_2_fu_6252_p1 = grp_fu_1476_p1;

assign ireg_3_fu_6282_p1 = grp_fu_1479_p1;

assign ireg_4_fu_6312_p1 = grp_fu_1482_p1;

assign ireg_5_fu_6342_p1 = grp_fu_1485_p1;

assign ireg_6_fu_6372_p1 = grp_fu_1488_p1;

assign ireg_7_fu_6402_p1 = grp_fu_1491_p1;

assign ireg_8_fu_6432_p1 = grp_fu_1494_p1;

assign ireg_9_fu_6462_p1 = grp_fu_1497_p1;

assign ireg_fu_6192_p1 = grp_fu_1470_p1;


always @ (p_Result_207_fu_2473_p4) begin
    if (p_Result_207_fu_2473_p4[0] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd0;
    end else if (p_Result_207_fu_2473_p4[1] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd1;
    end else if (p_Result_207_fu_2473_p4[2] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd2;
    end else if (p_Result_207_fu_2473_p4[3] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd3;
    end else if (p_Result_207_fu_2473_p4[4] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd4;
    end else if (p_Result_207_fu_2473_p4[5] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd5;
    end else if (p_Result_207_fu_2473_p4[6] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd6;
    end else if (p_Result_207_fu_2473_p4[7] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd7;
    end else if (p_Result_207_fu_2473_p4[8] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd8;
    end else if (p_Result_207_fu_2473_p4[9] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd9;
    end else if (p_Result_207_fu_2473_p4[10] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd10;
    end else if (p_Result_207_fu_2473_p4[11] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd11;
    end else if (p_Result_207_fu_2473_p4[12] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd12;
    end else if (p_Result_207_fu_2473_p4[13] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd13;
    end else if (p_Result_207_fu_2473_p4[14] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd14;
    end else if (p_Result_207_fu_2473_p4[15] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd15;
    end else if (p_Result_207_fu_2473_p4[16] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd16;
    end else if (p_Result_207_fu_2473_p4[17] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd17;
    end else if (p_Result_207_fu_2473_p4[18] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd18;
    end else if (p_Result_207_fu_2473_p4[19] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd19;
    end else if (p_Result_207_fu_2473_p4[20] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd20;
    end else if (p_Result_207_fu_2473_p4[21] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd21;
    end else if (p_Result_207_fu_2473_p4[22] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd22;
    end else if (p_Result_207_fu_2473_p4[23] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd23;
    end else if (p_Result_207_fu_2473_p4[24] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd24;
    end else if (p_Result_207_fu_2473_p4[25] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd25;
    end else if (p_Result_207_fu_2473_p4[26] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd26;
    end else if (p_Result_207_fu_2473_p4[27] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd27;
    end else if (p_Result_207_fu_2473_p4[28] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd28;
    end else if (p_Result_207_fu_2473_p4[29] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd29;
    end else if (p_Result_207_fu_2473_p4[30] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd30;
    end else if (p_Result_207_fu_2473_p4[31] == 1'b1) begin
        l_10_fu_2483_p3 = 32'd31;
    end else begin
        l_10_fu_2483_p3 = 32'd32;
    end
end


always @ (p_Result_212_fu_2526_p4) begin
    if (p_Result_212_fu_2526_p4[0] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd0;
    end else if (p_Result_212_fu_2526_p4[1] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd1;
    end else if (p_Result_212_fu_2526_p4[2] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd2;
    end else if (p_Result_212_fu_2526_p4[3] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd3;
    end else if (p_Result_212_fu_2526_p4[4] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd4;
    end else if (p_Result_212_fu_2526_p4[5] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd5;
    end else if (p_Result_212_fu_2526_p4[6] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd6;
    end else if (p_Result_212_fu_2526_p4[7] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd7;
    end else if (p_Result_212_fu_2526_p4[8] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd8;
    end else if (p_Result_212_fu_2526_p4[9] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd9;
    end else if (p_Result_212_fu_2526_p4[10] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd10;
    end else if (p_Result_212_fu_2526_p4[11] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd11;
    end else if (p_Result_212_fu_2526_p4[12] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd12;
    end else if (p_Result_212_fu_2526_p4[13] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd13;
    end else if (p_Result_212_fu_2526_p4[14] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd14;
    end else if (p_Result_212_fu_2526_p4[15] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd15;
    end else if (p_Result_212_fu_2526_p4[16] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd16;
    end else if (p_Result_212_fu_2526_p4[17] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd17;
    end else if (p_Result_212_fu_2526_p4[18] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd18;
    end else if (p_Result_212_fu_2526_p4[19] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd19;
    end else if (p_Result_212_fu_2526_p4[20] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd20;
    end else if (p_Result_212_fu_2526_p4[21] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd21;
    end else if (p_Result_212_fu_2526_p4[22] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd22;
    end else if (p_Result_212_fu_2526_p4[23] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd23;
    end else if (p_Result_212_fu_2526_p4[24] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd24;
    end else if (p_Result_212_fu_2526_p4[25] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd25;
    end else if (p_Result_212_fu_2526_p4[26] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd26;
    end else if (p_Result_212_fu_2526_p4[27] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd27;
    end else if (p_Result_212_fu_2526_p4[28] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd28;
    end else if (p_Result_212_fu_2526_p4[29] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd29;
    end else if (p_Result_212_fu_2526_p4[30] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd30;
    end else if (p_Result_212_fu_2526_p4[31] == 1'b1) begin
        l_11_fu_2536_p3 = 32'd31;
    end else begin
        l_11_fu_2536_p3 = 32'd32;
    end
end


always @ (p_Result_217_fu_2635_p4) begin
    if (p_Result_217_fu_2635_p4[0] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd0;
    end else if (p_Result_217_fu_2635_p4[1] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd1;
    end else if (p_Result_217_fu_2635_p4[2] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd2;
    end else if (p_Result_217_fu_2635_p4[3] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd3;
    end else if (p_Result_217_fu_2635_p4[4] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd4;
    end else if (p_Result_217_fu_2635_p4[5] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd5;
    end else if (p_Result_217_fu_2635_p4[6] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd6;
    end else if (p_Result_217_fu_2635_p4[7] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd7;
    end else if (p_Result_217_fu_2635_p4[8] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd8;
    end else if (p_Result_217_fu_2635_p4[9] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd9;
    end else if (p_Result_217_fu_2635_p4[10] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd10;
    end else if (p_Result_217_fu_2635_p4[11] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd11;
    end else if (p_Result_217_fu_2635_p4[12] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd12;
    end else if (p_Result_217_fu_2635_p4[13] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd13;
    end else if (p_Result_217_fu_2635_p4[14] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd14;
    end else if (p_Result_217_fu_2635_p4[15] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd15;
    end else if (p_Result_217_fu_2635_p4[16] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd16;
    end else if (p_Result_217_fu_2635_p4[17] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd17;
    end else if (p_Result_217_fu_2635_p4[18] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd18;
    end else if (p_Result_217_fu_2635_p4[19] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd19;
    end else if (p_Result_217_fu_2635_p4[20] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd20;
    end else if (p_Result_217_fu_2635_p4[21] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd21;
    end else if (p_Result_217_fu_2635_p4[22] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd22;
    end else if (p_Result_217_fu_2635_p4[23] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd23;
    end else if (p_Result_217_fu_2635_p4[24] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd24;
    end else if (p_Result_217_fu_2635_p4[25] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd25;
    end else if (p_Result_217_fu_2635_p4[26] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd26;
    end else if (p_Result_217_fu_2635_p4[27] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd27;
    end else if (p_Result_217_fu_2635_p4[28] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd28;
    end else if (p_Result_217_fu_2635_p4[29] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd29;
    end else if (p_Result_217_fu_2635_p4[30] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd30;
    end else if (p_Result_217_fu_2635_p4[31] == 1'b1) begin
        l_12_fu_2645_p3 = 32'd31;
    end else begin
        l_12_fu_2645_p3 = 32'd32;
    end
end


always @ (p_Result_222_fu_2688_p4) begin
    if (p_Result_222_fu_2688_p4[0] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd0;
    end else if (p_Result_222_fu_2688_p4[1] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd1;
    end else if (p_Result_222_fu_2688_p4[2] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd2;
    end else if (p_Result_222_fu_2688_p4[3] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd3;
    end else if (p_Result_222_fu_2688_p4[4] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd4;
    end else if (p_Result_222_fu_2688_p4[5] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd5;
    end else if (p_Result_222_fu_2688_p4[6] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd6;
    end else if (p_Result_222_fu_2688_p4[7] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd7;
    end else if (p_Result_222_fu_2688_p4[8] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd8;
    end else if (p_Result_222_fu_2688_p4[9] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd9;
    end else if (p_Result_222_fu_2688_p4[10] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd10;
    end else if (p_Result_222_fu_2688_p4[11] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd11;
    end else if (p_Result_222_fu_2688_p4[12] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd12;
    end else if (p_Result_222_fu_2688_p4[13] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd13;
    end else if (p_Result_222_fu_2688_p4[14] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd14;
    end else if (p_Result_222_fu_2688_p4[15] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd15;
    end else if (p_Result_222_fu_2688_p4[16] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd16;
    end else if (p_Result_222_fu_2688_p4[17] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd17;
    end else if (p_Result_222_fu_2688_p4[18] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd18;
    end else if (p_Result_222_fu_2688_p4[19] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd19;
    end else if (p_Result_222_fu_2688_p4[20] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd20;
    end else if (p_Result_222_fu_2688_p4[21] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd21;
    end else if (p_Result_222_fu_2688_p4[22] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd22;
    end else if (p_Result_222_fu_2688_p4[23] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd23;
    end else if (p_Result_222_fu_2688_p4[24] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd24;
    end else if (p_Result_222_fu_2688_p4[25] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd25;
    end else if (p_Result_222_fu_2688_p4[26] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd26;
    end else if (p_Result_222_fu_2688_p4[27] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd27;
    end else if (p_Result_222_fu_2688_p4[28] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd28;
    end else if (p_Result_222_fu_2688_p4[29] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd29;
    end else if (p_Result_222_fu_2688_p4[30] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd30;
    end else if (p_Result_222_fu_2688_p4[31] == 1'b1) begin
        l_13_fu_2698_p3 = 32'd31;
    end else begin
        l_13_fu_2698_p3 = 32'd32;
    end
end


always @ (p_Result_227_fu_2797_p4) begin
    if (p_Result_227_fu_2797_p4[0] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd0;
    end else if (p_Result_227_fu_2797_p4[1] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd1;
    end else if (p_Result_227_fu_2797_p4[2] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd2;
    end else if (p_Result_227_fu_2797_p4[3] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd3;
    end else if (p_Result_227_fu_2797_p4[4] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd4;
    end else if (p_Result_227_fu_2797_p4[5] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd5;
    end else if (p_Result_227_fu_2797_p4[6] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd6;
    end else if (p_Result_227_fu_2797_p4[7] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd7;
    end else if (p_Result_227_fu_2797_p4[8] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd8;
    end else if (p_Result_227_fu_2797_p4[9] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd9;
    end else if (p_Result_227_fu_2797_p4[10] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd10;
    end else if (p_Result_227_fu_2797_p4[11] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd11;
    end else if (p_Result_227_fu_2797_p4[12] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd12;
    end else if (p_Result_227_fu_2797_p4[13] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd13;
    end else if (p_Result_227_fu_2797_p4[14] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd14;
    end else if (p_Result_227_fu_2797_p4[15] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd15;
    end else if (p_Result_227_fu_2797_p4[16] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd16;
    end else if (p_Result_227_fu_2797_p4[17] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd17;
    end else if (p_Result_227_fu_2797_p4[18] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd18;
    end else if (p_Result_227_fu_2797_p4[19] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd19;
    end else if (p_Result_227_fu_2797_p4[20] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd20;
    end else if (p_Result_227_fu_2797_p4[21] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd21;
    end else if (p_Result_227_fu_2797_p4[22] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd22;
    end else if (p_Result_227_fu_2797_p4[23] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd23;
    end else if (p_Result_227_fu_2797_p4[24] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd24;
    end else if (p_Result_227_fu_2797_p4[25] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd25;
    end else if (p_Result_227_fu_2797_p4[26] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd26;
    end else if (p_Result_227_fu_2797_p4[27] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd27;
    end else if (p_Result_227_fu_2797_p4[28] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd28;
    end else if (p_Result_227_fu_2797_p4[29] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd29;
    end else if (p_Result_227_fu_2797_p4[30] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd30;
    end else if (p_Result_227_fu_2797_p4[31] == 1'b1) begin
        l_14_fu_2807_p3 = 32'd31;
    end else begin
        l_14_fu_2807_p3 = 32'd32;
    end
end


always @ (p_Result_232_fu_2850_p4) begin
    if (p_Result_232_fu_2850_p4[0] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd0;
    end else if (p_Result_232_fu_2850_p4[1] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd1;
    end else if (p_Result_232_fu_2850_p4[2] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd2;
    end else if (p_Result_232_fu_2850_p4[3] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd3;
    end else if (p_Result_232_fu_2850_p4[4] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd4;
    end else if (p_Result_232_fu_2850_p4[5] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd5;
    end else if (p_Result_232_fu_2850_p4[6] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd6;
    end else if (p_Result_232_fu_2850_p4[7] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd7;
    end else if (p_Result_232_fu_2850_p4[8] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd8;
    end else if (p_Result_232_fu_2850_p4[9] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd9;
    end else if (p_Result_232_fu_2850_p4[10] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd10;
    end else if (p_Result_232_fu_2850_p4[11] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd11;
    end else if (p_Result_232_fu_2850_p4[12] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd12;
    end else if (p_Result_232_fu_2850_p4[13] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd13;
    end else if (p_Result_232_fu_2850_p4[14] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd14;
    end else if (p_Result_232_fu_2850_p4[15] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd15;
    end else if (p_Result_232_fu_2850_p4[16] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd16;
    end else if (p_Result_232_fu_2850_p4[17] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd17;
    end else if (p_Result_232_fu_2850_p4[18] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd18;
    end else if (p_Result_232_fu_2850_p4[19] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd19;
    end else if (p_Result_232_fu_2850_p4[20] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd20;
    end else if (p_Result_232_fu_2850_p4[21] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd21;
    end else if (p_Result_232_fu_2850_p4[22] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd22;
    end else if (p_Result_232_fu_2850_p4[23] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd23;
    end else if (p_Result_232_fu_2850_p4[24] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd24;
    end else if (p_Result_232_fu_2850_p4[25] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd25;
    end else if (p_Result_232_fu_2850_p4[26] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd26;
    end else if (p_Result_232_fu_2850_p4[27] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd27;
    end else if (p_Result_232_fu_2850_p4[28] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd28;
    end else if (p_Result_232_fu_2850_p4[29] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd29;
    end else if (p_Result_232_fu_2850_p4[30] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd30;
    end else if (p_Result_232_fu_2850_p4[31] == 1'b1) begin
        l_15_fu_2860_p3 = 32'd31;
    end else begin
        l_15_fu_2860_p3 = 32'd32;
    end
end


always @ (p_Result_162_fu_1716_p4) begin
    if (p_Result_162_fu_1716_p4[0] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd0;
    end else if (p_Result_162_fu_1716_p4[1] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd1;
    end else if (p_Result_162_fu_1716_p4[2] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd2;
    end else if (p_Result_162_fu_1716_p4[3] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd3;
    end else if (p_Result_162_fu_1716_p4[4] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd4;
    end else if (p_Result_162_fu_1716_p4[5] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd5;
    end else if (p_Result_162_fu_1716_p4[6] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd6;
    end else if (p_Result_162_fu_1716_p4[7] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd7;
    end else if (p_Result_162_fu_1716_p4[8] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd8;
    end else if (p_Result_162_fu_1716_p4[9] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd9;
    end else if (p_Result_162_fu_1716_p4[10] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd10;
    end else if (p_Result_162_fu_1716_p4[11] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd11;
    end else if (p_Result_162_fu_1716_p4[12] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd12;
    end else if (p_Result_162_fu_1716_p4[13] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd13;
    end else if (p_Result_162_fu_1716_p4[14] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd14;
    end else if (p_Result_162_fu_1716_p4[15] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd15;
    end else if (p_Result_162_fu_1716_p4[16] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd16;
    end else if (p_Result_162_fu_1716_p4[17] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd17;
    end else if (p_Result_162_fu_1716_p4[18] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd18;
    end else if (p_Result_162_fu_1716_p4[19] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd19;
    end else if (p_Result_162_fu_1716_p4[20] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd20;
    end else if (p_Result_162_fu_1716_p4[21] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd21;
    end else if (p_Result_162_fu_1716_p4[22] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd22;
    end else if (p_Result_162_fu_1716_p4[23] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd23;
    end else if (p_Result_162_fu_1716_p4[24] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd24;
    end else if (p_Result_162_fu_1716_p4[25] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd25;
    end else if (p_Result_162_fu_1716_p4[26] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd26;
    end else if (p_Result_162_fu_1716_p4[27] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd27;
    end else if (p_Result_162_fu_1716_p4[28] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd28;
    end else if (p_Result_162_fu_1716_p4[29] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd29;
    end else if (p_Result_162_fu_1716_p4[30] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd30;
    end else if (p_Result_162_fu_1716_p4[31] == 1'b1) begin
        l_1_fu_1726_p3 = 32'd31;
    end else begin
        l_1_fu_1726_p3 = 32'd32;
    end
end


always @ (p_Result_167_fu_1825_p4) begin
    if (p_Result_167_fu_1825_p4[0] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd0;
    end else if (p_Result_167_fu_1825_p4[1] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd1;
    end else if (p_Result_167_fu_1825_p4[2] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd2;
    end else if (p_Result_167_fu_1825_p4[3] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd3;
    end else if (p_Result_167_fu_1825_p4[4] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd4;
    end else if (p_Result_167_fu_1825_p4[5] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd5;
    end else if (p_Result_167_fu_1825_p4[6] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd6;
    end else if (p_Result_167_fu_1825_p4[7] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd7;
    end else if (p_Result_167_fu_1825_p4[8] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd8;
    end else if (p_Result_167_fu_1825_p4[9] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd9;
    end else if (p_Result_167_fu_1825_p4[10] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd10;
    end else if (p_Result_167_fu_1825_p4[11] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd11;
    end else if (p_Result_167_fu_1825_p4[12] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd12;
    end else if (p_Result_167_fu_1825_p4[13] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd13;
    end else if (p_Result_167_fu_1825_p4[14] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd14;
    end else if (p_Result_167_fu_1825_p4[15] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd15;
    end else if (p_Result_167_fu_1825_p4[16] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd16;
    end else if (p_Result_167_fu_1825_p4[17] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd17;
    end else if (p_Result_167_fu_1825_p4[18] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd18;
    end else if (p_Result_167_fu_1825_p4[19] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd19;
    end else if (p_Result_167_fu_1825_p4[20] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd20;
    end else if (p_Result_167_fu_1825_p4[21] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd21;
    end else if (p_Result_167_fu_1825_p4[22] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd22;
    end else if (p_Result_167_fu_1825_p4[23] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd23;
    end else if (p_Result_167_fu_1825_p4[24] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd24;
    end else if (p_Result_167_fu_1825_p4[25] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd25;
    end else if (p_Result_167_fu_1825_p4[26] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd26;
    end else if (p_Result_167_fu_1825_p4[27] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd27;
    end else if (p_Result_167_fu_1825_p4[28] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd28;
    end else if (p_Result_167_fu_1825_p4[29] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd29;
    end else if (p_Result_167_fu_1825_p4[30] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd30;
    end else if (p_Result_167_fu_1825_p4[31] == 1'b1) begin
        l_2_fu_1835_p3 = 32'd31;
    end else begin
        l_2_fu_1835_p3 = 32'd32;
    end
end


always @ (p_Result_172_fu_1878_p4) begin
    if (p_Result_172_fu_1878_p4[0] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd0;
    end else if (p_Result_172_fu_1878_p4[1] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd1;
    end else if (p_Result_172_fu_1878_p4[2] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd2;
    end else if (p_Result_172_fu_1878_p4[3] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd3;
    end else if (p_Result_172_fu_1878_p4[4] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd4;
    end else if (p_Result_172_fu_1878_p4[5] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd5;
    end else if (p_Result_172_fu_1878_p4[6] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd6;
    end else if (p_Result_172_fu_1878_p4[7] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd7;
    end else if (p_Result_172_fu_1878_p4[8] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd8;
    end else if (p_Result_172_fu_1878_p4[9] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd9;
    end else if (p_Result_172_fu_1878_p4[10] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd10;
    end else if (p_Result_172_fu_1878_p4[11] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd11;
    end else if (p_Result_172_fu_1878_p4[12] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd12;
    end else if (p_Result_172_fu_1878_p4[13] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd13;
    end else if (p_Result_172_fu_1878_p4[14] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd14;
    end else if (p_Result_172_fu_1878_p4[15] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd15;
    end else if (p_Result_172_fu_1878_p4[16] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd16;
    end else if (p_Result_172_fu_1878_p4[17] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd17;
    end else if (p_Result_172_fu_1878_p4[18] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd18;
    end else if (p_Result_172_fu_1878_p4[19] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd19;
    end else if (p_Result_172_fu_1878_p4[20] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd20;
    end else if (p_Result_172_fu_1878_p4[21] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd21;
    end else if (p_Result_172_fu_1878_p4[22] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd22;
    end else if (p_Result_172_fu_1878_p4[23] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd23;
    end else if (p_Result_172_fu_1878_p4[24] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd24;
    end else if (p_Result_172_fu_1878_p4[25] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd25;
    end else if (p_Result_172_fu_1878_p4[26] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd26;
    end else if (p_Result_172_fu_1878_p4[27] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd27;
    end else if (p_Result_172_fu_1878_p4[28] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd28;
    end else if (p_Result_172_fu_1878_p4[29] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd29;
    end else if (p_Result_172_fu_1878_p4[30] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd30;
    end else if (p_Result_172_fu_1878_p4[31] == 1'b1) begin
        l_3_fu_1888_p3 = 32'd31;
    end else begin
        l_3_fu_1888_p3 = 32'd32;
    end
end


always @ (p_Result_177_fu_1987_p4) begin
    if (p_Result_177_fu_1987_p4[0] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd0;
    end else if (p_Result_177_fu_1987_p4[1] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd1;
    end else if (p_Result_177_fu_1987_p4[2] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd2;
    end else if (p_Result_177_fu_1987_p4[3] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd3;
    end else if (p_Result_177_fu_1987_p4[4] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd4;
    end else if (p_Result_177_fu_1987_p4[5] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd5;
    end else if (p_Result_177_fu_1987_p4[6] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd6;
    end else if (p_Result_177_fu_1987_p4[7] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd7;
    end else if (p_Result_177_fu_1987_p4[8] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd8;
    end else if (p_Result_177_fu_1987_p4[9] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd9;
    end else if (p_Result_177_fu_1987_p4[10] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd10;
    end else if (p_Result_177_fu_1987_p4[11] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd11;
    end else if (p_Result_177_fu_1987_p4[12] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd12;
    end else if (p_Result_177_fu_1987_p4[13] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd13;
    end else if (p_Result_177_fu_1987_p4[14] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd14;
    end else if (p_Result_177_fu_1987_p4[15] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd15;
    end else if (p_Result_177_fu_1987_p4[16] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd16;
    end else if (p_Result_177_fu_1987_p4[17] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd17;
    end else if (p_Result_177_fu_1987_p4[18] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd18;
    end else if (p_Result_177_fu_1987_p4[19] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd19;
    end else if (p_Result_177_fu_1987_p4[20] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd20;
    end else if (p_Result_177_fu_1987_p4[21] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd21;
    end else if (p_Result_177_fu_1987_p4[22] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd22;
    end else if (p_Result_177_fu_1987_p4[23] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd23;
    end else if (p_Result_177_fu_1987_p4[24] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd24;
    end else if (p_Result_177_fu_1987_p4[25] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd25;
    end else if (p_Result_177_fu_1987_p4[26] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd26;
    end else if (p_Result_177_fu_1987_p4[27] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd27;
    end else if (p_Result_177_fu_1987_p4[28] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd28;
    end else if (p_Result_177_fu_1987_p4[29] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd29;
    end else if (p_Result_177_fu_1987_p4[30] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd30;
    end else if (p_Result_177_fu_1987_p4[31] == 1'b1) begin
        l_4_fu_1997_p3 = 32'd31;
    end else begin
        l_4_fu_1997_p3 = 32'd32;
    end
end


always @ (p_Result_182_fu_2040_p4) begin
    if (p_Result_182_fu_2040_p4[0] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd0;
    end else if (p_Result_182_fu_2040_p4[1] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd1;
    end else if (p_Result_182_fu_2040_p4[2] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd2;
    end else if (p_Result_182_fu_2040_p4[3] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd3;
    end else if (p_Result_182_fu_2040_p4[4] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd4;
    end else if (p_Result_182_fu_2040_p4[5] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd5;
    end else if (p_Result_182_fu_2040_p4[6] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd6;
    end else if (p_Result_182_fu_2040_p4[7] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd7;
    end else if (p_Result_182_fu_2040_p4[8] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd8;
    end else if (p_Result_182_fu_2040_p4[9] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd9;
    end else if (p_Result_182_fu_2040_p4[10] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd10;
    end else if (p_Result_182_fu_2040_p4[11] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd11;
    end else if (p_Result_182_fu_2040_p4[12] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd12;
    end else if (p_Result_182_fu_2040_p4[13] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd13;
    end else if (p_Result_182_fu_2040_p4[14] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd14;
    end else if (p_Result_182_fu_2040_p4[15] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd15;
    end else if (p_Result_182_fu_2040_p4[16] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd16;
    end else if (p_Result_182_fu_2040_p4[17] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd17;
    end else if (p_Result_182_fu_2040_p4[18] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd18;
    end else if (p_Result_182_fu_2040_p4[19] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd19;
    end else if (p_Result_182_fu_2040_p4[20] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd20;
    end else if (p_Result_182_fu_2040_p4[21] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd21;
    end else if (p_Result_182_fu_2040_p4[22] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd22;
    end else if (p_Result_182_fu_2040_p4[23] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd23;
    end else if (p_Result_182_fu_2040_p4[24] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd24;
    end else if (p_Result_182_fu_2040_p4[25] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd25;
    end else if (p_Result_182_fu_2040_p4[26] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd26;
    end else if (p_Result_182_fu_2040_p4[27] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd27;
    end else if (p_Result_182_fu_2040_p4[28] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd28;
    end else if (p_Result_182_fu_2040_p4[29] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd29;
    end else if (p_Result_182_fu_2040_p4[30] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd30;
    end else if (p_Result_182_fu_2040_p4[31] == 1'b1) begin
        l_5_fu_2050_p3 = 32'd31;
    end else begin
        l_5_fu_2050_p3 = 32'd32;
    end
end


always @ (p_Result_187_fu_2149_p4) begin
    if (p_Result_187_fu_2149_p4[0] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd0;
    end else if (p_Result_187_fu_2149_p4[1] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd1;
    end else if (p_Result_187_fu_2149_p4[2] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd2;
    end else if (p_Result_187_fu_2149_p4[3] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd3;
    end else if (p_Result_187_fu_2149_p4[4] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd4;
    end else if (p_Result_187_fu_2149_p4[5] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd5;
    end else if (p_Result_187_fu_2149_p4[6] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd6;
    end else if (p_Result_187_fu_2149_p4[7] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd7;
    end else if (p_Result_187_fu_2149_p4[8] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd8;
    end else if (p_Result_187_fu_2149_p4[9] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd9;
    end else if (p_Result_187_fu_2149_p4[10] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd10;
    end else if (p_Result_187_fu_2149_p4[11] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd11;
    end else if (p_Result_187_fu_2149_p4[12] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd12;
    end else if (p_Result_187_fu_2149_p4[13] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd13;
    end else if (p_Result_187_fu_2149_p4[14] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd14;
    end else if (p_Result_187_fu_2149_p4[15] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd15;
    end else if (p_Result_187_fu_2149_p4[16] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd16;
    end else if (p_Result_187_fu_2149_p4[17] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd17;
    end else if (p_Result_187_fu_2149_p4[18] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd18;
    end else if (p_Result_187_fu_2149_p4[19] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd19;
    end else if (p_Result_187_fu_2149_p4[20] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd20;
    end else if (p_Result_187_fu_2149_p4[21] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd21;
    end else if (p_Result_187_fu_2149_p4[22] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd22;
    end else if (p_Result_187_fu_2149_p4[23] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd23;
    end else if (p_Result_187_fu_2149_p4[24] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd24;
    end else if (p_Result_187_fu_2149_p4[25] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd25;
    end else if (p_Result_187_fu_2149_p4[26] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd26;
    end else if (p_Result_187_fu_2149_p4[27] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd27;
    end else if (p_Result_187_fu_2149_p4[28] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd28;
    end else if (p_Result_187_fu_2149_p4[29] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd29;
    end else if (p_Result_187_fu_2149_p4[30] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd30;
    end else if (p_Result_187_fu_2149_p4[31] == 1'b1) begin
        l_6_fu_2159_p3 = 32'd31;
    end else begin
        l_6_fu_2159_p3 = 32'd32;
    end
end


always @ (p_Result_192_fu_2202_p4) begin
    if (p_Result_192_fu_2202_p4[0] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd0;
    end else if (p_Result_192_fu_2202_p4[1] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd1;
    end else if (p_Result_192_fu_2202_p4[2] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd2;
    end else if (p_Result_192_fu_2202_p4[3] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd3;
    end else if (p_Result_192_fu_2202_p4[4] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd4;
    end else if (p_Result_192_fu_2202_p4[5] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd5;
    end else if (p_Result_192_fu_2202_p4[6] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd6;
    end else if (p_Result_192_fu_2202_p4[7] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd7;
    end else if (p_Result_192_fu_2202_p4[8] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd8;
    end else if (p_Result_192_fu_2202_p4[9] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd9;
    end else if (p_Result_192_fu_2202_p4[10] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd10;
    end else if (p_Result_192_fu_2202_p4[11] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd11;
    end else if (p_Result_192_fu_2202_p4[12] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd12;
    end else if (p_Result_192_fu_2202_p4[13] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd13;
    end else if (p_Result_192_fu_2202_p4[14] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd14;
    end else if (p_Result_192_fu_2202_p4[15] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd15;
    end else if (p_Result_192_fu_2202_p4[16] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd16;
    end else if (p_Result_192_fu_2202_p4[17] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd17;
    end else if (p_Result_192_fu_2202_p4[18] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd18;
    end else if (p_Result_192_fu_2202_p4[19] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd19;
    end else if (p_Result_192_fu_2202_p4[20] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd20;
    end else if (p_Result_192_fu_2202_p4[21] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd21;
    end else if (p_Result_192_fu_2202_p4[22] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd22;
    end else if (p_Result_192_fu_2202_p4[23] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd23;
    end else if (p_Result_192_fu_2202_p4[24] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd24;
    end else if (p_Result_192_fu_2202_p4[25] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd25;
    end else if (p_Result_192_fu_2202_p4[26] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd26;
    end else if (p_Result_192_fu_2202_p4[27] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd27;
    end else if (p_Result_192_fu_2202_p4[28] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd28;
    end else if (p_Result_192_fu_2202_p4[29] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd29;
    end else if (p_Result_192_fu_2202_p4[30] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd30;
    end else if (p_Result_192_fu_2202_p4[31] == 1'b1) begin
        l_7_fu_2212_p3 = 32'd31;
    end else begin
        l_7_fu_2212_p3 = 32'd32;
    end
end


always @ (p_Result_197_fu_2311_p4) begin
    if (p_Result_197_fu_2311_p4[0] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd0;
    end else if (p_Result_197_fu_2311_p4[1] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd1;
    end else if (p_Result_197_fu_2311_p4[2] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd2;
    end else if (p_Result_197_fu_2311_p4[3] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd3;
    end else if (p_Result_197_fu_2311_p4[4] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd4;
    end else if (p_Result_197_fu_2311_p4[5] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd5;
    end else if (p_Result_197_fu_2311_p4[6] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd6;
    end else if (p_Result_197_fu_2311_p4[7] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd7;
    end else if (p_Result_197_fu_2311_p4[8] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd8;
    end else if (p_Result_197_fu_2311_p4[9] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd9;
    end else if (p_Result_197_fu_2311_p4[10] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd10;
    end else if (p_Result_197_fu_2311_p4[11] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd11;
    end else if (p_Result_197_fu_2311_p4[12] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd12;
    end else if (p_Result_197_fu_2311_p4[13] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd13;
    end else if (p_Result_197_fu_2311_p4[14] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd14;
    end else if (p_Result_197_fu_2311_p4[15] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd15;
    end else if (p_Result_197_fu_2311_p4[16] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd16;
    end else if (p_Result_197_fu_2311_p4[17] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd17;
    end else if (p_Result_197_fu_2311_p4[18] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd18;
    end else if (p_Result_197_fu_2311_p4[19] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd19;
    end else if (p_Result_197_fu_2311_p4[20] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd20;
    end else if (p_Result_197_fu_2311_p4[21] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd21;
    end else if (p_Result_197_fu_2311_p4[22] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd22;
    end else if (p_Result_197_fu_2311_p4[23] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd23;
    end else if (p_Result_197_fu_2311_p4[24] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd24;
    end else if (p_Result_197_fu_2311_p4[25] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd25;
    end else if (p_Result_197_fu_2311_p4[26] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd26;
    end else if (p_Result_197_fu_2311_p4[27] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd27;
    end else if (p_Result_197_fu_2311_p4[28] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd28;
    end else if (p_Result_197_fu_2311_p4[29] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd29;
    end else if (p_Result_197_fu_2311_p4[30] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd30;
    end else if (p_Result_197_fu_2311_p4[31] == 1'b1) begin
        l_8_fu_2321_p3 = 32'd31;
    end else begin
        l_8_fu_2321_p3 = 32'd32;
    end
end


always @ (p_Result_202_fu_2364_p4) begin
    if (p_Result_202_fu_2364_p4[0] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd0;
    end else if (p_Result_202_fu_2364_p4[1] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd1;
    end else if (p_Result_202_fu_2364_p4[2] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd2;
    end else if (p_Result_202_fu_2364_p4[3] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd3;
    end else if (p_Result_202_fu_2364_p4[4] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd4;
    end else if (p_Result_202_fu_2364_p4[5] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd5;
    end else if (p_Result_202_fu_2364_p4[6] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd6;
    end else if (p_Result_202_fu_2364_p4[7] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd7;
    end else if (p_Result_202_fu_2364_p4[8] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd8;
    end else if (p_Result_202_fu_2364_p4[9] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd9;
    end else if (p_Result_202_fu_2364_p4[10] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd10;
    end else if (p_Result_202_fu_2364_p4[11] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd11;
    end else if (p_Result_202_fu_2364_p4[12] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd12;
    end else if (p_Result_202_fu_2364_p4[13] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd13;
    end else if (p_Result_202_fu_2364_p4[14] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd14;
    end else if (p_Result_202_fu_2364_p4[15] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd15;
    end else if (p_Result_202_fu_2364_p4[16] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd16;
    end else if (p_Result_202_fu_2364_p4[17] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd17;
    end else if (p_Result_202_fu_2364_p4[18] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd18;
    end else if (p_Result_202_fu_2364_p4[19] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd19;
    end else if (p_Result_202_fu_2364_p4[20] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd20;
    end else if (p_Result_202_fu_2364_p4[21] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd21;
    end else if (p_Result_202_fu_2364_p4[22] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd22;
    end else if (p_Result_202_fu_2364_p4[23] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd23;
    end else if (p_Result_202_fu_2364_p4[24] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd24;
    end else if (p_Result_202_fu_2364_p4[25] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd25;
    end else if (p_Result_202_fu_2364_p4[26] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd26;
    end else if (p_Result_202_fu_2364_p4[27] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd27;
    end else if (p_Result_202_fu_2364_p4[28] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd28;
    end else if (p_Result_202_fu_2364_p4[29] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd29;
    end else if (p_Result_202_fu_2364_p4[30] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd30;
    end else if (p_Result_202_fu_2364_p4[31] == 1'b1) begin
        l_9_fu_2374_p3 = 32'd31;
    end else begin
        l_9_fu_2374_p3 = 32'd32;
    end
end


always @ (p_Result_157_fu_1663_p4) begin
    if (p_Result_157_fu_1663_p4[0] == 1'b1) begin
        l_fu_1673_p3 = 32'd0;
    end else if (p_Result_157_fu_1663_p4[1] == 1'b1) begin
        l_fu_1673_p3 = 32'd1;
    end else if (p_Result_157_fu_1663_p4[2] == 1'b1) begin
        l_fu_1673_p3 = 32'd2;
    end else if (p_Result_157_fu_1663_p4[3] == 1'b1) begin
        l_fu_1673_p3 = 32'd3;
    end else if (p_Result_157_fu_1663_p4[4] == 1'b1) begin
        l_fu_1673_p3 = 32'd4;
    end else if (p_Result_157_fu_1663_p4[5] == 1'b1) begin
        l_fu_1673_p3 = 32'd5;
    end else if (p_Result_157_fu_1663_p4[6] == 1'b1) begin
        l_fu_1673_p3 = 32'd6;
    end else if (p_Result_157_fu_1663_p4[7] == 1'b1) begin
        l_fu_1673_p3 = 32'd7;
    end else if (p_Result_157_fu_1663_p4[8] == 1'b1) begin
        l_fu_1673_p3 = 32'd8;
    end else if (p_Result_157_fu_1663_p4[9] == 1'b1) begin
        l_fu_1673_p3 = 32'd9;
    end else if (p_Result_157_fu_1663_p4[10] == 1'b1) begin
        l_fu_1673_p3 = 32'd10;
    end else if (p_Result_157_fu_1663_p4[11] == 1'b1) begin
        l_fu_1673_p3 = 32'd11;
    end else if (p_Result_157_fu_1663_p4[12] == 1'b1) begin
        l_fu_1673_p3 = 32'd12;
    end else if (p_Result_157_fu_1663_p4[13] == 1'b1) begin
        l_fu_1673_p3 = 32'd13;
    end else if (p_Result_157_fu_1663_p4[14] == 1'b1) begin
        l_fu_1673_p3 = 32'd14;
    end else if (p_Result_157_fu_1663_p4[15] == 1'b1) begin
        l_fu_1673_p3 = 32'd15;
    end else if (p_Result_157_fu_1663_p4[16] == 1'b1) begin
        l_fu_1673_p3 = 32'd16;
    end else if (p_Result_157_fu_1663_p4[17] == 1'b1) begin
        l_fu_1673_p3 = 32'd17;
    end else if (p_Result_157_fu_1663_p4[18] == 1'b1) begin
        l_fu_1673_p3 = 32'd18;
    end else if (p_Result_157_fu_1663_p4[19] == 1'b1) begin
        l_fu_1673_p3 = 32'd19;
    end else if (p_Result_157_fu_1663_p4[20] == 1'b1) begin
        l_fu_1673_p3 = 32'd20;
    end else if (p_Result_157_fu_1663_p4[21] == 1'b1) begin
        l_fu_1673_p3 = 32'd21;
    end else if (p_Result_157_fu_1663_p4[22] == 1'b1) begin
        l_fu_1673_p3 = 32'd22;
    end else if (p_Result_157_fu_1663_p4[23] == 1'b1) begin
        l_fu_1673_p3 = 32'd23;
    end else if (p_Result_157_fu_1663_p4[24] == 1'b1) begin
        l_fu_1673_p3 = 32'd24;
    end else if (p_Result_157_fu_1663_p4[25] == 1'b1) begin
        l_fu_1673_p3 = 32'd25;
    end else if (p_Result_157_fu_1663_p4[26] == 1'b1) begin
        l_fu_1673_p3 = 32'd26;
    end else if (p_Result_157_fu_1663_p4[27] == 1'b1) begin
        l_fu_1673_p3 = 32'd27;
    end else if (p_Result_157_fu_1663_p4[28] == 1'b1) begin
        l_fu_1673_p3 = 32'd28;
    end else if (p_Result_157_fu_1663_p4[29] == 1'b1) begin
        l_fu_1673_p3 = 32'd29;
    end else if (p_Result_157_fu_1663_p4[30] == 1'b1) begin
        l_fu_1673_p3 = 32'd30;
    end else if (p_Result_157_fu_1663_p4[31] == 1'b1) begin
        l_fu_1673_p3 = 32'd31;
    end else begin
        l_fu_1673_p3 = 32'd32;
    end
end

assign lsb_index_10_fu_3978_p2 = ($signed(sub_ln1145_10_reg_10388) + $signed(32'd4294967272));

assign lsb_index_11_fu_4083_p2 = ($signed(sub_ln1145_11_reg_10413) + $signed(32'd4294967272));

assign lsb_index_12_fu_4188_p2 = ($signed(sub_ln1145_12_reg_10445) + $signed(32'd4294967272));

assign lsb_index_13_fu_4293_p2 = ($signed(sub_ln1145_13_reg_10470) + $signed(32'd4294967272));

assign lsb_index_14_fu_4398_p2 = ($signed(sub_ln1145_14_reg_10502) + $signed(32'd4294967272));

assign lsb_index_15_fu_4503_p2 = ($signed(sub_ln1145_15_reg_10527) + $signed(32'd4294967272));

assign lsb_index_1_fu_3033_p2 = ($signed(sub_ln1145_1_reg_10128) + $signed(32'd4294967272));

assign lsb_index_2_fu_3138_p2 = ($signed(sub_ln1145_2_reg_10160) + $signed(32'd4294967272));

assign lsb_index_3_fu_3243_p2 = ($signed(sub_ln1145_3_reg_10185) + $signed(32'd4294967272));

assign lsb_index_4_fu_3348_p2 = ($signed(sub_ln1145_4_reg_10217) + $signed(32'd4294967272));

assign lsb_index_5_fu_3453_p2 = ($signed(sub_ln1145_5_reg_10242) + $signed(32'd4294967272));

assign lsb_index_6_fu_3558_p2 = ($signed(sub_ln1145_6_reg_10274) + $signed(32'd4294967272));

assign lsb_index_7_fu_3663_p2 = ($signed(sub_ln1145_7_reg_10299) + $signed(32'd4294967272));

assign lsb_index_8_fu_3768_p2 = ($signed(sub_ln1145_8_reg_10331) + $signed(32'd4294967272));

assign lsb_index_9_fu_3873_p2 = ($signed(sub_ln1145_9_reg_10356) + $signed(32'd4294967272));

assign lsb_index_fu_2928_p2 = ($signed(sub_ln1145_reg_10103) + $signed(32'd4294967272));

assign lshr_ln1148_10_fu_4012_p2 = 32'd4294967295 >> zext_ln1148_10_fu_4008_p1;

assign lshr_ln1148_11_fu_4117_p2 = 32'd4294967295 >> zext_ln1148_11_fu_4113_p1;

assign lshr_ln1148_12_fu_4222_p2 = 32'd4294967295 >> zext_ln1148_12_fu_4218_p1;

assign lshr_ln1148_13_fu_4327_p2 = 32'd4294967295 >> zext_ln1148_13_fu_4323_p1;

assign lshr_ln1148_14_fu_4432_p2 = 32'd4294967295 >> zext_ln1148_14_fu_4428_p1;

assign lshr_ln1148_15_fu_4537_p2 = 32'd4294967295 >> zext_ln1148_15_fu_4533_p1;

assign lshr_ln1148_1_fu_3067_p2 = 32'd4294967295 >> zext_ln1148_1_fu_3063_p1;

assign lshr_ln1148_2_fu_3172_p2 = 32'd4294967295 >> zext_ln1148_2_fu_3168_p1;

assign lshr_ln1148_3_fu_3277_p2 = 32'd4294967295 >> zext_ln1148_3_fu_3273_p1;

assign lshr_ln1148_4_fu_3382_p2 = 32'd4294967295 >> zext_ln1148_4_fu_3378_p1;

assign lshr_ln1148_5_fu_3487_p2 = 32'd4294967295 >> zext_ln1148_5_fu_3483_p1;

assign lshr_ln1148_6_fu_3592_p2 = 32'd4294967295 >> zext_ln1148_6_fu_3588_p1;

assign lshr_ln1148_7_fu_3697_p2 = 32'd4294967295 >> zext_ln1148_7_fu_3693_p1;

assign lshr_ln1148_8_fu_3802_p2 = 32'd4294967295 >> zext_ln1148_8_fu_3798_p1;

assign lshr_ln1148_9_fu_3907_p2 = 32'd4294967295 >> zext_ln1148_9_fu_3903_p1;

assign lshr_ln1148_fu_2962_p2 = 32'd4294967295 >> zext_ln1148_fu_2958_p1;

assign lshr_ln1159_10_fu_4077_p2 = zext_ln1158_10_fu_4044_p1 >> zext_ln1159_10_fu_4073_p1;

assign lshr_ln1159_11_fu_4182_p2 = zext_ln1158_11_fu_4149_p1 >> zext_ln1159_11_fu_4178_p1;

assign lshr_ln1159_12_fu_4287_p2 = zext_ln1158_12_fu_4254_p1 >> zext_ln1159_12_fu_4283_p1;

assign lshr_ln1159_13_fu_4392_p2 = zext_ln1158_13_fu_4359_p1 >> zext_ln1159_13_fu_4388_p1;

assign lshr_ln1159_14_fu_4497_p2 = zext_ln1158_14_fu_4464_p1 >> zext_ln1159_14_fu_4493_p1;

assign lshr_ln1159_15_fu_4602_p2 = zext_ln1158_15_fu_4569_p1 >> zext_ln1159_15_fu_4598_p1;

assign lshr_ln1159_1_fu_3132_p2 = zext_ln1158_1_fu_3099_p1 >> zext_ln1159_1_fu_3128_p1;

assign lshr_ln1159_2_fu_3237_p2 = zext_ln1158_2_fu_3204_p1 >> zext_ln1159_2_fu_3233_p1;

assign lshr_ln1159_3_fu_3342_p2 = zext_ln1158_3_fu_3309_p1 >> zext_ln1159_3_fu_3338_p1;

assign lshr_ln1159_4_fu_3447_p2 = zext_ln1158_4_fu_3414_p1 >> zext_ln1159_4_fu_3443_p1;

assign lshr_ln1159_5_fu_3552_p2 = zext_ln1158_5_fu_3519_p1 >> zext_ln1159_5_fu_3548_p1;

assign lshr_ln1159_6_fu_3657_p2 = zext_ln1158_6_fu_3624_p1 >> zext_ln1159_6_fu_3653_p1;

assign lshr_ln1159_7_fu_3762_p2 = zext_ln1158_7_fu_3729_p1 >> zext_ln1159_7_fu_3758_p1;

assign lshr_ln1159_8_fu_3867_p2 = zext_ln1158_8_fu_3834_p1 >> zext_ln1159_8_fu_3863_p1;

assign lshr_ln1159_9_fu_3972_p2 = zext_ln1158_9_fu_3939_p1 >> zext_ln1159_9_fu_3968_p1;

assign lshr_ln1159_fu_3027_p2 = zext_ln1158_fu_2994_p1 >> zext_ln1159_fu_3023_p1;

assign m_100_fu_5600_p4 = {{m_69_fu_5594_p2[63:1]}};

assign m_101_fu_5688_p4 = {{m_74_fu_5682_p2[63:1]}};

assign m_102_fu_5776_p4 = {{m_79_fu_5770_p2[63:1]}};

assign m_103_fu_5864_p4 = {{m_83_fu_5858_p2[63:1]}};

assign m_104_fu_5952_p4 = {{m_87_fu_5946_p2[63:1]}};

assign m_18_fu_4802_p2 = (ap_phi_reg_pp0_iter2_m_11_reg_370 + zext_ln1162_2_fu_4798_p1);

assign m_24_fu_4890_p2 = (ap_phi_reg_pp0_iter2_m_16_reg_401 + zext_ln1162_3_fu_4886_p1);

assign m_30_fu_4978_p2 = (ap_phi_reg_pp0_iter2_m_21_reg_432 + zext_ln1162_4_fu_4974_p1);

assign m_38_fu_5066_p2 = (ap_phi_reg_pp0_iter2_m_26_reg_463 + zext_ln1162_5_fu_5062_p1);

assign m_44_fu_5154_p2 = (ap_phi_reg_pp0_iter2_m_31_reg_494 + zext_ln1162_6_fu_5150_p1);

assign m_49_fu_5242_p2 = (ap_phi_reg_pp0_iter2_m_36_reg_525 + zext_ln1162_7_fu_5238_p1);

assign m_4_fu_4626_p2 = (ap_phi_reg_pp0_iter2_m_1_reg_308 + zext_ln1162_fu_4622_p1);

assign m_54_fu_5330_p2 = (ap_phi_reg_pp0_iter2_m_41_reg_556 + zext_ln1162_8_fu_5326_p1);

assign m_59_fu_5418_p2 = (ap_phi_reg_pp0_iter2_m_46_reg_587 + zext_ln1162_9_fu_5414_p1);

assign m_64_fu_5506_p2 = (ap_phi_reg_pp0_iter2_m_51_reg_618 + zext_ln1162_10_fu_5502_p1);

assign m_69_fu_5594_p2 = (ap_phi_reg_pp0_iter2_m_56_reg_649 + zext_ln1162_11_fu_5590_p1);

assign m_74_fu_5682_p2 = (ap_phi_reg_pp0_iter2_m_61_reg_680 + zext_ln1162_12_fu_5678_p1);

assign m_79_fu_5770_p2 = (ap_phi_reg_pp0_iter2_m_66_reg_711 + zext_ln1162_13_fu_5766_p1);

assign m_83_fu_5858_p2 = (ap_phi_reg_pp0_iter2_m_71_reg_742 + zext_ln1162_14_fu_5854_p1);

assign m_87_fu_5946_p2 = (ap_phi_reg_pp0_iter2_m_76_reg_773 + zext_ln1162_15_fu_5942_p1);

assign m_90_fu_4632_p4 = {{m_4_fu_4626_p2[63:1]}};

assign m_91_fu_4808_p4 = {{m_18_fu_4802_p2[63:1]}};

assign m_92_fu_4896_p4 = {{m_24_fu_4890_p2[63:1]}};

assign m_93_fu_4984_p4 = {{m_30_fu_4978_p2[63:1]}};

assign m_94_fu_5072_p4 = {{m_38_fu_5066_p2[63:1]}};

assign m_95_fu_5160_p4 = {{m_44_fu_5154_p2[63:1]}};

assign m_96_fu_5248_p4 = {{m_49_fu_5242_p2[63:1]}};

assign m_97_fu_5336_p4 = {{m_54_fu_5330_p2[63:1]}};

assign m_98_fu_5424_p4 = {{m_59_fu_5418_p2[63:1]}};

assign m_99_fu_5512_p4 = {{m_64_fu_5506_p2[63:1]}};

assign m_9_fu_4714_p2 = (ap_phi_reg_pp0_iter2_m_6_reg_339 + zext_ln1162_1_fu_4710_p1);

assign m_fu_4720_p4 = {{m_9_fu_4714_p2[63:1]}};

assign man_V_10_fu_6926_p2 = (54'd0 - zext_ln604_3_fu_6922_p1);

assign man_V_11_fu_6932_p3 = ((p_Result_174_reg_11368[0:0] == 1'b1) ? man_V_10_fu_6926_p2 : zext_ln604_3_fu_6922_p1);

assign man_V_13_fu_7006_p2 = (54'd0 - zext_ln604_4_fu_7002_p1);

assign man_V_14_fu_7012_p3 = ((p_Result_179_reg_11388[0:0] == 1'b1) ? man_V_13_fu_7006_p2 : zext_ln604_4_fu_7002_p1);

assign man_V_16_fu_7086_p2 = (54'd0 - zext_ln604_5_fu_7082_p1);

assign man_V_17_fu_7092_p3 = ((p_Result_184_reg_11408[0:0] == 1'b1) ? man_V_16_fu_7086_p2 : zext_ln604_5_fu_7082_p1);

assign man_V_19_fu_7166_p2 = (54'd0 - zext_ln604_6_fu_7162_p1);

assign man_V_1_fu_6686_p2 = (54'd0 - zext_ln604_fu_6682_p1);

assign man_V_20_fu_7172_p3 = ((p_Result_189_reg_11428[0:0] == 1'b1) ? man_V_19_fu_7166_p2 : zext_ln604_6_fu_7162_p1);

assign man_V_22_fu_7246_p2 = (54'd0 - zext_ln604_7_fu_7242_p1);

assign man_V_23_fu_7252_p3 = ((p_Result_194_reg_11448[0:0] == 1'b1) ? man_V_22_fu_7246_p2 : zext_ln604_7_fu_7242_p1);

assign man_V_25_fu_7326_p2 = (54'd0 - zext_ln604_8_fu_7322_p1);

assign man_V_26_fu_7332_p3 = ((p_Result_199_reg_11468[0:0] == 1'b1) ? man_V_25_fu_7326_p2 : zext_ln604_8_fu_7322_p1);

assign man_V_28_fu_7406_p2 = (54'd0 - zext_ln604_9_fu_7402_p1);

assign man_V_29_fu_7412_p3 = ((p_Result_204_reg_11488[0:0] == 1'b1) ? man_V_28_fu_7406_p2 : zext_ln604_9_fu_7402_p1);

assign man_V_2_fu_6692_p3 = ((p_Result_159_reg_11308[0:0] == 1'b1) ? man_V_1_fu_6686_p2 : zext_ln604_fu_6682_p1);

assign man_V_31_fu_7486_p2 = (54'd0 - zext_ln604_10_fu_7482_p1);

assign man_V_32_fu_7492_p3 = ((p_Result_209_reg_11508[0:0] == 1'b1) ? man_V_31_fu_7486_p2 : zext_ln604_10_fu_7482_p1);

assign man_V_34_fu_7566_p2 = (54'd0 - zext_ln604_11_fu_7562_p1);

assign man_V_35_fu_7572_p3 = ((p_Result_214_reg_11528[0:0] == 1'b1) ? man_V_34_fu_7566_p2 : zext_ln604_11_fu_7562_p1);

assign man_V_37_fu_7646_p2 = (54'd0 - zext_ln604_12_fu_7642_p1);

assign man_V_38_fu_7652_p3 = ((p_Result_219_reg_11548[0:0] == 1'b1) ? man_V_37_fu_7646_p2 : zext_ln604_12_fu_7642_p1);

assign man_V_40_fu_7726_p2 = (54'd0 - zext_ln604_13_fu_7722_p1);

assign man_V_41_fu_7732_p3 = ((p_Result_224_reg_11568[0:0] == 1'b1) ? man_V_40_fu_7726_p2 : zext_ln604_13_fu_7722_p1);

assign man_V_43_fu_7806_p2 = (54'd0 - zext_ln604_14_fu_7802_p1);

assign man_V_44_fu_7812_p3 = ((p_Result_229_reg_11588[0:0] == 1'b1) ? man_V_43_fu_7806_p2 : zext_ln604_14_fu_7802_p1);

assign man_V_46_fu_7886_p2 = (54'd0 - zext_ln604_15_fu_7882_p1);

assign man_V_47_fu_7892_p3 = ((p_Result_234_reg_11608[0:0] == 1'b1) ? man_V_46_fu_7886_p2 : zext_ln604_15_fu_7882_p1);

assign man_V_4_fu_6766_p2 = (54'd0 - zext_ln604_1_fu_6762_p1);

assign man_V_5_fu_6772_p3 = ((p_Result_164_reg_11328[0:0] == 1'b1) ? man_V_4_fu_6766_p2 : zext_ln604_1_fu_6762_p1);

assign man_V_7_fu_6846_p2 = (54'd0 - zext_ln604_2_fu_6842_p1);

assign man_V_8_fu_6852_p3 = ((p_Result_169_reg_11348[0:0] == 1'b1) ? man_V_7_fu_6846_p2 : zext_ln604_2_fu_6842_p1);

assign mix_data_in_sample_M_real_V_10_fu_9366_p4 = {{data_in_dout[111:96]}};

assign mix_data_in_sample_M_real_V_11_fu_9386_p4 = {{data_in_dout[143:128]}};

assign mix_data_in_sample_M_real_V_12_fu_9406_p4 = {{data_in_dout[175:160]}};

assign mix_data_in_sample_M_real_V_13_fu_9426_p4 = {{data_in_dout[207:192]}};

assign mix_data_in_sample_M_real_V_14_fu_9446_p4 = {{data_in_dout[239:224]}};

assign mix_data_in_sample_M_real_V_8_fu_9326_p4 = {{data_in_dout[47:32]}};

assign mix_data_in_sample_M_real_V_9_fu_9346_p4 = {{data_in_dout[79:64]}};

assign mix_data_in_sample_M_real_V_fu_9312_p1 = data_in_dout[15:0];

assign or_ln1150_10_fu_5582_p3 = {{1'd0}, {or_ln1150_25_fu_5576_p2}};

assign or_ln1150_11_fu_5670_p3 = {{1'd0}, {or_ln1150_26_fu_5664_p2}};

assign or_ln1150_12_fu_5758_p3 = {{1'd0}, {or_ln1150_27_fu_5752_p2}};

assign or_ln1150_13_fu_5846_p3 = {{1'd0}, {or_ln1150_28_fu_5840_p2}};

assign or_ln1150_14_fu_5934_p3 = {{1'd0}, {or_ln1150_29_fu_5928_p2}};

assign or_ln1150_15_fu_4608_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_reg_297 | ap_phi_reg_pp0_iter2_a_reg_286);

assign or_ln1150_16_fu_4784_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_2_reg_359 | ap_phi_reg_pp0_iter2_a_2_reg_348);

assign or_ln1150_17_fu_4872_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_3_reg_390 | ap_phi_reg_pp0_iter2_a_3_reg_379);

assign or_ln1150_18_fu_4960_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_4_reg_421 | ap_phi_reg_pp0_iter2_a_4_reg_410);

assign or_ln1150_19_fu_5048_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_5_reg_452 | ap_phi_reg_pp0_iter2_a_5_reg_441);

assign or_ln1150_1_fu_4702_p3 = {{1'd0}, {or_ln1150_fu_4696_p2}};

assign or_ln1150_20_fu_5136_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_6_reg_483 | ap_phi_reg_pp0_iter2_a_6_reg_472);

assign or_ln1150_21_fu_5224_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_7_reg_514 | ap_phi_reg_pp0_iter2_a_7_reg_503);

assign or_ln1150_22_fu_5312_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_8_reg_545 | ap_phi_reg_pp0_iter2_a_8_reg_534);

assign or_ln1150_23_fu_5400_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_9_reg_576 | ap_phi_reg_pp0_iter2_a_9_reg_565);

assign or_ln1150_24_fu_5488_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_10_reg_607 | ap_phi_reg_pp0_iter2_a_10_reg_596);

assign or_ln1150_25_fu_5576_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_11_reg_638 | ap_phi_reg_pp0_iter2_a_11_reg_627);

assign or_ln1150_26_fu_5664_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_12_reg_669 | ap_phi_reg_pp0_iter2_a_12_reg_658);

assign or_ln1150_27_fu_5752_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_13_reg_700 | ap_phi_reg_pp0_iter2_a_13_reg_689);

assign or_ln1150_28_fu_5840_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_14_reg_731 | ap_phi_reg_pp0_iter2_a_14_reg_720);

assign or_ln1150_29_fu_5928_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_15_reg_762 | ap_phi_reg_pp0_iter2_a_15_reg_751);

assign or_ln1150_2_fu_4790_p3 = {{1'd0}, {or_ln1150_16_fu_4784_p2}};

assign or_ln1150_3_fu_4878_p3 = {{1'd0}, {or_ln1150_17_fu_4872_p2}};

assign or_ln1150_4_fu_4966_p3 = {{1'd0}, {or_ln1150_18_fu_4960_p2}};

assign or_ln1150_5_fu_5054_p3 = {{1'd0}, {or_ln1150_19_fu_5048_p2}};

assign or_ln1150_6_fu_5142_p3 = {{1'd0}, {or_ln1150_20_fu_5136_p2}};

assign or_ln1150_7_fu_5230_p3 = {{1'd0}, {or_ln1150_21_fu_5224_p2}};

assign or_ln1150_8_fu_5318_p3 = {{1'd0}, {or_ln1150_22_fu_5312_p2}};

assign or_ln1150_9_fu_5406_p3 = {{1'd0}, {or_ln1150_23_fu_5400_p2}};

assign or_ln1150_fu_4696_p2 = (ap_phi_reg_pp0_iter2_phi_ln1150_1_reg_328 | ap_phi_reg_pp0_iter2_a_1_reg_317);

assign or_ln1150_s_fu_5494_p3 = {{1'd0}, {or_ln1150_24_fu_5488_p2}};

assign or_ln174_s_fu_9730_p17 = {{{{{{{{{{{{{{{{trunc_ln864_3_fu_9721_p4}, {p_r_V_7_fu_9712_p4}}, {trunc_ln864_1_fu_9703_p4}}, {p_r_V_6_fu_9694_p4}}, {trunc_ln864_s_fu_9685_p4}}, {p_r_V_5_fu_9676_p4}}, {trunc_ln864_8_fu_9667_p4}}, {p_r_V_4_fu_9658_p4}}, {trunc_ln864_6_fu_9649_p4}}, {p_r_V_3_fu_9640_p4}}, {trunc_ln864_4_fu_9631_p4}}, {p_r_V_2_fu_9622_p4}}, {trunc_ln864_2_fu_9613_p4}}, {p_r_V_1_fu_9604_p4}}, {trunc_ln9_fu_9595_p4}}, {p_r_V_fu_9586_p4}};

assign or_ln_fu_4614_p3 = {{1'd0}, {or_ln1150_15_fu_4608_p2}};

assign p_Result_102_fu_3913_p2 = (tmp_V_42_reg_10349 & lshr_ln1148_9_fu_3907_p2);

assign p_Result_103_fu_3932_p3 = tmp_V_42_reg_10349[lsb_index_9_fu_3873_p2];

assign p_Result_104_fu_5438_p3 = m_59_fu_5418_p2[32'd25];

assign p_Result_110_fu_4018_p2 = (tmp_V_43_reg_10381 & lshr_ln1148_10_fu_4012_p2);

assign p_Result_111_fu_4037_p3 = tmp_V_43_reg_10381[lsb_index_10_fu_3978_p2];

assign p_Result_112_fu_5526_p3 = m_64_fu_5506_p2[32'd25];

assign p_Result_118_fu_4123_p2 = (tmp_V_44_reg_10406 & lshr_ln1148_11_fu_4117_p2);

assign p_Result_119_fu_4142_p3 = tmp_V_44_reg_10406[lsb_index_11_fu_4083_p2];

assign p_Result_120_fu_5614_p3 = m_69_fu_5594_p2[32'd25];

assign p_Result_126_fu_4228_p2 = (tmp_V_45_reg_10438 & lshr_ln1148_12_fu_4222_p2);

assign p_Result_127_fu_4247_p3 = tmp_V_45_reg_10438[lsb_index_12_fu_4188_p2];

assign p_Result_128_fu_5702_p3 = m_74_fu_5682_p2[32'd25];

assign p_Result_134_fu_4333_p2 = (tmp_V_46_reg_10463 & lshr_ln1148_13_fu_4327_p2);

assign p_Result_135_fu_4352_p3 = tmp_V_46_reg_10463[lsb_index_13_fu_4293_p2];

assign p_Result_136_fu_5790_p3 = m_79_fu_5770_p2[32'd25];

assign p_Result_142_fu_4438_p2 = (tmp_V_47_reg_10495 & lshr_ln1148_14_fu_4432_p2);

assign p_Result_143_fu_4457_p3 = tmp_V_47_reg_10495[lsb_index_14_fu_4398_p2];

assign p_Result_144_fu_5878_p3 = m_83_fu_5858_p2[32'd25];

assign p_Result_150_fu_4543_p2 = (tmp_V_48_reg_10520 & lshr_ln1148_15_fu_4537_p2);

assign p_Result_151_fu_4562_p3 = tmp_V_48_reg_10520[lsb_index_15_fu_4503_p2];

assign p_Result_152_fu_5966_p3 = m_87_fu_5946_p2[32'd25];

assign p_Result_156_fu_1641_p3 = tmp_V_1_fu_222[32'd31];

integer ap_tvar_int_0;

always @ (tmp_V_33_fu_1655_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_157_fu_1663_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_157_fu_1663_p4[ap_tvar_int_0] = tmp_V_33_fu_1655_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_158_fu_4680_p5 = {{zext_ln1163_fu_4642_p1[63:32]}, {tmp_9_fu_4673_p3}, {zext_ln1163_fu_4642_p1[22:0]}};

assign p_Result_160_fu_6675_p3 = {{1'd1}, {trunc_ln600_reg_11318}};

assign p_Result_161_fu_1694_p3 = tmp_V_1_fu_222[32'd31];

integer ap_tvar_int_1;

always @ (tmp_V_34_fu_1708_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_162_fu_1716_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_162_fu_1716_p4[ap_tvar_int_1] = tmp_V_34_fu_1708_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_163_fu_4768_p5 = {{zext_ln1163_1_fu_4730_p1[63:32]}, {tmp_s_fu_4761_p3}, {zext_ln1163_1_fu_4730_p1[22:0]}};

assign p_Result_165_fu_6755_p3 = {{1'd1}, {trunc_ln600_1_reg_11338}};

assign p_Result_166_fu_1803_p3 = p_Val2_s_fu_226[32'd31];

integer ap_tvar_int_2;

always @ (tmp_V_35_fu_1817_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_167_fu_1825_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_167_fu_1825_p4[ap_tvar_int_2] = tmp_V_35_fu_1817_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_168_fu_4856_p5 = {{zext_ln1163_2_fu_4818_p1[63:32]}, {tmp_3_fu_4849_p3}, {zext_ln1163_2_fu_4818_p1[22:0]}};

assign p_Result_170_fu_6835_p3 = {{1'd1}, {trunc_ln600_2_reg_11358}};

assign p_Result_171_fu_1856_p3 = p_Val2_s_fu_226[32'd31];

integer ap_tvar_int_3;

always @ (tmp_V_36_fu_1870_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_172_fu_1878_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_172_fu_1878_p4[ap_tvar_int_3] = tmp_V_36_fu_1870_p3[31 - ap_tvar_int_3];
        end
    end
end

assign p_Result_173_fu_4944_p5 = {{zext_ln1163_3_fu_4906_p1[63:32]}, {tmp_5_fu_4937_p3}, {zext_ln1163_3_fu_4906_p1[22:0]}};

assign p_Result_175_fu_6915_p3 = {{1'd1}, {trunc_ln600_3_reg_11378}};

assign p_Result_176_fu_1965_p3 = p_Val2_15_fu_230[32'd31];

integer ap_tvar_int_4;

always @ (tmp_V_37_fu_1979_p3) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_177_fu_1987_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_177_fu_1987_p4[ap_tvar_int_4] = tmp_V_37_fu_1979_p3[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_178_fu_5032_p5 = {{zext_ln1163_4_fu_4994_p1[63:32]}, {tmp_6_fu_5025_p3}, {zext_ln1163_4_fu_4994_p1[22:0]}};

assign p_Result_180_fu_6995_p3 = {{1'd1}, {trunc_ln600_4_reg_11398}};

assign p_Result_181_fu_2018_p3 = p_Val2_15_fu_230[32'd31];

integer ap_tvar_int_5;

always @ (tmp_V_38_fu_2032_p3) begin
    for (ap_tvar_int_5 = 32 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 31 - 0) begin
            p_Result_182_fu_2040_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_182_fu_2040_p4[ap_tvar_int_5] = tmp_V_38_fu_2032_p3[31 - ap_tvar_int_5];
        end
    end
end

assign p_Result_183_fu_5120_p5 = {{zext_ln1163_5_fu_5082_p1[63:32]}, {tmp_8_fu_5113_p3}, {zext_ln1163_5_fu_5082_p1[22:0]}};

assign p_Result_185_fu_7075_p3 = {{1'd1}, {trunc_ln600_5_reg_11418}};

assign p_Result_186_fu_2127_p3 = p_Val2_16_fu_234[32'd31];

integer ap_tvar_int_6;

always @ (tmp_V_39_fu_2141_p3) begin
    for (ap_tvar_int_6 = 32 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 31 - 0) begin
            p_Result_187_fu_2149_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_187_fu_2149_p4[ap_tvar_int_6] = tmp_V_39_fu_2141_p3[31 - ap_tvar_int_6];
        end
    end
end

assign p_Result_188_fu_5208_p5 = {{zext_ln1163_6_fu_5170_p1[63:32]}, {tmp_10_fu_5201_p3}, {zext_ln1163_6_fu_5170_p1[22:0]}};

assign p_Result_190_fu_7155_p3 = {{1'd1}, {trunc_ln600_6_reg_11438}};

assign p_Result_191_fu_2180_p3 = p_Val2_16_fu_234[32'd31];

integer ap_tvar_int_7;

always @ (tmp_V_40_fu_2194_p3) begin
    for (ap_tvar_int_7 = 32 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 31 - 0) begin
            p_Result_192_fu_2202_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_192_fu_2202_p4[ap_tvar_int_7] = tmp_V_40_fu_2194_p3[31 - ap_tvar_int_7];
        end
    end
end

assign p_Result_193_fu_5296_p5 = {{zext_ln1163_7_fu_5258_p1[63:32]}, {tmp_11_fu_5289_p3}, {zext_ln1163_7_fu_5258_p1[22:0]}};

assign p_Result_195_fu_7235_p3 = {{1'd1}, {trunc_ln600_7_reg_11458}};

assign p_Result_196_fu_2289_p3 = p_Val2_17_fu_238[32'd31];

integer ap_tvar_int_8;

always @ (tmp_V_41_fu_2303_p3) begin
    for (ap_tvar_int_8 = 32 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 31 - 0) begin
            p_Result_197_fu_2311_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            p_Result_197_fu_2311_p4[ap_tvar_int_8] = tmp_V_41_fu_2303_p3[31 - ap_tvar_int_8];
        end
    end
end

assign p_Result_198_fu_5384_p5 = {{zext_ln1163_8_fu_5346_p1[63:32]}, {tmp_13_fu_5377_p3}, {zext_ln1163_8_fu_5346_p1[22:0]}};

assign p_Result_200_fu_7315_p3 = {{1'd1}, {trunc_ln600_8_reg_11478}};

assign p_Result_201_fu_2342_p3 = p_Val2_17_fu_238[32'd31];

integer ap_tvar_int_9;

always @ (tmp_V_42_fu_2356_p3) begin
    for (ap_tvar_int_9 = 32 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 31 - 0) begin
            p_Result_202_fu_2364_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            p_Result_202_fu_2364_p4[ap_tvar_int_9] = tmp_V_42_fu_2356_p3[31 - ap_tvar_int_9];
        end
    end
end

assign p_Result_203_fu_5472_p5 = {{zext_ln1163_9_fu_5434_p1[63:32]}, {tmp_14_fu_5465_p3}, {zext_ln1163_9_fu_5434_p1[22:0]}};

assign p_Result_205_fu_7395_p3 = {{1'd1}, {trunc_ln600_9_reg_11498}};

assign p_Result_206_fu_2451_p3 = p_Val2_18_fu_242[32'd31];

integer ap_tvar_int_10;

always @ (tmp_V_43_fu_2465_p3) begin
    for (ap_tvar_int_10 = 32 - 1; ap_tvar_int_10 >= 0; ap_tvar_int_10 = ap_tvar_int_10 - 1) begin
        if (ap_tvar_int_10 > 31 - 0) begin
            p_Result_207_fu_2473_p4[ap_tvar_int_10] = 1'b0;
        end else begin
            p_Result_207_fu_2473_p4[ap_tvar_int_10] = tmp_V_43_fu_2465_p3[31 - ap_tvar_int_10];
        end
    end
end

assign p_Result_208_fu_5560_p5 = {{zext_ln1163_10_fu_5522_p1[63:32]}, {tmp_17_fu_5553_p3}, {zext_ln1163_10_fu_5522_p1[22:0]}};

assign p_Result_210_fu_7475_p3 = {{1'd1}, {trunc_ln600_10_reg_11518}};

assign p_Result_211_fu_2504_p3 = p_Val2_18_fu_242[32'd31];

integer ap_tvar_int_11;

always @ (tmp_V_44_fu_2518_p3) begin
    for (ap_tvar_int_11 = 32 - 1; ap_tvar_int_11 >= 0; ap_tvar_int_11 = ap_tvar_int_11 - 1) begin
        if (ap_tvar_int_11 > 31 - 0) begin
            p_Result_212_fu_2526_p4[ap_tvar_int_11] = 1'b0;
        end else begin
            p_Result_212_fu_2526_p4[ap_tvar_int_11] = tmp_V_44_fu_2518_p3[31 - ap_tvar_int_11];
        end
    end
end

assign p_Result_213_fu_5648_p5 = {{zext_ln1163_11_fu_5610_p1[63:32]}, {tmp_18_fu_5641_p3}, {zext_ln1163_11_fu_5610_p1[22:0]}};

assign p_Result_215_fu_7555_p3 = {{1'd1}, {trunc_ln600_11_reg_11538}};

assign p_Result_216_fu_2613_p3 = p_Val2_19_fu_246[32'd31];

integer ap_tvar_int_12;

always @ (tmp_V_45_fu_2627_p3) begin
    for (ap_tvar_int_12 = 32 - 1; ap_tvar_int_12 >= 0; ap_tvar_int_12 = ap_tvar_int_12 - 1) begin
        if (ap_tvar_int_12 > 31 - 0) begin
            p_Result_217_fu_2635_p4[ap_tvar_int_12] = 1'b0;
        end else begin
            p_Result_217_fu_2635_p4[ap_tvar_int_12] = tmp_V_45_fu_2627_p3[31 - ap_tvar_int_12];
        end
    end
end

assign p_Result_218_fu_5736_p5 = {{zext_ln1163_12_fu_5698_p1[63:32]}, {tmp_20_fu_5729_p3}, {zext_ln1163_12_fu_5698_p1[22:0]}};

assign p_Result_220_fu_7635_p3 = {{1'd1}, {trunc_ln600_12_reg_11558}};

assign p_Result_221_fu_2666_p3 = p_Val2_19_fu_246[32'd31];

integer ap_tvar_int_13;

always @ (tmp_V_46_fu_2680_p3) begin
    for (ap_tvar_int_13 = 32 - 1; ap_tvar_int_13 >= 0; ap_tvar_int_13 = ap_tvar_int_13 - 1) begin
        if (ap_tvar_int_13 > 31 - 0) begin
            p_Result_222_fu_2688_p4[ap_tvar_int_13] = 1'b0;
        end else begin
            p_Result_222_fu_2688_p4[ap_tvar_int_13] = tmp_V_46_fu_2680_p3[31 - ap_tvar_int_13];
        end
    end
end

assign p_Result_223_fu_5824_p5 = {{zext_ln1163_13_fu_5786_p1[63:32]}, {tmp_21_fu_5817_p3}, {zext_ln1163_13_fu_5786_p1[22:0]}};

assign p_Result_225_fu_7715_p3 = {{1'd1}, {trunc_ln600_13_reg_11578}};

assign p_Result_226_fu_2775_p3 = p_Val2_20_fu_250[32'd31];

integer ap_tvar_int_14;

always @ (tmp_V_47_fu_2789_p3) begin
    for (ap_tvar_int_14 = 32 - 1; ap_tvar_int_14 >= 0; ap_tvar_int_14 = ap_tvar_int_14 - 1) begin
        if (ap_tvar_int_14 > 31 - 0) begin
            p_Result_227_fu_2797_p4[ap_tvar_int_14] = 1'b0;
        end else begin
            p_Result_227_fu_2797_p4[ap_tvar_int_14] = tmp_V_47_fu_2789_p3[31 - ap_tvar_int_14];
        end
    end
end

assign p_Result_228_fu_5912_p5 = {{zext_ln1163_14_fu_5874_p1[63:32]}, {tmp_23_fu_5905_p3}, {zext_ln1163_14_fu_5874_p1[22:0]}};

assign p_Result_230_fu_7795_p3 = {{1'd1}, {trunc_ln600_14_reg_11598}};

assign p_Result_231_fu_2828_p3 = p_Val2_20_fu_250[32'd31];

integer ap_tvar_int_15;

always @ (tmp_V_48_fu_2842_p3) begin
    for (ap_tvar_int_15 = 32 - 1; ap_tvar_int_15 >= 0; ap_tvar_int_15 = ap_tvar_int_15 - 1) begin
        if (ap_tvar_int_15 > 31 - 0) begin
            p_Result_232_fu_2850_p4[ap_tvar_int_15] = 1'b0;
        end else begin
            p_Result_232_fu_2850_p4[ap_tvar_int_15] = tmp_V_48_fu_2842_p3[31 - ap_tvar_int_15];
        end
    end
end

assign p_Result_233_fu_6000_p5 = {{zext_ln1163_15_fu_5962_p1[63:32]}, {tmp_25_fu_5993_p3}, {zext_ln1163_15_fu_5962_p1[22:0]}};

assign p_Result_235_fu_7875_p3 = {{1'd1}, {trunc_ln600_15_reg_11618}};

assign p_Result_31_fu_2987_p3 = tmp_V_33_reg_10096[lsb_index_fu_2928_p2];

assign p_Result_32_fu_4646_p3 = m_4_fu_4626_p2[32'd25];

assign p_Result_38_fu_3073_p2 = (tmp_V_34_reg_10121 & lshr_ln1148_1_fu_3067_p2);

assign p_Result_39_fu_3092_p3 = tmp_V_34_reg_10121[lsb_index_1_fu_3033_p2];

assign p_Result_40_fu_4734_p3 = m_9_fu_4714_p2[32'd25];

assign p_Result_46_fu_3178_p2 = (tmp_V_35_reg_10153 & lshr_ln1148_2_fu_3172_p2);

assign p_Result_47_fu_3197_p3 = tmp_V_35_reg_10153[lsb_index_2_fu_3138_p2];

assign p_Result_48_fu_4822_p3 = m_18_fu_4802_p2[32'd25];

assign p_Result_54_fu_3283_p2 = (tmp_V_36_reg_10178 & lshr_ln1148_3_fu_3277_p2);

assign p_Result_55_fu_3302_p3 = tmp_V_36_reg_10178[lsb_index_3_fu_3243_p2];

assign p_Result_56_fu_4910_p3 = m_24_fu_4890_p2[32'd25];

assign p_Result_62_fu_3388_p2 = (tmp_V_37_reg_10210 & lshr_ln1148_4_fu_3382_p2);

assign p_Result_63_fu_3407_p3 = tmp_V_37_reg_10210[lsb_index_4_fu_3348_p2];

assign p_Result_64_fu_4998_p3 = m_30_fu_4978_p2[32'd25];

assign p_Result_70_fu_3493_p2 = (tmp_V_38_reg_10235 & lshr_ln1148_5_fu_3487_p2);

assign p_Result_71_fu_3512_p3 = tmp_V_38_reg_10235[lsb_index_5_fu_3453_p2];

assign p_Result_72_fu_5086_p3 = m_38_fu_5066_p2[32'd25];

assign p_Result_78_fu_3598_p2 = (tmp_V_39_reg_10267 & lshr_ln1148_6_fu_3592_p2);

assign p_Result_79_fu_3617_p3 = tmp_V_39_reg_10267[lsb_index_6_fu_3558_p2];

assign p_Result_80_fu_5174_p3 = m_44_fu_5154_p2[32'd25];

assign p_Result_86_fu_3703_p2 = (tmp_V_40_reg_10292 & lshr_ln1148_7_fu_3697_p2);

assign p_Result_87_fu_3722_p3 = tmp_V_40_reg_10292[lsb_index_7_fu_3663_p2];

assign p_Result_88_fu_5262_p3 = m_49_fu_5242_p2[32'd25];

assign p_Result_94_fu_3808_p2 = (tmp_V_41_reg_10324 & lshr_ln1148_8_fu_3802_p2);

assign p_Result_95_fu_3827_p3 = tmp_V_41_reg_10324[lsb_index_8_fu_3768_p2];

assign p_Result_96_fu_5350_p3 = m_54_fu_5330_p2[32'd25];

assign p_Result_s_fu_2968_p2 = (tmp_V_33_reg_10096 & lshr_ln1148_fu_2962_p2);

assign p_r_V_1_fu_9604_p4 = {{grp_fu_9879_p3[30:15]}};

assign p_r_V_2_fu_9622_p4 = {{grp_fu_9895_p3[30:15]}};

assign p_r_V_3_fu_9640_p4 = {{grp_fu_9911_p3[30:15]}};

assign p_r_V_4_fu_9658_p4 = {{grp_fu_9927_p3[30:15]}};

assign p_r_V_5_fu_9676_p4 = {{grp_fu_9943_p3[30:15]}};

assign p_r_V_6_fu_9694_p4 = {{grp_fu_9959_p3[30:15]}};

assign p_r_V_7_fu_9712_p4 = {{grp_fu_9975_p3[30:15]}};

assign p_r_V_fu_9586_p4 = {{grp_fu_9863_p3[30:15]}};

assign select_ln1144_10_fu_5534_p3 = ((p_Result_112_fu_5526_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_11_fu_5622_p3 = ((p_Result_120_fu_5614_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_12_fu_5710_p3 = ((p_Result_128_fu_5702_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_13_fu_5798_p3 = ((p_Result_136_fu_5790_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_14_fu_5886_p3 = ((p_Result_144_fu_5878_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_15_fu_5974_p3 = ((p_Result_152_fu_5966_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_1_fu_4742_p3 = ((p_Result_40_fu_4734_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_2_fu_4830_p3 = ((p_Result_48_fu_4822_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_3_fu_4918_p3 = ((p_Result_56_fu_4910_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_4_fu_5006_p3 = ((p_Result_64_fu_4998_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_5_fu_5094_p3 = ((p_Result_72_fu_5086_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_6_fu_5182_p3 = ((p_Result_80_fu_5174_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_7_fu_5270_p3 = ((p_Result_88_fu_5262_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_8_fu_5358_p3 = ((p_Result_96_fu_5350_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_9_fu_5446_p3 = ((p_Result_104_fu_5438_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1144_fu_4654_p3 = ((p_Result_32_fu_4646_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_1_fu_1932_p3 = ((icmp_ln1696_1_fu_1920_p2[0:0] == 1'b1) ? add_ln859_5_fu_1926_p2 : add_ln859_3_fu_1909_p2);

assign select_ln55_2_fu_2094_p3 = ((icmp_ln1696_2_fu_2082_p2[0:0] == 1'b1) ? add_ln859_8_fu_2088_p2 : add_ln859_6_fu_2071_p2);

assign select_ln55_3_fu_2256_p3 = ((icmp_ln1696_3_fu_2244_p2[0:0] == 1'b1) ? add_ln859_11_fu_2250_p2 : add_ln859_9_fu_2233_p2);

assign select_ln55_4_fu_2418_p3 = ((icmp_ln1696_4_fu_2406_p2[0:0] == 1'b1) ? add_ln859_14_fu_2412_p2 : add_ln859_12_fu_2395_p2);

assign select_ln55_5_fu_2580_p3 = ((icmp_ln1696_5_fu_2568_p2[0:0] == 1'b1) ? add_ln859_17_fu_2574_p2 : add_ln859_15_fu_2557_p2);

assign select_ln55_6_fu_2742_p3 = ((icmp_ln1696_6_fu_2730_p2[0:0] == 1'b1) ? add_ln859_20_fu_2736_p2 : add_ln859_18_fu_2719_p2);

assign select_ln55_7_fu_2904_p3 = ((icmp_ln1696_7_fu_2892_p2[0:0] == 1'b1) ? add_ln859_23_fu_2898_p2 : add_ln859_21_fu_2881_p2);

assign select_ln55_fu_1770_p3 = ((icmp_ln1696_fu_1758_p2[0:0] == 1'b1) ? add_ln859_2_fu_1764_p2 : add_ln859_fu_1747_p2);

assign select_ln620_10_fu_8878_p3 = ((icmp_ln620_10_fu_8841_p2[0:0] == 1'b1) ? trunc_ln621_10_fu_8855_p1 : select_ln623_10_fu_8870_p3);

assign select_ln620_11_fu_8961_p3 = ((icmp_ln620_11_fu_8928_p2[0:0] == 1'b1) ? trunc_ln621_11_fu_8942_p1 : select_ln623_11_fu_8953_p3);

assign select_ln620_12_fu_9048_p3 = ((icmp_ln620_12_fu_9011_p2[0:0] == 1'b1) ? trunc_ln621_12_fu_9025_p1 : select_ln623_12_fu_9040_p3);

assign select_ln620_13_fu_9131_p3 = ((icmp_ln620_13_fu_9098_p2[0:0] == 1'b1) ? trunc_ln621_13_fu_9112_p1 : select_ln623_13_fu_9123_p3);

assign select_ln620_14_fu_9218_p3 = ((icmp_ln620_14_fu_9181_p2[0:0] == 1'b1) ? trunc_ln621_14_fu_9195_p1 : select_ln623_14_fu_9210_p3);

assign select_ln620_15_fu_9301_p3 = ((icmp_ln620_15_fu_9268_p2[0:0] == 1'b1) ? trunc_ln621_15_fu_9282_p1 : select_ln623_15_fu_9293_p3);

assign select_ln620_1_fu_8111_p3 = ((icmp_ln620_1_fu_8078_p2[0:0] == 1'b1) ? trunc_ln621_1_fu_8092_p1 : select_ln623_1_fu_8103_p3);

assign select_ln620_2_fu_8198_p3 = ((icmp_ln620_2_fu_8161_p2[0:0] == 1'b1) ? trunc_ln621_2_fu_8175_p1 : select_ln623_2_fu_8190_p3);

assign select_ln620_3_fu_8281_p3 = ((icmp_ln620_3_fu_8248_p2[0:0] == 1'b1) ? trunc_ln621_3_fu_8262_p1 : select_ln623_3_fu_8273_p3);

assign select_ln620_4_fu_8368_p3 = ((icmp_ln620_4_fu_8331_p2[0:0] == 1'b1) ? trunc_ln621_4_fu_8345_p1 : select_ln623_4_fu_8360_p3);

assign select_ln620_5_fu_8451_p3 = ((icmp_ln620_5_fu_8418_p2[0:0] == 1'b1) ? trunc_ln621_5_fu_8432_p1 : select_ln623_5_fu_8443_p3);

assign select_ln620_6_fu_8538_p3 = ((icmp_ln620_6_fu_8501_p2[0:0] == 1'b1) ? trunc_ln621_6_fu_8515_p1 : select_ln623_6_fu_8530_p3);

assign select_ln620_7_fu_8621_p3 = ((icmp_ln620_7_fu_8588_p2[0:0] == 1'b1) ? trunc_ln621_7_fu_8602_p1 : select_ln623_7_fu_8613_p3);

assign select_ln620_8_fu_8708_p3 = ((icmp_ln620_8_fu_8671_p2[0:0] == 1'b1) ? trunc_ln621_8_fu_8685_p1 : select_ln623_8_fu_8700_p3);

assign select_ln620_9_fu_8791_p3 = ((icmp_ln620_9_fu_8758_p2[0:0] == 1'b1) ? trunc_ln621_9_fu_8772_p1 : select_ln623_9_fu_8783_p3);

assign select_ln620_fu_8028_p3 = ((icmp_ln620_fu_7991_p2[0:0] == 1'b1) ? trunc_ln621_fu_8005_p1 : select_ln623_fu_8020_p3);

assign select_ln623_10_fu_8870_p3 = ((tmp_114_fu_8862_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_11_fu_8953_p3 = ((tmp_122_fu_8946_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_12_fu_9040_p3 = ((tmp_130_fu_9032_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_13_fu_9123_p3 = ((tmp_138_fu_9116_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_14_fu_9210_p3 = ((tmp_146_fu_9202_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_15_fu_9293_p3 = ((tmp_154_fu_9286_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_1_fu_8103_p3 = ((tmp_42_fu_8096_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_2_fu_8190_p3 = ((tmp_50_fu_8182_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_3_fu_8273_p3 = ((tmp_58_fu_8266_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_4_fu_8360_p3 = ((tmp_66_fu_8352_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_5_fu_8443_p3 = ((tmp_74_fu_8436_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_6_fu_8530_p3 = ((tmp_82_fu_8522_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_7_fu_8613_p3 = ((tmp_90_fu_8606_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_8_fu_8700_p3 = ((tmp_98_fu_8692_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_9_fu_8783_p3 = ((tmp_106_fu_8776_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln623_fu_8020_p3 = ((tmp_26_fu_8012_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln638_10_fu_8833_p3 = ((icmp_ln638_10_fu_8817_p2[0:0] == 1'b1) ? shl_ln639_10_fu_8827_p2 : 16'd0);

assign select_ln638_11_fu_8920_p3 = ((icmp_ln638_11_fu_8904_p2[0:0] == 1'b1) ? shl_ln639_11_fu_8914_p2 : 16'd0);

assign select_ln638_12_fu_9003_p3 = ((icmp_ln638_12_fu_8987_p2[0:0] == 1'b1) ? shl_ln639_12_fu_8997_p2 : 16'd0);

assign select_ln638_13_fu_9090_p3 = ((icmp_ln638_13_fu_9074_p2[0:0] == 1'b1) ? shl_ln639_13_fu_9084_p2 : 16'd0);

assign select_ln638_14_fu_9173_p3 = ((icmp_ln638_14_fu_9157_p2[0:0] == 1'b1) ? shl_ln639_14_fu_9167_p2 : 16'd0);

assign select_ln638_15_fu_9260_p3 = ((icmp_ln638_15_fu_9244_p2[0:0] == 1'b1) ? shl_ln639_15_fu_9254_p2 : 16'd0);

assign select_ln638_1_fu_8070_p3 = ((icmp_ln638_1_fu_8054_p2[0:0] == 1'b1) ? shl_ln639_1_fu_8064_p2 : 16'd0);

assign select_ln638_2_fu_8153_p3 = ((icmp_ln638_2_fu_8137_p2[0:0] == 1'b1) ? shl_ln639_2_fu_8147_p2 : 16'd0);

assign select_ln638_3_fu_8240_p3 = ((icmp_ln638_3_fu_8224_p2[0:0] == 1'b1) ? shl_ln639_3_fu_8234_p2 : 16'd0);

assign select_ln638_4_fu_8323_p3 = ((icmp_ln638_4_fu_8307_p2[0:0] == 1'b1) ? shl_ln639_4_fu_8317_p2 : 16'd0);

assign select_ln638_5_fu_8410_p3 = ((icmp_ln638_5_fu_8394_p2[0:0] == 1'b1) ? shl_ln639_5_fu_8404_p2 : 16'd0);

assign select_ln638_6_fu_8493_p3 = ((icmp_ln638_6_fu_8477_p2[0:0] == 1'b1) ? shl_ln639_6_fu_8487_p2 : 16'd0);

assign select_ln638_7_fu_8580_p3 = ((icmp_ln638_7_fu_8564_p2[0:0] == 1'b1) ? shl_ln639_7_fu_8574_p2 : 16'd0);

assign select_ln638_8_fu_8663_p3 = ((icmp_ln638_8_fu_8647_p2[0:0] == 1'b1) ? shl_ln639_8_fu_8657_p2 : 16'd0);

assign select_ln638_9_fu_8750_p3 = ((icmp_ln638_9_fu_8734_p2[0:0] == 1'b1) ? shl_ln639_9_fu_8744_p2 : 16'd0);

assign select_ln638_fu_7983_p3 = ((icmp_ln638_fu_7967_p2[0:0] == 1'b1) ? shl_ln639_fu_7977_p2 : 16'd0);

assign sext_ln1319_10_fu_9498_p1 = ap_phi_mux_ref_tmp_i_i171_14_phi_fu_1053_p8;

assign sext_ln1319_11_fu_9568_p1 = $signed(mix_data_in_sample_M_imag_V_9_reg_12289);

assign sext_ln1319_12_fu_9502_p1 = ap_phi_mux_ref_tmp_i_i_19_phi_fu_1068_p8;

assign sext_ln1319_13_fu_9506_p1 = $signed(mix_data_in_sample_M_real_V_10_fu_9366_p4);

assign sext_ln1319_14_fu_9510_p1 = ap_phi_mux_ref_tmp_i_i171_19_phi_fu_1083_p8;

assign sext_ln1319_15_fu_9571_p1 = $signed(mix_data_in_sample_M_imag_V_10_reg_12294);

assign sext_ln1319_16_fu_9514_p1 = ap_phi_mux_ref_tmp_i_i_24_phi_fu_1098_p8;

assign sext_ln1319_17_fu_9518_p1 = $signed(mix_data_in_sample_M_real_V_11_fu_9386_p4);

assign sext_ln1319_18_fu_9522_p1 = ap_phi_mux_ref_tmp_i_i171_24_phi_fu_1113_p8;

assign sext_ln1319_19_fu_9574_p1 = $signed(mix_data_in_sample_M_imag_V_11_reg_12299);

assign sext_ln1319_1_fu_9470_p1 = $signed(mix_data_in_sample_M_real_V_fu_9312_p1);

assign sext_ln1319_20_fu_9526_p1 = ap_phi_mux_ref_tmp_i_i_29_phi_fu_1128_p8;

assign sext_ln1319_21_fu_9530_p1 = $signed(mix_data_in_sample_M_real_V_12_fu_9406_p4);

assign sext_ln1319_22_fu_9534_p1 = ap_phi_mux_ref_tmp_i_i171_29_phi_fu_1143_p8;

assign sext_ln1319_23_fu_9577_p1 = $signed(mix_data_in_sample_M_imag_V_12_reg_12304);

assign sext_ln1319_24_fu_9538_p1 = ap_phi_mux_ref_tmp_i_i_34_phi_fu_1158_p8;

assign sext_ln1319_25_fu_9542_p1 = $signed(mix_data_in_sample_M_real_V_13_fu_9426_p4);

assign sext_ln1319_26_fu_9546_p1 = ap_phi_mux_ref_tmp_i_i171_34_phi_fu_1173_p8;

assign sext_ln1319_27_fu_9580_p1 = $signed(mix_data_in_sample_M_imag_V_13_reg_12309);

assign sext_ln1319_28_fu_9550_p1 = ap_phi_mux_ref_tmp_i_i_39_phi_fu_1188_p8;

assign sext_ln1319_29_fu_9554_p1 = $signed(mix_data_in_sample_M_real_V_14_fu_9446_p4);

assign sext_ln1319_2_fu_9474_p1 = ap_phi_mux_ref_tmp_i_i171_4_phi_fu_993_p8;

assign sext_ln1319_30_fu_9558_p1 = ap_phi_mux_ref_tmp_i_i171_39_phi_fu_1203_p8;

assign sext_ln1319_31_fu_9583_p1 = $signed(mix_data_in_sample_M_imag_V_14_reg_12314);

assign sext_ln1319_3_fu_9562_p1 = $signed(mix_data_in_sample_M_imag_V_reg_12279);

assign sext_ln1319_4_fu_9478_p1 = ap_phi_mux_ref_tmp_i_i_9_phi_fu_1008_p8;

assign sext_ln1319_5_fu_9482_p1 = $signed(mix_data_in_sample_M_real_V_8_fu_9326_p4);

assign sext_ln1319_6_fu_9486_p1 = ap_phi_mux_ref_tmp_i_i171_9_phi_fu_1023_p8;

assign sext_ln1319_7_fu_9565_p1 = $signed(mix_data_in_sample_M_imag_V_8_reg_12284);

assign sext_ln1319_8_fu_9490_p1 = ap_phi_mux_ref_tmp_i_i_14_phi_fu_1038_p8;

assign sext_ln1319_9_fu_9494_p1 = $signed(mix_data_in_sample_M_real_V_9_fu_9346_p4);

assign sext_ln1319_fu_9466_p1 = ap_phi_mux_ref_tmp_i_i_4_phi_fu_978_p8;

assign sext_ln616_10_fu_8802_p1 = sh_amt_10_reg_11898;

assign sext_ln616_10cast_fu_8823_p1 = sext_ln616_10_fu_8802_p1[15:0];

assign sext_ln616_11_fu_8889_p1 = sh_amt_11_reg_11924;

assign sext_ln616_11cast_fu_8910_p1 = sext_ln616_11_fu_8889_p1[15:0];

assign sext_ln616_12_fu_8972_p1 = sh_amt_12_reg_11950;

assign sext_ln616_12cast_fu_8993_p1 = sext_ln616_12_fu_8972_p1[15:0];

assign sext_ln616_13_fu_9059_p1 = sh_amt_13_reg_11976;

assign sext_ln616_13cast_fu_9080_p1 = sext_ln616_13_fu_9059_p1[15:0];

assign sext_ln616_14_fu_9142_p1 = sh_amt_14_reg_12002;

assign sext_ln616_14cast_fu_9163_p1 = sext_ln616_14_fu_9142_p1[15:0];

assign sext_ln616_15_fu_9229_p1 = sh_amt_15_reg_12028;

assign sext_ln616_15cast_fu_9250_p1 = sext_ln616_15_fu_9229_p1[15:0];

assign sext_ln616_1_fu_8039_p1 = sh_amt_1_reg_11664;

assign sext_ln616_1cast_fu_8060_p1 = sext_ln616_1_fu_8039_p1[15:0];

assign sext_ln616_2_fu_8122_p1 = sh_amt_2_reg_11690;

assign sext_ln616_2cast_fu_8143_p1 = sext_ln616_2_fu_8122_p1[15:0];

assign sext_ln616_3_fu_8209_p1 = sh_amt_3_reg_11716;

assign sext_ln616_3cast_fu_8230_p1 = sext_ln616_3_fu_8209_p1[15:0];

assign sext_ln616_4_fu_8292_p1 = sh_amt_4_reg_11742;

assign sext_ln616_4cast_fu_8313_p1 = sext_ln616_4_fu_8292_p1[15:0];

assign sext_ln616_5_fu_8379_p1 = sh_amt_5_reg_11768;

assign sext_ln616_5cast_fu_8400_p1 = sext_ln616_5_fu_8379_p1[15:0];

assign sext_ln616_6_fu_8462_p1 = sh_amt_6_reg_11794;

assign sext_ln616_6cast_fu_8483_p1 = sext_ln616_6_fu_8462_p1[15:0];

assign sext_ln616_7_fu_8549_p1 = sh_amt_7_reg_11820;

assign sext_ln616_7cast_fu_8570_p1 = sext_ln616_7_fu_8549_p1[15:0];

assign sext_ln616_8_fu_8632_p1 = sh_amt_8_reg_11846;

assign sext_ln616_8cast_fu_8653_p1 = sext_ln616_8_fu_8632_p1[15:0];

assign sext_ln616_9_fu_8719_p1 = sh_amt_9_reg_11872;

assign sext_ln616_9cast_fu_8740_p1 = sext_ln616_9_fu_8719_p1[15:0];

assign sext_ln616_fu_7952_p1 = sh_amt_reg_11638;

assign sext_ln616cast_fu_7973_p1 = sext_ln616_fu_7952_p1[15:0];

assign sh_amt_10_fu_7538_p3 = ((icmp_ln616_10_fu_7520_p2[0:0] == 1'b1) ? add_ln616_10_fu_7526_p2 : sub_ln616_10_fu_7532_p2);

assign sh_amt_11_fu_7618_p3 = ((icmp_ln616_11_fu_7600_p2[0:0] == 1'b1) ? add_ln616_11_fu_7606_p2 : sub_ln616_11_fu_7612_p2);

assign sh_amt_12_fu_7698_p3 = ((icmp_ln616_12_fu_7680_p2[0:0] == 1'b1) ? add_ln616_12_fu_7686_p2 : sub_ln616_12_fu_7692_p2);

assign sh_amt_13_fu_7778_p3 = ((icmp_ln616_13_fu_7760_p2[0:0] == 1'b1) ? add_ln616_13_fu_7766_p2 : sub_ln616_13_fu_7772_p2);

assign sh_amt_14_fu_7858_p3 = ((icmp_ln616_14_fu_7840_p2[0:0] == 1'b1) ? add_ln616_14_fu_7846_p2 : sub_ln616_14_fu_7852_p2);

assign sh_amt_15_fu_7938_p3 = ((icmp_ln616_15_fu_7920_p2[0:0] == 1'b1) ? add_ln616_15_fu_7926_p2 : sub_ln616_15_fu_7932_p2);

assign sh_amt_1_fu_6818_p3 = ((icmp_ln616_1_fu_6800_p2[0:0] == 1'b1) ? add_ln616_1_fu_6806_p2 : sub_ln616_1_fu_6812_p2);

assign sh_amt_2_fu_6898_p3 = ((icmp_ln616_2_fu_6880_p2[0:0] == 1'b1) ? add_ln616_2_fu_6886_p2 : sub_ln616_2_fu_6892_p2);

assign sh_amt_3_fu_6978_p3 = ((icmp_ln616_3_fu_6960_p2[0:0] == 1'b1) ? add_ln616_3_fu_6966_p2 : sub_ln616_3_fu_6972_p2);

assign sh_amt_4_fu_7058_p3 = ((icmp_ln616_4_fu_7040_p2[0:0] == 1'b1) ? add_ln616_4_fu_7046_p2 : sub_ln616_4_fu_7052_p2);

assign sh_amt_5_fu_7138_p3 = ((icmp_ln616_5_fu_7120_p2[0:0] == 1'b1) ? add_ln616_5_fu_7126_p2 : sub_ln616_5_fu_7132_p2);

assign sh_amt_6_fu_7218_p3 = ((icmp_ln616_6_fu_7200_p2[0:0] == 1'b1) ? add_ln616_6_fu_7206_p2 : sub_ln616_6_fu_7212_p2);

assign sh_amt_7_fu_7298_p3 = ((icmp_ln616_7_fu_7280_p2[0:0] == 1'b1) ? add_ln616_7_fu_7286_p2 : sub_ln616_7_fu_7292_p2);

assign sh_amt_8_fu_7378_p3 = ((icmp_ln616_8_fu_7360_p2[0:0] == 1'b1) ? add_ln616_8_fu_7366_p2 : sub_ln616_8_fu_7372_p2);

assign sh_amt_9_fu_7458_p3 = ((icmp_ln616_9_fu_7440_p2[0:0] == 1'b1) ? add_ln616_9_fu_7446_p2 : sub_ln616_9_fu_7452_p2);

assign sh_amt_fu_6738_p3 = ((icmp_ln616_fu_6720_p2[0:0] == 1'b1) ? add_ln616_fu_6726_p2 : sub_ln616_fu_6732_p2);

assign shl_ln1160_10_fu_4062_p2 = zext_ln1158_10_fu_4044_p1 << zext_ln1160_10_fu_4058_p1;

assign shl_ln1160_11_fu_4167_p2 = zext_ln1158_11_fu_4149_p1 << zext_ln1160_11_fu_4163_p1;

assign shl_ln1160_12_fu_4272_p2 = zext_ln1158_12_fu_4254_p1 << zext_ln1160_12_fu_4268_p1;

assign shl_ln1160_13_fu_4377_p2 = zext_ln1158_13_fu_4359_p1 << zext_ln1160_13_fu_4373_p1;

assign shl_ln1160_14_fu_4482_p2 = zext_ln1158_14_fu_4464_p1 << zext_ln1160_14_fu_4478_p1;

assign shl_ln1160_15_fu_4587_p2 = zext_ln1158_15_fu_4569_p1 << zext_ln1160_15_fu_4583_p1;

assign shl_ln1160_1_fu_3117_p2 = zext_ln1158_1_fu_3099_p1 << zext_ln1160_1_fu_3113_p1;

assign shl_ln1160_2_fu_3222_p2 = zext_ln1158_2_fu_3204_p1 << zext_ln1160_2_fu_3218_p1;

assign shl_ln1160_3_fu_3327_p2 = zext_ln1158_3_fu_3309_p1 << zext_ln1160_3_fu_3323_p1;

assign shl_ln1160_4_fu_3432_p2 = zext_ln1158_4_fu_3414_p1 << zext_ln1160_4_fu_3428_p1;

assign shl_ln1160_5_fu_3537_p2 = zext_ln1158_5_fu_3519_p1 << zext_ln1160_5_fu_3533_p1;

assign shl_ln1160_6_fu_3642_p2 = zext_ln1158_6_fu_3624_p1 << zext_ln1160_6_fu_3638_p1;

assign shl_ln1160_7_fu_3747_p2 = zext_ln1158_7_fu_3729_p1 << zext_ln1160_7_fu_3743_p1;

assign shl_ln1160_8_fu_3852_p2 = zext_ln1158_8_fu_3834_p1 << zext_ln1160_8_fu_3848_p1;

assign shl_ln1160_9_fu_3957_p2 = zext_ln1158_9_fu_3939_p1 << zext_ln1160_9_fu_3953_p1;

assign shl_ln1160_fu_3012_p2 = zext_ln1158_fu_2994_p1 << zext_ln1160_fu_3008_p1;

assign shl_ln639_10_fu_8827_p2 = trunc_ln637_10_fu_8805_p1 << sext_ln616_10cast_fu_8823_p1;

assign shl_ln639_11_fu_8914_p2 = trunc_ln637_11_fu_8892_p1 << sext_ln616_11cast_fu_8910_p1;

assign shl_ln639_12_fu_8997_p2 = trunc_ln637_12_fu_8975_p1 << sext_ln616_12cast_fu_8993_p1;

assign shl_ln639_13_fu_9084_p2 = trunc_ln637_13_fu_9062_p1 << sext_ln616_13cast_fu_9080_p1;

assign shl_ln639_14_fu_9167_p2 = trunc_ln637_14_fu_9145_p1 << sext_ln616_14cast_fu_9163_p1;

assign shl_ln639_15_fu_9254_p2 = trunc_ln637_15_fu_9232_p1 << sext_ln616_15cast_fu_9250_p1;

assign shl_ln639_1_fu_8064_p2 = trunc_ln637_1_fu_8042_p1 << sext_ln616_1cast_fu_8060_p1;

assign shl_ln639_2_fu_8147_p2 = trunc_ln637_2_fu_8125_p1 << sext_ln616_2cast_fu_8143_p1;

assign shl_ln639_3_fu_8234_p2 = trunc_ln637_3_fu_8212_p1 << sext_ln616_3cast_fu_8230_p1;

assign shl_ln639_4_fu_8317_p2 = trunc_ln637_4_fu_8295_p1 << sext_ln616_4cast_fu_8313_p1;

assign shl_ln639_5_fu_8404_p2 = trunc_ln637_5_fu_8382_p1 << sext_ln616_5cast_fu_8400_p1;

assign shl_ln639_6_fu_8487_p2 = trunc_ln637_6_fu_8465_p1 << sext_ln616_6cast_fu_8483_p1;

assign shl_ln639_7_fu_8574_p2 = trunc_ln637_7_fu_8552_p1 << sext_ln616_7cast_fu_8570_p1;

assign shl_ln639_8_fu_8657_p2 = trunc_ln637_8_fu_8635_p1 << sext_ln616_8cast_fu_8653_p1;

assign shl_ln639_9_fu_8744_p2 = trunc_ln637_9_fu_8722_p1 << sext_ln616_9cast_fu_8740_p1;

assign shl_ln639_fu_7977_p2 = trunc_ln637_fu_7955_p1 << sext_ln616cast_fu_7973_p1;

assign sub_ln1145_10_fu_2491_p2 = (32'd32 - l_10_fu_2483_p3);

assign sub_ln1145_11_fu_2544_p2 = (32'd32 - l_11_fu_2536_p3);

assign sub_ln1145_12_fu_2653_p2 = (32'd32 - l_12_fu_2645_p3);

assign sub_ln1145_13_fu_2706_p2 = (32'd32 - l_13_fu_2698_p3);

assign sub_ln1145_14_fu_2815_p2 = (32'd32 - l_14_fu_2807_p3);

assign sub_ln1145_15_fu_2868_p2 = (32'd32 - l_15_fu_2860_p3);

assign sub_ln1145_1_fu_1734_p2 = (32'd32 - l_1_fu_1726_p3);

assign sub_ln1145_2_fu_1843_p2 = (32'd32 - l_2_fu_1835_p3);

assign sub_ln1145_3_fu_1896_p2 = (32'd32 - l_3_fu_1888_p3);

assign sub_ln1145_4_fu_2005_p2 = (32'd32 - l_4_fu_1997_p3);

assign sub_ln1145_5_fu_2058_p2 = (32'd32 - l_5_fu_2050_p3);

assign sub_ln1145_6_fu_2167_p2 = (32'd32 - l_6_fu_2159_p3);

assign sub_ln1145_7_fu_2220_p2 = (32'd32 - l_7_fu_2212_p3);

assign sub_ln1145_8_fu_2329_p2 = (32'd32 - l_8_fu_2321_p3);

assign sub_ln1145_9_fu_2382_p2 = (32'd32 - l_9_fu_2374_p3);

assign sub_ln1145_fu_1681_p2 = (32'd32 - l_fu_1673_p3);

assign sub_ln1148_10_fu_4002_p2 = ($signed(6'd57) - $signed(trunc_ln1148_10_fu_3999_p1));

assign sub_ln1148_11_fu_4107_p2 = ($signed(6'd57) - $signed(trunc_ln1148_11_fu_4104_p1));

assign sub_ln1148_12_fu_4212_p2 = ($signed(6'd57) - $signed(trunc_ln1148_12_fu_4209_p1));

assign sub_ln1148_13_fu_4317_p2 = ($signed(6'd57) - $signed(trunc_ln1148_13_fu_4314_p1));

assign sub_ln1148_14_fu_4422_p2 = ($signed(6'd57) - $signed(trunc_ln1148_14_fu_4419_p1));

assign sub_ln1148_15_fu_4527_p2 = ($signed(6'd57) - $signed(trunc_ln1148_15_fu_4524_p1));

assign sub_ln1148_1_fu_3057_p2 = ($signed(6'd57) - $signed(trunc_ln1148_1_fu_3054_p1));

assign sub_ln1148_2_fu_3162_p2 = ($signed(6'd57) - $signed(trunc_ln1148_2_fu_3159_p1));

assign sub_ln1148_3_fu_3267_p2 = ($signed(6'd57) - $signed(trunc_ln1148_3_fu_3264_p1));

assign sub_ln1148_4_fu_3372_p2 = ($signed(6'd57) - $signed(trunc_ln1148_4_fu_3369_p1));

assign sub_ln1148_5_fu_3477_p2 = ($signed(6'd57) - $signed(trunc_ln1148_5_fu_3474_p1));

assign sub_ln1148_6_fu_3582_p2 = ($signed(6'd57) - $signed(trunc_ln1148_6_fu_3579_p1));

assign sub_ln1148_7_fu_3687_p2 = ($signed(6'd57) - $signed(trunc_ln1148_7_fu_3684_p1));

assign sub_ln1148_8_fu_3792_p2 = ($signed(6'd57) - $signed(trunc_ln1148_8_fu_3789_p1));

assign sub_ln1148_9_fu_3897_p2 = ($signed(6'd57) - $signed(trunc_ln1148_9_fu_3894_p1));

assign sub_ln1148_fu_2952_p2 = ($signed(6'd57) - $signed(trunc_ln1148_fu_2949_p1));

assign sub_ln1160_10_fu_4053_p2 = (32'd25 - sub_ln1145_10_reg_10388);

assign sub_ln1160_11_fu_4158_p2 = (32'd25 - sub_ln1145_11_reg_10413);

assign sub_ln1160_12_fu_4263_p2 = (32'd25 - sub_ln1145_12_reg_10445);

assign sub_ln1160_13_fu_4368_p2 = (32'd25 - sub_ln1145_13_reg_10470);

assign sub_ln1160_14_fu_4473_p2 = (32'd25 - sub_ln1145_14_reg_10502);

assign sub_ln1160_15_fu_4578_p2 = (32'd25 - sub_ln1145_15_reg_10527);

assign sub_ln1160_1_fu_3108_p2 = (32'd25 - sub_ln1145_1_reg_10128);

assign sub_ln1160_2_fu_3213_p2 = (32'd25 - sub_ln1145_2_reg_10160);

assign sub_ln1160_3_fu_3318_p2 = (32'd25 - sub_ln1145_3_reg_10185);

assign sub_ln1160_4_fu_3423_p2 = (32'd25 - sub_ln1145_4_reg_10217);

assign sub_ln1160_5_fu_3528_p2 = (32'd25 - sub_ln1145_5_reg_10242);

assign sub_ln1160_6_fu_3633_p2 = (32'd25 - sub_ln1145_6_reg_10274);

assign sub_ln1160_7_fu_3738_p2 = (32'd25 - sub_ln1145_7_reg_10299);

assign sub_ln1160_8_fu_3843_p2 = (32'd25 - sub_ln1145_8_reg_10331);

assign sub_ln1160_9_fu_3948_p2 = (32'd25 - sub_ln1145_9_reg_10356);

assign sub_ln1160_fu_3003_p2 = (32'd25 - sub_ln1145_reg_10103);

assign sub_ln1165_10_fu_5542_p2 = (8'd6 - trunc_ln1144_10_reg_10396_pp0_iter1_reg);

assign sub_ln1165_11_fu_5630_p2 = (8'd6 - trunc_ln1144_11_reg_10421_pp0_iter1_reg);

assign sub_ln1165_12_fu_5718_p2 = (8'd6 - trunc_ln1144_12_reg_10453_pp0_iter1_reg);

assign sub_ln1165_13_fu_5806_p2 = (8'd6 - trunc_ln1144_13_reg_10478_pp0_iter1_reg);

assign sub_ln1165_14_fu_5894_p2 = (8'd6 - trunc_ln1144_14_reg_10510_pp0_iter1_reg);

assign sub_ln1165_15_fu_5982_p2 = (8'd6 - trunc_ln1144_15_reg_10535_pp0_iter1_reg);

assign sub_ln1165_1_fu_4750_p2 = (8'd6 - trunc_ln1144_1_reg_10136_pp0_iter1_reg);

assign sub_ln1165_2_fu_4838_p2 = (8'd6 - trunc_ln1144_2_reg_10168_pp0_iter1_reg);

assign sub_ln1165_3_fu_4926_p2 = (8'd6 - trunc_ln1144_3_reg_10193_pp0_iter1_reg);

assign sub_ln1165_4_fu_5014_p2 = (8'd6 - trunc_ln1144_4_reg_10225_pp0_iter1_reg);

assign sub_ln1165_5_fu_5102_p2 = (8'd6 - trunc_ln1144_5_reg_10250_pp0_iter1_reg);

assign sub_ln1165_6_fu_5190_p2 = (8'd6 - trunc_ln1144_6_reg_10282_pp0_iter1_reg);

assign sub_ln1165_7_fu_5278_p2 = (8'd6 - trunc_ln1144_7_reg_10307_pp0_iter1_reg);

assign sub_ln1165_8_fu_5366_p2 = (8'd6 - trunc_ln1144_8_reg_10339_pp0_iter1_reg);

assign sub_ln1165_9_fu_5454_p2 = (8'd6 - trunc_ln1144_9_reg_10364_pp0_iter1_reg);

assign sub_ln1165_fu_4662_p2 = (8'd6 - trunc_ln1144_reg_10111_pp0_iter1_reg);

assign sub_ln616_10_fu_7532_p2 = (12'd15 - F2_10_fu_7504_p2);

assign sub_ln616_11_fu_7612_p2 = (12'd15 - F2_11_fu_7584_p2);

assign sub_ln616_12_fu_7692_p2 = (12'd15 - F2_12_fu_7664_p2);

assign sub_ln616_13_fu_7772_p2 = (12'd15 - F2_13_fu_7744_p2);

assign sub_ln616_14_fu_7852_p2 = (12'd15 - F2_14_fu_7824_p2);

assign sub_ln616_15_fu_7932_p2 = (12'd15 - F2_15_fu_7904_p2);

assign sub_ln616_1_fu_6812_p2 = (12'd15 - F2_1_fu_6784_p2);

assign sub_ln616_2_fu_6892_p2 = (12'd15 - F2_2_fu_6864_p2);

assign sub_ln616_3_fu_6972_p2 = (12'd15 - F2_3_fu_6944_p2);

assign sub_ln616_4_fu_7052_p2 = (12'd15 - F2_4_fu_7024_p2);

assign sub_ln616_5_fu_7132_p2 = (12'd15 - F2_5_fu_7104_p2);

assign sub_ln616_6_fu_7212_p2 = (12'd15 - F2_6_fu_7184_p2);

assign sub_ln616_7_fu_7292_p2 = (12'd15 - F2_7_fu_7264_p2);

assign sub_ln616_8_fu_7372_p2 = (12'd15 - F2_8_fu_7344_p2);

assign sub_ln616_9_fu_7452_p2 = (12'd15 - F2_9_fu_7424_p2);

assign sub_ln616_fu_6732_p2 = (12'd15 - F2_fu_6704_p2);

assign tmp_101_fu_3878_p4 = {{lsb_index_9_fu_3873_p2[31:1]}};

assign tmp_102_fu_3924_p3 = lsb_index_9_fu_3873_p2[32'd31];

assign tmp_105_fu_7430_p4 = {{F2_9_fu_7424_p2[11:4]}};

assign tmp_106_fu_8776_p3 = xor_ln51_4_reg_11263_pp0_iter24_reg[32'd31];

assign tmp_107_fu_8725_p4 = {{sh_amt_9_reg_11872[11:4]}};

assign tmp_109_fu_3983_p4 = {{lsb_index_10_fu_3978_p2[31:1]}};

assign tmp_10_fu_5201_p3 = {{p_Result_186_reg_10262_pp0_iter1_reg}, {add_ln1170_6_fu_5195_p2}};

assign tmp_110_fu_4029_p3 = lsb_index_10_fu_3978_p2[32'd31];

assign tmp_113_fu_7510_p4 = {{F2_10_fu_7504_p2[11:4]}};

assign tmp_114_fu_8862_p3 = bitcast_ln768_15_fu_8859_p1[32'd31];

assign tmp_115_fu_8808_p4 = {{sh_amt_10_reg_11898[11:4]}};

assign tmp_117_fu_4088_p4 = {{lsb_index_11_fu_4083_p2[31:1]}};

assign tmp_118_fu_4134_p3 = lsb_index_11_fu_4083_p2[32'd31];

assign tmp_11_fu_5289_p3 = {{p_Result_191_reg_10287_pp0_iter1_reg}, {add_ln1170_7_fu_5283_p2}};

assign tmp_121_fu_7590_p4 = {{F2_11_fu_7584_p2[11:4]}};

assign tmp_122_fu_8946_p3 = xor_ln51_5_reg_11273_pp0_iter24_reg[32'd31];

assign tmp_123_fu_8895_p4 = {{sh_amt_11_reg_11924[11:4]}};

assign tmp_125_fu_4193_p4 = {{lsb_index_12_fu_4188_p2[31:1]}};

assign tmp_126_fu_4239_p3 = lsb_index_12_fu_4188_p2[32'd31];

assign tmp_129_fu_7670_p4 = {{F2_12_fu_7664_p2[11:4]}};

assign tmp_130_fu_9032_p3 = bitcast_ln768_18_fu_9029_p1[32'd31];

assign tmp_131_fu_8978_p4 = {{sh_amt_12_reg_11950[11:4]}};

assign tmp_133_fu_4298_p4 = {{lsb_index_13_fu_4293_p2[31:1]}};

assign tmp_134_fu_4344_p3 = lsb_index_13_fu_4293_p2[32'd31];

assign tmp_137_fu_7750_p4 = {{F2_13_fu_7744_p2[11:4]}};

assign tmp_138_fu_9116_p3 = xor_ln51_6_reg_11283_pp0_iter24_reg[32'd31];

assign tmp_139_fu_9065_p4 = {{sh_amt_13_reg_11976[11:4]}};

assign tmp_13_fu_5377_p3 = {{p_Result_196_reg_10319_pp0_iter1_reg}, {add_ln1170_8_fu_5371_p2}};

assign tmp_141_fu_4403_p4 = {{lsb_index_14_fu_4398_p2[31:1]}};

assign tmp_142_fu_4449_p3 = lsb_index_14_fu_4398_p2[32'd31];

assign tmp_145_fu_7830_p4 = {{F2_14_fu_7824_p2[11:4]}};

assign tmp_146_fu_9202_p3 = bitcast_ln768_21_fu_9199_p1[32'd31];

assign tmp_147_fu_9148_p4 = {{sh_amt_14_reg_12002[11:4]}};

assign tmp_149_fu_4508_p4 = {{lsb_index_15_fu_4503_p2[31:1]}};

assign tmp_14_fu_5465_p3 = {{p_Result_201_reg_10344_pp0_iter1_reg}, {add_ln1170_9_fu_5459_p2}};

assign tmp_150_fu_4554_p3 = lsb_index_15_fu_4503_p2[32'd31];

assign tmp_153_fu_7910_p4 = {{F2_15_fu_7904_p2[11:4]}};

assign tmp_154_fu_9286_p3 = xor_ln51_7_reg_11293_pp0_iter24_reg[32'd31];

assign tmp_155_fu_9235_p4 = {{sh_amt_15_reg_12028[11:4]}};

assign tmp_16_fu_2979_p3 = lsb_index_fu_2928_p2[32'd31];

assign tmp_17_fu_5553_p3 = {{p_Result_206_reg_10376_pp0_iter1_reg}, {add_ln1170_10_fu_5547_p2}};

assign tmp_18_fu_5641_p3 = {{p_Result_211_reg_10401_pp0_iter1_reg}, {add_ln1170_11_fu_5635_p2}};

assign tmp_20_fu_5729_p3 = {{p_Result_216_reg_10433_pp0_iter1_reg}, {add_ln1170_12_fu_5723_p2}};

assign tmp_21_fu_5817_p3 = {{p_Result_221_reg_10458_pp0_iter1_reg}, {add_ln1170_13_fu_5811_p2}};

assign tmp_23_fu_5905_p3 = {{p_Result_226_reg_10490_pp0_iter1_reg}, {add_ln1170_14_fu_5899_p2}};

assign tmp_24_fu_6710_p4 = {{F2_fu_6704_p2[11:4]}};

assign tmp_25_fu_5993_p3 = {{p_Result_231_reg_10515_pp0_iter1_reg}, {add_ln1170_15_fu_5987_p2}};

assign tmp_26_fu_8012_p3 = bitcast_ln768_fu_8009_p1[32'd31];

assign tmp_29_fu_7958_p4 = {{sh_amt_reg_11638[11:4]}};

assign tmp_34_fu_3038_p4 = {{lsb_index_1_fu_3033_p2[31:1]}};

assign tmp_36_fu_3084_p3 = lsb_index_1_fu_3033_p2[32'd31];

assign tmp_3_fu_4849_p3 = {{p_Result_166_reg_10148_pp0_iter1_reg}, {add_ln1170_2_fu_4843_p2}};

assign tmp_41_fu_6790_p4 = {{F2_1_fu_6784_p2[11:4]}};

assign tmp_42_fu_8096_p3 = xor_ln51_reg_11223_pp0_iter24_reg[32'd31];

assign tmp_43_fu_8045_p4 = {{sh_amt_1_reg_11664[11:4]}};

assign tmp_45_fu_3143_p4 = {{lsb_index_2_fu_3138_p2[31:1]}};

assign tmp_46_fu_3189_p3 = lsb_index_2_fu_3138_p2[32'd31];

assign tmp_49_fu_6870_p4 = {{F2_2_fu_6864_p2[11:4]}};

assign tmp_50_fu_8182_p3 = bitcast_ln768_3_fu_8179_p1[32'd31];

assign tmp_51_fu_8128_p4 = {{sh_amt_2_reg_11690[11:4]}};

assign tmp_53_fu_3248_p4 = {{lsb_index_3_fu_3243_p2[31:1]}};

assign tmp_54_fu_3294_p3 = lsb_index_3_fu_3243_p2[32'd31];

assign tmp_57_fu_6950_p4 = {{F2_3_fu_6944_p2[11:4]}};

assign tmp_58_fu_8266_p3 = xor_ln51_1_reg_11233_pp0_iter24_reg[32'd31];

assign tmp_59_fu_8215_p4 = {{sh_amt_3_reg_11716[11:4]}};

assign tmp_5_fu_4937_p3 = {{p_Result_171_reg_10173_pp0_iter1_reg}, {add_ln1170_3_fu_4931_p2}};

assign tmp_61_fu_3353_p4 = {{lsb_index_4_fu_3348_p2[31:1]}};

assign tmp_62_fu_3399_p3 = lsb_index_4_fu_3348_p2[32'd31];

assign tmp_65_fu_7030_p4 = {{F2_4_fu_7024_p2[11:4]}};

assign tmp_66_fu_8352_p3 = bitcast_ln768_6_fu_8349_p1[32'd31];

assign tmp_67_fu_8298_p4 = {{sh_amt_4_reg_11742[11:4]}};

assign tmp_69_fu_3458_p4 = {{lsb_index_5_fu_3453_p2[31:1]}};

assign tmp_6_fu_5025_p3 = {{p_Result_176_reg_10205_pp0_iter1_reg}, {add_ln1170_4_fu_5019_p2}};

assign tmp_70_fu_3504_p3 = lsb_index_5_fu_3453_p2[32'd31];

assign tmp_73_fu_7110_p4 = {{F2_5_fu_7104_p2[11:4]}};

assign tmp_74_fu_8436_p3 = xor_ln51_2_reg_11243_pp0_iter24_reg[32'd31];

assign tmp_75_fu_8385_p4 = {{sh_amt_5_reg_11768[11:4]}};

assign tmp_77_fu_3563_p4 = {{lsb_index_6_fu_3558_p2[31:1]}};

assign tmp_78_fu_3609_p3 = lsb_index_6_fu_3558_p2[32'd31];

assign tmp_81_fu_7190_p4 = {{F2_6_fu_7184_p2[11:4]}};

assign tmp_82_fu_8522_p3 = bitcast_ln768_9_fu_8519_p1[32'd31];

assign tmp_83_fu_8468_p4 = {{sh_amt_6_reg_11794[11:4]}};

assign tmp_85_fu_3668_p4 = {{lsb_index_7_fu_3663_p2[31:1]}};

assign tmp_86_fu_3714_p3 = lsb_index_7_fu_3663_p2[32'd31];

assign tmp_89_fu_7270_p4 = {{F2_7_fu_7264_p2[11:4]}};

assign tmp_8_fu_5113_p3 = {{p_Result_181_reg_10230_pp0_iter1_reg}, {add_ln1170_5_fu_5107_p2}};

assign tmp_90_fu_8606_p3 = xor_ln51_3_reg_11253_pp0_iter24_reg[32'd31];

assign tmp_91_fu_8555_p4 = {{sh_amt_7_reg_11820[11:4]}};

assign tmp_93_fu_3773_p4 = {{lsb_index_8_fu_3768_p2[31:1]}};

assign tmp_94_fu_3819_p3 = lsb_index_8_fu_3768_p2[32'd31];

assign tmp_97_fu_7350_p4 = {{F2_8_fu_7344_p2[11:4]}};

assign tmp_98_fu_8692_p3 = bitcast_ln768_12_fu_8689_p1[32'd31];

assign tmp_99_fu_8638_p4 = {{sh_amt_8_reg_11846[11:4]}};

assign tmp_9_fu_4673_p3 = {{p_Result_156_reg_10091_pp0_iter1_reg}, {add_ln1170_fu_4667_p2}};

assign tmp_V_11_fu_2026_p2 = (32'd0 - p_Val2_15_fu_230);

assign tmp_V_13_fu_2135_p2 = (32'd0 - p_Val2_16_fu_234);

assign tmp_V_15_fu_2188_p2 = (32'd0 - p_Val2_16_fu_234);

assign tmp_V_17_fu_2297_p2 = (32'd0 - p_Val2_17_fu_238);

assign tmp_V_19_fu_2350_p2 = (32'd0 - p_Val2_17_fu_238);

assign tmp_V_21_fu_2459_p2 = (32'd0 - p_Val2_18_fu_242);

assign tmp_V_23_fu_2512_p2 = (32'd0 - p_Val2_18_fu_242);

assign tmp_V_25_fu_2621_p2 = (32'd0 - p_Val2_19_fu_246);

assign tmp_V_27_fu_2674_p2 = (32'd0 - p_Val2_19_fu_246);

assign tmp_V_29_fu_2783_p2 = (32'd0 - p_Val2_20_fu_250);

assign tmp_V_31_fu_2836_p2 = (32'd0 - p_Val2_20_fu_250);

assign tmp_V_33_fu_1655_p3 = ((p_Result_156_fu_1641_p3[0:0] == 1'b1) ? tmp_V_fu_1649_p2 : tmp_V_1_fu_222);

assign tmp_V_34_fu_1708_p3 = ((p_Result_161_fu_1694_p3[0:0] == 1'b1) ? tmp_V_3_fu_1702_p2 : tmp_V_1_fu_222);

assign tmp_V_35_fu_1817_p3 = ((p_Result_166_fu_1803_p3[0:0] == 1'b1) ? tmp_V_5_fu_1811_p2 : p_Val2_s_fu_226);

assign tmp_V_36_fu_1870_p3 = ((p_Result_171_fu_1856_p3[0:0] == 1'b1) ? tmp_V_7_fu_1864_p2 : p_Val2_s_fu_226);

assign tmp_V_37_fu_1979_p3 = ((p_Result_176_fu_1965_p3[0:0] == 1'b1) ? tmp_V_9_fu_1973_p2 : p_Val2_15_fu_230);

assign tmp_V_38_fu_2032_p3 = ((p_Result_181_fu_2018_p3[0:0] == 1'b1) ? tmp_V_11_fu_2026_p2 : p_Val2_15_fu_230);

assign tmp_V_39_fu_2141_p3 = ((p_Result_186_fu_2127_p3[0:0] == 1'b1) ? tmp_V_13_fu_2135_p2 : p_Val2_16_fu_234);

assign tmp_V_3_fu_1702_p2 = (32'd0 - tmp_V_1_fu_222);

assign tmp_V_40_fu_2194_p3 = ((p_Result_191_fu_2180_p3[0:0] == 1'b1) ? tmp_V_15_fu_2188_p2 : p_Val2_16_fu_234);

assign tmp_V_41_fu_2303_p3 = ((p_Result_196_fu_2289_p3[0:0] == 1'b1) ? tmp_V_17_fu_2297_p2 : p_Val2_17_fu_238);

assign tmp_V_42_fu_2356_p3 = ((p_Result_201_fu_2342_p3[0:0] == 1'b1) ? tmp_V_19_fu_2350_p2 : p_Val2_17_fu_238);

assign tmp_V_43_fu_2465_p3 = ((p_Result_206_fu_2451_p3[0:0] == 1'b1) ? tmp_V_21_fu_2459_p2 : p_Val2_18_fu_242);

assign tmp_V_44_fu_2518_p3 = ((p_Result_211_fu_2504_p3[0:0] == 1'b1) ? tmp_V_23_fu_2512_p2 : p_Val2_18_fu_242);

assign tmp_V_45_fu_2627_p3 = ((p_Result_216_fu_2613_p3[0:0] == 1'b1) ? tmp_V_25_fu_2621_p2 : p_Val2_19_fu_246);

assign tmp_V_46_fu_2680_p3 = ((p_Result_221_fu_2666_p3[0:0] == 1'b1) ? tmp_V_27_fu_2674_p2 : p_Val2_19_fu_246);

assign tmp_V_47_fu_2789_p3 = ((p_Result_226_fu_2775_p3[0:0] == 1'b1) ? tmp_V_29_fu_2783_p2 : p_Val2_20_fu_250);

assign tmp_V_48_fu_2842_p3 = ((p_Result_231_fu_2828_p3[0:0] == 1'b1) ? tmp_V_31_fu_2836_p2 : p_Val2_20_fu_250);

assign tmp_V_5_fu_1811_p2 = (32'd0 - p_Val2_s_fu_226);

assign tmp_V_7_fu_1864_p2 = (32'd0 - p_Val2_s_fu_226);

assign tmp_V_9_fu_1973_p2 = (32'd0 - p_Val2_15_fu_230);

assign tmp_V_fu_1649_p2 = (32'd0 - tmp_V_1_fu_222);

assign tmp_fu_2933_p4 = {{lsb_index_fu_2928_p2[31:1]}};

assign tmp_s_fu_4761_p3 = {{p_Result_161_reg_10116_pp0_iter1_reg}, {add_ln1170_1_fu_4755_p2}};

assign trunc_ln1136_fu_1518_p1 = nco_phase_accum[31:0];

assign trunc_ln1144_10_fu_2497_p1 = l_10_fu_2483_p3[7:0];

assign trunc_ln1144_11_fu_2550_p1 = l_11_fu_2536_p3[7:0];

assign trunc_ln1144_12_fu_2659_p1 = l_12_fu_2645_p3[7:0];

assign trunc_ln1144_13_fu_2712_p1 = l_13_fu_2698_p3[7:0];

assign trunc_ln1144_14_fu_2821_p1 = l_14_fu_2807_p3[7:0];

assign trunc_ln1144_15_fu_2874_p1 = l_15_fu_2860_p3[7:0];

assign trunc_ln1144_1_fu_1740_p1 = l_1_fu_1726_p3[7:0];

assign trunc_ln1144_2_fu_1849_p1 = l_2_fu_1835_p3[7:0];

assign trunc_ln1144_3_fu_1902_p1 = l_3_fu_1888_p3[7:0];

assign trunc_ln1144_4_fu_2011_p1 = l_4_fu_1997_p3[7:0];

assign trunc_ln1144_5_fu_2064_p1 = l_5_fu_2050_p3[7:0];

assign trunc_ln1144_6_fu_2173_p1 = l_6_fu_2159_p3[7:0];

assign trunc_ln1144_7_fu_2226_p1 = l_7_fu_2212_p3[7:0];

assign trunc_ln1144_8_fu_2335_p1 = l_8_fu_2321_p3[7:0];

assign trunc_ln1144_9_fu_2388_p1 = l_9_fu_2374_p3[7:0];

assign trunc_ln1144_fu_1687_p1 = l_fu_1673_p3[7:0];

assign trunc_ln1148_10_fu_3999_p1 = sub_ln1145_10_reg_10388[5:0];

assign trunc_ln1148_11_fu_4104_p1 = sub_ln1145_11_reg_10413[5:0];

assign trunc_ln1148_12_fu_4209_p1 = sub_ln1145_12_reg_10445[5:0];

assign trunc_ln1148_13_fu_4314_p1 = sub_ln1145_13_reg_10470[5:0];

assign trunc_ln1148_14_fu_4419_p1 = sub_ln1145_14_reg_10502[5:0];

assign trunc_ln1148_15_fu_4524_p1 = sub_ln1145_15_reg_10527[5:0];

assign trunc_ln1148_1_fu_3054_p1 = sub_ln1145_1_reg_10128[5:0];

assign trunc_ln1148_2_fu_3159_p1 = sub_ln1145_2_reg_10160[5:0];

assign trunc_ln1148_3_fu_3264_p1 = sub_ln1145_3_reg_10185[5:0];

assign trunc_ln1148_4_fu_3369_p1 = sub_ln1145_4_reg_10217[5:0];

assign trunc_ln1148_5_fu_3474_p1 = sub_ln1145_5_reg_10242[5:0];

assign trunc_ln1148_6_fu_3579_p1 = sub_ln1145_6_reg_10274[5:0];

assign trunc_ln1148_7_fu_3684_p1 = sub_ln1145_7_reg_10299[5:0];

assign trunc_ln1148_8_fu_3789_p1 = sub_ln1145_8_reg_10331[5:0];

assign trunc_ln1148_9_fu_3894_p1 = sub_ln1145_9_reg_10356[5:0];

assign trunc_ln1148_fu_2949_p1 = sub_ln1145_reg_10103[5:0];

assign trunc_ln590_10_fu_6496_p1 = ireg_10_fu_6492_p1[62:0];

assign trunc_ln590_11_fu_6526_p1 = ireg_11_fu_6522_p1[62:0];

assign trunc_ln590_12_fu_6556_p1 = ireg_12_fu_6552_p1[62:0];

assign trunc_ln590_13_fu_6586_p1 = ireg_13_fu_6582_p1[62:0];

assign trunc_ln590_14_fu_6616_p1 = ireg_14_fu_6612_p1[62:0];

assign trunc_ln590_15_fu_6646_p1 = ireg_15_fu_6642_p1[62:0];

assign trunc_ln590_1_fu_6226_p1 = ireg_1_fu_6222_p1[62:0];

assign trunc_ln590_2_fu_6256_p1 = ireg_2_fu_6252_p1[62:0];

assign trunc_ln590_3_fu_6286_p1 = ireg_3_fu_6282_p1[62:0];

assign trunc_ln590_4_fu_6316_p1 = ireg_4_fu_6312_p1[62:0];

assign trunc_ln590_5_fu_6346_p1 = ireg_5_fu_6342_p1[62:0];

assign trunc_ln590_6_fu_6376_p1 = ireg_6_fu_6372_p1[62:0];

assign trunc_ln590_7_fu_6406_p1 = ireg_7_fu_6402_p1[62:0];

assign trunc_ln590_8_fu_6436_p1 = ireg_8_fu_6432_p1[62:0];

assign trunc_ln590_9_fu_6466_p1 = ireg_9_fu_6462_p1[62:0];

assign trunc_ln590_fu_6196_p1 = ireg_fu_6192_p1[62:0];

assign trunc_ln600_10_fu_6518_p1 = ireg_10_fu_6492_p1[51:0];

assign trunc_ln600_11_fu_6548_p1 = ireg_11_fu_6522_p1[51:0];

assign trunc_ln600_12_fu_6578_p1 = ireg_12_fu_6552_p1[51:0];

assign trunc_ln600_13_fu_6608_p1 = ireg_13_fu_6582_p1[51:0];

assign trunc_ln600_14_fu_6638_p1 = ireg_14_fu_6612_p1[51:0];

assign trunc_ln600_15_fu_6668_p1 = ireg_15_fu_6642_p1[51:0];

assign trunc_ln600_1_fu_6248_p1 = ireg_1_fu_6222_p1[51:0];

assign trunc_ln600_2_fu_6278_p1 = ireg_2_fu_6252_p1[51:0];

assign trunc_ln600_3_fu_6308_p1 = ireg_3_fu_6282_p1[51:0];

assign trunc_ln600_4_fu_6338_p1 = ireg_4_fu_6312_p1[51:0];

assign trunc_ln600_5_fu_6368_p1 = ireg_5_fu_6342_p1[51:0];

assign trunc_ln600_6_fu_6398_p1 = ireg_6_fu_6372_p1[51:0];

assign trunc_ln600_7_fu_6428_p1 = ireg_7_fu_6402_p1[51:0];

assign trunc_ln600_8_fu_6458_p1 = ireg_8_fu_6432_p1[51:0];

assign trunc_ln600_9_fu_6488_p1 = ireg_9_fu_6462_p1[51:0];

assign trunc_ln600_fu_6218_p1 = ireg_fu_6192_p1[51:0];

assign trunc_ln618_10_fu_8886_p1 = man_V_32_reg_11883[15:0];

assign trunc_ln618_11_fu_8969_p1 = man_V_35_reg_11909[15:0];

assign trunc_ln618_12_fu_9056_p1 = man_V_38_reg_11935[15:0];

assign trunc_ln618_13_fu_9139_p1 = man_V_41_reg_11961[15:0];

assign trunc_ln618_14_fu_9226_p1 = man_V_44_reg_11987[15:0];

assign trunc_ln618_15_fu_9309_p1 = man_V_47_reg_12013[15:0];

assign trunc_ln618_1_fu_8119_p1 = man_V_5_reg_11649[15:0];

assign trunc_ln618_2_fu_8206_p1 = man_V_8_reg_11675[15:0];

assign trunc_ln618_3_fu_8289_p1 = man_V_11_reg_11701[15:0];

assign trunc_ln618_4_fu_8376_p1 = man_V_14_reg_11727[15:0];

assign trunc_ln618_5_fu_8459_p1 = man_V_17_reg_11753[15:0];

assign trunc_ln618_6_fu_8546_p1 = man_V_20_reg_11779[15:0];

assign trunc_ln618_7_fu_8629_p1 = man_V_23_reg_11805[15:0];

assign trunc_ln618_8_fu_8716_p1 = man_V_26_reg_11831[15:0];

assign trunc_ln618_9_fu_8799_p1 = man_V_29_reg_11857[15:0];

assign trunc_ln618_fu_8036_p1 = man_V_2_reg_11623[15:0];

assign trunc_ln621_10_fu_8855_p1 = ashr_ln621_10_fu_8850_p2[15:0];

assign trunc_ln621_11_fu_8942_p1 = ashr_ln621_11_fu_8937_p2[15:0];

assign trunc_ln621_12_fu_9025_p1 = ashr_ln621_12_fu_9020_p2[15:0];

assign trunc_ln621_13_fu_9112_p1 = ashr_ln621_13_fu_9107_p2[15:0];

assign trunc_ln621_14_fu_9195_p1 = ashr_ln621_14_fu_9190_p2[15:0];

assign trunc_ln621_15_fu_9282_p1 = ashr_ln621_15_fu_9277_p2[15:0];

assign trunc_ln621_1_fu_8092_p1 = ashr_ln621_1_fu_8087_p2[15:0];

assign trunc_ln621_2_fu_8175_p1 = ashr_ln621_2_fu_8170_p2[15:0];

assign trunc_ln621_3_fu_8262_p1 = ashr_ln621_3_fu_8257_p2[15:0];

assign trunc_ln621_4_fu_8345_p1 = ashr_ln621_4_fu_8340_p2[15:0];

assign trunc_ln621_5_fu_8432_p1 = ashr_ln621_5_fu_8427_p2[15:0];

assign trunc_ln621_6_fu_8515_p1 = ashr_ln621_6_fu_8510_p2[15:0];

assign trunc_ln621_7_fu_8602_p1 = ashr_ln621_7_fu_8597_p2[15:0];

assign trunc_ln621_8_fu_8685_p1 = ashr_ln621_8_fu_8680_p2[15:0];

assign trunc_ln621_9_fu_8772_p1 = ashr_ln621_9_fu_8767_p2[15:0];

assign trunc_ln621_fu_8005_p1 = ashr_ln621_fu_8000_p2[15:0];

assign trunc_ln637_10_fu_8805_p1 = man_V_32_reg_11883[15:0];

assign trunc_ln637_11_fu_8892_p1 = man_V_35_reg_11909[15:0];

assign trunc_ln637_12_fu_8975_p1 = man_V_38_reg_11935[15:0];

assign trunc_ln637_13_fu_9062_p1 = man_V_41_reg_11961[15:0];

assign trunc_ln637_14_fu_9145_p1 = man_V_44_reg_11987[15:0];

assign trunc_ln637_15_fu_9232_p1 = man_V_47_reg_12013[15:0];

assign trunc_ln637_1_fu_8042_p1 = man_V_5_reg_11649[15:0];

assign trunc_ln637_2_fu_8125_p1 = man_V_8_reg_11675[15:0];

assign trunc_ln637_3_fu_8212_p1 = man_V_11_reg_11701[15:0];

assign trunc_ln637_4_fu_8295_p1 = man_V_14_reg_11727[15:0];

assign trunc_ln637_5_fu_8382_p1 = man_V_17_reg_11753[15:0];

assign trunc_ln637_6_fu_8465_p1 = man_V_20_reg_11779[15:0];

assign trunc_ln637_7_fu_8552_p1 = man_V_23_reg_11805[15:0];

assign trunc_ln637_8_fu_8635_p1 = man_V_26_reg_11831[15:0];

assign trunc_ln637_9_fu_8722_p1 = man_V_29_reg_11857[15:0];

assign trunc_ln637_fu_7955_p1 = man_V_2_reg_11623[15:0];

assign trunc_ln864_1_fu_9703_p4 = {{grp_fu_9967_p3[30:15]}};

assign trunc_ln864_2_fu_9613_p4 = {{grp_fu_9887_p3[30:15]}};

assign trunc_ln864_3_fu_9721_p4 = {{grp_fu_9983_p3[30:15]}};

assign trunc_ln864_4_fu_9631_p4 = {{grp_fu_9903_p3[30:15]}};

assign trunc_ln864_6_fu_9649_p4 = {{grp_fu_9919_p3[30:15]}};

assign trunc_ln864_8_fu_9667_p4 = {{grp_fu_9935_p3[30:15]}};

assign trunc_ln864_s_fu_9685_p4 = {{grp_fu_9951_p3[30:15]}};

assign trunc_ln9_fu_9595_p4 = {{grp_fu_9871_p3[30:15]}};

assign xor_ln51_1_fu_6097_p2 = (bitcast_ln51_2_fu_6094_p1 ^ 32'd2147483648);

assign xor_ln51_2_fu_6111_p2 = (bitcast_ln51_4_fu_6108_p1 ^ 32'd2147483648);

assign xor_ln51_3_fu_6125_p2 = (bitcast_ln51_6_fu_6122_p1 ^ 32'd2147483648);

assign xor_ln51_4_fu_6139_p2 = (bitcast_ln51_8_fu_6136_p1 ^ 32'd2147483648);

assign xor_ln51_5_fu_6153_p2 = (bitcast_ln51_10_fu_6150_p1 ^ 32'd2147483648);

assign xor_ln51_6_fu_6167_p2 = (bitcast_ln51_12_fu_6164_p1 ^ 32'd2147483648);

assign xor_ln51_7_fu_6181_p2 = (bitcast_ln51_14_fu_6178_p1 ^ 32'd2147483648);

assign xor_ln51_fu_6083_p2 = (bitcast_ln51_fu_6080_p1 ^ 32'd2147483648);

assign zext_ln1148_10_fu_4008_p1 = sub_ln1148_10_fu_4002_p2;

assign zext_ln1148_11_fu_4113_p1 = sub_ln1148_11_fu_4107_p2;

assign zext_ln1148_12_fu_4218_p1 = sub_ln1148_12_fu_4212_p2;

assign zext_ln1148_13_fu_4323_p1 = sub_ln1148_13_fu_4317_p2;

assign zext_ln1148_14_fu_4428_p1 = sub_ln1148_14_fu_4422_p2;

assign zext_ln1148_15_fu_4533_p1 = sub_ln1148_15_fu_4527_p2;

assign zext_ln1148_1_fu_3063_p1 = sub_ln1148_1_fu_3057_p2;

assign zext_ln1148_2_fu_3168_p1 = sub_ln1148_2_fu_3162_p2;

assign zext_ln1148_3_fu_3273_p1 = sub_ln1148_3_fu_3267_p2;

assign zext_ln1148_4_fu_3378_p1 = sub_ln1148_4_fu_3372_p2;

assign zext_ln1148_5_fu_3483_p1 = sub_ln1148_5_fu_3477_p2;

assign zext_ln1148_6_fu_3588_p1 = sub_ln1148_6_fu_3582_p2;

assign zext_ln1148_7_fu_3693_p1 = sub_ln1148_7_fu_3687_p2;

assign zext_ln1148_8_fu_3798_p1 = sub_ln1148_8_fu_3792_p2;

assign zext_ln1148_9_fu_3903_p1 = sub_ln1148_9_fu_3897_p2;

assign zext_ln1148_fu_2958_p1 = sub_ln1148_fu_2952_p2;

assign zext_ln1158_10_fu_4044_p1 = tmp_V_43_reg_10381;

assign zext_ln1158_11_fu_4149_p1 = tmp_V_44_reg_10406;

assign zext_ln1158_12_fu_4254_p1 = tmp_V_45_reg_10438;

assign zext_ln1158_13_fu_4359_p1 = tmp_V_46_reg_10463;

assign zext_ln1158_14_fu_4464_p1 = tmp_V_47_reg_10495;

assign zext_ln1158_15_fu_4569_p1 = tmp_V_48_reg_10520;

assign zext_ln1158_1_fu_3099_p1 = tmp_V_34_reg_10121;

assign zext_ln1158_2_fu_3204_p1 = tmp_V_35_reg_10153;

assign zext_ln1158_3_fu_3309_p1 = tmp_V_36_reg_10178;

assign zext_ln1158_4_fu_3414_p1 = tmp_V_37_reg_10210;

assign zext_ln1158_5_fu_3519_p1 = tmp_V_38_reg_10235;

assign zext_ln1158_6_fu_3624_p1 = tmp_V_39_reg_10267;

assign zext_ln1158_7_fu_3729_p1 = tmp_V_40_reg_10292;

assign zext_ln1158_8_fu_3834_p1 = tmp_V_41_reg_10324;

assign zext_ln1158_9_fu_3939_p1 = tmp_V_42_reg_10349;

assign zext_ln1158_fu_2994_p1 = tmp_V_33_reg_10096;

assign zext_ln1159_10_fu_4073_p1 = add_ln1159_10_fu_4068_p2;

assign zext_ln1159_11_fu_4178_p1 = add_ln1159_11_fu_4173_p2;

assign zext_ln1159_12_fu_4283_p1 = add_ln1159_12_fu_4278_p2;

assign zext_ln1159_13_fu_4388_p1 = add_ln1159_13_fu_4383_p2;

assign zext_ln1159_14_fu_4493_p1 = add_ln1159_14_fu_4488_p2;

assign zext_ln1159_15_fu_4598_p1 = add_ln1159_15_fu_4593_p2;

assign zext_ln1159_1_fu_3128_p1 = add_ln1159_1_fu_3123_p2;

assign zext_ln1159_2_fu_3233_p1 = add_ln1159_2_fu_3228_p2;

assign zext_ln1159_3_fu_3338_p1 = add_ln1159_3_fu_3333_p2;

assign zext_ln1159_4_fu_3443_p1 = add_ln1159_4_fu_3438_p2;

assign zext_ln1159_5_fu_3548_p1 = add_ln1159_5_fu_3543_p2;

assign zext_ln1159_6_fu_3653_p1 = add_ln1159_6_fu_3648_p2;

assign zext_ln1159_7_fu_3758_p1 = add_ln1159_7_fu_3753_p2;

assign zext_ln1159_8_fu_3863_p1 = add_ln1159_8_fu_3858_p2;

assign zext_ln1159_9_fu_3968_p1 = add_ln1159_9_fu_3963_p2;

assign zext_ln1159_fu_3023_p1 = add_ln1159_fu_3018_p2;

assign zext_ln1160_10_fu_4058_p1 = sub_ln1160_10_fu_4053_p2;

assign zext_ln1160_11_fu_4163_p1 = sub_ln1160_11_fu_4158_p2;

assign zext_ln1160_12_fu_4268_p1 = sub_ln1160_12_fu_4263_p2;

assign zext_ln1160_13_fu_4373_p1 = sub_ln1160_13_fu_4368_p2;

assign zext_ln1160_14_fu_4478_p1 = sub_ln1160_14_fu_4473_p2;

assign zext_ln1160_15_fu_4583_p1 = sub_ln1160_15_fu_4578_p2;

assign zext_ln1160_1_fu_3113_p1 = sub_ln1160_1_fu_3108_p2;

assign zext_ln1160_2_fu_3218_p1 = sub_ln1160_2_fu_3213_p2;

assign zext_ln1160_3_fu_3323_p1 = sub_ln1160_3_fu_3318_p2;

assign zext_ln1160_4_fu_3428_p1 = sub_ln1160_4_fu_3423_p2;

assign zext_ln1160_5_fu_3533_p1 = sub_ln1160_5_fu_3528_p2;

assign zext_ln1160_6_fu_3638_p1 = sub_ln1160_6_fu_3633_p2;

assign zext_ln1160_7_fu_3743_p1 = sub_ln1160_7_fu_3738_p2;

assign zext_ln1160_8_fu_3848_p1 = sub_ln1160_8_fu_3843_p2;

assign zext_ln1160_9_fu_3953_p1 = sub_ln1160_9_fu_3948_p2;

assign zext_ln1160_fu_3008_p1 = sub_ln1160_fu_3003_p2;

assign zext_ln1162_10_fu_5502_p1 = or_ln1150_s_fu_5494_p3;

assign zext_ln1162_11_fu_5590_p1 = or_ln1150_10_fu_5582_p3;

assign zext_ln1162_12_fu_5678_p1 = or_ln1150_11_fu_5670_p3;

assign zext_ln1162_13_fu_5766_p1 = or_ln1150_12_fu_5758_p3;

assign zext_ln1162_14_fu_5854_p1 = or_ln1150_13_fu_5846_p3;

assign zext_ln1162_15_fu_5942_p1 = or_ln1150_14_fu_5934_p3;

assign zext_ln1162_1_fu_4710_p1 = or_ln1150_1_fu_4702_p3;

assign zext_ln1162_2_fu_4798_p1 = or_ln1150_2_fu_4790_p3;

assign zext_ln1162_3_fu_4886_p1 = or_ln1150_3_fu_4878_p3;

assign zext_ln1162_4_fu_4974_p1 = or_ln1150_4_fu_4966_p3;

assign zext_ln1162_5_fu_5062_p1 = or_ln1150_5_fu_5054_p3;

assign zext_ln1162_6_fu_5150_p1 = or_ln1150_6_fu_5142_p3;

assign zext_ln1162_7_fu_5238_p1 = or_ln1150_7_fu_5230_p3;

assign zext_ln1162_8_fu_5326_p1 = or_ln1150_8_fu_5318_p3;

assign zext_ln1162_9_fu_5414_p1 = or_ln1150_9_fu_5406_p3;

assign zext_ln1162_fu_4622_p1 = or_ln_fu_4614_p3;

assign zext_ln1163_10_fu_5522_p1 = m_99_fu_5512_p4;

assign zext_ln1163_11_fu_5610_p1 = m_100_fu_5600_p4;

assign zext_ln1163_12_fu_5698_p1 = m_101_fu_5688_p4;

assign zext_ln1163_13_fu_5786_p1 = m_102_fu_5776_p4;

assign zext_ln1163_14_fu_5874_p1 = m_103_fu_5864_p4;

assign zext_ln1163_15_fu_5962_p1 = m_104_fu_5952_p4;

assign zext_ln1163_1_fu_4730_p1 = m_fu_4720_p4;

assign zext_ln1163_2_fu_4818_p1 = m_91_fu_4808_p4;

assign zext_ln1163_3_fu_4906_p1 = m_92_fu_4896_p4;

assign zext_ln1163_4_fu_4994_p1 = m_93_fu_4984_p4;

assign zext_ln1163_5_fu_5082_p1 = m_94_fu_5072_p4;

assign zext_ln1163_6_fu_5170_p1 = m_95_fu_5160_p4;

assign zext_ln1163_7_fu_5258_p1 = m_96_fu_5248_p4;

assign zext_ln1163_8_fu_5346_p1 = m_97_fu_5336_p4;

assign zext_ln1163_9_fu_5434_p1 = m_98_fu_5424_p4;

assign zext_ln1163_fu_4642_p1 = m_90_fu_4632_p4;

assign zext_ln501_10_fu_7472_p1 = exp_tmp_10_reg_11513;

assign zext_ln501_11_fu_7552_p1 = exp_tmp_11_reg_11533;

assign zext_ln501_12_fu_7632_p1 = exp_tmp_12_reg_11553;

assign zext_ln501_13_fu_7712_p1 = exp_tmp_13_reg_11573;

assign zext_ln501_14_fu_7792_p1 = exp_tmp_14_reg_11593;

assign zext_ln501_15_fu_7872_p1 = exp_tmp_15_reg_11613;

assign zext_ln501_1_fu_6752_p1 = exp_tmp_1_reg_11333;

assign zext_ln501_2_fu_6832_p1 = exp_tmp_2_reg_11353;

assign zext_ln501_3_fu_6912_p1 = exp_tmp_3_reg_11373;

assign zext_ln501_4_fu_6992_p1 = exp_tmp_4_reg_11393;

assign zext_ln501_5_fu_7072_p1 = exp_tmp_5_reg_11413;

assign zext_ln501_6_fu_7152_p1 = exp_tmp_6_reg_11433;

assign zext_ln501_7_fu_7232_p1 = exp_tmp_7_reg_11453;

assign zext_ln501_8_fu_7312_p1 = exp_tmp_8_reg_11473;

assign zext_ln501_9_fu_7392_p1 = exp_tmp_9_reg_11493;

assign zext_ln501_fu_6672_p1 = exp_tmp_reg_11313;

assign zext_ln604_10_fu_7482_p1 = p_Result_210_fu_7475_p3;

assign zext_ln604_11_fu_7562_p1 = p_Result_215_fu_7555_p3;

assign zext_ln604_12_fu_7642_p1 = p_Result_220_fu_7635_p3;

assign zext_ln604_13_fu_7722_p1 = p_Result_225_fu_7715_p3;

assign zext_ln604_14_fu_7802_p1 = p_Result_230_fu_7795_p3;

assign zext_ln604_15_fu_7882_p1 = p_Result_235_fu_7875_p3;

assign zext_ln604_1_fu_6762_p1 = p_Result_165_fu_6755_p3;

assign zext_ln604_2_fu_6842_p1 = p_Result_170_fu_6835_p3;

assign zext_ln604_3_fu_6922_p1 = p_Result_175_fu_6915_p3;

assign zext_ln604_4_fu_7002_p1 = p_Result_180_fu_6995_p3;

assign zext_ln604_5_fu_7082_p1 = p_Result_185_fu_7075_p3;

assign zext_ln604_6_fu_7162_p1 = p_Result_190_fu_7155_p3;

assign zext_ln604_7_fu_7242_p1 = p_Result_195_fu_7235_p3;

assign zext_ln604_8_fu_7322_p1 = p_Result_200_fu_7315_p3;

assign zext_ln604_9_fu_7402_p1 = p_Result_205_fu_7395_p3;

assign zext_ln604_fu_6682_p1 = p_Result_160_fu_6675_p3;

assign zext_ln621_10_fu_8846_p1 = $unsigned(sext_ln616_10_fu_8802_p1);

assign zext_ln621_11_fu_8933_p1 = $unsigned(sext_ln616_11_fu_8889_p1);

assign zext_ln621_12_fu_9016_p1 = $unsigned(sext_ln616_12_fu_8972_p1);

assign zext_ln621_13_fu_9103_p1 = $unsigned(sext_ln616_13_fu_9059_p1);

assign zext_ln621_14_fu_9186_p1 = $unsigned(sext_ln616_14_fu_9142_p1);

assign zext_ln621_15_fu_9273_p1 = $unsigned(sext_ln616_15_fu_9229_p1);

assign zext_ln621_1_fu_8083_p1 = $unsigned(sext_ln616_1_fu_8039_p1);

assign zext_ln621_2_fu_8166_p1 = $unsigned(sext_ln616_2_fu_8122_p1);

assign zext_ln621_3_fu_8253_p1 = $unsigned(sext_ln616_3_fu_8209_p1);

assign zext_ln621_4_fu_8336_p1 = $unsigned(sext_ln616_4_fu_8292_p1);

assign zext_ln621_5_fu_8423_p1 = $unsigned(sext_ln616_5_fu_8379_p1);

assign zext_ln621_6_fu_8506_p1 = $unsigned(sext_ln616_6_fu_8462_p1);

assign zext_ln621_7_fu_8593_p1 = $unsigned(sext_ln616_7_fu_8549_p1);

assign zext_ln621_8_fu_8676_p1 = $unsigned(sext_ln616_8_fu_8632_p1);

assign zext_ln621_9_fu_8763_p1 = $unsigned(sext_ln616_9_fu_8719_p1);

assign zext_ln621_fu_7996_p1 = $unsigned(sext_ln616_fu_7952_p1);

always @ (posedge ap_clk) begin
    ap_done_reg <= 1'b0;
end

endmodule //freq_translator
