<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TP1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Banco_Regisots_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_Regisots_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Banco_Registos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_Instrucoes.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoria_Instrucoes.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memoria_Instrucoes.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_Instrucoes_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_PC_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_PC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux_PC_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_PC_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NotOr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NotOr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NotOr.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_Entrada.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_Entrada.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_Entrada.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_Saida.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_Saida.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_Saida.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Periferico_Saida_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_Saida_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Periferico_Saida_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_Saida_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlacaMae_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PlacaMae_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PlacaMae_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlacaMae_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Placa_Mae.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Placa_Mae.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Placa_Mae.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Placa_Mae.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Placa_Mae.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Placa_Mae.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Placa_Mae.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Placa_Mae.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Placa_Mae.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Placa_Mae.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Placa_Mae.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Placa_Mae.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Placa_Mae.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Placa_Mae.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Placa_Mae.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Placa_Mae.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Placa_Mae.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Placa_Mae.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Placa_Mae.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Placa_Mae.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Placa_Mae.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Placa_Mae.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Placa_Mae_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Placa_Mae_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Placa_Mae_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Placa_Mae_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Placa_Mae_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Placa_Mae_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Placa_Mae_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Placa_Mae_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Placa_Mae_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Placa_Mae_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Placa_Mae_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Placa_Mae_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Placa_Mae_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Placa_Mae_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Placa_Mae_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Placa_Mae_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Processador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Registo_Flags_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registo_Flags_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Placa_Mae_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Placa_Mae_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="placa_mae.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="placa_mae.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="placa_mae.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1710245511" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1710245511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710492733" xil_pn:in_ck="3478105927065247279" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1710492733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Regisots_test.vhd"/>
      <outfile xil_pn:name="Banco_Registos.vhd"/>
      <outfile xil_pn:name="MUXR_test.vhd"/>
      <outfile xil_pn:name="Memoria_Instrucoes.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="Mux_PC_test.vhd"/>
      <outfile xil_pn:name="Mux_R.vhd"/>
      <outfile xil_pn:name="NotOr.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_test.vhd"/>
      <outfile xil_pn:name="Periferico_Entrada.vhd"/>
      <outfile xil_pn:name="Periferico_Saida.vhd"/>
      <outfile xil_pn:name="Periferico_Saida_test.vhd"/>
      <outfile xil_pn:name="PlacaMae_test.vhd"/>
      <outfile xil_pn:name="Placa_Mae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_test.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_test.vhd"/>
      <outfile xil_pn:name="Registo_Flags.vhd"/>
      <outfile xil_pn:name="Registo_Flags_test.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710344683" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4452392730620194867" xil_pn:start_ts="1710344683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710344683" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7236111279796139829" xil_pn:start_ts="1710344683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710245511" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4505231205917953840" xil_pn:start_ts="1710245511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710492733" xil_pn:in_ck="3478105927065247279" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1710492733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Regisots_test.vhd"/>
      <outfile xil_pn:name="Banco_Registos.vhd"/>
      <outfile xil_pn:name="MUXR_test.vhd"/>
      <outfile xil_pn:name="Memoria_Instrucoes.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="Mux_PC_test.vhd"/>
      <outfile xil_pn:name="Mux_R.vhd"/>
      <outfile xil_pn:name="NotOr.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_test.vhd"/>
      <outfile xil_pn:name="Periferico_Entrada.vhd"/>
      <outfile xil_pn:name="Periferico_Saida.vhd"/>
      <outfile xil_pn:name="Periferico_Saida_test.vhd"/>
      <outfile xil_pn:name="PlacaMae_test.vhd"/>
      <outfile xil_pn:name="Placa_Mae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_test.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_test.vhd"/>
      <outfile xil_pn:name="Registo_Flags.vhd"/>
      <outfile xil_pn:name="Registo_Flags_test.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710492742" xil_pn:in_ck="3478105927065247279" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2488285944679156414" xil_pn:start_ts="1710492733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae_test_beh.prj"/>
      <outfile xil_pn:name="PlacaMae_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1710492743" xil_pn:in_ck="-693090443221648781" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8668713514445620737" xil_pn:start_ts="1710492742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1710243750" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1710243750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243750" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8483342996824285802" xil_pn:start_ts="1710243750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243750" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4505231205917953840" xil_pn:start_ts="1710243750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243750" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1710243750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243750" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1380936589069451176" xil_pn:start_ts="1710243750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243768" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1710243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710243768" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3991402079598712666" xil_pn:start_ts="1710243768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710489381" xil_pn:in_ck="-3536672557869363546" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5512865975180030396" xil_pn:start_ts="1710489370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Placa_Mae.lso"/>
      <outfile xil_pn:name="Placa_Mae.ngc"/>
      <outfile xil_pn:name="Placa_Mae.ngr"/>
      <outfile xil_pn:name="Placa_Mae.prj"/>
      <outfile xil_pn:name="Placa_Mae.stx"/>
      <outfile xil_pn:name="Placa_Mae.syr"/>
      <outfile xil_pn:name="Placa_Mae.xst"/>
      <outfile xil_pn:name="Placa_Mae_vhdl.prj"/>
      <outfile xil_pn:name="Placa_Mae_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1710244423" xil_pn:in_ck="-8530945417679894081" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3018664047917454419" xil_pn:start_ts="1710244423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710417980" xil_pn:in_ck="-2057065246154181928" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9051502589236329683" xil_pn:start_ts="1710417972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Placa_Mae.bld"/>
      <outfile xil_pn:name="Placa_Mae.ngd"/>
      <outfile xil_pn:name="Placa_Mae_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1710417990" xil_pn:in_ck="-2356943473834333063" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1710417980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Placa_Mae.pcf"/>
      <outfile xil_pn:name="Placa_Mae_map.map"/>
      <outfile xil_pn:name="Placa_Mae_map.mrp"/>
      <outfile xil_pn:name="Placa_Mae_map.ncd"/>
      <outfile xil_pn:name="Placa_Mae_map.ngm"/>
      <outfile xil_pn:name="Placa_Mae_map.xrpt"/>
      <outfile xil_pn:name="Placa_Mae_summary.xml"/>
      <outfile xil_pn:name="Placa_Mae_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1710418022" xil_pn:in_ck="2530161164840863794" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1710417990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Placa_Mae.ncd"/>
      <outfile xil_pn:name="Placa_Mae.pad"/>
      <outfile xil_pn:name="Placa_Mae.par"/>
      <outfile xil_pn:name="Placa_Mae.ptwx"/>
      <outfile xil_pn:name="Placa_Mae.unroutes"/>
      <outfile xil_pn:name="Placa_Mae.xpi"/>
      <outfile xil_pn:name="Placa_Mae_pad.csv"/>
      <outfile xil_pn:name="Placa_Mae_pad.txt"/>
      <outfile xil_pn:name="Placa_Mae_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1710418034" xil_pn:in_ck="-8530945417679901706" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1710418022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Placa_Mae.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="placa_mae.bgn"/>
      <outfile xil_pn:name="placa_mae.bit"/>
      <outfile xil_pn:name="placa_mae.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1710418022" xil_pn:in_ck="333494432526513525" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1710418017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Placa_Mae.twr"/>
      <outfile xil_pn:name="Placa_Mae.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
