
                               Synplify Pro (R) 

                  Version V-2023.09M for win64 - Jan 04, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
Hostname:    DESKTOP-9J7KET5
Date:        Thu Aug 22 15:26:32 2024
Version:     V-2023.09M

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log UART_INT1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server DESKTOP-9J7KET5 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


scm2hydra_preserve_rtl_sig is not supported in current product.
add_dut_hierarchy is not supported in current product.
prepare_readback is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "D:\libero_tests\UART_INT\synthesis\UART_INT1.srr"
Running: synthesis in foreground

Running UART_INT1_syn|synthesis

Running Flow: compile (Compile) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:32 2024

Running Flow: compile_flow (Compile Process) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:32 2024

Running: compiler (Compile Input) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:32 2024
Copied D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_comp.srs to D:\libero_tests\UART_INT\synthesis\UART_INT1.srs

compiler completed
# Thu Aug 22 15:26:36 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:36 2024

multi_srs_gen completed
# Thu Aug 22 15:26:37 2024

Return Code: 0
Run Time:00h:00m:01s
Copied D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_mult.srs to D:\libero_tests\UART_INT\synthesis\UART_INT1.srs
Complete: Compile Process on UART_INT1_syn|synthesis

Running: premap (Premap) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:37 2024

premap completed with warnings
# Thu Aug 22 15:26:38 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on UART_INT1_syn|synthesis

Running Flow: map (Map) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:38 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on UART_INT1_syn|synthesis
# Thu Aug 22 15:26:38 2024
Copied D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_m.srm to D:\libero_tests\UART_INT\synthesis\UART_INT1.srm

fpga_mapper completed with warnings
# Thu Aug 22 15:26:40 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on UART_INT1_syn|synthesis
Complete: Logic Synthesis on UART_INT1_syn|synthesis
TCL script complete: "UART_INT1_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
