$date
	Sat Oct 22 22:01:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#120552
b1010 !
1"
#120554
b1010 &
b1010 %
1$
#120555
0"
#120558
b101 &
b101 %
#120562
b10000 &
b10000 %
#120566
b1000 &
b1000 %
#120570
b100 &
b100 %
#120574
b10 &
b10 %
#120578
b1 &
b1 %
1#
#120582
b0 &
0#
b0 %
0$
#1113825
b1111 !
1"
#1113826
b1111 &
b1111 %
1$
#1113827
0"
#1113830
b101110 &
b101110 %
#1113834
b10111 &
b10111 %
#1113838
b1000110 &
b1000110 %
#1113842
b100011 &
b100011 %
#1113846
b1101010 &
b1101010 %
#1113850
b110101 &
b110101 %
#1113854
b10100000 &
b10100000 %
#1113858
b1010000 &
b1010000 %
#1113862
b101000 &
b101000 %
#1113866
b10100 &
b10100 %
#1113870
b1010 &
b1010 %
#1113874
b101 &
b101 %
#1113878
b10000 &
b10000 %
#1113882
b1000 &
b1000 %
#1113886
b100 &
b100 %
#1113890
b10 &
b10 %
#1113894
b1 &
1#
b1 %
#1113898
b0 &
b0 %
0#
0$
#2080284
b110 !
1"
#2080286
b110 &
b110 %
1$
#2080287
0"
#2080290
b11 &
b11 %
#2080294
b1010 &
b1010 %
#2080298
b101 &
b101 %
#2080302
b10000 &
b10000 %
#2080306
b1000 &
b1000 %
#2080310
b100 &
b100 %
#2080314
b10 &
b10 %
#2080318
b1 &
1#
b1 %
#2080322
b0 &
b0 %
0#
0$
#4500012
