# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do /home/jagaul/cpre381/Lab2/MySecondRISCVDatapath/tb_Datapath2.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:15:04 on Sep 29,2025
# vcom -reportprogress 300 -2008 Datapath2.vhd tb_Datapath2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Datapath2
# -- Compiling architecture structural of Datapath2
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Datapath2
# -- Compiling architecture mixed of tb_Datapath2
# End time: 21:15:04 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_Datapath2 
# Start time: 21:15:04 on Sep 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_datapath2(mixed)#1
# Loading work.datapath2(structural)#1
# Loading work.bitextender16t32(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.array32
# Loading work.regfile(structural)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.registerdecoder(structural)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 9  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 10  Instance: /tb_datapath2/DATAFILE/dmem
# 0 ns
# 420 ns
run 100
do /home/jagaul/cpre381/Lab2/MySecondRISCVDatapath/tb_Datapath2.do
# End time: 21:17:34 on Sep 29,2025, Elapsed time: 0:02:30
# Errors: 0, Warnings: 3
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:17:34 on Sep 29,2025
# vcom -reportprogress 300 -2008 Datapath2.vhd tb_Datapath2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Datapath2
# -- Compiling architecture structural of Datapath2
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Datapath2
# -- Compiling architecture mixed of tb_Datapath2
# End time: 21:17:34 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_Datapath2 
# Start time: 21:17:34 on Sep 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_datapath2(mixed)#1
# Loading work.datapath2(structural)#1
# Loading work.bitextender16t32(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.array32
# Loading work.regfile(structural)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.registerdecoder(structural)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 9  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 10  Instance: /tb_datapath2/DATAFILE/dmem
# 0 ns
# 525 ns
do /home/jagaul/cpre381/Lab2/MySecondRISCVDatapath/tb_Datapath2.do
# End time: 21:20:56 on Sep 29,2025, Elapsed time: 0:03:22
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:20:56 on Sep 29,2025
# vcom -reportprogress 300 -2008 Datapath2.vhd tb_Datapath2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Datapath2
# -- Compiling architecture structural of Datapath2
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Datapath2
# -- Compiling architecture mixed of tb_Datapath2
# End time: 21:20:56 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_Datapath2 
# Start time: 21:20:56 on Sep 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_datapath2(mixed)#1
# Loading work.datapath2(structural)#1
# Loading work.bitextender16t32(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.array32
# Loading work.regfile(structural)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.registerdecoder(structural)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 9  Instance: /tb_datapath2/DATAFILE/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 10  Instance: /tb_datapath2/DATAFILE/dmem
# 0 ns
# 525 ns
quit -sim
# End time: 21:24:19 on Sep 29,2025, Elapsed time: 0:03:23
# Errors: 0, Warnings: 3
