 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: L-2016.03-SP4-1
Date   : Mon Mar 13 17:13:10 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[1]/q (dff_129)                                       0.00       0.11 f
  instrMem/addr<1> (memory2c_1)                           0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)                              0.06       0.17 r
  instrMem/U3770/Y (INVX2)                                0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)                              0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                                0.04       0.26 r
  instrMem/U477/Y (INVX1)                                 0.02       0.28 f
  instrMem/U507/Y (AND2X2)                                0.03       0.31 f
  instrMem/U758/Y (OR2X2)                                 0.04       0.36 f
  instrMem/U760/Y (INVX1)                                 0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                               0.03       0.39 r
  instrMem/U2588/Y (INVX1)                                0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)                              0.02       0.42 r
  instrMem/U535/Y (AND2X2)                                0.03       0.45 r
  instrMem/U393/Y (OR2X2)                                 0.04       0.49 r
  instrMem/U395/Y (INVX1)                                 0.01       0.50 f
  instrMem/U752/Y (AND2X2)                                0.03       0.53 f
  instrMem/U521/Y (OR2X2)                                 0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)                              0.03       0.60 r
  instrMem/U676/Y (BUFX2)                                 0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                               0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)                       0.00       0.67 r
  extend/instr<7> (extendImm)                             0.00       0.67 r
  extend/U39/Y (INVX1)                                    0.02       0.69 f
  extend/U56/Y (OAI21X1)                                  0.06       0.74 r
  extend/extendedImm<7> (extendImm)                       0.00       0.74 r
  pcCtrl/imm<7> (pc_control)                              0.00       0.74 r
  pcCtrl/pcALU/B<7> (simpleAlu_0)                         0.00       0.74 r
  pcCtrl/pcALU/addlogic/B<7> (additionLogic_0)            0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/InB<7> (sixteenBitCLA_0)      0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/InB<3> (fourBitCLA_2)
                                                          0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/InB (PFA_8)         0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U2/Y (INVX2)        0.02       0.77 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U1/Y (XNOR2X1)      0.03       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/P (PFA_8)           0.00       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/U28/Y (INVX1)            0.02       0.83 f
  pcCtrl/pcALU/addlogic/cla/cla2/U10/Y (AND2X2)           0.03       0.86 f
  pcCtrl/pcALU/addlogic/cla/cla2/U13/Y (INVX1)            0.00       0.86 r
  pcCtrl/pcALU/addlogic/cla/cla2/U16/Y (AND2X2)           0.03       0.89 r
  pcCtrl/pcALU/addlogic/cla/cla2/U17/Y (INVX1)            0.02       0.90 f
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.04       0.94 f
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/U24/Y (OR2X2)            0.03       0.98 r
  pcCtrl/pcALU/addlogic/cla/cla3/U25/Y (INVX1)            0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U54/Y (AOI21X1)          0.03       1.02 r
  pcCtrl/pcALU/addlogic/cla/cla3/U20/Y (BUFX2)            0.03       1.06 r
  pcCtrl/pcALU/addlogic/cla/cla3/U56/Y (AND2X2)           0.04       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla3/c4 (fourBitCLA_1)        0.00       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla4/c0 (fourBitCLA_0)        0.00       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla4/U28/Y (INVX1)            0.02       1.11 f
  pcCtrl/pcALU/addlogic/cla/cla4/U23/Y (OAI21X1)          0.05       1.16 r
  pcCtrl/pcALU/addlogic/cla/cla4/pfa3/Cin (PFA_1)         0.00       1.16 r
  pcCtrl/pcALU/addlogic/cla/cla4/pfa3/U2/Y (XNOR2X1)      0.03       1.19 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa3/Out (PFA_1)         0.00       1.19 f
  pcCtrl/pcALU/addlogic/cla/cla4/Out<2> (fourBitCLA_0)
                                                          0.00       1.19 f
  pcCtrl/pcALU/addlogic/cla/Out<14> (sixteenBitCLA_0)     0.00       1.19 f
  pcCtrl/pcALU/addlogic/U55/Y (INVX1)                     0.00       1.19 r
  pcCtrl/pcALU/addlogic/U9/Y (OR2X2)                      0.04       1.23 r
  pcCtrl/pcALU/addlogic/U195/Y (NAND3X1)                  0.01       1.24 f
  pcCtrl/pcALU/addlogic/Out<14> (additionLogic_0)         0.00       1.24 f
  pcCtrl/pcALU/U8/Y (BUFX2)                               0.03       1.27 f
  pcCtrl/pcALU/Out<14> (simpleAlu_0)                      0.00       1.27 f
  pcCtrl/U6/Y (AND2X1)                                    0.03       1.30 f
  pcCtrl/U46/Y (INVX1)                                    0.00       1.30 r
  pcCtrl/U5/Y (AND2X2)                                    0.03       1.33 r
  pcCtrl/U33/Y (INVX1)                                    0.01       1.35 f
  pcCtrl/readAdd<14> (pc_control)                         0.00       1.35 f
  pc[14]/d (dff_142)                                      0.00       1.35 f
  pc[14]/U3/Y (INVX1)                                     0.00       1.35 r
  pc[14]/U4/Y (NOR2X1)                                    0.01       1.36 f
  pc[14]/state_reg/D (DFFPOSX1)                           0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[14]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U32/Y (AND2X2)           0.03       0.88 f
  pcCtrl/pcALU/addlogic/cla/cla2/U54/Y (OAI21X1)          0.04       0.92 r
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.05       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U24/Y (OR2X2)            0.04       1.03 f
  pcCtrl/pcALU/addlogic/cla/cla3/U25/Y (INVX1)            0.00       1.03 r
  pcCtrl/pcALU/addlogic/cla/cla3/U54/Y (AOI21X1)          0.02       1.05 f
  pcCtrl/pcALU/addlogic/cla/cla3/U20/Y (BUFX2)            0.03       1.08 f
  pcCtrl/pcALU/addlogic/cla/cla3/U56/Y (AND2X2)           0.04       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla3/c4 (fourBitCLA_1)        0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla4/c0 (fourBitCLA_0)        0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla4/U29/Y (INVX1)            0.00       1.12 r
  pcCtrl/pcALU/addlogic/cla/cla4/U3/Y (INVX1)             0.02       1.14 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa1/Cin (PFA_3)         0.00       1.14 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa1/U1/Y (XNOR2X1)      0.03       1.17 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa1/Out (PFA_3)         0.00       1.17 f
  pcCtrl/pcALU/addlogic/cla/cla4/Out<0> (fourBitCLA_0)
                                                          0.00       1.17 f
  pcCtrl/pcALU/addlogic/cla/Out<12> (sixteenBitCLA_0)     0.00       1.17 f
  pcCtrl/pcALU/addlogic/U188/Y (AOI22X1)                  0.03       1.19 r
  pcCtrl/pcALU/addlogic/U17/Y (BUFX2)                     0.03       1.23 r
  pcCtrl/pcALU/addlogic/U189/Y (OAI21X1)                  0.02       1.24 f
  pcCtrl/pcALU/addlogic/Out<12> (additionLogic_0)         0.00       1.24 f
  pcCtrl/pcALU/Out<12> (simpleAlu_0)                      0.00       1.24 f
  pcCtrl/U104/Y (AOI22X1)                                 0.02       1.27 r
  pcCtrl/U43/Y (BUFX2)                                    0.03       1.30 r
  pcCtrl/U29/Y (AND2X2)                                   0.03       1.33 r
  pcCtrl/U30/Y (INVX1)                                    0.01       1.35 f
  pcCtrl/readAdd<12> (pc_control)                         0.00       1.35 f
  pc[12]/d (dff_140)                                      0.00       1.35 f
  pc[12]/U3/Y (INVX1)                                     0.00       1.35 r
  pc[12]/U4/Y (NOR2X1)                                    0.01       1.35 f
  pc[12]/state_reg/D (DFFPOSX1)                           0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[12]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[1]/q (dff_129)                                       0.00       0.11 f
  instrMem/addr<1> (memory2c_1)                           0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)                              0.06       0.17 r
  instrMem/U3770/Y (INVX2)                                0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)                              0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                                0.04       0.26 r
  instrMem/U477/Y (INVX1)                                 0.02       0.28 f
  instrMem/U507/Y (AND2X2)                                0.03       0.31 f
  instrMem/U758/Y (OR2X2)                                 0.04       0.36 f
  instrMem/U760/Y (INVX1)                                 0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                               0.03       0.39 r
  instrMem/U2588/Y (INVX1)                                0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)                              0.02       0.42 r
  instrMem/U535/Y (AND2X2)                                0.03       0.45 r
  instrMem/U393/Y (OR2X2)                                 0.04       0.49 r
  instrMem/U395/Y (INVX1)                                 0.01       0.50 f
  instrMem/U752/Y (AND2X2)                                0.03       0.53 f
  instrMem/U521/Y (OR2X2)                                 0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)                              0.03       0.60 r
  instrMem/U676/Y (BUFX2)                                 0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                               0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)                       0.00       0.67 r
  extend/instr<7> (extendImm)                             0.00       0.67 r
  extend/U39/Y (INVX1)                                    0.02       0.69 f
  extend/U56/Y (OAI21X1)                                  0.06       0.74 r
  extend/extendedImm<7> (extendImm)                       0.00       0.74 r
  pcCtrl/imm<7> (pc_control)                              0.00       0.74 r
  pcCtrl/pcALU/B<7> (simpleAlu_0)                         0.00       0.74 r
  pcCtrl/pcALU/addlogic/B<7> (additionLogic_0)            0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/InB<7> (sixteenBitCLA_0)      0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/InB<3> (fourBitCLA_2)
                                                          0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/InB (PFA_8)         0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U2/Y (INVX2)        0.02       0.77 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U1/Y (XNOR2X1)      0.03       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/P (PFA_8)           0.00       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/U28/Y (INVX1)            0.02       0.83 f
  pcCtrl/pcALU/addlogic/cla/cla2/U10/Y (AND2X2)           0.03       0.86 f
  pcCtrl/pcALU/addlogic/cla/cla2/U13/Y (INVX1)            0.00       0.86 r
  pcCtrl/pcALU/addlogic/cla/cla2/U16/Y (AND2X2)           0.03       0.89 r
  pcCtrl/pcALU/addlogic/cla/cla2/U17/Y (INVX1)            0.02       0.90 f
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.04       0.94 f
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/U24/Y (OR2X2)            0.03       0.98 r
  pcCtrl/pcALU/addlogic/cla/cla3/U25/Y (INVX1)            0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U54/Y (AOI21X1)          0.03       1.02 r
  pcCtrl/pcALU/addlogic/cla/cla3/U20/Y (BUFX2)            0.03       1.06 r
  pcCtrl/pcALU/addlogic/cla/cla3/U56/Y (AND2X2)           0.04       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla3/c4 (fourBitCLA_1)        0.00       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla4/c0 (fourBitCLA_0)        0.00       1.09 r
  pcCtrl/pcALU/addlogic/cla/cla4/U24/Y (INVX1)            0.02       1.11 f
  pcCtrl/pcALU/addlogic/cla/cla4/U46/Y (OAI21X1)          0.05       1.16 r
  pcCtrl/pcALU/addlogic/cla/cla4/pfa2/Cin (PFA_2)         0.00       1.16 r
  pcCtrl/pcALU/addlogic/cla/cla4/pfa2/U4/Y (XNOR2X1)      0.03       1.19 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa2/Out (PFA_2)         0.00       1.19 f
  pcCtrl/pcALU/addlogic/cla/cla4/Out<1> (fourBitCLA_0)
                                                          0.00       1.19 f
  pcCtrl/pcALU/addlogic/cla/Out<13> (sixteenBitCLA_0)     0.00       1.19 f
  pcCtrl/pcALU/addlogic/U6/Y (AND2X1)                     0.03       1.22 f
  pcCtrl/pcALU/addlogic/U18/Y (INVX1)                     0.00       1.22 r
  pcCtrl/pcALU/addlogic/U192/Y (NAND3X1)                  0.01       1.23 f
  pcCtrl/pcALU/addlogic/Out<13> (additionLogic_0)         0.00       1.23 f
  pcCtrl/pcALU/U6/Y (BUFX2)                               0.03       1.26 f
  pcCtrl/pcALU/Out<13> (simpleAlu_0)                      0.00       1.26 f
  pcCtrl/U4/Y (AND2X1)                                    0.03       1.29 f
  pcCtrl/U45/Y (INVX1)                                    0.00       1.29 r
  pcCtrl/U31/Y (AND2X2)                                   0.03       1.32 r
  pcCtrl/U32/Y (INVX1)                                    0.01       1.34 f
  pcCtrl/readAdd<13> (pc_control)                         0.00       1.34 f
  pc[13]/d (dff_141)                                      0.00       1.34 f
  pc[13]/U3/Y (INVX1)                                     0.00       1.34 r
  pc[13]/U4/Y (NOR2X1)                                    0.01       1.35 f
  pc[13]/state_reg/D (DFFPOSX1)                           0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[13]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U32/Y (AND2X2)           0.03       0.88 f
  pcCtrl/pcALU/addlogic/cla/cla2/U54/Y (OAI21X1)          0.04       0.92 r
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.05       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U14/Y (BUFX2)            0.04       1.02 f
  pcCtrl/pcALU/addlogic/cla/cla3/U1/Y (INVX1)             0.00       1.02 r
  pcCtrl/pcALU/addlogic/cla/cla3/U2/Y (INVX1)             0.02       1.04 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa1/Cin (PFA_7)         0.00       1.04 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa1/U2/YS (FAX1)        0.08       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa1/Out (PFA_7)         0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla3/Out<0> (fourBitCLA_1)
                                                          0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/Out<8> (sixteenBitCLA_0)      0.00       1.12 f
  pcCtrl/pcALU/addlogic/U177/Y (AOI22X1)                  0.03       1.16 r
  pcCtrl/pcALU/addlogic/U14/Y (BUFX2)                     0.03       1.19 r
  pcCtrl/pcALU/addlogic/U178/Y (OAI21X1)                  0.02       1.21 f
  pcCtrl/pcALU/addlogic/Out<8> (additionLogic_0)          0.00       1.21 f
  pcCtrl/pcALU/Out<8> (simpleAlu_0)                       0.00       1.21 f
  pcCtrl/U102/Y (AOI22X1)                                 0.03       1.24 r
  pcCtrl/U42/Y (BUFX2)                                    0.03       1.27 r
  pcCtrl/U21/Y (AND2X2)                                   0.03       1.30 r
  pcCtrl/U22/Y (INVX1)                                    0.01       1.32 f
  pcCtrl/readAdd<8> (pc_control)                          0.00       1.32 f
  pc[8]/d (dff_136)                                       0.00       1.32 f
  pc[8]/U3/Y (INVX1)                                      0.00       1.32 r
  pc[8]/U4/Y (NOR2X1)                                     0.01       1.33 f
  pc[8]/state_reg/D (DFFPOSX1)                            0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[8]/state_reg/CLK (DFFPOSX1)                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U32/Y (AND2X2)           0.03       0.88 f
  pcCtrl/pcALU/addlogic/cla/cla2/U54/Y (OAI21X1)          0.04       0.92 r
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.05       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U24/Y (OR2X2)            0.04       1.03 f
  pcCtrl/pcALU/addlogic/cla/cla3/U25/Y (INVX1)            0.00       1.03 r
  pcCtrl/pcALU/addlogic/cla/cla3/U54/Y (AOI21X1)          0.02       1.05 f
  pcCtrl/pcALU/addlogic/cla/cla3/U20/Y (BUFX2)            0.03       1.08 f
  pcCtrl/pcALU/addlogic/cla/cla3/U56/Y (AND2X2)           0.04       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla3/c4 (fourBitCLA_1)        0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla4/c0 (fourBitCLA_0)        0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla4/U29/Y (INVX1)            0.00       1.12 r
  pcCtrl/pcALU/addlogic/cla/cla4/U6/Y (AND2X2)            0.03       1.15 r
  pcCtrl/pcALU/addlogic/cla/cla4/U7/Y (INVX1)             0.01       1.16 f
  pcCtrl/pcALU/addlogic/cla/cla4/U25/Y (AND2X2)           0.04       1.20 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa4/Cin (PFA_0)         0.00       1.20 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa4/U2/Y (XNOR2X1)      0.02       1.22 f
  pcCtrl/pcALU/addlogic/cla/cla4/pfa4/Out (PFA_0)         0.00       1.22 f
  pcCtrl/pcALU/addlogic/cla/cla4/Out<3> (fourBitCLA_0)
                                                          0.00       1.22 f
  pcCtrl/pcALU/addlogic/cla/Out<15> (sixteenBitCLA_0)     0.00       1.22 f
  pcCtrl/pcALU/addlogic/U4/Y (AND2X1)                     0.03       1.26 f
  pcCtrl/pcALU/addlogic/U97/Y (INVX1)                     0.00       1.26 r
  pcCtrl/pcALU/addlogic/U7/Y (AND2X2)                     0.03       1.29 r
  pcCtrl/pcALU/addlogic/U8/Y (INVX1)                      0.01       1.31 f
  pcCtrl/pcALU/addlogic/Out<15> (additionLogic_0)         0.00       1.31 f
  pcCtrl/pcALU/Out<15> (simpleAlu_0)                      0.00       1.31 f
  pcCtrl/U94/Y (INVX1)                                    0.00       1.31 r
  pcCtrl/U90/Y (OAI21X1)                                  0.01       1.32 f
  pcCtrl/readAdd<15> (pc_control)                         0.00       1.32 f
  pc[15]/d (dff_143)                                      0.00       1.32 f
  pc[15]/U3/Y (INVX1)                                     0.00       1.32 r
  pc[15]/U4/Y (NOR2X1)                                    0.01       1.33 f
  pc[15]/state_reg/D (DFFPOSX1)                           0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[15]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U32/Y (AND2X2)           0.03       0.88 f
  pcCtrl/pcALU/addlogic/cla/cla2/U54/Y (OAI21X1)          0.04       0.92 r
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.05       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U14/Y (BUFX2)            0.04       1.02 f
  pcCtrl/pcALU/addlogic/cla/cla3/U26/Y (AND2X2)           0.03       1.06 f
  pcCtrl/pcALU/addlogic/cla/cla3/U28/Y (INVX1)            0.00       1.05 r
  pcCtrl/pcALU/addlogic/cla/cla3/U17/Y (AND2X2)           0.03       1.08 r
  pcCtrl/pcALU/addlogic/cla/cla3/U18/Y (INVX1)            0.01       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa3/Cin (PFA_5)         0.00       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa3/U4/Y (INVX1)        0.01       1.11 r
  pcCtrl/pcALU/addlogic/cla/cla3/pfa3/U3/Y (XNOR2X1)      0.03       1.13 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa3/Out (PFA_5)         0.00       1.13 f
  pcCtrl/pcALU/addlogic/cla/cla3/Out<2> (fourBitCLA_1)
                                                          0.00       1.13 f
  pcCtrl/pcALU/addlogic/cla/Out<10> (sixteenBitCLA_0)     0.00       1.13 f
  pcCtrl/pcALU/addlogic/U183/Y (AOI22X1)                  0.03       1.16 r
  pcCtrl/pcALU/addlogic/U16/Y (BUFX2)                     0.03       1.19 r
  pcCtrl/pcALU/addlogic/U184/Y (OAI21X1)                  0.02       1.21 f
  pcCtrl/pcALU/addlogic/Out<10> (additionLogic_0)         0.00       1.21 f
  pcCtrl/pcALU/Out<10> (simpleAlu_0)                      0.00       1.21 f
  pcCtrl/U91/Y (AOI22X1)                                  0.02       1.23 r
  pcCtrl/U37/Y (BUFX2)                                    0.03       1.27 r
  pcCtrl/U25/Y (AND2X2)                                   0.03       1.30 r
  pcCtrl/U26/Y (INVX1)                                    0.01       1.31 f
  pcCtrl/readAdd<10> (pc_control)                         0.00       1.31 f
  pc[10]/d (dff_138)                                      0.00       1.31 f
  pc[10]/U3/Y (INVX1)                                     0.00       1.31 r
  pc[10]/U4/Y (NOR2X1)                                    0.01       1.32 f
  pc[10]/state_reg/D (DFFPOSX1)                           0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[10]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U32/Y (AND2X2)           0.03       0.88 f
  pcCtrl/pcALU/addlogic/cla/cla2/U54/Y (OAI21X1)          0.04       0.92 r
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.05       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.02       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.99 f
  pcCtrl/pcALU/addlogic/cla/cla3/U14/Y (BUFX2)            0.04       1.02 f
  pcCtrl/pcALU/addlogic/cla/cla3/U21/Y (AND2X2)           0.03       1.06 f
  pcCtrl/pcALU/addlogic/cla/cla3/U22/Y (INVX1)            0.00       1.05 r
  pcCtrl/pcALU/addlogic/cla/cla3/U15/Y (AND2X2)           0.03       1.08 r
  pcCtrl/pcALU/addlogic/cla/cla3/U16/Y (INVX1)            0.01       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa2/Cin (PFA_6)         0.00       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa2/U2/Y (INVX1)        0.01       1.11 r
  pcCtrl/pcALU/addlogic/cla/cla3/pfa2/U1/Y (XNOR2X1)      0.03       1.13 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa2/Out (PFA_6)         0.00       1.13 f
  pcCtrl/pcALU/addlogic/cla/cla3/Out<1> (fourBitCLA_1)
                                                          0.00       1.13 f
  pcCtrl/pcALU/addlogic/cla/Out<9> (sixteenBitCLA_0)      0.00       1.13 f
  pcCtrl/pcALU/addlogic/U180/Y (AOI22X1)                  0.03       1.16 r
  pcCtrl/pcALU/addlogic/U15/Y (BUFX2)                     0.03       1.19 r
  pcCtrl/pcALU/addlogic/U181/Y (OAI21X1)                  0.02       1.21 f
  pcCtrl/pcALU/addlogic/Out<9> (additionLogic_0)          0.00       1.21 f
  pcCtrl/pcALU/Out<9> (simpleAlu_0)                       0.00       1.21 f
  pcCtrl/U89/Y (AOI22X1)                                  0.02       1.23 r
  pcCtrl/U36/Y (BUFX2)                                    0.03       1.27 r
  pcCtrl/U23/Y (AND2X2)                                   0.03       1.30 r
  pcCtrl/U24/Y (INVX1)                                    0.01       1.31 f
  pcCtrl/readAdd<9> (pc_control)                          0.00       1.31 f
  pc[9]/d (dff_137)                                       0.00       1.31 f
  pc[9]/U3/Y (INVX1)                                      0.00       1.31 r
  pc[9]/U4/Y (NOR2X1)                                     0.01       1.32 f
  pc[9]/state_reg/D (DFFPOSX1)                            0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[9]/state_reg/CLK (DFFPOSX1)                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[1]/q (dff_129)                                       0.00       0.11 f
  instrMem/addr<1> (memory2c_1)                           0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)                              0.06       0.17 r
  instrMem/U3770/Y (INVX2)                                0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)                              0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                                0.04       0.26 r
  instrMem/U477/Y (INVX1)                                 0.02       0.28 f
  instrMem/U507/Y (AND2X2)                                0.03       0.31 f
  instrMem/U758/Y (OR2X2)                                 0.04       0.36 f
  instrMem/U760/Y (INVX1)                                 0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                               0.03       0.39 r
  instrMem/U2588/Y (INVX1)                                0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)                              0.02       0.42 r
  instrMem/U535/Y (AND2X2)                                0.03       0.45 r
  instrMem/U393/Y (OR2X2)                                 0.04       0.49 r
  instrMem/U395/Y (INVX1)                                 0.01       0.50 f
  instrMem/U752/Y (AND2X2)                                0.03       0.53 f
  instrMem/U521/Y (OR2X2)                                 0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)                              0.03       0.60 r
  instrMem/U676/Y (BUFX2)                                 0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                               0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)                       0.00       0.67 r
  extend/instr<7> (extendImm)                             0.00       0.67 r
  extend/U39/Y (INVX1)                                    0.02       0.69 f
  extend/U56/Y (OAI21X1)                                  0.06       0.74 r
  extend/extendedImm<7> (extendImm)                       0.00       0.74 r
  pcCtrl/imm<7> (pc_control)                              0.00       0.74 r
  pcCtrl/pcALU/B<7> (simpleAlu_0)                         0.00       0.74 r
  pcCtrl/pcALU/addlogic/B<7> (additionLogic_0)            0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/InB<7> (sixteenBitCLA_0)      0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/InB<3> (fourBitCLA_2)
                                                          0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/InB (PFA_8)         0.00       0.74 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U2/Y (INVX2)        0.02       0.77 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U1/Y (XNOR2X1)      0.03       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/P (PFA_8)           0.00       0.80 r
  pcCtrl/pcALU/addlogic/cla/cla2/U28/Y (INVX1)            0.02       0.83 f
  pcCtrl/pcALU/addlogic/cla/cla2/U10/Y (AND2X2)           0.03       0.86 f
  pcCtrl/pcALU/addlogic/cla/cla2/U13/Y (INVX1)            0.00       0.86 r
  pcCtrl/pcALU/addlogic/cla/cla2/U16/Y (AND2X2)           0.03       0.89 r
  pcCtrl/pcALU/addlogic/cla/cla2/U17/Y (INVX1)            0.02       0.90 f
  pcCtrl/pcALU/addlogic/cla/cla2/U7/Y (OR2X2)             0.04       0.94 f
  pcCtrl/pcALU/addlogic/cla/cla2/U8/Y (INVX1)             0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla2/c4 (fourBitCLA_2)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/c0 (fourBitCLA_1)        0.00       0.94 r
  pcCtrl/pcALU/addlogic/cla/cla3/U14/Y (BUFX2)            0.04       0.98 r
  pcCtrl/pcALU/addlogic/cla/cla3/U26/Y (AND2X2)           0.03       1.01 r
  pcCtrl/pcALU/addlogic/cla/cla3/U27/Y (INVX1)            0.01       1.03 f
  pcCtrl/pcALU/addlogic/cla/cla3/U36/Y (AND2X2)           0.03       1.06 f
  pcCtrl/pcALU/addlogic/cla/cla3/U50/Y (OAI21X1)          0.06       1.12 r
  pcCtrl/pcALU/addlogic/cla/cla3/pfa4/Cin (PFA_4)         0.00       1.12 r
  pcCtrl/pcALU/addlogic/cla/cla3/pfa4/U2/YS (FAX1)        0.08       1.20 f
  pcCtrl/pcALU/addlogic/cla/cla3/pfa4/Out (PFA_4)         0.00       1.20 f
  pcCtrl/pcALU/addlogic/cla/cla3/Out<3> (fourBitCLA_1)
                                                          0.00       1.20 f
  pcCtrl/pcALU/addlogic/cla/Out<11> (sixteenBitCLA_0)     0.00       1.20 f
  pcCtrl/pcALU/addlogic/U58/Y (INVX1)                     0.00       1.20 r
  pcCtrl/pcALU/addlogic/U57/Y (OAI21X1)                   0.01       1.22 f
  pcCtrl/pcALU/addlogic/Out<11> (additionLogic_0)         0.00       1.22 f
  pcCtrl/pcALU/Out<11> (simpleAlu_0)                      0.00       1.22 f
  pcCtrl/U3/Y (AND2X1)                                    0.03       1.25 f
  pcCtrl/U44/Y (INVX1)                                    0.00       1.25 r
  pcCtrl/U27/Y (AND2X2)                                   0.03       1.28 r
  pcCtrl/U28/Y (INVX1)                                    0.01       1.29 f
  pcCtrl/readAdd<11> (pc_control)                         0.00       1.29 f
  pc[11]/d (dff_139)                                      0.00       1.29 f
  pc[11]/U3/Y (INVX1)                                     0.00       1.29 r
  pc[11]/U4/Y (NOR2X1)                                    0.01       1.30 f
  pc[11]/state_reg/D (DFFPOSX1)                           0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[11]/state_reg/CLK (DFFPOSX1)                         0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U367/Y (INVX1)                                 0.00       0.15 r
  instrMem/U3666/Y (NAND2X1)                              0.01       0.16 f
  instrMem/U2673/Y (AND2X2)                               0.04       0.20 f
  instrMem/U2674/Y (INVX1)                                0.00       0.20 r
  instrMem/U552/Y (INVX1)                                 0.01       0.21 f
  instrMem/U546/Y (NOR3X1)                                0.04       0.26 r
  instrMem/U310/Y (INVX1)                                 0.04       0.29 f
  instrMem/U198/Y (INVX1)                                 0.01       0.30 r
  instrMem/U5484/Y (INVX1)                                0.02       0.32 f
  instrMem/U4960/Y (OR2X2)                                0.05       0.36 f
  instrMem/U4959/Y (OAI21X1)                              0.02       0.39 r
  instrMem/U4957/Y (NOR3X1)                               0.03       0.41 f
  instrMem/U4215/Y (AND2X2)                               0.04       0.45 f
  instrMem/U800/Y (OR2X2)                                 0.04       0.50 f
  instrMem/U803/Y (INVX1)                                 0.00       0.50 r
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 r
  instrMem/U4946/Y (NAND3X1)                              0.01       0.54 f
  instrMem/U665/Y (BUFX2)                                 0.03       0.57 f
  instrMem/U5491/Y (AND2X2)                               0.04       0.61 f
  instrMem/data_out<0> (memory2c_1)                       0.00       0.61 f
  extend/instr<0> (extendImm)                             0.00       0.61 f
  extend/U35/Y (BUFX4)                                    0.04       0.65 f
  extend/extendedImm<0> (extendImm)                       0.00       0.65 f
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 f
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 f
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.04       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.69 f
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.00       0.69 r
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.71 r
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.02       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.03       0.76 r
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.79 r
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.02       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.82 f
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.03       0.85 f
  pcCtrl/pcALU/addlogic/cla/cla2/U4/Y (BUFX2)             0.04       0.89 f
  pcCtrl/pcALU/addlogic/cla/cla2/U36/Y (OR2X2)            0.04       0.93 f
  pcCtrl/pcALU/addlogic/cla/cla2/U33/Y (AOI21X1)          0.03       0.96 r
  pcCtrl/pcALU/addlogic/cla/cla2/U24/Y (BUFX2)            0.04       1.00 r
  pcCtrl/pcALU/addlogic/cla/cla2/U3/Y (INVX2)             0.03       1.03 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa3/Cin (PFA_9)         0.00       1.03 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa3/U5/YS (FAX1)        0.08       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa3/Out (PFA_9)         0.00       1.10 f
  pcCtrl/pcALU/addlogic/cla/cla2/Out<2> (fourBitCLA_2)
                                                          0.00       1.10 f
  pcCtrl/pcALU/addlogic/cla/Out<6> (sixteenBitCLA_0)      0.00       1.10 f
  pcCtrl/pcALU/addlogic/U170/Y (AOI22X1)                  0.02       1.13 r
  pcCtrl/pcALU/addlogic/U13/Y (BUFX2)                     0.03       1.16 r
  pcCtrl/pcALU/addlogic/U171/Y (OAI21X1)                  0.02       1.18 f
  pcCtrl/pcALU/addlogic/Out<6> (additionLogic_0)          0.00       1.18 f
  pcCtrl/pcALU/Out<6> (simpleAlu_0)                       0.00       1.18 f
  pcCtrl/U100/Y (AOI22X1)                                 0.03       1.21 r
  pcCtrl/U41/Y (BUFX2)                                    0.03       1.24 r
  pcCtrl/U17/Y (AND2X2)                                   0.03       1.28 r
  pcCtrl/U18/Y (INVX1)                                    0.01       1.29 f
  pcCtrl/readAdd<6> (pc_control)                          0.00       1.29 f
  pc[6]/d (dff_134)                                       0.00       1.29 f
  pc[6]/U3/Y (INVX1)                                      0.00       1.29 r
  pc[6]/U4/Y (NOR2X1)                                     0.01       1.30 f
  pc[6]/state_reg/D (DFFPOSX1)                            0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[6]/state_reg/CLK (DFFPOSX1)                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U3303/Y (AND2X2)                               0.03       0.19 f
  instrMem/U3302/Y (INVX1)                                0.00       0.18 r
  instrMem/U2673/Y (AND2X2)                               0.04       0.22 r
  instrMem/U218/Y (INVX1)                                 0.02       0.24 f
  instrMem/U384/Y (AND2X2)                                0.04       0.28 f
  instrMem/U2678/Y (INVX1)                                0.00       0.27 r
  instrMem/U3771/Y (AND2X2)                               0.03       0.31 r
  instrMem/U431/Y (OR2X2)                                 0.04       0.35 r
  instrMem/U434/Y (INVX1)                                 0.02       0.36 f
  instrMem/U4957/Y (NOR3X1)                               0.04       0.40 r
  instrMem/U4215/Y (AND2X2)                               0.03       0.44 r
  instrMem/U800/Y (OR2X2)                                 0.04       0.48 r
  instrMem/U803/Y (INVX1)                                 0.01       0.49 f
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 f
  instrMem/U4946/Y (NAND3X1)                              0.03       0.55 r
  instrMem/U665/Y (BUFX2)                                 0.03       0.58 r
  instrMem/U5491/Y (AND2X2)                               0.04       0.62 r
  instrMem/data_out<0> (memory2c_1)                       0.00       0.62 r
  extend/instr<0> (extendImm)                             0.00       0.62 r
  extend/U35/Y (BUFX4)                                    0.02       0.65 r
  extend/extendedImm<0> (extendImm)                       0.00       0.65 r
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 r
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 r
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.03       0.68 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.68 r
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.02       0.70 f
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.00       0.73 r
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.02       0.75 f
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.78 f
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.03       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.04       0.84 r
  pcCtrl/pcALU/addlogic/cla/cla2/U4/Y (BUFX2)             0.04       0.89 r
  pcCtrl/pcALU/addlogic/cla/cla2/U36/Y (OR2X2)            0.04       0.93 r
  pcCtrl/pcALU/addlogic/cla/cla2/U33/Y (AOI21X1)          0.01       0.94 f
  pcCtrl/pcALU/addlogic/cla/cla2/U24/Y (BUFX2)            0.04       0.98 f
  pcCtrl/pcALU/addlogic/cla/cla2/U50/Y (OAI21X1)          0.06       1.04 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/Cin (PFA_8)         0.00       1.04 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/U5/YS (FAX1)        0.08       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa4/Out (PFA_8)         0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/cla2/Out<3> (fourBitCLA_2)
                                                          0.00       1.12 f
  pcCtrl/pcALU/addlogic/cla/Out<7> (sixteenBitCLA_0)      0.00       1.12 f
  pcCtrl/pcALU/addlogic/U87/Y (AND2X1)                    0.03       1.15 f
  pcCtrl/pcALU/addlogic/U88/Y (INVX1)                     0.00       1.15 r
  pcCtrl/pcALU/addlogic/U175/Y (NAND3X1)                  0.01       1.16 f
  pcCtrl/pcALU/addlogic/U85/Y (BUFX2)                     0.04       1.20 f
  pcCtrl/pcALU/addlogic/Out<7> (additionLogic_0)          0.00       1.20 f
  pcCtrl/pcALU/Out<7> (simpleAlu_0)                       0.00       1.20 f
  pcCtrl/U82/Y (AND2X1)                                   0.03       1.23 f
  pcCtrl/U83/Y (INVX1)                                    0.00       1.22 r
  pcCtrl/U19/Y (AND2X2)                                   0.03       1.26 r
  pcCtrl/U20/Y (INVX1)                                    0.01       1.27 f
  pcCtrl/readAdd<7> (pc_control)                          0.00       1.27 f
  pc[7]/d (dff_135)                                       0.00       1.27 f
  pc[7]/U3/Y (INVX1)                                      0.00       1.27 r
  pc[7]/U4/Y (NOR2X1)                                     0.01       1.28 f
  pc[7]/state_reg/D (DFFPOSX1)                            0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[7]/state_reg/CLK (DFFPOSX1)                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: pc[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc[0]/state_reg/CLK (DFFPOSX1)                          0.00 #     0.00 r
  pc[0]/state_reg/Q (DFFPOSX1)                            0.11       0.11 f
  pc[0]/q (dff_128)                                       0.00       0.11 f
  instrMem/addr<0> (memory2c_1)                           0.00       0.11 f
  instrMem/U3931/Y (AND2X2)                               0.04       0.15 f
  instrMem/U3303/Y (AND2X2)                               0.03       0.19 f
  instrMem/U3302/Y (INVX1)                                0.00       0.18 r
  instrMem/U2673/Y (AND2X2)                               0.04       0.22 r
  instrMem/U218/Y (INVX1)                                 0.02       0.24 f
  instrMem/U384/Y (AND2X2)                                0.04       0.28 f
  instrMem/U2678/Y (INVX1)                                0.00       0.27 r
  instrMem/U3771/Y (AND2X2)                               0.03       0.31 r
  instrMem/U431/Y (OR2X2)                                 0.04       0.35 r
  instrMem/U434/Y (INVX1)                                 0.02       0.36 f
  instrMem/U4957/Y (NOR3X1)                               0.04       0.40 r
  instrMem/U4215/Y (AND2X2)                               0.03       0.44 r
  instrMem/U800/Y (OR2X2)                                 0.04       0.48 r
  instrMem/U803/Y (INVX1)                                 0.01       0.49 f
  instrMem/U4947/Y (AND2X2)                               0.03       0.53 f
  instrMem/U4946/Y (NAND3X1)                              0.03       0.55 r
  instrMem/U665/Y (BUFX2)                                 0.03       0.58 r
  instrMem/U5491/Y (AND2X2)                               0.04       0.62 r
  instrMem/data_out<0> (memory2c_1)                       0.00       0.62 r
  extend/instr<0> (extendImm)                             0.00       0.62 r
  extend/U35/Y (BUFX4)                                    0.02       0.65 r
  extend/extendedImm<0> (extendImm)                       0.00       0.65 r
  pcCtrl/imm<0> (pc_control)                              0.00       0.65 r
  pcCtrl/pcALU/B<0> (simpleAlu_0)                         0.00       0.65 r
  pcCtrl/pcALU/addlogic/B<0> (additionLogic_0)            0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/InB<0> (sixteenBitCLA_0)      0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/InB<0> (fourBitCLA_3)
                                                          0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/InB (PFA_15)        0.00       0.65 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/U1/Y (AND2X2)       0.03       0.68 r
  pcCtrl/pcALU/addlogic/cla/cla1/pfa1/G (PFA_15)          0.00       0.68 r
  pcCtrl/pcALU/addlogic/cla/cla1/U25/Y (INVX1)            0.02       0.70 f
  pcCtrl/pcALU/addlogic/cla/cla1/U1/Y (AND2X1)            0.03       0.73 f
  pcCtrl/pcALU/addlogic/cla/cla1/U8/Y (INVX1)             0.00       0.73 r
  pcCtrl/pcALU/addlogic/cla/cla1/U49/Y (AOI21X1)          0.02       0.75 f
  pcCtrl/pcALU/addlogic/cla/cla1/U7/Y (BUFX2)             0.03       0.78 f
  pcCtrl/pcALU/addlogic/cla/cla1/U51/Y (AOI21X1)          0.03       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla1/c4 (fourBitCLA_3)        0.00       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla2/c0 (fourBitCLA_2)        0.00       0.81 r
  pcCtrl/pcALU/addlogic/cla/cla2/U23/Y (BUFX2)            0.04       0.84 r
  pcCtrl/pcALU/addlogic/cla/cla2/U4/Y (BUFX2)             0.04       0.89 r
  pcCtrl/pcALU/addlogic/cla/cla2/U47/Y (INVX1)            0.02       0.91 f
  pcCtrl/pcALU/addlogic/cla/cla2/U51/Y (OAI21X1)          0.06       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa2/Cin (PFA_10)        0.00       0.97 r
  pcCtrl/pcALU/addlogic/cla/cla2/pfa2/U4/YS (FAX1)        0.08       1.05 f
  pcCtrl/pcALU/addlogic/cla/cla2/pfa2/Out (PFA_10)        0.00       1.05 f
  pcCtrl/pcALU/addlogic/cla/cla2/Out<1> (fourBitCLA_2)
                                                          0.00       1.05 f
  pcCtrl/pcALU/addlogic/cla/Out<5> (sixteenBitCLA_0)      0.00       1.05 f
  pcCtrl/pcALU/addlogic/U167/Y (AOI22X1)                  0.03       1.08 r
  pcCtrl/pcALU/addlogic/U12/Y (BUFX2)                     0.03       1.12 r
  pcCtrl/pcALU/addlogic/U168/Y (OAI21X1)                  0.02       1.14 f
  pcCtrl/pcALU/addlogic/Out<5> (additionLogic_0)          0.00       1.14 f
  pcCtrl/pcALU/Out<5> (simpleAlu_0)                       0.00       1.14 f
  pcCtrl/U99/Y (AOI22X1)                                  0.03       1.17 r
  pcCtrl/U40/Y (BUFX2)                                    0.03       1.20 r
  pcCtrl/U15/Y (AND2X2)                                   0.03       1.23 r
  pcCtrl/U16/Y (INVX1)                                    0.01       1.25 f
  pcCtrl/readAdd<5> (pc_control)                          0.00       1.25 f
  pc[5]/d (dff_133)                                       0.00       1.25 f
  pc[5]/U3/Y (INVX1)                                      0.00       1.25 r
  pc[5]/U4/Y (NOR2X1)                                     0.01       1.26 f
  pc[5]/state_reg/D (DFFPOSX1)                            0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pc[5]/state_reg/CLK (DFFPOSX1)                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><7>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U625/Y (AOI22X1)                 0.04       0.91 r
  regFile/U627/Y (AND2X2)                  0.03       0.94 r
  regFile/U54/Y (INVX1)                    0.02       0.96 f
  regFile/U53/Y (OR2X2)                    0.04       0.99 f
  regFile/U52/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<7> (rf)                0.00       1.04 f
  dataMem/data_in<7> (memory2c_0)          0.00       1.04 f
  dataMem/U1357/Y (INVX1)                  0.03       1.07 r
  dataMem/U58/Y (INVX4)                    0.04       1.11 f
  dataMem/U3224/Y (AOI22X1)                0.04       1.15 r
  dataMem/U93/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3225/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><7>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><7>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><6>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U620/Y (AOI22X1)                 0.04       0.91 r
  regFile/U622/Y (AND2X2)                  0.03       0.94 r
  regFile/U49/Y (INVX1)                    0.02       0.96 f
  regFile/U48/Y (OR2X2)                    0.04       0.99 f
  regFile/U47/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<6> (rf)                0.00       1.04 f
  dataMem/data_in<6> (memory2c_0)          0.00       1.04 f
  dataMem/U1356/Y (INVX1)                  0.03       1.07 r
  dataMem/U61/Y (INVX4)                    0.04       1.11 f
  dataMem/U3222/Y (AOI22X1)                0.04       1.15 r
  dataMem/U92/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3223/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><6>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><6>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><5>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U615/Y (AOI22X1)                 0.04       0.91 r
  regFile/U617/Y (AND2X2)                  0.03       0.94 r
  regFile/U44/Y (INVX1)                    0.02       0.96 f
  regFile/U43/Y (OR2X2)                    0.04       0.99 f
  regFile/U42/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<5> (rf)                0.00       1.04 f
  dataMem/data_in<5> (memory2c_0)          0.00       1.04 f
  dataMem/U1355/Y (INVX1)                  0.03       1.07 r
  dataMem/U64/Y (INVX4)                    0.04       1.11 f
  dataMem/U3220/Y (AOI22X1)                0.04       1.15 r
  dataMem/U91/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3221/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><5>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><5>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><4>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U610/Y (AOI22X1)                 0.04       0.91 r
  regFile/U612/Y (AND2X2)                  0.03       0.94 r
  regFile/U39/Y (INVX1)                    0.02       0.96 f
  regFile/U38/Y (OR2X2)                    0.04       0.99 f
  regFile/U37/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<4> (rf)                0.00       1.04 f
  dataMem/data_in<4> (memory2c_0)          0.00       1.04 f
  dataMem/U1354/Y (INVX1)                  0.03       1.07 r
  dataMem/U67/Y (INVX4)                    0.04       1.11 f
  dataMem/U3218/Y (AOI22X1)                0.04       1.15 r
  dataMem/U90/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3219/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><4>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><4>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><3>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U605/Y (AOI22X1)                 0.04       0.91 r
  regFile/U607/Y (AND2X2)                  0.03       0.94 r
  regFile/U34/Y (INVX1)                    0.02       0.96 f
  regFile/U33/Y (OR2X2)                    0.04       0.99 f
  regFile/U16/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<3> (rf)                0.00       1.04 f
  dataMem/data_in<3> (memory2c_0)          0.00       1.04 f
  dataMem/U1353/Y (INVX1)                  0.03       1.07 r
  dataMem/U70/Y (INVX4)                    0.04       1.11 f
  dataMem/U3216/Y (AOI22X1)                0.04       1.15 r
  dataMem/U89/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3217/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><3>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><3>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><2>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U600/Y (AOI22X1)                 0.04       0.91 r
  regFile/U602/Y (AND2X2)                  0.03       0.94 r
  regFile/U13/Y (INVX1)                    0.02       0.96 f
  regFile/U12/Y (OR2X2)                    0.04       0.99 f
  regFile/U11/Y (OR2X2)                    0.05       1.04 f
  regFile/read2data<2> (rf)                0.00       1.04 f
  dataMem/data_in<2> (memory2c_0)          0.00       1.04 f
  dataMem/U1352/Y (INVX1)                  0.03       1.07 r
  dataMem/U73/Y (INVX4)                    0.04       1.11 f
  dataMem/U3214/Y (AOI22X1)                0.04       1.15 r
  dataMem/U88/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3215/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><2>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><2>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><1>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U595/Y (AOI22X1)                 0.04       0.91 r
  regFile/U597/Y (AND2X2)                  0.03       0.94 r
  regFile/U8/Y (INVX1)                     0.02       0.96 f
  regFile/U7/Y (OR2X2)                     0.04       0.99 f
  regFile/U6/Y (OR2X2)                     0.05       1.04 f
  regFile/read2data<1> (rf)                0.00       1.04 f
  dataMem/data_in<1> (memory2c_0)          0.00       1.04 f
  dataMem/U1351/Y (INVX1)                  0.03       1.07 r
  dataMem/U76/Y (INVX4)                    0.04       1.11 f
  dataMem/U3212/Y (AOI22X1)                0.04       1.15 r
  dataMem/U87/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3213/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><1>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><1>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<63><0>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U588/Y (AOI22X1)                 0.04       0.91 r
  regFile/U592/Y (AND2X2)                  0.03       0.94 r
  regFile/U3/Y (INVX1)                     0.02       0.96 f
  regFile/U2/Y (OR2X2)                     0.04       0.99 f
  regFile/U1/Y (OR2X2)                     0.05       1.04 f
  regFile/read2data<0> (rf)                0.00       1.04 f
  dataMem/data_in<0> (memory2c_0)          0.00       1.04 f
  dataMem/U1350/Y (INVX1)                  0.03       1.07 r
  dataMem/U79/Y (INVX4)                    0.04       1.11 f
  dataMem/U3210/Y (AOI22X1)                0.04       1.15 r
  dataMem/U86/Y (BUFX2)                    0.04       1.19 r
  dataMem/U3211/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<63><0>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<63><0>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: pc[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataMem/mem_reg<40><0>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pc[1]/state_reg/CLK (DFFPOSX1)           0.00 #     0.00 r
  pc[1]/state_reg/Q (DFFPOSX1)             0.11       0.11 f
  pc[1]/q (dff_129)                        0.00       0.11 f
  instrMem/addr<1> (memory2c_1)            0.00       0.11 f
  instrMem/U4218/Y (XNOR2X1)               0.06       0.17 r
  instrMem/U3770/Y (INVX2)                 0.02       0.19 f
  instrMem/U5464/Y (NAND3X1)               0.03       0.22 r
  instrMem/U2681/Y (BUFX2)                 0.04       0.26 r
  instrMem/U477/Y (INVX1)                  0.02       0.28 f
  instrMem/U507/Y (AND2X2)                 0.03       0.31 f
  instrMem/U758/Y (OR2X2)                  0.04       0.36 f
  instrMem/U760/Y (INVX1)                  0.00       0.35 r
  instrMem/U2587/Y (AND2X2)                0.03       0.39 r
  instrMem/U2588/Y (INVX1)                 0.01       0.40 f
  instrMem/U5443/Y (AOI21X1)               0.02       0.42 r
  instrMem/U535/Y (AND2X2)                 0.03       0.45 r
  instrMem/U393/Y (OR2X2)                  0.04       0.49 r
  instrMem/U395/Y (INVX1)                  0.01       0.50 f
  instrMem/U752/Y (AND2X2)                 0.03       0.53 f
  instrMem/U521/Y (OR2X2)                  0.04       0.57 f
  instrMem/U5412/Y (NAND3X1)               0.03       0.60 r
  instrMem/U676/Y (BUFX2)                  0.03       0.63 r
  instrMem/U5497/Y (AND2X2)                0.04       0.67 r
  instrMem/data_out<7> (memory2c_1)        0.00       0.67 r
  U155/Y (BUFX2)                           0.05       0.72 r
  regFile/read2regsel<2> (rf)              0.00       0.72 r
  regFile/U296/Y (INVX1)                   0.04       0.76 f
  regFile/U586/Y (NAND3X1)                 0.03       0.79 r
  regFile/U286/Y (BUFX2)                   0.05       0.84 r
  regFile/U106/Y (INVX8)                   0.03       0.87 f
  regFile/U588/Y (AOI22X1)                 0.04       0.91 r
  regFile/U592/Y (AND2X2)                  0.03       0.94 r
  regFile/U3/Y (INVX1)                     0.02       0.96 f
  regFile/U2/Y (OR2X2)                     0.04       0.99 f
  regFile/U1/Y (OR2X2)                     0.05       1.04 f
  regFile/read2data<0> (rf)                0.00       1.04 f
  dataMem/data_in<0> (memory2c_0)          0.00       1.04 f
  dataMem/U1350/Y (INVX1)                  0.03       1.07 r
  dataMem/U79/Y (INVX4)                    0.04       1.11 f
  dataMem/U3601/Y (AOI22X1)                0.04       1.15 r
  dataMem/U270/Y (BUFX2)                   0.04       1.19 r
  dataMem/U3602/Y (OAI21X1)                0.01       1.20 f
  dataMem/mem_reg<40><0>/D (DFFPOSX1)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dataMem/mem_reg<40><0>/CLK (DFFPOSX1)
                                           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


1
