Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 40d2c5925b204416ab0f6ce856f82736 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port IDEX_ALUop [D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/CPU.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port IDEX_Reg1 [D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/CPU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mulx
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder4
Compiling module xil_defaultlib.IFID_Registers
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mulx(width=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.IDEX_Registers
Compiling module xil_defaultlib.ForwardingUnit1
Compiling module xil_defaultlib.ForwordingUnit2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mulx(width=1)
Compiling module xil_defaultlib.EXMEM_Registers
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEMWB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav
