
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# vwmulsu.vx_LMUL2SEW16.S
#-----------------------------------------------------------------------------
#
# Test vwmulsu.vx insnructions.
# With LMUL=2, SEW=16
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN


  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m2,tu,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 31
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 31
  vsetvli t1, t0, e16,m2,tu,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 31
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 31
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 32
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, 32
  vsetvli t1, t0, e16,m2,tu,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  vle16.v v8, (a2)

  vsetvli t1, t0, e16,m4,ta,ma
  vle16.v v4, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e16,m2,ta,ma
  li t2, 1
  vwmulsu.vx v4, v8, t2, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m4,ta,ma
  la a1, res
  vse16.v v4, (a1)

  addi x0, x4, 8


  TEST_CASE(2, x0, 0x0)
  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 272

tdat:
  .quad 0x10003fff8
  .quad 0x100070000
  .quad 0xffffefffefffffff
  .quad 0x1000000010000
  .quad 0x10003fff8
  .quad 0x100070000
  .quad 0xffffefffefffffff
  .quad 0x1000000010000
  .quad 0x10003fff8
  .quad 0x100070000
  .quad 0xffffefffefffffff
  .quad 0x1000000010000
  .quad 0x10003fff8
  .quad 0x100070000
  .quad 0xffffefffefffffff
  .quad 0x1000000010000
  .quad 0x10003fff8

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
