// Seed: 378225055
module module_0 #(
    parameter id_22 = 32'd61
) (
    input wor id_0,
    output wand id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    output uwire id_6,
    input tri id_7,
    output tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    input wire id_11
    , id_20,
    input tri0 id_12,
    input supply1 id_13,
    input tri id_14,
    output wand id_15,
    input tri id_16,
    output uwire id_17,
    output supply1 id_18
);
  wire \id_21 , _id_22;
  parameter id_23 = 1;
  if (1) begin : LABEL_0
    wire id_24, id_25;
  end
  parameter id_26 = id_23;
  assign module_1.id_2 = 0;
  wire id_27;
  assign id_20[-1][id_22 : 1'd0] = -1 & -1'd0;
  logic id_28;
  ;
endmodule
program module_1 (
    input wor id_0,
    output logic id_1#(
        .id_9(1),
        .product(1),
        .id_10(1),
        .id_11(-1),
        .id_12(1 == 1),
        .id_13(1),
        .id_14((""))
    ),
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6,
    output wand id_7
);
  always if (1) id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6,
      id_2,
      id_4,
      id_7,
      id_6,
      id_4,
      id_6,
      id_7,
      id_4,
      id_2,
      id_3,
      id_2,
      id_0,
      id_7,
      id_5,
      id_7,
      id_7
  );
endprogram
