

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.620 us|  2.620 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      260|      260|        13|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     168|    -|
|Register         |        -|     -|     275|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     275|     184|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_192_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|           8|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|    7|         14|
    |empty_fu_54                  |   9|          2|   32|         64|
    |grp_fu_133_p0                |  14|          3|   32|         96|
    |grp_fu_133_p1                |  14|          3|   32|         96|
    |grp_fu_137_p0                |  14|          3|   32|         96|
    |grp_fu_137_p1                |  14|          3|   32|         96|
    |j_1_fu_58                    |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 168|         35|  179|        493|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add1_reg_290                 |  32|   0|   32|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buff_A_1_load_reg_265        |  32|   0|   32|          0|
    |buff_A_load_reg_255          |  32|   0|   32|          0|
    |buff_p_1_load_reg_270        |  32|   0|   32|          0|
    |buff_p_load_reg_260          |  32|   0|   32|          0|
    |empty_fu_54                  |  32|   0|   32|          0|
    |j_1_fu_58                    |   7|   0|    7|          0|
    |mul1_reg_275                 |  32|   0|   32|          0|
    |mul61_1_reg_285              |  32|   0|   32|          0|
    |tmp_reg_231                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 275|   0|  275|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_opcode  |  out|    2|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|select_ln31           |   in|   32|     ap_none|        select_ln31|        scalar|
|i_2                   |   in|    6|     ap_none|                i_2|        scalar|
|buff_A_address0       |  out|   11|   ap_memory|             buff_A|         array|
|buff_A_ce0            |  out|    1|   ap_memory|             buff_A|         array|
|buff_A_q0             |   in|   32|   ap_memory|             buff_A|         array|
|buff_A_1_address0     |  out|   11|   ap_memory|           buff_A_1|         array|
|buff_A_1_ce0          |  out|    1|   ap_memory|           buff_A_1|         array|
|buff_A_1_q0           |   in|   32|   ap_memory|           buff_A_1|         array|
|buff_p_address0       |  out|    5|   ap_memory|             buff_p|         array|
|buff_p_ce0            |  out|    1|   ap_memory|             buff_p|         array|
|buff_p_q0             |   in|   32|   ap_memory|             buff_p|         array|
|buff_p_1_address0     |  out|    5|   ap_memory|           buff_p_1|         array|
|buff_p_1_ce0          |  out|    1|   ap_memory|           buff_p_1|         array|
|buff_p_1_q0           |   in|   32|   ap_memory|           buff_p_1|         array|
|p_out                 |  out|   32|      ap_vld|              p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|              p_out|       pointer|
+----------------------+-----+-----+------------+-------------------+--------------+

