#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 16 10:52:19 2019
# Process ID: 4540
# Current directory: H:/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4828 H:\lab1\lab1.xpr
# Log file: H:/lab1/vivado.log
# Journal file: H:/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 641.953 ; gain = 90.434
update_compile_order -fileset sources_1
launch_runs synth_1
[Sat Feb 16 10:58:20 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
launch_runs impl_1
[Sat Feb 16 10:58:59 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 932.523 ; gain = 0.059
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 932.523 ; gain = 0.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 932.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.957 ; gain = 376.516
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SourceTestbench_behav -key {Behavioral:sim_1:Functional:SourceTestbench} -tclbatch {SourceTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SourceTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
$finish called at time : 15 ns : File "H:/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" Line 41
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.098 ; gain = 24.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SourceTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1536.285 ; gain = 24.387
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tftg256-1
Top: Source
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1625.570 ; gain = 63.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Source' [H:/lab1/lab1.srcs/sources_1/new/Source.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Source' (1#1) [H:/lab1/lab1.srcs/sources_1/new/Source.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1663.242 ; gain = 101.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1663.320 ; gain = 101.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1663.320 ; gain = 101.348
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.156 ; gain = 208.184
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.156 ; gain = 208.184
place_ports l_door M16
place_ports r_door M15
place_ports lamp J1
set_property IOSTANDARD LVCMOS33 [get_ports [list l_door]]
set_property IOSTANDARD LVCMOS33 [get_ports [list lamp]]
set_property IOSTANDARD LVCMOS33 [get_ports [list r_door]]
startgroup
set_property CONFIG_VOLTAGE 3.3 [get_designs rtl_1]
set_property CFGBVS VCCO [get_designs rtl_1]
endgroup
file mkdir H:/lab1/lab1.srcs/constrs_1/new
close [ open H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.137 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/lab1/lab1.runs/synth_1

launch_runs synth_1
[Sat Feb 16 11:27:31 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
launch_runs impl_1
[Sat Feb 16 11:29:18 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Feb 16 11:31:12 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241118148
set_property PROGRAM.FILE {H:/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
set_property PULLTYPE NONE [get_ports [list l_door]]
set_property PULLTYPE NONE [get_ports [list lamp]]
set_property PULLTYPE NONE [get_ports [list r_door]]
set_property SLEW SLOW [get_ports [list lamp]]
set_property OFFCHIP_TERM NONE [get_ports [list l_door]]
set_property PULLTYPE NONE [get_ports [list l_door]]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/lab1/lab1.runs/synth_1

save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3375.938 ; gain = 0.000
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 11:45:51 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
[Sat Feb 16 11:45:51 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Feb 16 11:47:59 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/lab1/lab1.runs/synth_1

launch_runs synth_1
[Sat Feb 16 12:02:28 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3809.828 ; gain = 424.063
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3821.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/lab1/lab1.runs/synth_1

launch_runs synth_1
[Sat Feb 16 12:08:00 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4089.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
current_design synth_1
current_design impl_1
launch_runs impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.934 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 4356.934 ; gain = 0.000
[Sat Feb 16 12:11:24 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4356.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4356.934 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4356.934 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property is_loc_fixed false [get_ports [list  l_door]]
set_property is_loc_fixed false [get_ports [list  lamp]]
set_property is_loc_fixed false [get_ports [list  r_door]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list toggle]]
place_ports toggle P15
place_ports light1 L15
place_ports light1 T15
place_ports light2 R15
place_ports {lights[0]} D1
place_ports {lights[1]} B4
place_ports {lights[2]} A7
place_ports {lights[3]} B9
place_ports {lights[4]} B14
place_ports {lights[5]} C14
place_ports {lights[6]} E16
place_ports {lights[7]} F15
set_property is_loc_fixed true [get_ports [list  r_door]]
set_property is_loc_fixed true [get_ports [list  lamp]]
set_property is_loc_fixed true [get_ports [list  l_door]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.934 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/lab1/lab1.runs/synth_1

launch_runs synth_1
[Sat Feb 16 12:21:55 2019] Launched synth_1...
Run output will be captured here: H:/lab1/lab1.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 12:22:43 2019] Launched impl_1...
Run output will be captured here: H:/lab1/lab1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4435.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4435.250 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4435.250 ; gain = 78.316
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports toggle A7
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4435.250 ; gain = 0.000
place_ports {lights[7]} A8
place_ports {lights[5]} A3
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4435.250 ; gain = 0.000
current_design synth_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4435.250 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 4435.250 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 16 12:29:27 2019...
