--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Seven_bit_adder_subtractor.twx Seven_bit_adder_subtractor.ncd
-o Seven_bit_adder_subtractor.twr Seven_bit_adder_subtractor.pcf -ucf
Seven_bit_adder_subtractor.ucf

Design file:              Seven_bit_adder_subtractor.ncd
Physical constraint file: Seven_bit_adder_subtractor.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.432ns.
--------------------------------------------------------------------------------

Paths for end point A_6 (SLICE_X50Y67.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd1 (FF)
  Destination:          A_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd1 to A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y65.YQ      Tcko                  0.587   counter_FSM_FFd2
                                                       counter_FSM_FFd1
    SLICE_X50Y65.F3      net (fanout=2)        1.138   counter_FSM_FFd1
    SLICE_X50Y65.X       Tilo                  0.759   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   A<6>
                                                       A_6
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.901ns logic, 2.531ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          A_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.011 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y65.F2      net (fanout=7)        0.995   D0/rotation_event
    SLICE_X50Y65.X       Tilo                  0.759   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   A<6>
                                                       A_6
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.966ns logic, 2.388ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          A_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.YQ      Tcko                  0.587   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y65.F1      net (fanout=6)        0.568   prev_rotation_event
    SLICE_X50Y65.X       Tilo                  0.759   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   A<6>
                                                       A_6
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.901ns logic, 1.961ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point A_1 (SLICE_X52Y67.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          A_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.017 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y63.F2      net (fanout=7)        0.980   D0/rotation_event
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_1
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.966ns logic, 2.134ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          A_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.YQ      Tcko                  0.587   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y63.F1      net (fanout=6)        0.585   prev_rotation_event
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_1
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.901ns logic, 1.739ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd5 (FF)
  Destination:          A_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd5 to A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.587   counter_FSM_FFd5
                                                       counter_FSM_FFd5
    SLICE_X50Y63.F4      net (fanout=2)        0.416   counter_FSM_FFd5
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_1
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.901ns logic, 1.570ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point A_0 (SLICE_X52Y67.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          A_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.017 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y63.F2      net (fanout=7)        0.980   D0/rotation_event
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_0
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.966ns logic, 2.134ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          A_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.YQ      Tcko                  0.587   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y63.F1      net (fanout=6)        0.585   prev_rotation_event
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_0
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.901ns logic, 1.739ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd5 (FF)
  Destination:          A_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd5 to A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.587   counter_FSM_FFd5
                                                       counter_FSM_FFd5
    SLICE_X50Y63.F4      net (fanout=2)        0.416   counter_FSM_FFd5
    SLICE_X50Y63.X       Tilo                  0.759   A_3_not0001
                                                       A_3_not00011
    SLICE_X52Y67.CE      net (fanout=2)        1.154   A_3_not0001
    SLICE_X52Y67.CLK     Tceck                 0.555   A<1>
                                                       A_0
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.901ns logic, 1.570ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd5 (SLICE_X51Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd4 (FF)
  Destination:          counter_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.015ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd4 to counter_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.XQ      Tcko                  0.474   counter_FSM_FFd4
                                                       counter_FSM_FFd4
    SLICE_X51Y62.BY      net (fanout=2)        0.406   counter_FSM_FFd4
    SLICE_X51Y62.CLK     Tckdi       (-Th)    -0.135   counter_FSM_FFd5
                                                       counter_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.609ns logic, 0.406ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd4 (SLICE_X50Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd3 (FF)
  Destination:          counter_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd3 to counter_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.YQ      Tcko                  0.522   counter_FSM_FFd4
                                                       counter_FSM_FFd3
    SLICE_X50Y64.BX      net (fanout=2)        0.551   counter_FSM_FFd3
    SLICE_X50Y64.CLK     Tckdi       (-Th)    -0.134   counter_FSM_FFd4
                                                       counter_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.656ns logic, 0.551ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd1 (SLICE_X51Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd5 (FF)
  Destination:          counter_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.003 - 0.001)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd5 to counter_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.470   counter_FSM_FFd5
                                                       counter_FSM_FFd5
    SLICE_X51Y65.BY      net (fanout=2)        0.612   counter_FSM_FFd5
    SLICE_X51Y65.CLK     Tckdi       (-Th)    -0.135   counter_FSM_FFd2
                                                       counter_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.605ns logic, 0.612ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.432|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   4.432ns{1}   (Maximum frequency: 225.632MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 10 19:24:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



