{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1561650233062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[0\] " "Latch ClockGenerator:C1\|Step\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[1\] " "Latch ClockGenerator:C1\|Step\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[2\] " "Latch ClockGenerator:C1\|Step\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[3\] " "Latch ClockGenerator:C1\|Step\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[4\] " "Latch ClockGenerator:C1\|Step\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[5\] " "Latch ClockGenerator:C1\|Step\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Phaseadd " "Latch Button:B1\|Phaseadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UpDownSelect " "Ports D and ENA on the latch are fed by the same signal UpDownSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Phasesub " "Latch Button:B1\|Phasesub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UpDownSelect " "Ports D and ENA on the latch are fed by the same signal UpDownSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[6\] " "Latch ClockGenerator:C1\|Step\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[7\] " "Latch ClockGenerator:C1\|Step\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[8\] " "Latch ClockGenerator:C1\|Step\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[9\] " "Latch ClockGenerator:C1\|Step\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[10\] " "Latch ClockGenerator:C1\|Step\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[11\] " "Latch ClockGenerator:C1\|Step\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[12\] " "Latch ClockGenerator:C1\|Step\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[13\] " "Latch ClockGenerator:C1\|Step\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[14\] " "Latch ClockGenerator:C1\|Step\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[15\] " "Latch ClockGenerator:C1\|Step\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[16\] " "Latch ClockGenerator:C1\|Step\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[17\] " "Latch ClockGenerator:C1\|Step\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[18\] " "Latch ClockGenerator:C1\|Step\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[19\] " "Latch ClockGenerator:C1\|Step\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[20\] " "Latch ClockGenerator:C1\|Step\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[21\] " "Latch ClockGenerator:C1\|Step\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[22\] " "Latch ClockGenerator:C1\|Step\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[23\] " "Latch ClockGenerator:C1\|Step\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[24\] " "Latch ClockGenerator:C1\|Step\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[25\] " "Latch ClockGenerator:C1\|Step\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[26\] " "Latch ClockGenerator:C1\|Step\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[27\] " "Latch ClockGenerator:C1\|Step\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[28\] " "Latch ClockGenerator:C1\|Step\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[29\] " "Latch ClockGenerator:C1\|Step\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233077 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[30\] " "Latch ClockGenerator:C1\|Step\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[31\] " "Latch ClockGenerator:C1\|Step\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchNanosub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchNanosub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchNanosub " "Latch Button:B1\|SwitchNanosub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchMicrosub " "Latch Button:B1\|SwitchMicrosub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Switchsub " "Latch Button:B1\|Switchsub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchNanoadd " "Latch Button:B1\|SwitchNanoadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchMicroadd " "Latch Button:B1\|SwitchMicroadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Switchadd " "Latch Button:B1\|Switchadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561650233093 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561650233093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "447 " "Implemented 447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1561650233293 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1561650233293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1561650233293 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1561650233293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1561650233293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1561650233362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 23:43:53 2019 " "Processing ended: Thu Jun 27 23:43:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1561650233362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1561650233362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1561650233362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1561650233362 ""}
