// Seed: 3547519590
module module_0;
  always_ff id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  if (1 != -1) assign id_4 = id_5.id_6;
  wire id_7;
  assign id_3 = 1;
  xor primCall (id_1, id_5, id_6, id_7, id_8);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  wire id_5;
  wand id_6 = -1;
  module_0 modCall_1 ();
endmodule
