{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:59:53 2009 " "Info: Processing started: Fri Feb 06 11:59:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I_O_Control_Module -c I_O_Control_Module " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I_O_Control_Module -c I_O_Control_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I_O_Control_Module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file I_O_Control_Module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_O_Control_Module " "Info: Found entity 1: I_O_Control_Module" {  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_decode3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3 " "Info: Found entity 1: lpm_decode3" {  } { { "lpm_decode3.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_decode3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff14.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff14 " "Info: Found entity 1: lpm_dff14" {  } { { "lpm_dff14.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_dff14.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_bustri1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "I_O_Control_Module " "Info: Elaborating entity \"I_O_Control_Module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "Addr\[15..0\] " "Warning: Not all bits in bus \"Addr\[15..0\]\" are used" {  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { { 160 24 192 176 "Addr\[14\]" "" } { 176 24 192 192 "Addr\[15\]" "" } { 96 24 192 112 "Addr\[7..0\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3 lpm_decode3:inst " "Info: Elaborating entity \"lpm_decode3\" for hierarchy \"lpm_decode3:inst\"" {  } { { "I_O_Control_Module.bdf" "inst" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { { -8 312 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode3:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode3:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.v" "lpm_decode_component" { Text "C:/altera/81/qdesigns/Main/lpm_decode3.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode3:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode3:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_decode3.v" 122 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode3:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode3:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_decode3.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_decode3.v" 122 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_svf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_svf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_svf " "Info: Found entity 1: decode_svf" {  } { { "db/decode_svf.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/decode_svf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_svf lpm_decode3:inst\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated " "Info: Elaborating entity \"decode_svf\" for hierarchy \"lpm_decode3:inst\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff14 lpm_dff14:inst3 " "Info: Elaborating entity \"lpm_dff14\" for hierarchy \"lpm_dff14:inst3\"" {  } { { "I_O_Control_Module.bdf" "inst3" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { { 648 304 448 744 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff14:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff14:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff14.v" "lpm_ff_component" { Text "C:/altera/81/qdesigns/Main/lpm_dff14.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff14:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff14:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff14.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_dff14.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff14:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff14:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_dff14.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_dff14.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74240b 74240b:inst9 " "Info: Elaborating entity \"74240b\" for hierarchy \"74240b:inst9\"" {  } { { "I_O_Control_Module.bdf" "inst9" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { { 792 304 440 888 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74240b:inst9 " "Info: Elaborated megafunction instantiation \"74240b:inst9\"" {  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/I_O_Control_Module.bdf" { { 792 304 440 888 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|26 L_Dat\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|26\" to the node \"L_Dat\[7\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|27 L_Dat\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|27\" to the node \"L_Dat\[6\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 448 296 344 480 "27" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|31 L_Dat\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|31\" to the node \"L_Dat\[5\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 400 296 344 432 "31" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|36 L_Dat\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|36\" to the node \"L_Dat\[4\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 352 296 344 384 "36" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|11 L_Dat\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|11\" to the node \"L_Dat\[3\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 256 296 344 288 "11" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|10 L_Dat\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|10\" to the node \"L_Dat\[2\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 208 296 344 240 "10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|6 L_Dat\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|6\" to the node \"L_Dat\[1\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 160 296 344 192 "6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74240b:inst9\|1 L_Dat\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74240b:inst9\|1\" to the node \"L_Dat\[0\]\" into a wire" {  } { { "74240b.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74240b.bdf" { { 112 296 344 144 "1" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info: Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:59:54 2009 " "Info: Processing ended: Fri Feb 06 11:59:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
