 
****************************************
Report : area
Design : fp_mul
Version: V-2023.12-SP5
Date   : Tue Nov 12 13:34:59 2024
****************************************

Library(s) Used:

    gtech (File: /usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/gtech.db)

Number of ports:                          517
Number of nets:                          2905
Number of cells:                         1675
Number of combinational cells:           1503
Number of sequential cells:               153
Number of macros/black boxes:               0
Number of buf/inv:                        185
Number of references:                      17

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                     0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
