<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>twereg.h source code [netbsd/sys/dev/pci/twereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="twe_array_descriptor,twe_cmd,twe_mirror_descriptor,twe_param,twe_sgb,twe_unit_descriptor "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/twereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='twereg.h.html'>twereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: twereg.h,v 1.16 2018/11/08 06:34:40 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Andrew Doran.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*-</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 2000 Michael Smith</i></td></tr>
<tr><th id="34">34</th><td><i> * Copyright (c) 2000 BSDi</i></td></tr>
<tr><th id="35">35</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="36">36</th><td><i> *</i></td></tr>
<tr><th id="37">37</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="38">38</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="39">39</th><td><i> * are met:</i></td></tr>
<tr><th id="40">40</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="41">41</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="42">42</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="43">43</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="44">44</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="47">47</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="48">48</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="49">49</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="50">50</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="51">51</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="52">52</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="53">53</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="54">54</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="55">55</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="56">56</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="57">57</th><td><i> *</i></td></tr>
<tr><th id="58">58</th><td><i> * from FreeBSD: twereg.h,v 1.1 2000/05/24 23:35:23 msmith Exp</i></td></tr>
<tr><th id="59">59</th><td><i> */</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">ifndef</span> <span class="macro" data-ref="_M/_PCI_TWEREG_H_">_PCI_TWEREG_H_</span></u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/_PCI_TWEREG_H_" data-ref="_M/_PCI_TWEREG_H_">_PCI_TWEREG_H_</dfn></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* Board registers. */</i></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/TWE_REG_CTL" data-ref="_M/TWE_REG_CTL">TWE_REG_CTL</dfn>			0x00</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/TWE_REG_STS" data-ref="_M/TWE_REG_STS">TWE_REG_STS</dfn>			0x04</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/TWE_REG_CMD_QUEUE" data-ref="_M/TWE_REG_CMD_QUEUE">TWE_REG_CMD_QUEUE</dfn>		0x08</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/TWE_REG_RESP_QUEUE" data-ref="_M/TWE_REG_RESP_QUEUE">TWE_REG_RESP_QUEUE</dfn>		0x0c</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* Control register bit definitions. */</i></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_CLEAR_HOST_INTR" data-ref="_M/TWE_CTL_CLEAR_HOST_INTR">TWE_CTL_CLEAR_HOST_INTR</dfn>		0x00080000</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_CLEAR_ATTN_INTR" data-ref="_M/TWE_CTL_CLEAR_ATTN_INTR">TWE_CTL_CLEAR_ATTN_INTR</dfn>		0x00040000</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_MASK_CMD_INTR" data-ref="_M/TWE_CTL_MASK_CMD_INTR">TWE_CTL_MASK_CMD_INTR</dfn>		0x00020000</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_MASK_RESP_INTR" data-ref="_M/TWE_CTL_MASK_RESP_INTR">TWE_CTL_MASK_RESP_INTR</dfn>		0x00010000</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_UNMASK_CMD_INTR" data-ref="_M/TWE_CTL_UNMASK_CMD_INTR">TWE_CTL_UNMASK_CMD_INTR</dfn>		0x00008000</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_UNMASK_RESP_INTR" data-ref="_M/TWE_CTL_UNMASK_RESP_INTR">TWE_CTL_UNMASK_RESP_INTR</dfn>	0x00004000</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_CLEAR_ERROR_STS" data-ref="_M/TWE_CTL_CLEAR_ERROR_STS">TWE_CTL_CLEAR_ERROR_STS</dfn>		0x00000200</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_ISSUE_SOFT_RESET" data-ref="_M/TWE_CTL_ISSUE_SOFT_RESET">TWE_CTL_ISSUE_SOFT_RESET</dfn>	0x00000100</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_ENABLE_INTRS" data-ref="_M/TWE_CTL_ENABLE_INTRS">TWE_CTL_ENABLE_INTRS</dfn>		0x00000080</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_DISABLE_INTRS" data-ref="_M/TWE_CTL_DISABLE_INTRS">TWE_CTL_DISABLE_INTRS</dfn>		0x00000040</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_ISSUE_HOST_INTR" data-ref="_M/TWE_CTL_ISSUE_HOST_INTR">TWE_CTL_ISSUE_HOST_INTR</dfn>		0x00000020</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_CLEAR_PARITY_ERROR" data-ref="_M/TWE_CTL_CLEAR_PARITY_ERROR">TWE_CTL_CLEAR_PARITY_ERROR</dfn>	0x00800000</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/TWE_CTL_CLEAR_PCI_ABORT" data-ref="_M/TWE_CTL_CLEAR_PCI_ABORT">TWE_CTL_CLEAR_PCI_ABORT</dfn>		0x00100000</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* Status register bit definitions. */</i></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_MAJOR_VERSION_MASK" data-ref="_M/TWE_STS_MAJOR_VERSION_MASK">TWE_STS_MAJOR_VERSION_MASK</dfn>	0xf0000000</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_MINOR_VERSION_MASK" data-ref="_M/TWE_STS_MINOR_VERSION_MASK">TWE_STS_MINOR_VERSION_MASK</dfn>	0x0f000000</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_PCI_PARITY_ERROR" data-ref="_M/TWE_STS_PCI_PARITY_ERROR">TWE_STS_PCI_PARITY_ERROR</dfn>	0x00800000</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_QUEUE_ERROR" data-ref="_M/TWE_STS_QUEUE_ERROR">TWE_STS_QUEUE_ERROR</dfn>		0x00400000</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_MICROCONTROLLER_ERROR" data-ref="_M/TWE_STS_MICROCONTROLLER_ERROR">TWE_STS_MICROCONTROLLER_ERROR</dfn>	0x00200000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_PCI_ABORT" data-ref="_M/TWE_STS_PCI_ABORT">TWE_STS_PCI_ABORT</dfn>		0x00100000</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_HOST_INTR" data-ref="_M/TWE_STS_HOST_INTR">TWE_STS_HOST_INTR</dfn>		0x00080000</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_ATTN_INTR" data-ref="_M/TWE_STS_ATTN_INTR">TWE_STS_ATTN_INTR</dfn>		0x00040000</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_CMD_INTR" data-ref="_M/TWE_STS_CMD_INTR">TWE_STS_CMD_INTR</dfn>		0x00020000</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_RESP_INTR" data-ref="_M/TWE_STS_RESP_INTR">TWE_STS_RESP_INTR</dfn>		0x00010000</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_CMD_QUEUE_FULL" data-ref="_M/TWE_STS_CMD_QUEUE_FULL">TWE_STS_CMD_QUEUE_FULL</dfn>		0x00008000</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_RESP_QUEUE_EMPTY" data-ref="_M/TWE_STS_RESP_QUEUE_EMPTY">TWE_STS_RESP_QUEUE_EMPTY</dfn>	0x00004000</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_MICROCONTROLLER_READY" data-ref="_M/TWE_STS_MICROCONTROLLER_READY">TWE_STS_MICROCONTROLLER_READY</dfn>	0x00002000</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_CMD_QUEUE_EMPTY" data-ref="_M/TWE_STS_CMD_QUEUE_EMPTY">TWE_STS_CMD_QUEUE_EMPTY</dfn>		0x00001000</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_ALL_INTRS" data-ref="_M/TWE_STS_ALL_INTRS">TWE_STS_ALL_INTRS</dfn>		0x000f0000</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_CLEARABLE_BITS" data-ref="_M/TWE_STS_CLEARABLE_BITS">TWE_STS_CLEARABLE_BITS</dfn>		0x00d00000</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_EXPECTED_BITS" data-ref="_M/TWE_STS_EXPECTED_BITS">TWE_STS_EXPECTED_BITS</dfn>		0x00002000</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/TWE_STS_UNEXPECTED_BITS" data-ref="_M/TWE_STS_UNEXPECTED_BITS">TWE_STS_UNEXPECTED_BITS</dfn>		0x00f80000</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Command packet opcodes. */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_NOP" data-ref="_M/TWE_OP_NOP">TWE_OP_NOP</dfn>			0x00</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_INIT_CONNECTION" data-ref="_M/TWE_OP_INIT_CONNECTION">TWE_OP_INIT_CONNECTION</dfn>		0x01</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_READ" data-ref="_M/TWE_OP_READ">TWE_OP_READ</dfn>			0x02</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_WRITE" data-ref="_M/TWE_OP_WRITE">TWE_OP_WRITE</dfn>			0x03</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_READVERIFY" data-ref="_M/TWE_OP_READVERIFY">TWE_OP_READVERIFY</dfn>		0x04</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_VERIFY" data-ref="_M/TWE_OP_VERIFY">TWE_OP_VERIFY</dfn>			0x05</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_PROBE" data-ref="_M/TWE_OP_PROBE">TWE_OP_PROBE</dfn>			0x06</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_PROBEUNIT" data-ref="_M/TWE_OP_PROBEUNIT">TWE_OP_PROBEUNIT</dfn>		0x07</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_ZEROUNIT" data-ref="_M/TWE_OP_ZEROUNIT">TWE_OP_ZEROUNIT</dfn>			0x08</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_REPLACEUNIT" data-ref="_M/TWE_OP_REPLACEUNIT">TWE_OP_REPLACEUNIT</dfn>		0x09</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_HOTSWAP" data-ref="_M/TWE_OP_HOTSWAP">TWE_OP_HOTSWAP</dfn>			0x0a</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_SETATAFEATURE" data-ref="_M/TWE_OP_SETATAFEATURE">TWE_OP_SETATAFEATURE</dfn>		0x0c</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_FLUSH" data-ref="_M/TWE_OP_FLUSH">TWE_OP_FLUSH</dfn>			0x0e</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_ABORT" data-ref="_M/TWE_OP_ABORT">TWE_OP_ABORT</dfn>			0x0f</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_CHECKSTATUS" data-ref="_M/TWE_OP_CHECKSTATUS">TWE_OP_CHECKSTATUS</dfn>		0x10</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/TWE_OP_ATA_PASSTHROUGH" data-ref="_M/TWE_OP_ATA_PASSTHROUGH">TWE_OP_ATA_PASSTHROUGH</dfn>		0x11</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_GET_PARAM" data-ref="_M/TWE_OP_GET_PARAM">TWE_OP_GET_PARAM</dfn>		0x12</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_SET_PARAM" data-ref="_M/TWE_OP_SET_PARAM">TWE_OP_SET_PARAM</dfn>		0x13</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_CREATEUNIT" data-ref="_M/TWE_OP_CREATEUNIT">TWE_OP_CREATEUNIT</dfn>		0x14</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_DELETEUNIT" data-ref="_M/TWE_OP_DELETEUNIT">TWE_OP_DELETEUNIT</dfn>		0x15</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_REBUILDUNIT" data-ref="_M/TWE_OP_REBUILDUNIT">TWE_OP_REBUILDUNIT</dfn>		0x17</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_SECTOR_INFO" data-ref="_M/TWE_OP_SECTOR_INFO">TWE_OP_SECTOR_INFO</dfn>		0x1a</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_AEN_LISTEN" data-ref="_M/TWE_OP_AEN_LISTEN">TWE_OP_AEN_LISTEN</dfn>		0x1c</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/TWE_OP_CMD_PACKET" data-ref="_M/TWE_OP_CMD_PACKET">TWE_OP_CMD_PACKET</dfn>		0x1d</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/TWE_OP_CMD_WITH_DATA" data-ref="_M/TWE_OP_CMD_WITH_DATA">TWE_OP_CMD_WITH_DATA</dfn>		0x1f</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* Response queue entries.  Masking and shifting yields request ID. */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/TWE_RESP_MASK" data-ref="_M/TWE_RESP_MASK">TWE_RESP_MASK</dfn>			0x00000ff0</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/TWE_RESP_SHIFT" data-ref="_M/TWE_RESP_SHIFT">TWE_RESP_SHIFT</dfn>			4</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* Miscellenous constants. */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/TWE_ALIGNMENT" data-ref="_M/TWE_ALIGNMENT">TWE_ALIGNMENT</dfn>			512</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/TWE_MAX_UNITS" data-ref="_M/TWE_MAX_UNITS">TWE_MAX_UNITS</dfn>			16</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/TWE_INIT_CMD_PACKET_SIZE" data-ref="_M/TWE_INIT_CMD_PACKET_SIZE">TWE_INIT_CMD_PACKET_SIZE</dfn>	0x3</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/TWE_SG_SIZE" data-ref="_M/TWE_SG_SIZE">TWE_SG_SIZE</dfn>			62</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/TWE_MAX_CMDS" data-ref="_M/TWE_MAX_CMDS">TWE_MAX_CMDS</dfn>			255</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/TWE_Q_START" data-ref="_M/TWE_Q_START">TWE_Q_START</dfn>			0</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/TWE_UNIT_INFORMATION_TABLE_BASE" data-ref="_M/TWE_UNIT_INFORMATION_TABLE_BASE">TWE_UNIT_INFORMATION_TABLE_BASE</dfn>	0x300</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/TWE_IOCTL" data-ref="_M/TWE_IOCTL">TWE_IOCTL</dfn>			0x80</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/TWE_SECTOR_SIZE" data-ref="_M/TWE_SECTOR_SIZE">TWE_SECTOR_SIZE</dfn>			512</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* Scatter/gather block. */</i></td></tr>
<tr><th id="149">149</th><td><b>struct</b> <dfn class="type def" id="twe_sgb" title='twe_sgb' data-ref="twe_sgb" data-ref-filename="twe_sgb">twe_sgb</dfn> {</td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_sgb::tsg_address" title='twe_sgb::tsg_address' data-ref="twe_sgb::tsg_address" data-ref-filename="twe_sgb..tsg_address">tsg_address</dfn>;</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_sgb::tsg_length" title='twe_sgb::tsg_length' data-ref="twe_sgb::tsg_length" data-ref-filename="twe_sgb..tsg_length">tsg_length</dfn>;</td></tr>
<tr><th id="152">152</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/*</i></td></tr>
<tr><th id="155">155</th><td><i> * Command block.  This is 512 (really 508) bytes in size, and must be</i></td></tr>
<tr><th id="156">156</th><td><i> * aligned on a 512 byte boundary.</i></td></tr>
<tr><th id="157">157</th><td><i> */</i></td></tr>
<tr><th id="158">158</th><td><b>struct</b> <dfn class="type def" id="twe_cmd" title='twe_cmd' data-ref="twe_cmd" data-ref-filename="twe_cmd">twe_cmd</dfn> {</td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_opcode" title='twe_cmd::tc_opcode' data-ref="twe_cmd::tc_opcode" data-ref-filename="twe_cmd..tc_opcode">tc_opcode</dfn>;	<i>/* high 3 bits is S/G list offset */</i></td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_size" title='twe_cmd::tc_size' data-ref="twe_cmd::tc_size" data-ref-filename="twe_cmd..tc_size">tc_size</dfn>;</td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_cmdid" title='twe_cmd::tc_cmdid' data-ref="twe_cmd::tc_cmdid" data-ref-filename="twe_cmd..tc_cmdid">tc_cmdid</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_unit" title='twe_cmd::tc_unit' data-ref="twe_cmd::tc_unit" data-ref-filename="twe_cmd..tc_unit">tc_unit</dfn>;	<i>/* high nybble is host ID */</i></td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_status" title='twe_cmd::tc_status' data-ref="twe_cmd::tc_status" data-ref-filename="twe_cmd..tc_status">tc_status</dfn>;</td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_cmd::tc_flags" title='twe_cmd::tc_flags' data-ref="twe_cmd::tc_flags" data-ref-filename="twe_cmd..tc_flags">tc_flags</dfn>;</td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="twe_cmd::tc_count" title='twe_cmd::tc_count' data-ref="twe_cmd::tc_count" data-ref-filename="twe_cmd..tc_count">tc_count</dfn>;	<i>/* block &amp; param count, msg credits */</i></td></tr>
<tr><th id="166">166</th><td>	<b>union</b> {</td></tr>
<tr><th id="167">167</th><td>		<b>struct</b> {</td></tr>
<tr><th id="168">168</th><td>			<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_cmd::(anonymousunion)::(anonymous)::lba" title='twe_cmd::(anonymous union)::(anonymous struct)::lba' data-ref="twe_cmd::(anonymousunion)::(anonymous)::lba" data-ref-filename="twe_cmd..(anonymousunion)..(anonymous)..lba">lba</dfn>;</td></tr>
<tr><th id="169">169</th><td>			<b>struct</b>	<a class="type" href="#twe_sgb" title='twe_sgb' data-ref="twe_sgb" data-ref-filename="twe_sgb">twe_sgb</a> <dfn class="decl field" id="twe_cmd::(anonymousunion)::(anonymous)::sgl" title='twe_cmd::(anonymous union)::(anonymous struct)::sgl' data-ref="twe_cmd::(anonymousunion)::(anonymous)::sgl" data-ref-filename="twe_cmd..(anonymousunion)..(anonymous)..sgl">sgl</dfn>[<a class="macro" href="#141" title="62" data-ref="_M/TWE_SG_SIZE">TWE_SG_SIZE</a>];</td></tr>
<tr><th id="170">170</th><td>		} <dfn class="decl field" id="twe_cmd::(anonymous)::io" title='twe_cmd::(anonymous union)::io' data-ref="twe_cmd::(anonymous)::io" data-ref-filename="twe_cmd..(anonymous)..io">io</dfn> <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="171">171</th><td>		<b>struct</b> {</td></tr>
<tr><th id="172">172</th><td>			<b>struct</b>	<a class="type" href="#twe_sgb" title='twe_sgb' data-ref="twe_sgb" data-ref-filename="twe_sgb">twe_sgb</a> <dfn class="decl field" id="twe_cmd::(anonymousunion)::(anonymous)::sgl" title='twe_cmd::(anonymous union)::(anonymous struct)::sgl' data-ref="twe_cmd::(anonymousunion)::(anonymous)::sgl" data-ref-filename="twe_cmd..(anonymousunion)..(anonymous)..sgl">sgl</dfn>[<a class="macro" href="#141" title="62" data-ref="_M/TWE_SG_SIZE">TWE_SG_SIZE</a>];</td></tr>
<tr><th id="173">173</th><td>		} <dfn class="decl field" id="twe_cmd::(anonymous)::param" title='twe_cmd::(anonymous union)::param' data-ref="twe_cmd::(anonymous)::param" data-ref-filename="twe_cmd..(anonymous)..param">param</dfn>;</td></tr>
<tr><th id="174">174</th><td>		<b>struct</b> {</td></tr>
<tr><th id="175">175</th><td>			<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_cmd::(anonymousunion)::(anonymous)::response_queue_pointer" title='twe_cmd::(anonymous union)::(anonymous struct)::response_queue_pointer' data-ref="twe_cmd::(anonymousunion)::(anonymous)::response_queue_pointer" data-ref-filename="twe_cmd..(anonymousunion)..(anonymous)..response_queue_pointer">response_queue_pointer</dfn>;</td></tr>
<tr><th id="176">176</th><td>		} <dfn class="decl field" id="twe_cmd::(anonymous)::init_connection" title='twe_cmd::(anonymous union)::init_connection' data-ref="twe_cmd::(anonymous)::init_connection" data-ref-filename="twe_cmd..(anonymous)..init_connection">init_connection</dfn>  <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="177">177</th><td>	} <dfn class="decl field" id="twe_cmd::tc_args" title='twe_cmd::tc_args' data-ref="twe_cmd::tc_args" data-ref-filename="twe_cmd..tc_args">tc_args</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../../../objdir.amd64/destdir.amd64/usr/include/sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>		<dfn class="decl field" id="twe_cmd::tc_pad" title='twe_cmd::tc_pad' data-ref="twe_cmd::tc_pad" data-ref-filename="twe_cmd..tc_pad">tc_pad</dfn>;</td></tr>
<tr><th id="179">179</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* Get/set parameter block. */</i></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="twe_param" title='twe_param' data-ref="twe_param" data-ref-filename="twe_param">twe_param</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="twe_param::tp_table_id" title='twe_param::tp_table_id' data-ref="twe_param::tp_table_id" data-ref-filename="twe_param..tp_table_id">tp_table_id</dfn>;</td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_param::tp_param_id" title='twe_param::tp_param_id' data-ref="twe_param::tp_param_id" data-ref-filename="twe_param..tp_param_id">tp_param_id</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_param::tp_param_size" title='twe_param::tp_param_size' data-ref="twe_param::tp_param_size" data-ref-filename="twe_param..tp_param_size">tp_param_size</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_param::tp_data" title='twe_param::tp_data' data-ref="twe_param::tp_data" data-ref-filename="twe_param..tp_data">tp_data</dfn>[<var>1</var>];</td></tr>
<tr><th id="187">187</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * From 3ware's documentation:</i></td></tr>
<tr><th id="191">191</th><td><i> *</i></td></tr>
<tr><th id="192">192</th><td><i> *   All parameters maintained by the controller are grouped into related</i></td></tr>
<tr><th id="193">193</th><td><i> *   tables.  Tables are accessed indirectly via get and set parameter</i></td></tr>
<tr><th id="194">194</th><td><i> *   commands.  To access a specific parameter in a table, the table ID and</i></td></tr>
<tr><th id="195">195</th><td><i> *   parameter index are used to uniquely identify a parameter.  Table</i></td></tr>
<tr><th id="196">196</th><td><i> *   0xffff is the directory table and provides a list of the table IDs and</i></td></tr>
<tr><th id="197">197</th><td><i> *   sizes of all other tables.  Index zero in each table specifies the</i></td></tr>
<tr><th id="198">198</th><td><i> *   entire table, and index one specifies the size of the table.  An entire</i></td></tr>
<tr><th id="199">199</th><td><i> *   table can be read or set by using index zero.</i></td></tr>
<tr><th id="200">200</th><td><i> */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_PARAM_ALL" data-ref="_M/TWE_PARAM_PARAM_ALL">TWE_PARAM_PARAM_ALL</dfn>	0</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_PARAM_SIZE" data-ref="_M/TWE_PARAM_PARAM_SIZE">TWE_PARAM_PARAM_SIZE</dfn>	1</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DIRECTORY" data-ref="_M/TWE_PARAM_DIRECTORY">TWE_PARAM_DIRECTORY</dfn>			0xffff	/* size is 4 * number of tables */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DIRECTORY_TABLES" data-ref="_M/TWE_PARAM_DIRECTORY_TABLES">TWE_PARAM_DIRECTORY_TABLES</dfn>		2	/* 16 bits * number of tables */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DIRECTORY_SIZES" data-ref="_M/TWE_PARAM_DIRECTORY_SIZES">TWE_PARAM_DIRECTORY_SIZES</dfn>		3	/* 16 bits * number of tables */</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESUMMARY" data-ref="_M/TWE_PARAM_DRIVESUMMARY">TWE_PARAM_DRIVESUMMARY</dfn>			0x0002</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESUMMARY_Num" data-ref="_M/TWE_PARAM_DRIVESUMMARY_Num">TWE_PARAM_DRIVESUMMARY_Num</dfn>		2	/* number of physical drives [2] */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESUMMARY_Status" data-ref="_M/TWE_PARAM_DRIVESUMMARY_Status">TWE_PARAM_DRIVESUMMARY_Status</dfn>		3	/* array giving drive status per aport */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESTATUS_Missing" data-ref="_M/TWE_PARAM_DRIVESTATUS_Missing">TWE_PARAM_DRIVESTATUS_Missing</dfn>		0x00</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESTATUS_NotSupp" data-ref="_M/TWE_PARAM_DRIVESTATUS_NotSupp">TWE_PARAM_DRIVESTATUS_NotSupp</dfn>		0xfe</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVESTATUS_Present" data-ref="_M/TWE_PARAM_DRIVESTATUS_Present">TWE_PARAM_DRIVESTATUS_Present</dfn>		0xff</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSUMMARY" data-ref="_M/TWE_PARAM_UNITSUMMARY">TWE_PARAM_UNITSUMMARY</dfn>			0x0003</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSUMMARY_Num" data-ref="_M/TWE_PARAM_UNITSUMMARY_Num">TWE_PARAM_UNITSUMMARY_Num</dfn>		2	/* number of logical units [2] */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSUMMARY_Status" data-ref="_M/TWE_PARAM_UNITSUMMARY_Status">TWE_PARAM_UNITSUMMARY_Status</dfn>		3	/* array giving unit status [16] */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Online" data-ref="_M/TWE_PARAM_UNITSTATUS_Online">TWE_PARAM_UNITSTATUS_Online</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Complete" data-ref="_M/TWE_PARAM_UNITSTATUS_Complete">TWE_PARAM_UNITSTATUS_Complete</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_MASK" data-ref="_M/TWE_PARAM_UNITSTATUS_MASK">TWE_PARAM_UNITSTATUS_MASK</dfn>		0xfc</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Normal" data-ref="_M/TWE_PARAM_UNITSTATUS_Normal">TWE_PARAM_UNITSTATUS_Normal</dfn>		0xfc</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Initialising" data-ref="_M/TWE_PARAM_UNITSTATUS_Initialising">TWE_PARAM_UNITSTATUS_Initialising</dfn>	0xf4	/* cannot be incomplete */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Degraded" data-ref="_M/TWE_PARAM_UNITSTATUS_Degraded">TWE_PARAM_UNITSTATUS_Degraded</dfn>		0xec</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Rebuilding" data-ref="_M/TWE_PARAM_UNITSTATUS_Rebuilding">TWE_PARAM_UNITSTATUS_Rebuilding</dfn>		0xdc	/* cannot be incomplete */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Verifying" data-ref="_M/TWE_PARAM_UNITSTATUS_Verifying">TWE_PARAM_UNITSTATUS_Verifying</dfn>		0xcc	/* cannot be incomplete */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Corrupt" data-ref="_M/TWE_PARAM_UNITSTATUS_Corrupt">TWE_PARAM_UNITSTATUS_Corrupt</dfn>		0xbc	/* cannot be complete */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITSTATUS_Missing" data-ref="_M/TWE_PARAM_UNITSTATUS_Missing">TWE_PARAM_UNITSTATUS_Missing</dfn>		0x00	/* cannot be complete or online */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO" data-ref="_M/TWE_PARAM_DRIVEINFO">TWE_PARAM_DRIVEINFO</dfn>			0x0200	/* add drive number 0x00-0x0f XXX docco confused 0x0100 vs 0x0200 */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_Size" data-ref="_M/TWE_PARAM_DRIVEINFO_Size">TWE_PARAM_DRIVEINFO_Size</dfn>		2	/* size in blocks [4] */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_Model" data-ref="_M/TWE_PARAM_DRIVEINFO_Model">TWE_PARAM_DRIVEINFO_Model</dfn>		3	/* drive model string [40] */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_Serial" data-ref="_M/TWE_PARAM_DRIVEINFO_Serial">TWE_PARAM_DRIVEINFO_Serial</dfn>		4	/* drive serial number [20] */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_PhysCylNum" data-ref="_M/TWE_PARAM_DRIVEINFO_PhysCylNum">TWE_PARAM_DRIVEINFO_PhysCylNum</dfn>		5	/* physical geometry [2] */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_PhysHeadNum" data-ref="_M/TWE_PARAM_DRIVEINFO_PhysHeadNum">TWE_PARAM_DRIVEINFO_PhysHeadNum</dfn>		6	/* [2] */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_PhysSectorNum" data-ref="_M/TWE_PARAM_DRIVEINFO_PhysSectorNum">TWE_PARAM_DRIVEINFO_PhysSectorNum</dfn>	7	/* [2] */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_LogCylNum" data-ref="_M/TWE_PARAM_DRIVEINFO_LogCylNum">TWE_PARAM_DRIVEINFO_LogCylNum</dfn>		8	/* logical geometry [2] */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_LogHeadNum" data-ref="_M/TWE_PARAM_DRIVEINFO_LogHeadNum">TWE_PARAM_DRIVEINFO_LogHeadNum</dfn>		9	/* [2] */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_LogSectorNum" data-ref="_M/TWE_PARAM_DRIVEINFO_LogSectorNum">TWE_PARAM_DRIVEINFO_LogSectorNum</dfn>	10	/* [2] */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_UnitNum" data-ref="_M/TWE_PARAM_DRIVEINFO_UnitNum">TWE_PARAM_DRIVEINFO_UnitNum</dfn>		11	/* unit number this drive is associated with or 0xff [1] */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_DRIVEINFO_DriveFlags" data-ref="_M/TWE_PARAM_DRIVEINFO_DriveFlags">TWE_PARAM_DRIVEINFO_DriveFlags</dfn>		12	/* N/A [1] */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_APORTTIMEOUT" data-ref="_M/TWE_PARAM_APORTTIMEOUT">TWE_PARAM_APORTTIMEOUT</dfn>			0x02c0	/* add (aport_number * 3) to parameter index */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_APORTTIMEOUT_READ" data-ref="_M/TWE_PARAM_APORTTIMEOUT_READ">TWE_PARAM_APORTTIMEOUT_READ</dfn>		2	/* read timeouts last 24hrs [2] */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_APORTTIMEOUT_WRITE" data-ref="_M/TWE_PARAM_APORTTIMEOUT_WRITE">TWE_PARAM_APORTTIMEOUT_WRITE</dfn>		3	/* write timeouts last 24hrs [2] */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_APORTTIMEOUT_DEGRADE" data-ref="_M/TWE_PARAM_APORTTIMEOUT_DEGRADE">TWE_PARAM_APORTTIMEOUT_DEGRADE</dfn>		4	/* degrade threshold [2] */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO" data-ref="_M/TWE_PARAM_UNITINFO">TWE_PARAM_UNITINFO</dfn>			0x0300	/* add unit number 0x00-0x0f */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_Number" data-ref="_M/TWE_PARAM_UNITINFO_Number">TWE_PARAM_UNITINFO_Number</dfn>		2	/* unit number [1] */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_Status" data-ref="_M/TWE_PARAM_UNITINFO_Status">TWE_PARAM_UNITINFO_Status</dfn>		3	/* unit status [1] */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_Capacity" data-ref="_M/TWE_PARAM_UNITINFO_Capacity">TWE_PARAM_UNITINFO_Capacity</dfn>		4	/* unit capacity in blocks [4] */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_DescriptorSize" data-ref="_M/TWE_PARAM_UNITINFO_DescriptorSize">TWE_PARAM_UNITINFO_DescriptorSize</dfn>	5	/* unit descriptor size + 3 bytes [2] */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_Descriptor" data-ref="_M/TWE_PARAM_UNITINFO_Descriptor">TWE_PARAM_UNITINFO_Descriptor</dfn>		6	/* unit descriptor, TWE_UnitDescriptor or TWE_Array_Descriptor */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITINFO_Flags" data-ref="_M/TWE_PARAM_UNITINFO_Flags">TWE_PARAM_UNITINFO_Flags</dfn>		7	/* unit flags [1] */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_UNITFLAGS_WCE" data-ref="_M/TWE_PARAM_UNITFLAGS_WCE">TWE_PARAM_UNITFLAGS_WCE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_AEN" data-ref="_M/TWE_PARAM_AEN">TWE_PARAM_AEN</dfn>				0x0401</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_AEN_UnitCode" data-ref="_M/TWE_PARAM_AEN_UnitCode">TWE_PARAM_AEN_UnitCode</dfn>			2	/* (unit number &lt;&lt; 8) | AEN code [2] */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_QUEUE_EMPTY" data-ref="_M/TWE_AEN_QUEUE_EMPTY">TWE_AEN_QUEUE_EMPTY</dfn>			0x00</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_SOFT_RESET" data-ref="_M/TWE_AEN_SOFT_RESET">TWE_AEN_SOFT_RESET</dfn>			0x01</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_DEGRADED_MIRROR" data-ref="_M/TWE_AEN_DEGRADED_MIRROR">TWE_AEN_DEGRADED_MIRROR</dfn>			0x02	/* reports unit */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_CONTROLLER_ERROR" data-ref="_M/TWE_AEN_CONTROLLER_ERROR">TWE_AEN_CONTROLLER_ERROR</dfn>		0x03</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_REBUILD_FAIL" data-ref="_M/TWE_AEN_REBUILD_FAIL">TWE_AEN_REBUILD_FAIL</dfn>			0x04	/* reports unit */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_REBUILD_DONE" data-ref="_M/TWE_AEN_REBUILD_DONE">TWE_AEN_REBUILD_DONE</dfn>			0x05	/* reports unit */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_INCOMP_UNIT" data-ref="_M/TWE_AEN_INCOMP_UNIT">TWE_AEN_INCOMP_UNIT</dfn>			0x06	/* reports unit */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_INIT_DONE" data-ref="_M/TWE_AEN_INIT_DONE">TWE_AEN_INIT_DONE</dfn>			0x07	/* reports unit */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_UNCLEAN_SHUTDOWN" data-ref="_M/TWE_AEN_UNCLEAN_SHUTDOWN">TWE_AEN_UNCLEAN_SHUTDOWN</dfn>		0x08	/* reports unit */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_APORT_TIMEOUT" data-ref="_M/TWE_AEN_APORT_TIMEOUT">TWE_AEN_APORT_TIMEOUT</dfn>			0x09	/* reports unit, rate limited to 1 per 2^16 errors */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_DRIVE_ERROR" data-ref="_M/TWE_AEN_DRIVE_ERROR">TWE_AEN_DRIVE_ERROR</dfn>			0x0a	/* reports unit */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_REBUILD_STARTED" data-ref="_M/TWE_AEN_REBUILD_STARTED">TWE_AEN_REBUILD_STARTED</dfn>			0x0b	/* reports unit */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_QUEUE_FULL" data-ref="_M/TWE_AEN_QUEUE_FULL">TWE_AEN_QUEUE_FULL</dfn>			0xff</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_TABLE_UNDEFINED" data-ref="_M/TWE_AEN_TABLE_UNDEFINED">TWE_AEN_TABLE_UNDEFINED</dfn>			0x15</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_CODE" data-ref="_M/TWE_AEN_CODE">TWE_AEN_CODE</dfn>(x)				((x) &amp; 0xff)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/TWE_AEN_UNIT" data-ref="_M/TWE_AEN_UNIT">TWE_AEN_UNIT</dfn>(x)				((x) &gt;&gt; 8)</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION" data-ref="_M/TWE_PARAM_VERSION">TWE_PARAM_VERSION</dfn>			0x0402</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_Mon" data-ref="_M/TWE_PARAM_VERSION_Mon">TWE_PARAM_VERSION_Mon</dfn>			2	/* monitor version [16] */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_FW" data-ref="_M/TWE_PARAM_VERSION_FW">TWE_PARAM_VERSION_FW</dfn>			3	/* firmware version [16] */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_BIOS" data-ref="_M/TWE_PARAM_VERSION_BIOS">TWE_PARAM_VERSION_BIOS</dfn>			4	/* BIOSs version [16] */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_PCB" data-ref="_M/TWE_PARAM_VERSION_PCB">TWE_PARAM_VERSION_PCB</dfn>			5	/* PCB version [8] */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_ATA" data-ref="_M/TWE_PARAM_VERSION_ATA">TWE_PARAM_VERSION_ATA</dfn>			6	/* A-chip version [8] */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_PCI" data-ref="_M/TWE_PARAM_VERSION_PCI">TWE_PARAM_VERSION_PCI</dfn>			7	/* P-chip version [8] */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_CtrlModel" data-ref="_M/TWE_PARAM_VERSION_CtrlModel">TWE_PARAM_VERSION_CtrlModel</dfn>		8	/* N/A */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_CtrlSerial" data-ref="_M/TWE_PARAM_VERSION_CtrlSerial">TWE_PARAM_VERSION_CtrlSerial</dfn>		9	/* N/A */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_SBufSize" data-ref="_M/TWE_PARAM_VERSION_SBufSize">TWE_PARAM_VERSION_SBufSize</dfn>		10	/* N/A */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_VERSION_CompCode" data-ref="_M/TWE_PARAM_VERSION_CompCode">TWE_PARAM_VERSION_CompCode</dfn>		11	/* compatibility code [4] */</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_CONTROLLER" data-ref="_M/TWE_PARAM_CONTROLLER">TWE_PARAM_CONTROLLER</dfn>			0x0403</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_CONTROLLER_DCBSectors" data-ref="_M/TWE_PARAM_CONTROLLER_DCBSectors">TWE_PARAM_CONTROLLER_DCBSectors</dfn>		2	/* # sectors reserved for DCB per drive [2] */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_CONTROLLER_PortCount" data-ref="_M/TWE_PARAM_CONTROLLER_PortCount">TWE_PARAM_CONTROLLER_PortCount</dfn>		3	/* number of drive ports [1] */</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_FEATURES" data-ref="_M/TWE_PARAM_FEATURES">TWE_PARAM_FEATURES</dfn>			0x404</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_FEATURES_DriverShutdown" data-ref="_M/TWE_PARAM_FEATURES_DriverShutdown">TWE_PARAM_FEATURES_DriverShutdown</dfn>	2	/* set to 1 if driver supports shutdown notification [1] */</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_PROC" data-ref="_M/TWE_PARAM_PROC">TWE_PARAM_PROC</dfn>				0x406</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/TWE_PARAM_PROC_PERCENT" data-ref="_M/TWE_PARAM_PROC_PERCENT">TWE_PARAM_PROC_PERCENT</dfn>			2	/* Per-sub-unit % complete of init/verify/rebuild or 0xff [16] */</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><b>struct</b> <dfn class="type def" id="twe_unit_descriptor" title='twe_unit_descriptor' data-ref="twe_unit_descriptor" data-ref-filename="twe_unit_descriptor">twe_unit_descriptor</dfn> {</td></tr>
<tr><th id="299">299</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_unit_descriptor::num_subunits" title='twe_unit_descriptor::num_subunits' data-ref="twe_unit_descriptor::num_subunits" data-ref-filename="twe_unit_descriptor..num_subunits">num_subunits</dfn>;	<i>/* must be zero */</i></td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_unit_descriptor::configuration" title='twe_unit_descriptor::configuration' data-ref="twe_unit_descriptor::configuration" data-ref-filename="twe_unit_descriptor..configuration">configuration</dfn>;</td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/TWE_UD_CONFIG_CBOD" data-ref="_M/TWE_UD_CONFIG_CBOD">TWE_UD_CONFIG_CBOD</dfn>	0x0c	/* JBOD with DCB, used for mirrors */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/TWE_UD_CONFIG_SPARE" data-ref="_M/TWE_UD_CONFIG_SPARE">TWE_UD_CONFIG_SPARE</dfn>	0x0d	/* same as CBOD, but firmware will use as spare */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/TWE_UD_CONFIG_SUBUNIT" data-ref="_M/TWE_UD_CONFIG_SUBUNIT">TWE_UD_CONFIG_SUBUNIT</dfn>	0x0e	/* drive is a subunit in an array */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/TWE_UD_CONFIG_JBOD" data-ref="_M/TWE_UD_CONFIG_JBOD">TWE_UD_CONFIG_JBOD</dfn>	0x0f	/* plain drive */</u></td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_unit_descriptor::phys_drv_num" title='twe_unit_descriptor::phys_drv_num' data-ref="twe_unit_descriptor::phys_drv_num" data-ref-filename="twe_unit_descriptor..phys_drv_num">phys_drv_num</dfn>;	<i>/* may be 0xff if port can't be determined at runtime */</i></td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_unit_descriptor::log_drv_num" title='twe_unit_descriptor::log_drv_num' data-ref="twe_unit_descriptor::log_drv_num" data-ref-filename="twe_unit_descriptor..log_drv_num">log_drv_num</dfn>;	<i>/* must be zero for configuration == 0x0f */</i></td></tr>
<tr><th id="307">307</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_unit_descriptor::start_lba" title='twe_unit_descriptor::start_lba' data-ref="twe_unit_descriptor::start_lba" data-ref-filename="twe_unit_descriptor..start_lba">start_lba</dfn>;</td></tr>
<tr><th id="308">308</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="twe_unit_descriptor::block_count" title='twe_unit_descriptor::block_count' data-ref="twe_unit_descriptor::block_count" data-ref-filename="twe_unit_descriptor..block_count">block_count</dfn>;	<i>/* actual drive size if configuration == 0x0f, otherwise less DCB size */</i></td></tr>
<tr><th id="309">309</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><b>struct</b> <dfn class="type def" id="twe_mirror_descriptor" title='twe_mirror_descriptor' data-ref="twe_mirror_descriptor" data-ref-filename="twe_mirror_descriptor">twe_mirror_descriptor</dfn> {</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_mirror_descriptor::flag" title='twe_mirror_descriptor::flag' data-ref="twe_mirror_descriptor::flag" data-ref-filename="twe_mirror_descriptor..flag">flag</dfn>;			<i>/* must be 0xff */</i></td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_mirror_descriptor::res1" title='twe_mirror_descriptor::res1' data-ref="twe_mirror_descriptor::res1" data-ref-filename="twe_mirror_descriptor..res1">res1</dfn>;</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_mirror_descriptor::mirunit_status" title='twe_mirror_descriptor::mirunit_status' data-ref="twe_mirror_descriptor::mirunit_status" data-ref-filename="twe_mirror_descriptor..mirunit_status">mirunit_status</dfn>[<var>4</var>];	<i>/* bitmap of functional subunits in each mirror */</i></td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_mirror_descriptor::res2" title='twe_mirror_descriptor::res2' data-ref="twe_mirror_descriptor::res2" data-ref-filename="twe_mirror_descriptor..res2">res2</dfn>[<var>6</var>];</td></tr>
<tr><th id="316">316</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><b>struct</b> <dfn class="type def" id="twe_array_descriptor" title='twe_array_descriptor' data-ref="twe_array_descriptor" data-ref-filename="twe_array_descriptor">twe_array_descriptor</dfn> {</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_array_descriptor::num_subunits" title='twe_array_descriptor::num_subunits' data-ref="twe_array_descriptor::num_subunits" data-ref-filename="twe_array_descriptor..num_subunits">num_subunits</dfn>;	<i>/* number of subunits, or number of mirror units in RAID10 */</i></td></tr>
<tr><th id="320">320</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="twe_array_descriptor::configuration" title='twe_array_descriptor::configuration' data-ref="twe_array_descriptor::configuration" data-ref-filename="twe_array_descriptor..configuration">configuration</dfn>;</td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_CONFIG_RAID0" data-ref="_M/TWE_AD_CONFIG_RAID0">TWE_AD_CONFIG_RAID0</dfn>	0x00</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_CONFIG_RAID1" data-ref="_M/TWE_AD_CONFIG_RAID1">TWE_AD_CONFIG_RAID1</dfn>	0x01</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_CONFIG_TwinStor" data-ref="_M/TWE_AD_CONFIG_TwinStor">TWE_AD_CONFIG_TwinStor</dfn>	0x02</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_CONFIG_RAID5" data-ref="_M/TWE_AD_CONFIG_RAID5">TWE_AD_CONFIG_RAID5</dfn>	0x05</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_CONFIG_RAID10" data-ref="_M/TWE_AD_CONFIG_RAID10">TWE_AD_CONFIG_RAID10</dfn>	0x06</u></td></tr>
<tr><th id="326">326</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="twe_array_descriptor::stripe_size" title='twe_array_descriptor::stripe_size' data-ref="twe_array_descriptor::stripe_size" data-ref-filename="twe_array_descriptor..stripe_size">stripe_size</dfn>;</td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_4k" data-ref="_M/TWE_AD_STRIPE_4k">TWE_AD_STRIPE_4k</dfn>	0x03</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_8k" data-ref="_M/TWE_AD_STRIPE_8k">TWE_AD_STRIPE_8k</dfn>	0x04</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_16k" data-ref="_M/TWE_AD_STRIPE_16k">TWE_AD_STRIPE_16k</dfn>	0x05</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_32k" data-ref="_M/TWE_AD_STRIPE_32k">TWE_AD_STRIPE_32k</dfn>	0x06</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_64k" data-ref="_M/TWE_AD_STRIPE_64k">TWE_AD_STRIPE_64k</dfn>	0x07</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_128k" data-ref="_M/TWE_AD_STRIPE_128k">TWE_AD_STRIPE_128k</dfn>	0x08</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_256k" data-ref="_M/TWE_AD_STRIPE_256k">TWE_AD_STRIPE_256k</dfn>	0x09</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_512k" data-ref="_M/TWE_AD_STRIPE_512k">TWE_AD_STRIPE_512k</dfn>	0x0a</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/TWE_AD_STRIPE_1024k" data-ref="_M/TWE_AD_STRIPE_1024k">TWE_AD_STRIPE_1024k</dfn>	0x0b</u></td></tr>
<tr><th id="336">336</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="twe_array_descriptor::log_drv_status" title='twe_array_descriptor::log_drv_status' data-ref="twe_array_descriptor::log_drv_status" data-ref-filename="twe_array_descriptor..log_drv_status">log_drv_status</dfn>;	<i>/* bitmap of functional subunits, or mirror units in RAID10 */</i></td></tr>
<tr><th id="337">337</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="twe_array_descriptor::start_lba" title='twe_array_descriptor::start_lba' data-ref="twe_array_descriptor::start_lba" data-ref-filename="twe_array_descriptor..start_lba">start_lba</dfn>;</td></tr>
<tr><th id="338">338</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="twe_array_descriptor::block_count" title='twe_array_descriptor::block_count' data-ref="twe_array_descriptor::block_count" data-ref-filename="twe_array_descriptor..block_count">block_count</dfn>;	<i>/* actual drive size if configuration == 0x0f, otherwise less DCB size */</i></td></tr>
<tr><th id="339">339</th><td>	<b>struct</b> <a class="type" href="#twe_unit_descriptor" title='twe_unit_descriptor' data-ref="twe_unit_descriptor" data-ref-filename="twe_unit_descriptor">twe_unit_descriptor</a>	<dfn class="decl field" id="twe_array_descriptor::subunit" title='twe_array_descriptor::subunit' data-ref="twe_array_descriptor::subunit" data-ref-filename="twe_array_descriptor..subunit">subunit</dfn>[<var>1</var>];</td></tr>
<tr><th id="340">340</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#<span data-ppcond="61">endif</span>	/* !_PCI_TWEREG_H_ */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../objdir.amd64/rescue/kdump/kdump-ioctl.c.html'>netbsd/objdir.amd64/rescue/kdump/kdump-ioctl.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
