

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Wed May 29 22:09:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_component
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|       145|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 145


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 147
* Pipeline : 1
  Pipeline-0 : II = 3, D = 145, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 147 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 2 
147 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 148 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 149 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 150 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_10, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 163 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 164 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 164 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 165 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4]   --->   Operation 166 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 167 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 168 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 169 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i62 %trunc_ln11_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 170 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.46ns)   --->   "%store_ln11 = store i31 0, i31 %i" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 171 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 172 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 173 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.89ns)   --->   "%add_ln11 = add i31 %i_1, i31 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 174 'add' 'add_ln11' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 175 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.89ns)   --->   "%icmp_ln11 = icmp_slt  i32 %i_cast, i32 %size_read" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 177 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.end.loopexit, void %for.inc.split" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 178 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%i_cast1 = zext i31 %i_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 179 'zext' 'i_cast1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.04ns)   --->   "%add_ln12 = add i63 %i_cast1, i63 %sext_ln11" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 180 'add' 'add_ln12' <Predicate = (icmp_ln11)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i63 %add_ln12" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 181 'sext' 'sext_ln12_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 182 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.04ns)   --->   "%add_ln12_1 = add i63 %i_cast1, i63 %sext_ln11_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 183 'add' 'add_ln12_1' <Predicate = (icmp_ln11)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i63 %add_ln12_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 184 'sext' 'sext_ln12_2' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 185 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %i_1, i2 0" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 186 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i33 %shl_ln" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 187 'zext' 'zext_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.05ns)   --->   "%add_ln12_2 = add i64 %zext_ln12, i64 %c_read" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 188 'add' 'add_ln12_2' <Predicate = (icmp_ln11)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln12_2, i32 2, i32 63" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 189 'partselect' 'trunc_ln1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 190 'sext' 'sext_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln12" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 191 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.46ns)   --->   "%store_ln11 = store i31 %add_ln11, i31 %i" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 192 'store' 'store_ln11' <Predicate = (icmp_ln11)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 193 [71/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = (icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 194 [70/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 194 'readreq' 'gmem_load_req' <Predicate = (icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 195 [71/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 195 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 196 [69/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 196 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 197 [70/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 197 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 198 [71/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 198 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 199 [68/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 199 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 200 [69/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 200 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 201 [70/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 202 [67/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 202 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 203 [68/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 203 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 204 [69/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 204 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 205 [66/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 206 [67/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 206 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 207 [68/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 208 [65/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 208 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 209 [66/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 209 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 210 [67/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 210 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 211 [64/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 212 [65/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 212 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 213 [66/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 213 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 214 [63/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 214 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 215 [64/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 215 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 216 [65/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 216 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 217 [62/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 217 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 218 [63/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 218 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 219 [64/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 219 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 220 [61/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 221 [62/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 221 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 222 [63/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 222 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 223 [60/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 223 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [61/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 224 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [62/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 225 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 226 [59/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 226 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 227 [60/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 227 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 228 [61/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 228 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 229 [58/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 229 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 230 [59/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 230 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 231 [60/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 231 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 232 [57/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 233 [58/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 234 [59/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 234 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 235 [56/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 236 [57/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 236 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 237 [58/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 237 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 238 [55/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 239 [56/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 239 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 240 [57/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 240 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 241 [54/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 241 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 242 [55/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 242 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 243 [56/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 243 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 244 [53/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 244 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 245 [54/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 245 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 246 [55/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 246 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 247 [52/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 248 [53/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 248 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 249 [54/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 249 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 250 [51/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 251 [52/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 251 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 252 [53/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 252 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 253 [50/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 253 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 254 [51/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 254 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 255 [52/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 255 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 256 [49/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 257 [50/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 257 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 258 [51/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 258 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 259 [48/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 260 [49/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 260 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 261 [50/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 261 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 262 [47/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 263 [48/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 263 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 264 [49/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 264 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 265 [46/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 266 [47/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 266 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 267 [48/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 267 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 268 [45/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 269 [46/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 269 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 270 [47/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 270 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 271 [44/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 272 [45/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 272 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 273 [46/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 274 [43/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 274 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 275 [44/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 275 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 276 [45/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 277 [42/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 278 [43/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 278 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 279 [44/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 279 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 280 [41/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 281 [42/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 281 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 282 [43/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 282 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 283 [40/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 284 [41/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 284 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 285 [42/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 285 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 286 [39/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 286 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 287 [40/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 287 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 288 [41/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 288 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 289 [38/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 289 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 290 [39/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 290 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 291 [40/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 291 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 292 [37/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 292 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 293 [38/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 293 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 294 [39/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 294 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 295 [36/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 295 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 296 [37/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 296 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 297 [38/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 297 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 298 [35/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 298 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 299 [36/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 299 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 300 [37/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 300 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 301 [34/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 301 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 302 [35/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 302 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 303 [36/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 303 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 304 [33/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 305 [34/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 305 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 306 [35/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 306 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 307 [32/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 307 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 308 [33/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 308 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 309 [34/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 309 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 310 [31/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 310 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 311 [32/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 311 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 312 [33/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 312 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 313 [30/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 313 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 314 [31/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 314 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 315 [32/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 315 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 316 [29/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 316 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 317 [30/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 317 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 318 [31/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 318 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 319 [28/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 319 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 320 [29/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 320 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 321 [30/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 321 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 322 [27/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 322 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 323 [28/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 323 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 324 [29/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 324 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 325 [26/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 325 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 326 [27/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 326 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 327 [28/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 327 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 328 [25/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 328 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 329 [26/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 329 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 330 [27/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 330 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 331 [24/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 331 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 332 [25/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 332 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 333 [26/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 333 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 334 [23/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 334 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 335 [24/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 335 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 336 [25/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 336 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 337 [22/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 337 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 338 [23/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 339 [24/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 339 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 340 [21/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 340 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 341 [22/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 341 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 342 [23/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 342 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 343 [20/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 343 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 344 [21/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 344 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 345 [22/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 345 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 346 [19/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 346 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 347 [20/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 347 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 348 [21/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 348 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 349 [18/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 349 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 350 [19/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 350 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 351 [20/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 351 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 352 [17/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 352 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 353 [18/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 353 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 354 [19/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 354 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 355 [16/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 355 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 356 [17/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 356 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 357 [18/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 357 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 358 [15/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 358 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 359 [16/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 359 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 360 [17/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 360 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 361 [14/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 361 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 362 [15/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 362 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 363 [16/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 363 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 364 [13/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 364 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 365 [14/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 365 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 366 [15/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 366 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 367 [12/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 367 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 368 [13/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 368 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 369 [14/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 369 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 370 [11/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 370 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 371 [12/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 371 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 372 [13/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 372 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 373 [10/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 373 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 374 [11/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 374 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 375 [12/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 375 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 376 [9/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 376 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 377 [10/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 377 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 378 [11/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 378 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 379 [8/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 379 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 380 [9/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 380 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 381 [10/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 381 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 382 [7/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 382 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 383 [8/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 383 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 384 [9/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 384 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 385 [6/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 385 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 386 [7/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 386 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 387 [8/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 387 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 388 [5/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 388 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 389 [6/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 389 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 390 [7/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 390 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 391 [4/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 391 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 392 [5/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 392 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 393 [6/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 393 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 394 [3/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 394 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 395 [4/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 395 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 396 [5/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 396 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 397 [2/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 397 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 398 [3/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 398 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 399 [4/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 399 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 400 [1/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 400 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 401 [2/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 401 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 402 [3/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 402 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 403 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 403 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 404 [1/71] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 404 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 405 [2/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 405 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 406 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 406 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 407 [1/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 407 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 408 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 408 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %gmem_addr_read" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 409 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i32 %gmem_addr_1_read" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 410 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln12_2 = bitcast i32 %gmem_addr_2_read" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 411 'bitcast' 'bitcast_ln12_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 412 [1/1] (3.23ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %bitcast_ln12, i32 %bitcast_ln12_1, i32 %bitcast_ln12_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 412 'fmadd' 'add' <Predicate = true> <Delay = 3.23> <CoreInst = "fma_primitivedsp">   --->   Core 138 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 413 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 413 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln12_3 = bitcast i32 %add" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 414 'bitcast' 'bitcast_ln12_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 415 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %bitcast_ln12_3, i4 15" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 415 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 416 [68/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 416 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 417 [67/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 417 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 418 [66/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 418 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 419 [65/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 419 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 420 [64/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 420 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 421 [63/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 421 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 422 [62/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 422 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 423 [61/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 423 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 424 [60/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 424 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 425 [59/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 425 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 426 [58/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 426 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 427 [57/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 427 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 428 [56/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 428 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 429 [55/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 429 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 430 [54/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 430 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 431 [53/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 431 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 432 [52/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 432 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 433 [51/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 433 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 434 [50/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 434 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 435 [49/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 435 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 436 [48/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 436 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 437 [47/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 437 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 438 [46/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 438 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 439 [45/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 439 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 440 [44/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 440 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 441 [43/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 441 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 442 [42/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 442 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 443 [41/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 443 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 444 [40/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 444 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 445 [39/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 445 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 446 [38/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 446 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 447 [37/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 447 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 448 [36/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 448 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 449 [35/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 449 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 450 [34/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 450 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 451 [33/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 451 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 452 [32/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 452 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 453 [31/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 453 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 454 [30/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 454 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 455 [29/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 455 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 456 [28/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 456 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 457 [27/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 457 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 458 [26/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 458 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 459 [25/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 459 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 460 [24/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 460 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 461 [23/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 461 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 462 [22/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 462 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 463 [21/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 463 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 464 [20/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 464 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 465 [19/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 465 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 466 [18/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 466 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 467 [17/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 467 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 468 [16/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 468 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 469 [15/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 469 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 470 [14/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 470 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 471 [13/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 471 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 472 [12/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 472 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 473 [11/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 473 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 474 [10/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 474 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 475 [9/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 475 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 476 [8/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 476 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 477 [7/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 477 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 478 [6/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 478 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 479 [5/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 479 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 480 [4/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 480 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.30>
ST_144 : Operation 481 [3/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 481 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 482 [2/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 482 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 7.30>
ST_146 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 483 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 484 [1/68] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12]   --->   Operation 484 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11]   --->   Operation 485 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 147 <SV = 2> <Delay = 0.00>
ST_147 : Operation 486 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:15]   --->   Operation 486 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	wire read operation ('size_read', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4) on port 'size' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:4) [21]  (1.000 ns)

 <State 2>: 1.358ns
The critical path consists of the following:
	'load' operation ('i', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11) on local variable 'i' [32]  (0.000 ns)
	'add' operation ('add_ln11', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11) [33]  (0.891 ns)
	'store' operation ('store_ln11', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11) of variable 'add_ln11', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:11 on local variable 'i' [67]  (0.465 ns)
	blocking operation 0.0015 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [44]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [45]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [51]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [60]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_2_req', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [64]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln12', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [65]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 122>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 130>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 131>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 132>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 133>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 144>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 146>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_2_resp', /mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) on port 'gmem' (/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp:12) [66]  (7.300 ns)

 <State 147>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
