<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333')">rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s6 cl rt"><a href="mod983.html#Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#Toggle" > 52.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298589"  onclick="showContent('inst_tag_298589')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 40.11</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298589_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298589_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298589_Toggle" >  2.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298592"  onclick="showContent('inst_tag_298592')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298592_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298592_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298592_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298593"  onclick="showContent('inst_tag_298593')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298593_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298593_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298593_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298594"  onclick="showContent('inst_tag_298594')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298594_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298594_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298594_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298590"  onclick="showContent('inst_tag_298590')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 47.72</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298590_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298590_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod983.html#inst_tag_298590_Toggle" > 25.17</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod983.html#inst_tag_298591"  onclick="showContent('inst_tag_298591')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></td>
<td class="s5 cl rt"> 56.99</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298591_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298591_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298591_Toggle" > 52.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_298589'>
<hr>
<a name="inst_tag_298589"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_298589" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.11</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298589_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298589_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298589_Toggle" >  2.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.11</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.25</td>
<td class="s5 cl rt"> 54.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod829.html#inst_tag_253357" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_298592'>
<hr>
<a name="inst_tag_298592"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_298592" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298592_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298592_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298592_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.55</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod810.html#inst_tag_253087" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_298593'>
<hr>
<a name="inst_tag_298593"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_298593" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298593_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298593_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298593_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod653.html#inst_tag_192934" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_298594'>
<hr>
<a name="inst_tag_298594"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_298594" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298594_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298594_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod983.html#inst_tag_298594_Toggle" >  3.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.44</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.58</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod78.html#inst_tag_6736" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_298590'>
<hr>
<a name="inst_tag_298590"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_298590" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.72</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298590_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298590_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod983.html#inst_tag_298590_Toggle" > 25.17</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.72</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.43</td>
<td class="s8 cl rt"> 88.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 52.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1160.html#inst_tag_345505" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_298591'>
<hr>
<a name="inst_tag_298591"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_298591" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s6 cl rt"><a href="mod983.html#inst_tag_298591_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298591_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod983.html#inst_tag_298591_Toggle" > 52.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 52.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.04</td>
<td class="s8 cl rt"> 83.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 62.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_277658" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod983.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod983.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod983.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">10</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">160</td>
<td class="rt">52.98 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">82</td>
<td class="rt">54.30 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">78</td>
<td class="rt">51.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">160</td>
<td class="rt">77.67 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">82</td>
<td class="rt">79.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">78</td>
<td class="rt">75.73 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298589'>
<a name="inst_tag_298589_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298589" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298589_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298589" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298589_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298589" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">7</td>
<td class="rt">2.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">4</td>
<td class="rt">2.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">3</td>
<td class="rt">1.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">7</td>
<td class="rt">3.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">3</td>
<td class="rt">2.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298592'>
<a name="inst_tag_298592_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298592" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298592_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298592" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298592_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298592" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">10</td>
<td class="rt">3.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">6</td>
<td class="rt">3.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">4</td>
<td class="rt">2.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298593'>
<a name="inst_tag_298593_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298593" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298593_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298593" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298593_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298593" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">10</td>
<td class="rt">3.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">6</td>
<td class="rt">3.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">4</td>
<td class="rt">2.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298594'>
<a name="inst_tag_298594_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298594" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298594_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298594" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298594_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298594" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">10</td>
<td class="rt">3.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">6</td>
<td class="rt">3.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">4</td>
<td class="rt">2.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298590'>
<a name="inst_tag_298590_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298590" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298590_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298590" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298590_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298590" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">8</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">76</td>
<td class="rt">25.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">40</td>
<td class="rt">26.49 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">36</td>
<td class="rt">23.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">8</td>
<td class="rt">29.63 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">76</td>
<td class="rt">36.89 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">40</td>
<td class="rt">38.83 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">36</td>
<td class="rt">34.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_298591'>
<a name="inst_tag_298591_Line"></a>
<b>Line Coverage for Instance : <a href="mod983.html#inst_tag_298591" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>100098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>100140</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
100092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100093     1/1          		if ( ! Sys_Clk_RstN )
100094     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
100095     1/1          		else if ( CntInc )
100096     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
100097                  	always @( StrmRatio ) begin
100098     1/1          		case ( StrmRatio )
100099     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
100100     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
100101     1/1          			2'b0    : MaxCnt = 2'b0 ;
100102     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
100103                  		endcase
100104                  	end
100105                  	assign Sys_Pwr_Idle = 1'b1;
100106                  	assign Sys_Pwr_WakeUp = 1'b0;
100107                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
100108                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
100109                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
100110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100111     1/1          		if ( ! Sys_Clk_RstN )
100112     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
100113     1/1          		else if ( RegCe )
100114     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
100115                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
100116                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
100117                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
100118                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
100119                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
100120                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
100121                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
100122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100123     1/1          			if ( ! Sys_Clk_RstN )
100124     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
100125     1/1          			else if ( CntInc )
100126     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
100127                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100128     1/1          			if ( ! Sys_Clk_RstN )
100129     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
100130     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100131     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
100132                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
100133     1/1          			if ( ! Sys_Clk_RstN )
100134     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
100135     1/1          			else if ( CntInc &amp; ~ StrmBusy )
100136     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
100137                  	// synopsys translate_off
100138                  	// synthesis translate_off
100139                  	always @( posedge Sys_Clk )
100140     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
100141     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
100142     <font color = "grey">unreachable  </font>				dontStop = 0;
100143     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
100144     <font color = "grey">unreachable  </font>				if (!dontStop) begin
100145     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
100146     <font color = "grey">unreachable  </font>					$stop;
100147                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
100148                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_298591_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod983.html#inst_tag_298591" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100109
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_298591_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod983.html#inst_tag_298591" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">10</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">160</td>
<td class="rt">52.98 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">82</td>
<td class="rt">54.30 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">78</td>
<td class="rt">51.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">160</td>
<td class="rt">77.67 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">82</td>
<td class="rt">79.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">78</td>
<td class="rt">75.73 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_298589">
    <li>
      <a href="#inst_tag_298589_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298589_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298589_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_298590">
    <li>
      <a href="#inst_tag_298590_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298590_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298590_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_298591">
    <li>
      <a href="#inst_tag_298591_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298591_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298591_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_298592">
    <li>
      <a href="#inst_tag_298592_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298592_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298592_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_298593">
    <li>
      <a href="#inst_tag_298593_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298593_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298593_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_298594">
    <li>
      <a href="#inst_tag_298594_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_298594_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_298594_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
