--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Feb 27 21:49:18 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets FIFO_CLK_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.242ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              FT_OE_r_200  (from FIFO_CLK_c +)
   Destination:    SB_DFF     D              FT_RD_r_201  (to FIFO_CLK_c +)

   Delay:                   1.625ns  (22.6% logic, 77.4% route), 1 logic levels.

 Constraint Details:

      1.625ns data_path FT_OE_r_200 to FT_RD_r_201 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.242ns

 Path Details: FT_OE_r_200 to FT_RD_r_201

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              FT_OE_r_200 (from FIFO_CLK_c)
Route         2   e 1.258                                  FT_OE_c
                  --------
                    1.625  (22.6% logic, 77.4% route), 1 logic levels.

Report: 1.758 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \spi0/spi_clk]
            866 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 494.209ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFNESS S              \spi0/tx_shift_reg_i15  (to \spi0/spi_clk -)

   Delay:                   5.658ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      5.658ns data_path \spi0/state_reg_i1 to \spi0/tx_shift_reg_i15 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.209ns

 Path Details: \spi0/state_reg_i1 to \spi0/tx_shift_reg_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        30   e 1.800                                  state_reg[1]
LUT4        ---     0.408             I0 to O              \spi0/i19_3_lut
Route        24   e 1.655                                  n3279
LUT4        ---     0.408             I1 to O              \spi0/i1_2_lut_adj_16
Route         1   e 1.020                                  \spi0/n3176
                  --------
                    5.658  (20.9% logic, 79.1% route), 3 logic levels.


Passed:  The following path meets requirements by 494.209ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFN    D              \spi0/tx_shift_reg_i1  (to \spi0/spi_clk -)

   Delay:                   5.658ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      5.658ns data_path \spi0/state_reg_i1 to \spi0/tx_shift_reg_i1 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.209ns

 Path Details: \spi0/state_reg_i1 to \spi0/tx_shift_reg_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        30   e 1.800                                  state_reg[1]
LUT4        ---     0.408             I0 to O              \spi0/i19_3_lut
Route        24   e 1.655                                  n3279
LUT4        ---     0.408             I2 to O              i1706_4_lut
Route         1   e 1.020                                  n2059
                  --------
                    5.658  (20.9% logic, 79.1% route), 3 logic levels.


Passed:  The following path meets requirements by 494.209ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFN    D              \spi0/tx_shift_reg_i2  (to \spi0/spi_clk -)

   Delay:                   5.658ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      5.658ns data_path \spi0/state_reg_i1 to \spi0/tx_shift_reg_i2 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.209ns

 Path Details: \spi0/state_reg_i1 to \spi0/tx_shift_reg_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        30   e 1.800                                  state_reg[1]
LUT4        ---     0.408             I0 to O              \spi0/i19_3_lut
Route        24   e 1.655                                  n3279
LUT4        ---     0.408             I2 to O              i1704_4_lut
Route         1   e 1.020                                  n2057
                  --------
                    5.658  (20.9% logic, 79.1% route), 3 logic levels.

Report: 5.791 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets SLM_CLK_c]
            795 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 959.368ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              led_counter_581_788__i0  (from SLM_CLK_c +)
   Destination:    SB_DFF     D              led_counter_581_788__i24  (to SLM_CLK_c +)

   Delay:                  40.499ns  (26.1% logic, 73.9% route), 26 logic levels.

 Constraint Details:

     40.499ns data_path led_counter_581_788__i0 to led_counter_581_788__i24 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 959.368ns

 Path Details: led_counter_581_788__i0 to led_counter_581_788__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              led_counter_581_788__i0 (from SLM_CLK_c)
Route         2   e 1.258                                  n25
LUT4        ---     0.408             I1 to CO             led_counter_581_788_add_4_2
Route         2   e 1.158                                  n2938
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_3
Route         2   e 1.158                                  n2939
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_4
Route         2   e 1.158                                  n2940
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_5
Route         2   e 1.158                                  n2941
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_6
Route         2   e 1.158                                  n2942
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_7
Route         2   e 1.158                                  n2943
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_8
Route         2   e 1.158                                  n2944
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_9
Route         2   e 1.158                                  n2945
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_10
Route         2   e 1.158                                  n2946
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_11
Route         2   e 1.158                                  n2947
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_12
Route         2   e 1.158                                  n2948
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_13
Route         2   e 1.158                                  n2949
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_14
Route         2   e 1.158                                  n2950
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_15
Route         2   e 1.158                                  n2951
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_16
Route         2   e 1.158                                  n2952
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_17
Route         2   e 1.158                                  n2953
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_18
Route         2   e 1.158                                  n2954
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_19
Route         2   e 1.158                                  n2955
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_20
Route         2   e 1.158                                  n2956
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_21
Route         2   e 1.158                                  n2957
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_22
Route         2   e 1.158                                  n2958
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_23
Route         2   e 1.158                                  n2959
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_24
Route         2   e 1.158                                  n2960
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_25
Route         1   e 1.020                                  n2961
LUT4        ---     0.408             I3 to O              led_counter_581_788_add_4_26_lut
Route         1   e 1.020                                  n106
                  --------
                   40.499  (26.1% logic, 73.9% route), 26 logic levels.


Passed:  The following path meets requirements by 960.796ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              led_counter_581_788__i0  (from SLM_CLK_c +)
   Destination:    SB_DFF     D              led_counter_581_788__i23  (to SLM_CLK_c +)

   Delay:                  39.071ns  (26.0% logic, 74.0% route), 25 logic levels.

 Constraint Details:

     39.071ns data_path led_counter_581_788__i0 to led_counter_581_788__i23 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 960.796ns

 Path Details: led_counter_581_788__i0 to led_counter_581_788__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              led_counter_581_788__i0 (from SLM_CLK_c)
Route         2   e 1.258                                  n25
LUT4        ---     0.408             I1 to CO             led_counter_581_788_add_4_2
Route         2   e 1.158                                  n2938
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_3
Route         2   e 1.158                                  n2939
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_4
Route         2   e 1.158                                  n2940
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_5
Route         2   e 1.158                                  n2941
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_6
Route         2   e 1.158                                  n2942
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_7
Route         2   e 1.158                                  n2943
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_8
Route         2   e 1.158                                  n2944
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_9
Route         2   e 1.158                                  n2945
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_10
Route         2   e 1.158                                  n2946
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_11
Route         2   e 1.158                                  n2947
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_12
Route         2   e 1.158                                  n2948
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_13
Route         2   e 1.158                                  n2949
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_14
Route         2   e 1.158                                  n2950
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_15
Route         2   e 1.158                                  n2951
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_16
Route         2   e 1.158                                  n2952
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_17
Route         2   e 1.158                                  n2953
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_18
Route         2   e 1.158                                  n2954
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_19
Route         2   e 1.158                                  n2955
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_20
Route         2   e 1.158                                  n2956
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_21
Route         2   e 1.158                                  n2957
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_22
Route         2   e 1.158                                  n2958
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_23
Route         2   e 1.158                                  n2959
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_24
Route         2   e 1.158                                  n2960
LUT4        ---     0.408             I3 to O              led_counter_581_788_add_4_25_lut
Route         1   e 1.020                                  n107
                  --------
                   39.071  (26.0% logic, 74.0% route), 25 logic levels.


Passed:  The following path meets requirements by 960.934ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              led_counter_581_788__i1  (from SLM_CLK_c +)
   Destination:    SB_DFF     D              led_counter_581_788__i24  (to SLM_CLK_c +)

   Delay:                  38.933ns  (26.1% logic, 73.9% route), 25 logic levels.

 Constraint Details:

     38.933ns data_path led_counter_581_788__i1 to led_counter_581_788__i24 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 960.934ns

 Path Details: led_counter_581_788__i1 to led_counter_581_788__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              led_counter_581_788__i1 (from SLM_CLK_c)
Route         2   e 1.258                                  n24
LUT4        ---     0.408             I1 to CO             led_counter_581_788_add_4_3
Route         2   e 1.158                                  n2939
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_4
Route         2   e 1.158                                  n2940
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_5
Route         2   e 1.158                                  n2941
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_6
Route         2   e 1.158                                  n2942
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_7
Route         2   e 1.158                                  n2943
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_8
Route         2   e 1.158                                  n2944
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_9
Route         2   e 1.158                                  n2945
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_10
Route         2   e 1.158                                  n2946
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_11
Route         2   e 1.158                                  n2947
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_12
Route         2   e 1.158                                  n2948
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_13
Route         2   e 1.158                                  n2949
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_14
Route         2   e 1.158                                  n2950
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_15
Route         2   e 1.158                                  n2951
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_16
Route         2   e 1.158                                  n2952
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_17
Route         2   e 1.158                                  n2953
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_18
Route         2   e 1.158                                  n2954
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_19
Route         2   e 1.158                                  n2955
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_20
Route         2   e 1.158                                  n2956
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_21
Route         2   e 1.158                                  n2957
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_22
Route         2   e 1.158                                  n2958
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_23
Route         2   e 1.158                                  n2959
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_24
Route         2   e 1.158                                  n2960
LUT4        ---     0.408             CI to CO             led_counter_581_788_add_4_25
Route         1   e 1.020                                  n2961
LUT4        ---     0.408             I3 to O              led_counter_581_788_add_4_26_lut
Route         1   e 1.020                                  n106
                  --------
                   38.933  (26.1% logic, 73.9% route), 25 logic levels.

Report: 40.632 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets FIFO_CLK_c]              |  1000.000 ns|     1.758 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \spi0/spi_clk]           |  1000.000 ns|    11.582 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SLM_CLK_c]               |  1000.000 ns|    40.632 ns|    26  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  2885 paths, 583 nets, and 1531 connections (94.0% coverage)


Peak memory: 40030208 bytes, TRCE: 1028096 bytes, DLYMAN: 184320 bytes
CPU_TIME_REPORT: 0 secs 
