
VISHNE_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012204  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002578  08012398  08012398  00013398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014910  08014910  00016220  2**0
                  CONTENTS
  4 .ARM          00000008  08014910  08014910  00015910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014918  08014918  00016220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014918  08014918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801491c  0801491c  0001591c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  08014920  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00016220  2**0
                  CONTENTS
 10 .bss          00001a8c  20000220  20000220  00016220  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001cac  20001cac  00016220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025438  00000000  00000000  00016250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005df6  00000000  00000000  0003b688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001de8  00000000  00000000  00041480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001731  00000000  00000000  00043268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a254  00000000  00000000  00044999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a23d  00000000  00000000  0006ebed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6972  00000000  00000000  00098e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017f79c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008e5c  00000000  00000000  0017f7e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0018863c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801237c 	.word	0x0801237c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0801237c 	.word	0x0801237c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96a 	b.w	8000f54 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14e      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	458c      	cmp	ip, r1
 8000ca8:	4686      	mov	lr, r0
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	d962      	bls.n	8000d76 <__udivmoddi4+0xde>
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0320 	rsb	r3, r2, #32
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f f68c 	uxth.w	r6, ip
 8000cce:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb04 f106 	mul.w	r1, r4, r6
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cee:	f080 8112 	bcs.w	8000f16 <__udivmoddi4+0x27e>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 810f 	bls.w	8000f16 <__udivmoddi4+0x27e>
 8000cf8:	3c02      	subs	r4, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	fa1f f38e 	uxth.w	r3, lr
 8000d02:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d06:	fb07 1110 	mls	r1, r7, r0, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f606 	mul.w	r6, r0, r6
 8000d12:	429e      	cmp	r6, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x94>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1e:	f080 80fc 	bcs.w	8000f1a <__udivmoddi4+0x282>
 8000d22:	429e      	cmp	r6, r3
 8000d24:	f240 80f9 	bls.w	8000f1a <__udivmoddi4+0x282>
 8000d28:	4463      	add	r3, ip
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d32:	2100      	movs	r1, #0
 8000d34:	b11d      	cbz	r5, 8000d3e <__udivmoddi4+0xa6>
 8000d36:	40d3      	lsrs	r3, r2
 8000d38:	2200      	movs	r2, #0
 8000d3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d905      	bls.n	8000d52 <__udivmoddi4+0xba>
 8000d46:	b10d      	cbz	r5, 8000d4c <__udivmoddi4+0xb4>
 8000d48:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e7f5      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d52:	fab3 f183 	clz	r1, r3
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d146      	bne.n	8000de8 <__udivmoddi4+0x150>
 8000d5a:	42a3      	cmp	r3, r4
 8000d5c:	d302      	bcc.n	8000d64 <__udivmoddi4+0xcc>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f0c0 80f0 	bcc.w	8000f44 <__udivmoddi4+0x2ac>
 8000d64:	1a86      	subs	r6, r0, r2
 8000d66:	eb64 0303 	sbc.w	r3, r4, r3
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e6      	beq.n	8000d3e <__udivmoddi4+0xa6>
 8000d70:	e9c5 6300 	strd	r6, r3, [r5]
 8000d74:	e7e3      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x204>
 8000d7c:	eba1 040c 	sub.w	r4, r1, ip
 8000d80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d84:	fa1f f78c 	uxth.w	r7, ip
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb08 4416 	mls	r4, r8, r6, r4
 8000d96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d9a:	fb07 f006 	mul.w	r0, r7, r6
 8000d9e:	4298      	cmp	r0, r3
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x11c>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x11a>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	f200 80cd 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000db2:	4626      	mov	r6, r4
 8000db4:	1a1c      	subs	r4, r3, r0
 8000db6:	fa1f f38e 	uxth.w	r3, lr
 8000dba:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dbe:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb00 f707 	mul.w	r7, r0, r7
 8000dca:	429f      	cmp	r7, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x148>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x146>
 8000dd8:	429f      	cmp	r7, r3
 8000dda:	f200 80b0 	bhi.w	8000f3e <__udivmoddi4+0x2a6>
 8000dde:	4620      	mov	r0, r4
 8000de0:	1bdb      	subs	r3, r3, r7
 8000de2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0x9c>
 8000de8:	f1c1 0620 	rsb	r6, r1, #32
 8000dec:	408b      	lsls	r3, r1
 8000dee:	fa22 f706 	lsr.w	r7, r2, r6
 8000df2:	431f      	orrs	r7, r3
 8000df4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dfc:	ea43 030c 	orr.w	r3, r3, ip
 8000e00:	40f4      	lsrs	r4, r6
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	0c38      	lsrs	r0, r7, #16
 8000e08:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e0c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e10:	fa1f fc87 	uxth.w	ip, r7
 8000e14:	fb00 441e 	mls	r4, r0, lr, r4
 8000e18:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e1c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e20:	45a1      	cmp	r9, r4
 8000e22:	fa02 f201 	lsl.w	r2, r2, r1
 8000e26:	d90a      	bls.n	8000e3e <__udivmoddi4+0x1a6>
 8000e28:	193c      	adds	r4, r7, r4
 8000e2a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e2e:	f080 8084 	bcs.w	8000f3a <__udivmoddi4+0x2a2>
 8000e32:	45a1      	cmp	r9, r4
 8000e34:	f240 8081 	bls.w	8000f3a <__udivmoddi4+0x2a2>
 8000e38:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e3c:	443c      	add	r4, r7
 8000e3e:	eba4 0409 	sub.w	r4, r4, r9
 8000e42:	fa1f f983 	uxth.w	r9, r3
 8000e46:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e4a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e4e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1d2>
 8000e5a:	193c      	adds	r4, r7, r4
 8000e5c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e60:	d267      	bcs.n	8000f32 <__udivmoddi4+0x29a>
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d965      	bls.n	8000f32 <__udivmoddi4+0x29a>
 8000e66:	3b02      	subs	r3, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e6e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e72:	eba4 040c 	sub.w	r4, r4, ip
 8000e76:	429c      	cmp	r4, r3
 8000e78:	46ce      	mov	lr, r9
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	d351      	bcc.n	8000f22 <__udivmoddi4+0x28a>
 8000e7e:	d04e      	beq.n	8000f1e <__udivmoddi4+0x286>
 8000e80:	b155      	cbz	r5, 8000e98 <__udivmoddi4+0x200>
 8000e82:	ebb8 030e 	subs.w	r3, r8, lr
 8000e86:	eb64 040c 	sbc.w	r4, r4, ip
 8000e8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8e:	40cb      	lsrs	r3, r1
 8000e90:	431e      	orrs	r6, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	e9c5 6400 	strd	r6, r4, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	e750      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eac:	4094      	lsls	r4, r2
 8000eae:	430c      	orrs	r4, r1
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb8:	fa1f f78c 	uxth.w	r7, ip
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ec4:	0c23      	lsrs	r3, r4, #16
 8000ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eca:	fb00 f107 	mul.w	r1, r0, r7
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x24c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eda:	d22c      	bcs.n	8000f36 <__udivmoddi4+0x29e>
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d92a      	bls.n	8000f36 <__udivmoddi4+0x29e>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	1a5b      	subs	r3, r3, r1
 8000ee6:	b2a4      	uxth	r4, r4
 8000ee8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000eec:	fb08 3311 	mls	r3, r8, r1, r3
 8000ef0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ef4:	fb01 f307 	mul.w	r3, r1, r7
 8000ef8:	42a3      	cmp	r3, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x276>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f04:	d213      	bcs.n	8000f2e <__udivmoddi4+0x296>
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	d911      	bls.n	8000f2e <__udivmoddi4+0x296>
 8000f0a:	3902      	subs	r1, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	1ae4      	subs	r4, r4, r3
 8000f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f14:	e739      	b.n	8000d8a <__udivmoddi4+0xf2>
 8000f16:	4604      	mov	r4, r0
 8000f18:	e6f0      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e706      	b.n	8000d2c <__udivmoddi4+0x94>
 8000f1e:	45c8      	cmp	r8, r9
 8000f20:	d2ae      	bcs.n	8000e80 <__udivmoddi4+0x1e8>
 8000f22:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f26:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	e7a8      	b.n	8000e80 <__udivmoddi4+0x1e8>
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7ed      	b.n	8000f0e <__udivmoddi4+0x276>
 8000f32:	4603      	mov	r3, r0
 8000f34:	e799      	b.n	8000e6a <__udivmoddi4+0x1d2>
 8000f36:	4630      	mov	r0, r6
 8000f38:	e7d4      	b.n	8000ee4 <__udivmoddi4+0x24c>
 8000f3a:	46d6      	mov	lr, sl
 8000f3c:	e77f      	b.n	8000e3e <__udivmoddi4+0x1a6>
 8000f3e:	4463      	add	r3, ip
 8000f40:	3802      	subs	r0, #2
 8000f42:	e74d      	b.n	8000de0 <__udivmoddi4+0x148>
 8000f44:	4606      	mov	r6, r0
 8000f46:	4623      	mov	r3, r4
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e70f      	b.n	8000d6c <__udivmoddi4+0xd4>
 8000f4c:	3e02      	subs	r6, #2
 8000f4e:	4463      	add	r3, ip
 8000f50:	e730      	b.n	8000db4 <__udivmoddi4+0x11c>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f001 fc52 	bl	8002804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f82a 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 fb28 	bl	80015b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f68:	f000 fad8 	bl	800151c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f6c:	f000 fa82 	bl	8001474 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000f70:	f000 f994 	bl	800129c <MX_TIM1_Init>
  MX_ADC3_Init();
 8000f74:	f000 f8dc 	bl	8001130 <MX_ADC3_Init>
  MX_SPI3_Init();
 8000f78:	f000 f95a 	bl	8001230 <MX_SPI3_Init>
  MX_I2C3_Init();
 8000f7c:	f000 f92a 	bl	80011d4 <MX_I2C3_Init>
  MX_ADC1_Init();
 8000f80:	f000 f884 	bl	800108c <MX_ADC1_Init>
  MX_TIM11_Init();
 8000f84:	f000 fa2a 	bl	80013dc <MX_TIM11_Init>
  MX_USART3_UART_Init();
 8000f88:	f000 fa9e 	bl	80014c8 <MX_USART3_UART_Init>
  MX_USB_HOST_Init();
 8000f8c:	f00c fa88 	bl	800d4a0 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 8000f90:	f00e f9f4 	bl	800f37c <DWT_Init>

  systemSetup();
 8000f94:	f00e fa62 	bl	800f45c <systemSetup>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);          //to open 5 v from PA9
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <main+0x5c>)
 8000f9e:	f003 f9e7 	bl	8004370 <HAL_GPIO_WritePin>

  ///////////////////////////////// FLASH ///////////////////////////////////////////////
  // On startup, find the last valid index in the flash memory
     FindLastBilResultIndex();
 8000fa2:	f00c fe3d 	bl	800dc20 <FindLastBilResultIndex>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fa6:	f00c faa1 	bl	800d4ec <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
	 systemLoop();
 8000faa:	f00e fa4d 	bl	800f448 <systemLoop>
  {
 8000fae:	bf00      	nop
 8000fb0:	e7f9      	b.n	8000fa6 <main+0x4e>
 8000fb2:	bf00      	nop
 8000fb4:	40020800 	.word	0x40020800

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	@ 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	2230      	movs	r2, #48	@ 0x30
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f00f f9d5 	bl	8010376 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	4a27      	ldr	r2, [pc, #156]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4b22      	ldr	r3, [pc, #136]	@ (8001088 <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a21      	ldr	r2, [pc, #132]	@ (8001088 <SystemClock_Config+0xd0>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b1f      	ldr	r3, [pc, #124]	@ (8001088 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001014:	2301      	movs	r3, #1
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001018:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101e:	2302      	movs	r3, #2
 8001020:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001022:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001026:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001028:	2304      	movs	r3, #4
 800102a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800102c:	2348      	movs	r3, #72	@ 0x48
 800102e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001030:	2302      	movs	r3, #2
 8001032:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001034:	2304      	movs	r3, #4
 8001036:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001038:	f107 0320 	add.w	r3, r7, #32
 800103c:	4618      	mov	r0, r3
 800103e:	f006 fadd 	bl	80075fc <HAL_RCC_OscConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001048:	f000 fbd8 	bl	80017fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104c:	230f      	movs	r3, #15
 800104e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001050:	2302      	movs	r3, #2
 8001052:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800105c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800105e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001062:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	2102      	movs	r1, #2
 800106a:	4618      	mov	r0, r3
 800106c:	f006 fd3e 	bl	8007aec <HAL_RCC_ClockConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001076:	f000 fbc1 	bl	80017fc <Error_Handler>
  }
}
 800107a:	bf00      	nop
 800107c:	3750      	adds	r7, #80	@ 0x50
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40007000 	.word	0x40007000

0800108c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001092:	463b      	mov	r3, r7
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010a0:	4a21      	ldr	r2, [pc, #132]	@ (8001128 <MX_ADC1_Init+0x9c>)
 80010a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010c4:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ca:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010cc:	4a17      	ldr	r2, [pc, #92]	@ (800112c <MX_ADC1_Init+0xa0>)
 80010ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010d8:	2201      	movs	r2, #1
 80010da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010dc:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ea:	480e      	ldr	r0, [pc, #56]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ec:	f001 fc20 	bl	8002930 <HAL_ADC_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010f6:	f000 fb81 	bl	80017fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010fe:	2301      	movs	r3, #1
 8001100:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	@ (8001124 <MX_ADC1_Init+0x98>)
 800110c:	f001 fd82 	bl	8002c14 <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001116:	f000 fb71 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000023c 	.word	0x2000023c
 8001128:	40012000 	.word	0x40012000
 800112c:	0f000001 	.word	0x0f000001

08001130 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001136:	463b      	mov	r3, r7
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001142:	4b21      	ldr	r3, [pc, #132]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <MX_ADC3_Init+0x9c>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001148:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <MX_ADC3_Init+0x98>)
 800114a:	2200      	movs	r2, #0
 800114c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_ADC3_Init+0x98>)
 800115c:	2201      	movs	r2, #1
 800115e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001160:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <MX_ADC3_Init+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001170:	4a17      	ldr	r2, [pc, #92]	@ (80011d0 <MX_ADC3_Init+0xa0>)
 8001172:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_ADC3_Init+0x98>)
 800117c:	2201      	movs	r2, #1
 800117e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001182:	2200      	movs	r2, #0
 8001184:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <MX_ADC3_Init+0x98>)
 800118a:	2201      	movs	r2, #1
 800118c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800118e:	480e      	ldr	r0, [pc, #56]	@ (80011c8 <MX_ADC3_Init+0x98>)
 8001190:	f001 fbce 	bl	8002930 <HAL_ADC_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800119a:	f000 fb2f 	bl	80017fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800119e:	2301      	movs	r3, #1
 80011a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011aa:	463b      	mov	r3, r7
 80011ac:	4619      	mov	r1, r3
 80011ae:	4806      	ldr	r0, [pc, #24]	@ (80011c8 <MX_ADC3_Init+0x98>)
 80011b0:	f001 fd30 	bl	8002c14 <HAL_ADC_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 80011ba:	f000 fb1f 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000284 	.word	0x20000284
 80011cc:	40012200 	.word	0x40012200
 80011d0:	0f000001 	.word	0x0f000001

080011d4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011da:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <MX_I2C3_Init+0x54>)
 80011dc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80011de:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011e0:	4a12      	ldr	r2, [pc, #72]	@ (800122c <MX_I2C3_Init+0x58>)
 80011e2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011f6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <MX_I2C3_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <MX_I2C3_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001204:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <MX_I2C3_Init+0x50>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MX_I2C3_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	@ (8001224 <MX_I2C3_Init+0x50>)
 8001212:	f005 f9f9 	bl	8006608 <HAL_I2C_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800121c:	f000 faee 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	2000038c 	.word	0x2000038c
 8001228:	40005c00 	.word	0x40005c00
 800122c:	000186a0 	.word	0x000186a0

08001230 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001234:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001236:	4a18      	ldr	r2, [pc, #96]	@ (8001298 <MX_SPI3_Init+0x68>)
 8001238:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <MX_SPI3_Init+0x64>)
 800123c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001240:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <MX_SPI3_Init+0x64>)
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001256:	2200      	movs	r2, #0
 8001258:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800125a:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <MX_SPI3_Init+0x64>)
 800125c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001260:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001262:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001264:	2200      	movs	r2, #0
 8001266:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <MX_SPI3_Init+0x64>)
 800126a:	2200      	movs	r2, #0
 800126c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001270:	2200      	movs	r2, #0
 8001272:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001276:	2200      	movs	r2, #0
 8001278:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <MX_SPI3_Init+0x64>)
 800127c:	220a      	movs	r2, #10
 800127e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001280:	4804      	ldr	r0, [pc, #16]	@ (8001294 <MX_SPI3_Init+0x64>)
 8001282:	f006 fe53 	bl	8007f2c <HAL_SPI_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800128c:	f000 fab6 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200003e0 	.word	0x200003e0
 8001298:	40003c00 	.word	0x40003c00

0800129c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b096      	sub	sp, #88	@ 0x58
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]
 80012ca:	615a      	str	r2, [r3, #20]
 80012cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	2220      	movs	r2, #32
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f00f f84e 	bl	8010376 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012da:	4b3e      	ldr	r3, [pc, #248]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012dc:	4a3e      	ldr	r2, [pc, #248]	@ (80013d8 <MX_TIM1_Init+0x13c>)
 80012de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 53-1;
 80012e0:	4b3c      	ldr	r3, [pc, #240]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012e2:	2234      	movs	r2, #52	@ 0x34
 80012e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e6:	4b3b      	ldr	r3, [pc, #236]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10-1;
 80012ec:	4b39      	ldr	r3, [pc, #228]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012ee:	2209      	movs	r2, #9
 80012f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f2:	4b38      	ldr	r3, [pc, #224]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f8:	4b36      	ldr	r3, [pc, #216]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fe:	4b35      	ldr	r3, [pc, #212]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001300:	2200      	movs	r2, #0
 8001302:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001304:	4833      	ldr	r0, [pc, #204]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001306:	f007 f8b9 	bl	800847c <HAL_TIM_Base_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001310:	f000 fa74 	bl	80017fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001314:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001318:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800131a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800131e:	4619      	mov	r1, r3
 8001320:	482c      	ldr	r0, [pc, #176]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001322:	f007 fc83 	bl	8008c2c <HAL_TIM_ConfigClockSource>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800132c:	f000 fa66 	bl	80017fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001330:	4828      	ldr	r0, [pc, #160]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001332:	f007 f94b 	bl	80085cc <HAL_TIM_PWM_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800133c:	f000 fa5e 	bl	80017fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001348:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800134c:	4619      	mov	r1, r3
 800134e:	4821      	ldr	r0, [pc, #132]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001350:	f008 f882 	bl	8009458 <HAL_TIMEx_MasterConfigSynchronization>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800135a:	f000 fa4f 	bl	80017fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800135e:	2360      	movs	r3, #96	@ 0x60
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001366:	2300      	movs	r3, #0
 8001368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800136a:	2300      	movs	r3, #0
 800136c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800136e:	2300      	movs	r3, #0
 8001370:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001372:	2300      	movs	r3, #0
 8001374:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800137a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137e:	2200      	movs	r2, #0
 8001380:	4619      	mov	r1, r3
 8001382:	4814      	ldr	r0, [pc, #80]	@ (80013d4 <MX_TIM1_Init+0x138>)
 8001384:	f007 fb90 	bl	8008aa8 <HAL_TIM_PWM_ConfigChannel>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800138e:	f000 fa35 	bl	80017fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	4619      	mov	r1, r3
 80013b4:	4807      	ldr	r0, [pc, #28]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80013b6:	f008 f8cb 	bl	8009550 <HAL_TIMEx_ConfigBreakDeadTime>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80013c0:	f000 fa1c 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013c4:	4803      	ldr	r0, [pc, #12]	@ (80013d4 <MX_TIM1_Init+0x138>)
 80013c6:	f000 ff93 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 80013ca:	bf00      	nop
 80013cc:	3758      	adds	r7, #88	@ 0x58
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000438 	.word	0x20000438
 80013d8:	40010000 	.word	0x40010000

080013dc <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
 80013f0:	615a      	str	r2, [r3, #20]
 80013f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80013f4:	4b1d      	ldr	r3, [pc, #116]	@ (800146c <MX_TIM11_Init+0x90>)
 80013f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001470 <MX_TIM11_Init+0x94>)
 80013f8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 36000-1;
 80013fa:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <MX_TIM11_Init+0x90>)
 80013fc:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 8001400:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001402:	4b1a      	ldr	r3, [pc, #104]	@ (800146c <MX_TIM11_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 30000-1;
 8001408:	4b18      	ldr	r3, [pc, #96]	@ (800146c <MX_TIM11_Init+0x90>)
 800140a:	f247 522f 	movw	r2, #29999	@ 0x752f
 800140e:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <MX_TIM11_Init+0x90>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	4b15      	ldr	r3, [pc, #84]	@ (800146c <MX_TIM11_Init+0x90>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800141c:	4813      	ldr	r0, [pc, #76]	@ (800146c <MX_TIM11_Init+0x90>)
 800141e:	f007 f82d 	bl	800847c <HAL_TIM_Base_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8001428:	f000 f9e8 	bl	80017fc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 800142c:	480f      	ldr	r0, [pc, #60]	@ (800146c <MX_TIM11_Init+0x90>)
 800142e:	f007 f874 	bl	800851a <HAL_TIM_OC_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8001438:	f000 f9e0 	bl	80017fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800143c:	2300      	movs	r3, #0
 800143e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	2200      	movs	r2, #0
 8001450:	4619      	mov	r1, r3
 8001452:	4806      	ldr	r0, [pc, #24]	@ (800146c <MX_TIM11_Init+0x90>)
 8001454:	f007 facc 	bl	80089f0 <HAL_TIM_OC_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800145e:	f000 f9cd 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	3720      	adds	r7, #32
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000480 	.word	0x20000480
 8001470:	40014800 	.word	0x40014800

08001474 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001478:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 800147a:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <MX_USART2_UART_Init+0x50>)
 800147c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001480:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001484:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 800148e:	2200      	movs	r2, #0
 8001490:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001498:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 800149a:	220c      	movs	r2, #12
 800149c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a4:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014ac:	f008 f8b6 	bl	800961c <HAL_UART_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014b6:	f000 f9a1 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000528 	.word	0x20000528
 80014c4:	40004400 	.word	0x40004400

080014c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014ce:	4a12      	ldr	r2, [pc, #72]	@ (8001518 <MX_USART3_UART_Init+0x50>)
 80014d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014da:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014ec:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014ee:	220c      	movs	r2, #12
 80014f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014fe:	4805      	ldr	r0, [pc, #20]	@ (8001514 <MX_USART3_UART_Init+0x4c>)
 8001500:	f008 f88c 	bl	800961c <HAL_UART_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800150a:	f000 f977 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000570 	.word	0x20000570
 8001518:	40004800 	.word	0x40004800

0800151c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b23      	ldr	r3, [pc, #140]	@ (80015b4 <MX_DMA_Init+0x98>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a22      	ldr	r2, [pc, #136]	@ (80015b4 <MX_DMA_Init+0x98>)
 800152c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b20      	ldr	r3, [pc, #128]	@ (80015b4 <MX_DMA_Init+0x98>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <MX_DMA_Init+0x98>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a1b      	ldr	r2, [pc, #108]	@ (80015b4 <MX_DMA_Init+0x98>)
 8001548:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <MX_DMA_Init+0x98>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	200e      	movs	r0, #14
 8001560:	f001 fed3 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001564:	200e      	movs	r0, #14
 8001566:	f001 feec 	bl	8003342 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2100      	movs	r1, #0
 800156e:	2011      	movs	r0, #17
 8001570:	f001 fecb 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001574:	2011      	movs	r0, #17
 8001576:	f001 fee4 	bl	8003342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	2100      	movs	r1, #0
 800157e:	2038      	movs	r0, #56	@ 0x38
 8001580:	f001 fec3 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001584:	2038      	movs	r0, #56	@ 0x38
 8001586:	f001 fedc 	bl	8003342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2039      	movs	r0, #57	@ 0x39
 8001590:	f001 febb 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001594:	2039      	movs	r0, #57	@ 0x39
 8001596:	f001 fed4 	bl	8003342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	203c      	movs	r0, #60	@ 0x3c
 80015a0:	f001 feb3 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80015a4:	203c      	movs	r0, #60	@ 0x3c
 80015a6:	f001 fecc 	bl	8003342 <HAL_NVIC_EnableIRQ>

}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08c      	sub	sp, #48	@ 0x30
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
 80015d2:	4b84      	ldr	r3, [pc, #528]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	4a83      	ldr	r2, [pc, #524]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015de:	4b81      	ldr	r3, [pc, #516]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	f003 0304 	and.w	r3, r3, #4
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	4b7d      	ldr	r3, [pc, #500]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	4a7c      	ldr	r2, [pc, #496]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fa:	4b7a      	ldr	r3, [pc, #488]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b76      	ldr	r3, [pc, #472]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a75      	ldr	r2, [pc, #468]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b73      	ldr	r3, [pc, #460]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b6f      	ldr	r3, [pc, #444]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a6e      	ldr	r2, [pc, #440]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b6c      	ldr	r3, [pc, #432]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	4b68      	ldr	r3, [pc, #416]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	4a67      	ldr	r2, [pc, #412]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	6313      	str	r3, [r2, #48]	@ 0x30
 800164e:	4b65      	ldr	r3, [pc, #404]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	4b61      	ldr	r3, [pc, #388]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a60      	ldr	r2, [pc, #384]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 8001664:	f043 0308 	orr.w	r3, r3, #8
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b5e      	ldr	r3, [pc, #376]	@ (80017e4 <MX_GPIO_Init+0x22c>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	2101      	movs	r1, #1
 800167a:	485b      	ldr	r0, [pc, #364]	@ (80017e8 <MX_GPIO_Init+0x230>)
 800167c:	f002 fe78 	bl	8004370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPEC_LED_GPIO_Port, SPEC_LED_Pin, GPIO_PIN_RESET);
 8001680:	2200      	movs	r2, #0
 8001682:	2180      	movs	r1, #128	@ 0x80
 8001684:	4859      	ldr	r0, [pc, #356]	@ (80017ec <MX_GPIO_Init+0x234>)
 8001686:	f002 fe73 	bl	8004370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin|READY_LED_Pin, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001690:	4857      	ldr	r0, [pc, #348]	@ (80017f0 <MX_GPIO_Init+0x238>)
 8001692:	f002 fe6d 	bl	8004370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_CE_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8001696:	2200      	movs	r2, #0
 8001698:	2107      	movs	r1, #7
 800169a:	4856      	ldr	r0, [pc, #344]	@ (80017f4 <MX_GPIO_Init+0x23c>)
 800169c:	f002 fe68 	bl	8004370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin|SPEC_GAIN_Pin, GPIO_PIN_RESET);
 80016a0:	2200      	movs	r2, #0
 80016a2:	f44f 7190 	mov.w	r1, #288	@ 0x120
 80016a6:	4854      	ldr	r0, [pc, #336]	@ (80017f8 <MX_GPIO_Init+0x240>)
 80016a8:	f002 fe62 	bl	8004370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4619      	mov	r1, r3
 80016c2:	4849      	ldr	r0, [pc, #292]	@ (80017e8 <MX_GPIO_Init+0x230>)
 80016c4:	f002 fca0 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPEC_EOS_Pin */
  GPIO_InitStruct.Pin = SPEC_EOS_Pin;
 80016c8:	2310      	movs	r3, #16
 80016ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPEC_EOS_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	4843      	ldr	r0, [pc, #268]	@ (80017ec <MX_GPIO_Init+0x234>)
 80016de:	f002 fc93 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : StartTest_BTN_Pin */
  GPIO_InitStruct.Pin = StartTest_BTN_Pin;
 80016e2:	2320      	movs	r3, #32
 80016e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(StartTest_BTN_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	4619      	mov	r1, r3
 80016f4:	483d      	ldr	r0, [pc, #244]	@ (80017ec <MX_GPIO_Init+0x234>)
 80016f6:	f002 fc87 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPEC_LED_Pin */
  GPIO_InitStruct.Pin = SPEC_LED_Pin;
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPEC_LED_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 031c 	add.w	r3, r7, #28
 800170e:	4619      	mov	r1, r3
 8001710:	4836      	ldr	r0, [pc, #216]	@ (80017ec <MX_GPIO_Init+0x234>)
 8001712:	f002 fc79 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : NAVIGATE_BTN_Pin */
  GPIO_InitStruct.Pin = NAVIGATE_BTN_Pin;
 8001716:	2302      	movs	r3, #2
 8001718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(NAVIGATE_BTN_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	4833      	ldr	r0, [pc, #204]	@ (80017f8 <MX_GPIO_Init+0x240>)
 800172a:	f002 fc6d 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERR_BUZZER_Pin READY_LED_Pin */
  GPIO_InitStruct.Pin = ERR_BUZZER_Pin|READY_LED_Pin;
 800172e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001740:	f107 031c 	add.w	r3, r7, #28
 8001744:	4619      	mov	r1, r3
 8001746:	482a      	ldr	r0, [pc, #168]	@ (80017f0 <MX_GPIO_Init+0x238>)
 8001748:	f002 fc5e 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pins : NEXT_BTN_Pin PREV_BTN_Pin */
  GPIO_InitStruct.Pin = NEXT_BTN_Pin|PREV_BTN_Pin;
 800174c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4619      	mov	r1, r3
 8001760:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <MX_GPIO_Init+0x238>)
 8001762:	f002 fc51 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : IsCharging_EXTI_Pin */
  GPIO_InitStruct.Pin = IsCharging_EXTI_Pin;
 8001766:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800176a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800176c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001772:	2302      	movs	r3, #2
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IsCharging_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 031c 	add.w	r3, r7, #28
 800177a:	4619      	mov	r1, r3
 800177c:	481d      	ldr	r0, [pc, #116]	@ (80017f4 <MX_GPIO_Init+0x23c>)
 800177e:	f002 fc43 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CE_Pin LCD_DC_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_CE_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8001782:	2307      	movs	r3, #7
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001786:	2301      	movs	r3, #1
 8001788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	4816      	ldr	r0, [pc, #88]	@ (80017f4 <MX_GPIO_Init+0x23c>)
 800179a:	f002 fc35 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPEC_START_Pin SPEC_GAIN_Pin */
  GPIO_InitStruct.Pin = SPEC_START_Pin|SPEC_GAIN_Pin;
 800179e:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80017a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2300      	movs	r3, #0
 80017ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 031c 	add.w	r3, r7, #28
 80017b4:	4619      	mov	r1, r3
 80017b6:	4810      	ldr	r0, [pc, #64]	@ (80017f8 <MX_GPIO_Init+0x240>)
 80017b8:	f002 fc26 	bl	8004008 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* EXTI interrupt init */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2102      	movs	r1, #2
 80017c0:	2017      	movs	r0, #23
 80017c2:	f001 fda2 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017c6:	2017      	movs	r0, #23
 80017c8:	f001 fdbb 	bl	8003342 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2102      	movs	r1, #2
 80017d0:	200a      	movs	r0, #10
 80017d2:	f001 fd9a 	bl	800330a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80017d6:	200a      	movs	r0, #10
 80017d8:	f001 fdb3 	bl	8003342 <HAL_NVIC_EnableIRQ>

     // HAL_GPIO_WritePin(GPIOD, LCD_BL_Pin, GPIO_PIN_SET);
/* USER CODE END MX_GPIO_Init_2 */
}
 80017dc:	bf00      	nop
 80017de:	3730      	adds	r7, #48	@ 0x30
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020800 	.word	0x40020800
 80017ec:	40020000 	.word	0x40020000
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40020c00 	.word	0x40020c00
 80017f8:	40020400 	.word	0x40020400

080017fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001800:	b672      	cpsid	i
}
 8001802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <Error_Handler+0x8>

08001808 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 800180c:	2201      	movs	r2, #1
 800180e:	2101      	movs	r1, #1
 8001810:	480a      	ldr	r0, [pc, #40]	@ (800183c <ssd1306_Reset+0x34>)
 8001812:	f002 fdad 	bl	8004370 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	2104      	movs	r1, #4
 800181a:	4808      	ldr	r0, [pc, #32]	@ (800183c <ssd1306_Reset+0x34>)
 800181c:	f002 fda8 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001820:	200a      	movs	r0, #10
 8001822:	f001 f861 	bl	80028e8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001826:	2201      	movs	r2, #1
 8001828:	2104      	movs	r1, #4
 800182a:	4804      	ldr	r0, [pc, #16]	@ (800183c <ssd1306_Reset+0x34>)
 800182c:	f002 fda0 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001830:	200a      	movs	r0, #10
 8001832:	f001 f859 	bl	80028e8 <HAL_Delay>
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40020c00 	.word	0x40020c00

08001840 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	480c      	ldr	r0, [pc, #48]	@ (8001880 <ssd1306_WriteCommand+0x40>)
 8001850:	f002 fd8e 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001854:	2200      	movs	r2, #0
 8001856:	2102      	movs	r1, #2
 8001858:	4809      	ldr	r0, [pc, #36]	@ (8001880 <ssd1306_WriteCommand+0x40>)
 800185a:	f002 fd89 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800185e:	1df9      	adds	r1, r7, #7
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	2201      	movs	r2, #1
 8001866:	4807      	ldr	r0, [pc, #28]	@ (8001884 <ssd1306_WriteCommand+0x44>)
 8001868:	f006 fbe9 	bl	800803e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800186c:	2201      	movs	r2, #1
 800186e:	2101      	movs	r1, #1
 8001870:	4803      	ldr	r0, [pc, #12]	@ (8001880 <ssd1306_WriteCommand+0x40>)
 8001872:	f002 fd7d 	bl	8004370 <HAL_GPIO_WritePin>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40020c00 	.word	0x40020c00
 8001884:	200003e0 	.word	0x200003e0

08001888 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001892:	2200      	movs	r2, #0
 8001894:	2101      	movs	r1, #1
 8001896:	480c      	ldr	r0, [pc, #48]	@ (80018c8 <ssd1306_WriteData+0x40>)
 8001898:	f002 fd6a 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800189c:	2201      	movs	r2, #1
 800189e:	2102      	movs	r1, #2
 80018a0:	4809      	ldr	r0, [pc, #36]	@ (80018c8 <ssd1306_WriteData+0x40>)
 80018a2:	f002 fd65 	bl	8004370 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	f04f 33ff 	mov.w	r3, #4294967295
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	4806      	ldr	r0, [pc, #24]	@ (80018cc <ssd1306_WriteData+0x44>)
 80018b2:	f006 fbc4 	bl	800803e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80018b6:	2201      	movs	r2, #1
 80018b8:	2101      	movs	r1, #1
 80018ba:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <ssd1306_WriteData+0x40>)
 80018bc:	f002 fd58 	bl	8004370 <HAL_GPIO_WritePin>
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40020c00 	.word	0x40020c00
 80018cc:	200003e0 	.word	0x200003e0

080018d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80018d4:	f7ff ff98 	bl	8001808 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(10);  //10
 80018d8:	200a      	movs	r0, #10
 80018da:	f001 f805 	bl	80028e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 fa7e 	bl	8001de0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80018e4:	2020      	movs	r0, #32
 80018e6:	f7ff ffab 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80018ea:	2000      	movs	r0, #0
 80018ec:	f7ff ffa8 	bl	8001840 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80018f0:	20b0      	movs	r0, #176	@ 0xb0
 80018f2:	f7ff ffa5 	bl	8001840 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80018f6:	20c8      	movs	r0, #200	@ 0xc8
 80018f8:	f7ff ffa2 	bl	8001840 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80018fc:	2000      	movs	r0, #0
 80018fe:	f7ff ff9f 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001902:	2010      	movs	r0, #16
 8001904:	f7ff ff9c 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001908:	2040      	movs	r0, #64	@ 0x40
 800190a:	f7ff ff99 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800190e:	20ff      	movs	r0, #255	@ 0xff
 8001910:	f000 fa53 	bl	8001dba <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001914:	20a1      	movs	r0, #161	@ 0xa1
 8001916:	f7ff ff93 	bl	8001840 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800191a:	20a6      	movs	r0, #166	@ 0xa6
 800191c:	f7ff ff90 	bl	8001840 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001920:	20a8      	movs	r0, #168	@ 0xa8
 8001922:	f7ff ff8d 	bl	8001840 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001926:	203f      	movs	r0, #63	@ 0x3f
 8001928:	f7ff ff8a 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800192c:	20a4      	movs	r0, #164	@ 0xa4
 800192e:	f7ff ff87 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001932:	20d3      	movs	r0, #211	@ 0xd3
 8001934:	f7ff ff84 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001938:	2000      	movs	r0, #0
 800193a:	f7ff ff81 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800193e:	20d5      	movs	r0, #213	@ 0xd5
 8001940:	f7ff ff7e 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001944:	20f0      	movs	r0, #240	@ 0xf0
 8001946:	f7ff ff7b 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800194a:	20d9      	movs	r0, #217	@ 0xd9
 800194c:	f7ff ff78 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001950:	2022      	movs	r0, #34	@ 0x22
 8001952:	f7ff ff75 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001956:	20da      	movs	r0, #218	@ 0xda
 8001958:	f7ff ff72 	bl	8001840 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800195c:	2012      	movs	r0, #18
 800195e:	f7ff ff6f 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001962:	20db      	movs	r0, #219	@ 0xdb
 8001964:	f7ff ff6c 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001968:	2020      	movs	r0, #32
 800196a:	f7ff ff69 	bl	8001840 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800196e:	208d      	movs	r0, #141	@ 0x8d
 8001970:	f7ff ff66 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001974:	2014      	movs	r0, #20
 8001976:	f7ff ff63 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800197a:	2001      	movs	r0, #1
 800197c:	f000 fa30 	bl	8001de0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001980:	2000      	movs	r0, #0
 8001982:	f000 f80f 	bl	80019a4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001986:	f000 f825 	bl	80019d4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800198a:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <ssd1306_Init+0xd0>)
 800198c:	2200      	movs	r2, #0
 800198e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001990:	4b03      	ldr	r3, [pc, #12]	@ (80019a0 <ssd1306_Init+0xd0>)
 8001992:	2200      	movs	r2, #0
 8001994:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001996:	4b02      	ldr	r3, [pc, #8]	@ (80019a0 <ssd1306_Init+0xd0>)
 8001998:	2201      	movs	r2, #1
 800199a:	711a      	strb	r2, [r3, #4]
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000a78 	.word	0x20000a78

080019a4 <ssd1306_Fill>:

	/* Return OK */
	return 1;
}
/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <ssd1306_Fill+0x14>
 80019b4:	2300      	movs	r3, #0
 80019b6:	e000      	b.n	80019ba <ssd1306_Fill+0x16>
 80019b8:	23ff      	movs	r3, #255	@ 0xff
 80019ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019be:	4619      	mov	r1, r3
 80019c0:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <ssd1306_Fill+0x2c>)
 80019c2:	f00e fcd8 	bl	8010376 <memset>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000678 	.word	0x20000678

080019d4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80019da:	2300      	movs	r3, #0
 80019dc:	71fb      	strb	r3, [r7, #7]
 80019de:	e016      	b.n	8001a0e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	3b50      	subs	r3, #80	@ 0x50
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff ff2a 	bl	8001840 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80019ec:	2000      	movs	r0, #0
 80019ee:	f7ff ff27 	bl	8001840 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80019f2:	2010      	movs	r0, #16
 80019f4:	f7ff ff24 	bl	8001840 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	01db      	lsls	r3, r3, #7
 80019fc:	4a08      	ldr	r2, [pc, #32]	@ (8001a20 <ssd1306_UpdateScreen+0x4c>)
 80019fe:	4413      	add	r3, r2
 8001a00:	2180      	movs	r1, #128	@ 0x80
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff ff40 	bl	8001888 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	71fb      	strb	r3, [r7, #7]
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b07      	cmp	r3, #7
 8001a12:	d9e5      	bls.n	80019e0 <ssd1306_UpdateScreen+0xc>
    }
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000678 	.word	0x20000678

08001a24 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	71fb      	strb	r3, [r7, #7]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	71bb      	strb	r3, [r7, #6]
 8001a32:	4613      	mov	r3, r2
 8001a34:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	db3d      	blt.n	8001aba <ssd1306_DrawPixel+0x96>
 8001a3e:	79bb      	ldrb	r3, [r7, #6]
 8001a40:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a42:	d83a      	bhi.n	8001aba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001a44:	797b      	ldrb	r3, [r7, #5]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d11a      	bne.n	8001a80 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a4a:	79fa      	ldrb	r2, [r7, #7]
 8001a4c:	79bb      	ldrb	r3, [r7, #6]
 8001a4e:	08db      	lsrs	r3, r3, #3
 8001a50:	b2d8      	uxtb	r0, r3
 8001a52:	4603      	mov	r3, r0
 8001a54:	01db      	lsls	r3, r3, #7
 8001a56:	4413      	add	r3, r2
 8001a58:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <ssd1306_DrawPixel+0xa4>)
 8001a5a:	5cd3      	ldrb	r3, [r2, r3]
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	79bb      	ldrb	r3, [r7, #6]
 8001a60:	f003 0307 	and.w	r3, r3, #7
 8001a64:	2101      	movs	r1, #1
 8001a66:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6a:	b25b      	sxtb	r3, r3
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	b259      	sxtb	r1, r3
 8001a70:	79fa      	ldrb	r2, [r7, #7]
 8001a72:	4603      	mov	r3, r0
 8001a74:	01db      	lsls	r3, r3, #7
 8001a76:	4413      	add	r3, r2
 8001a78:	b2c9      	uxtb	r1, r1
 8001a7a:	4a13      	ldr	r2, [pc, #76]	@ (8001ac8 <ssd1306_DrawPixel+0xa4>)
 8001a7c:	54d1      	strb	r1, [r2, r3]
 8001a7e:	e01d      	b.n	8001abc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001a80:	79fa      	ldrb	r2, [r7, #7]
 8001a82:	79bb      	ldrb	r3, [r7, #6]
 8001a84:	08db      	lsrs	r3, r3, #3
 8001a86:	b2d8      	uxtb	r0, r3
 8001a88:	4603      	mov	r3, r0
 8001a8a:	01db      	lsls	r3, r3, #7
 8001a8c:	4413      	add	r3, r2
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <ssd1306_DrawPixel+0xa4>)
 8001a90:	5cd3      	ldrb	r3, [r2, r3]
 8001a92:	b25a      	sxtb	r2, r3
 8001a94:	79bb      	ldrb	r3, [r7, #6]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	b259      	sxtb	r1, r3
 8001aaa:	79fa      	ldrb	r2, [r7, #7]
 8001aac:	4603      	mov	r3, r0
 8001aae:	01db      	lsls	r3, r3, #7
 8001ab0:	4413      	add	r3, r2
 8001ab2:	b2c9      	uxtb	r1, r1
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <ssd1306_DrawPixel+0xa4>)
 8001ab6:	54d1      	strb	r1, [r2, r3]
 8001ab8:	e000      	b.n	8001abc <ssd1306_DrawPixel+0x98>
        return;
 8001aba:	bf00      	nop
    }
}
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000678 	.word	0x20000678

08001acc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	4638      	mov	r0, r7
 8001ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001ada:	4623      	mov	r3, r4
 8001adc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	2b1f      	cmp	r3, #31
 8001ae2:	d902      	bls.n	8001aea <ssd1306_WriteChar+0x1e>
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ae8:	d901      	bls.n	8001aee <ssd1306_WriteChar+0x22>
        return 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e077      	b.n	8001bde <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001aee:	4b3e      	ldr	r3, [pc, #248]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	783b      	ldrb	r3, [r7, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	2b80      	cmp	r3, #128	@ 0x80
 8001afa:	dc06      	bgt.n	8001b0a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001afc:	4b3a      	ldr	r3, [pc, #232]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001afe:	885b      	ldrh	r3, [r3, #2]
 8001b00:	461a      	mov	r2, r3
 8001b02:	787b      	ldrb	r3, [r7, #1]
 8001b04:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001b06:	2b40      	cmp	r3, #64	@ 0x40
 8001b08:	dd01      	ble.n	8001b0e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e067      	b.n	8001bde <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
 8001b12:	e04e      	b.n	8001bb2 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	3b20      	subs	r3, #32
 8001b1a:	7879      	ldrb	r1, [r7, #1]
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
 8001b20:	4619      	mov	r1, r3
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	440b      	add	r3, r1
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4413      	add	r3, r2
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	e036      	b.n	8001ba2 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d013      	beq.n	8001b6c <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001b44:	4b28      	ldr	r3, [pc, #160]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	4413      	add	r3, r2
 8001b50:	b2d8      	uxtb	r0, r3
 8001b52:	4b25      	ldr	r3, [pc, #148]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001b54:	885b      	ldrh	r3, [r3, #2]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7ff ff5d 	bl	8001a24 <ssd1306_DrawPixel>
 8001b6a:	e017      	b.n	8001b9c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	4413      	add	r3, r2
 8001b78:	b2d8      	uxtb	r0, r3
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001b7c:	885b      	ldrh	r3, [r3, #2]
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	4413      	add	r3, r2
 8001b86:	b2d9      	uxtb	r1, r3
 8001b88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	bf0c      	ite	eq
 8001b90:	2301      	moveq	r3, #1
 8001b92:	2300      	movne	r3, #0
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	461a      	mov	r2, r3
 8001b98:	f7ff ff44 	bl	8001a24 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	61bb      	str	r3, [r7, #24]
 8001ba2:	783b      	ldrb	r3, [r7, #0]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d3c3      	bcc.n	8001b34 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	787b      	ldrb	r3, [r7, #1]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d3ab      	bcc.n	8001b14 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	68ba      	ldr	r2, [r7, #8]
 8001bc2:	2a00      	cmp	r2, #0
 8001bc4:	d005      	beq.n	8001bd2 <ssd1306_WriteChar+0x106>
 8001bc6:	68b9      	ldr	r1, [r7, #8]
 8001bc8:	7bfa      	ldrb	r2, [r7, #15]
 8001bca:	3a20      	subs	r2, #32
 8001bcc:	440a      	add	r2, r1
 8001bce:	7812      	ldrb	r2, [r2, #0]
 8001bd0:	e000      	b.n	8001bd4 <ssd1306_WriteChar+0x108>
 8001bd2:	783a      	ldrb	r2, [r7, #0]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <ssd1306_WriteChar+0x11c>)
 8001bda:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3724      	adds	r7, #36	@ 0x24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd90      	pop	{r4, r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000a78 	.word	0x20000a78

08001bec <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	4638      	mov	r0, r7
 8001bf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001bfa:	e013      	b.n	8001c24 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	7818      	ldrb	r0, [r3, #0]
 8001c00:	7e3b      	ldrb	r3, [r7, #24]
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	463b      	mov	r3, r7
 8001c06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c08:	f7ff ff60 	bl	8001acc <ssd1306_WriteChar>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	461a      	mov	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d002      	beq.n	8001c1e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	e008      	b.n	8001c30 <ssd1306_WriteString+0x44>
        }
        str++;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	3301      	adds	r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1e7      	bne.n	8001bfc <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	460a      	mov	r2, r1
 8001c42:	71fb      	strb	r3, [r7, #7]
 8001c44:	4613      	mov	r3, r2
 8001c46:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <ssd1306_SetCursor+0x2c>)
 8001c4e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001c50:	79bb      	ldrb	r3, [r7, #6]
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	4b03      	ldr	r3, [pc, #12]	@ (8001c64 <ssd1306_SetCursor+0x2c>)
 8001c56:	805a      	strh	r2, [r3, #2]
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	20000a78 	.word	0x20000a78

08001c68 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4604      	mov	r4, r0
 8001c70:	4608      	mov	r0, r1
 8001c72:	4611      	mov	r1, r2
 8001c74:	461a      	mov	r2, r3
 8001c76:	4623      	mov	r3, r4
 8001c78:	71fb      	strb	r3, [r7, #7]
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71bb      	strb	r3, [r7, #6]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	717b      	strb	r3, [r7, #5]
 8001c82:	4613      	mov	r3, r2
 8001c84:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001c86:	79fa      	ldrb	r2, [r7, #7]
 8001c88:	797b      	ldrb	r3, [r7, #5]
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	bf28      	it	cs
 8001c8e:	4613      	movcs	r3, r2
 8001c90:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001c92:	797a      	ldrb	r2, [r7, #5]
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	4293      	cmp	r3, r2
 8001c98:	bf38      	it	cc
 8001c9a:	4613      	movcc	r3, r2
 8001c9c:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001c9e:	79ba      	ldrb	r2, [r7, #6]
 8001ca0:	793b      	ldrb	r3, [r7, #4]
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	bf28      	it	cs
 8001ca6:	4613      	movcs	r3, r2
 8001ca8:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001caa:	793a      	ldrb	r2, [r7, #4]
 8001cac:	79bb      	ldrb	r3, [r7, #6]
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	bf38      	it	cc
 8001cb2:	4613      	movcc	r3, r2
 8001cb4:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001cb6:	7afb      	ldrb	r3, [r7, #11]
 8001cb8:	73fb      	strb	r3, [r7, #15]
 8001cba:	e017      	b.n	8001cec <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001cbc:	7b7b      	ldrb	r3, [r7, #13]
 8001cbe:	73bb      	strb	r3, [r7, #14]
 8001cc0:	e009      	b.n	8001cd6 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001cc2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001cc6:	7bf9      	ldrb	r1, [r7, #15]
 8001cc8:	7bbb      	ldrb	r3, [r7, #14]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff feaa 	bl	8001a24 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001cd0:	7bbb      	ldrb	r3, [r7, #14]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	73bb      	strb	r3, [r7, #14]
 8001cd6:	7bba      	ldrb	r2, [r7, #14]
 8001cd8:	7b3b      	ldrb	r3, [r7, #12]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d803      	bhi.n	8001ce6 <ssd1306_FillRectangle+0x7e>
 8001cde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	daed      	bge.n	8001cc2 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
 8001cec:	7bfa      	ldrb	r2, [r7, #15]
 8001cee:	7abb      	ldrb	r3, [r7, #10]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d803      	bhi.n	8001cfc <ssd1306_FillRectangle+0x94>
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cf8:	d9e0      	bls.n	8001cbc <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001cfa:	bf00      	nop
 8001cfc:	bf00      	nop
}
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd90      	pop	{r4, r7, pc}

08001d04 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	603a      	str	r2, [r7, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
 8001d12:	460b      	mov	r3, r1
 8001d14:	71bb      	strb	r3, [r7, #6]
 8001d16:	4613      	mov	r3, r2
 8001d18:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001d1a:	797b      	ldrb	r3, [r7, #5]
 8001d1c:	3307      	adds	r3, #7
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	da00      	bge.n	8001d24 <ssd1306_DrawBitmap+0x20>
 8001d22:	3307      	adds	r3, #7
 8001d24:	10db      	asrs	r3, r3, #3
 8001d26:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	db3e      	blt.n	8001db2 <ssd1306_DrawBitmap+0xae>
 8001d34:	79bb      	ldrb	r3, [r7, #6]
 8001d36:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d38:	d83b      	bhi.n	8001db2 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	73bb      	strb	r3, [r7, #14]
 8001d3e:	e033      	b.n	8001da8 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001d40:	2300      	movs	r3, #0
 8001d42:	737b      	strb	r3, [r7, #13]
 8001d44:	e026      	b.n	8001d94 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001d46:	7b7b      	ldrb	r3, [r7, #13]
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	73fb      	strb	r3, [r7, #15]
 8001d56:	e00d      	b.n	8001d74 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001d58:	7bbb      	ldrb	r3, [r7, #14]
 8001d5a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	7b7a      	ldrb	r2, [r7, #13]
 8001d64:	08d2      	lsrs	r2, r2, #3
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	4413      	add	r3, r2
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	da08      	bge.n	8001d8e <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001d7c:	79fa      	ldrb	r2, [r7, #7]
 8001d7e:	7b7b      	ldrb	r3, [r7, #13]
 8001d80:	4413      	add	r3, r2
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	7f3a      	ldrb	r2, [r7, #28]
 8001d86:	79b9      	ldrb	r1, [r7, #6]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff fe4b 	bl	8001a24 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001d8e:	7b7b      	ldrb	r3, [r7, #13]
 8001d90:	3301      	adds	r3, #1
 8001d92:	737b      	strb	r3, [r7, #13]
 8001d94:	7b7a      	ldrb	r2, [r7, #13]
 8001d96:	797b      	ldrb	r3, [r7, #5]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d3d4      	bcc.n	8001d46 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001d9c:	7bbb      	ldrb	r3, [r7, #14]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	73bb      	strb	r3, [r7, #14]
 8001da2:	79bb      	ldrb	r3, [r7, #6]
 8001da4:	3301      	adds	r3, #1
 8001da6:	71bb      	strb	r3, [r7, #6]
 8001da8:	7bba      	ldrb	r2, [r7, #14]
 8001daa:	7e3b      	ldrb	r3, [r7, #24]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d3c7      	bcc.n	8001d40 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001db0:	e000      	b.n	8001db4 <ssd1306_DrawBitmap+0xb0>
        return;
 8001db2:	bf00      	nop
}
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b084      	sub	sp, #16
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001dc4:	2381      	movs	r3, #129	@ 0x81
 8001dc6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fd38 	bl	8001840 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fd34 	bl	8001840 <ssd1306_WriteCommand>
}
 8001dd8:	bf00      	nop
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001df0:	23af      	movs	r3, #175	@ 0xaf
 8001df2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <ssd1306_SetDisplayOn+0x38>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	715a      	strb	r2, [r3, #5]
 8001dfa:	e004      	b.n	8001e06 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001dfc:	23ae      	movs	r3, #174	@ 0xae
 8001dfe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e00:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <ssd1306_SetDisplayOn+0x38>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fd19 	bl	8001840 <ssd1306_WriteCommand>
}
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000a78 	.word	0x20000a78

08001e1c <OLED_DrawBitmap>:
    return SSD1306.DisplayOn;
}

//*********************************************************************************************//
// For 16*8
void OLED_DrawBitmap(uint8_t x, uint8_t y, const uint8_t* bitmap, uint8_t width, uint8_t height) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	603a      	str	r2, [r7, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4603      	mov	r3, r0
 8001e28:	71fb      	strb	r3, [r7, #7]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	71bb      	strb	r3, [r7, #6]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	717b      	strb	r3, [r7, #5]
    for (uint8_t i = 0; i < height; i++) {
 8001e32:	2300      	movs	r3, #0
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	e031      	b.n	8001e9c <OLED_DrawBitmap+0x80>
        for (uint8_t j = 0; j < width; j++) {
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73bb      	strb	r3, [r7, #14]
 8001e3c:	e027      	b.n	8001e8e <OLED_DrawBitmap+0x72>
            if (bitmap[i] & (1 << j)) {
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	461a      	mov	r2, r3
 8001e48:	7bbb      	ldrb	r3, [r7, #14]
 8001e4a:	fa42 f303 	asr.w	r3, r2, r3
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00c      	beq.n	8001e70 <OLED_DrawBitmap+0x54>
            	ssd1306_DrawPixel(x + j, y + i, White);  // Draw pixel if bit is set
 8001e56:	79fa      	ldrb	r2, [r7, #7]
 8001e58:	7bbb      	ldrb	r3, [r7, #14]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	b2d8      	uxtb	r0, r3
 8001e5e:	79ba      	ldrb	r2, [r7, #6]
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	4413      	add	r3, r2
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2201      	movs	r2, #1
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7ff fddb 	bl	8001a24 <ssd1306_DrawPixel>
 8001e6e:	e00b      	b.n	8001e88 <OLED_DrawBitmap+0x6c>
            } else {
            	ssd1306_DrawPixel(x + j, y + i, Black);  // Clear pixel if bit is not set
 8001e70:	79fa      	ldrb	r2, [r7, #7]
 8001e72:	7bbb      	ldrb	r3, [r7, #14]
 8001e74:	4413      	add	r3, r2
 8001e76:	b2d8      	uxtb	r0, r3
 8001e78:	79ba      	ldrb	r2, [r7, #6]
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2200      	movs	r2, #0
 8001e82:	4619      	mov	r1, r3
 8001e84:	f7ff fdce 	bl	8001a24 <ssd1306_DrawPixel>
        for (uint8_t j = 0; j < width; j++) {
 8001e88:	7bbb      	ldrb	r3, [r7, #14]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	73bb      	strb	r3, [r7, #14]
 8001e8e:	7bba      	ldrb	r2, [r7, #14]
 8001e90:	797b      	ldrb	r3, [r7, #5]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d3d3      	bcc.n	8001e3e <OLED_DrawBitmap+0x22>
    for (uint8_t i = 0; i < height; i++) {
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	7bfa      	ldrb	r2, [r7, #15]
 8001e9e:	7e3b      	ldrb	r3, [r7, #24]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d3c9      	bcc.n	8001e38 <OLED_DrawBitmap+0x1c>
            }
        }
    }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <HAL_MspInit+0x4c>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	@ (8001efc <HAL_MspInit+0x4c>)
 8001ec0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <HAL_MspInit+0x4c>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	603b      	str	r3, [r7, #0]
 8001ed6:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <HAL_MspInit+0x4c>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	4a08      	ldr	r2, [pc, #32]	@ (8001efc <HAL_MspInit+0x4c>)
 8001edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <HAL_MspInit+0x4c>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eea:	603b      	str	r3, [r7, #0]
 8001eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800

08001f00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08c      	sub	sp, #48	@ 0x30
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 031c 	add.w	r3, r7, #28
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a5e      	ldr	r2, [pc, #376]	@ (8002098 <HAL_ADC_MspInit+0x198>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d157      	bne.n	8001fd2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	61bb      	str	r3, [r7, #24]
 8001f26:	4b5d      	ldr	r3, [pc, #372]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2a:	4a5c      	ldr	r2, [pc, #368]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f32:	4b5a      	ldr	r3, [pc, #360]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3a:	61bb      	str	r3, [r7, #24]
 8001f3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	4b56      	ldr	r3, [pc, #344]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	4a55      	ldr	r2, [pc, #340]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4e:	4b53      	ldr	r3, [pc, #332]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = BATT_LEVEL_Pin;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BATT_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	484c      	ldr	r0, [pc, #304]	@ (80020a0 <HAL_ADC_MspInit+0x1a0>)
 8001f6e:	f002 f84b 	bl	8004008 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001f72:	4b4c      	ldr	r3, [pc, #304]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f74:	4a4c      	ldr	r2, [pc, #304]	@ (80020a8 <HAL_ADC_MspInit+0x1a8>)
 8001f76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f78:	4b4a      	ldr	r3, [pc, #296]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f7e:	4b49      	ldr	r3, [pc, #292]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f84:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f92:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f9a:	4b42      	ldr	r3, [pc, #264]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001f9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fa0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001fa2:	4b40      	ldr	r3, [pc, #256]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fae:	4b3d      	ldr	r3, [pc, #244]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fb4:	483b      	ldr	r0, [pc, #236]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001fb6:	f001 f9df 	bl	8003378 <HAL_DMA_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001fc0:	f7ff fc1c 	bl	80017fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a37      	ldr	r2, [pc, #220]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001fc8:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fca:	4a36      	ldr	r2, [pc, #216]	@ (80020a4 <HAL_ADC_MspInit+0x1a4>)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001fd0:	e05d      	b.n	800208e <HAL_ADC_MspInit+0x18e>
  else if(hadc->Instance==ADC3)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a35      	ldr	r2, [pc, #212]	@ (80020ac <HAL_ADC_MspInit+0x1ac>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d158      	bne.n	800208e <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001fdc:	2300      	movs	r3, #0
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	4b2e      	ldr	r3, [pc, #184]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	4a2d      	ldr	r2, [pc, #180]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fea:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fec:	4b2b      	ldr	r3, [pc, #172]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	4b27      	ldr	r3, [pc, #156]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	4a26      	ldr	r2, [pc, #152]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6313      	str	r3, [r2, #48]	@ 0x30
 8002008:	4b24      	ldr	r3, [pc, #144]	@ (800209c <HAL_ADC_MspInit+0x19c>)
 800200a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPEC_VIDEO_Pin;
 8002014:	2302      	movs	r3, #2
 8002016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002018:	2303      	movs	r3, #3
 800201a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SPEC_VIDEO_GPIO_Port, &GPIO_InitStruct);
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	4619      	mov	r1, r3
 8002026:	481e      	ldr	r0, [pc, #120]	@ (80020a0 <HAL_ADC_MspInit+0x1a0>)
 8002028:	f001 ffee 	bl	8004008 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 800202c:	4b20      	ldr	r3, [pc, #128]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 800202e:	4a21      	ldr	r2, [pc, #132]	@ (80020b4 <HAL_ADC_MspInit+0x1b4>)
 8002030:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8002032:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002034:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002038:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800203a:	4b1d      	ldr	r3, [pc, #116]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002040:	4b1b      	ldr	r3, [pc, #108]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002046:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002048:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800204c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800204e:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002050:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002054:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002056:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002058:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800205c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002060:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002064:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002066:	4b12      	ldr	r3, [pc, #72]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002068:	2200      	movs	r2, #0
 800206a:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800206c:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 800206e:	2200      	movs	r2, #0
 8002070:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002072:	480f      	ldr	r0, [pc, #60]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002074:	f001 f980 	bl	8003378 <HAL_DMA_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_ADC_MspInit+0x182>
      Error_Handler();
 800207e:	f7ff fbbd 	bl	80017fc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a0a      	ldr	r2, [pc, #40]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 8002086:	639a      	str	r2, [r3, #56]	@ 0x38
 8002088:	4a09      	ldr	r2, [pc, #36]	@ (80020b0 <HAL_ADC_MspInit+0x1b0>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800208e:	bf00      	nop
 8002090:	3730      	adds	r7, #48	@ 0x30
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40012000 	.word	0x40012000
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	200002cc 	.word	0x200002cc
 80020a8:	40026470 	.word	0x40026470
 80020ac:	40012200 	.word	0x40012200
 80020b0:	2000032c 	.word	0x2000032c
 80020b4:	40026410 	.word	0x40026410

080020b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	@ 0x28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a29      	ldr	r2, [pc, #164]	@ (800217c <HAL_I2C_MspInit+0xc4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d14b      	bne.n	8002172 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
 80020de:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a27      	ldr	r2, [pc, #156]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b25      	ldr	r3, [pc, #148]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	4b21      	ldr	r3, [pc, #132]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a20      	ldr	r2, [pc, #128]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b1e      	ldr	r3, [pc, #120]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = RTC_SDA_Pin;
 8002112:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002118:	2312      	movs	r3, #18
 800211a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002120:	2303      	movs	r3, #3
 8002122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002124:	2304      	movs	r3, #4
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RTC_SDA_GPIO_Port, &GPIO_InitStruct);
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	4619      	mov	r1, r3
 800212e:	4815      	ldr	r0, [pc, #84]	@ (8002184 <HAL_I2C_MspInit+0xcc>)
 8002130:	f001 ff6a 	bl	8004008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RTC_SCL_Pin;
 8002134:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800213a:	2312      	movs	r3, #18
 800213c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002142:	2303      	movs	r3, #3
 8002144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002146:	2304      	movs	r3, #4
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RTC_SCL_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 0314 	add.w	r3, r7, #20
 800214e:	4619      	mov	r1, r3
 8002150:	480d      	ldr	r0, [pc, #52]	@ (8002188 <HAL_I2C_MspInit+0xd0>)
 8002152:	f001 ff59 	bl	8004008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	4a08      	ldr	r2, [pc, #32]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 8002160:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002164:	6413      	str	r3, [r2, #64]	@ 0x40
 8002166:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_I2C_MspInit+0xc8>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	@ 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40005c00 	.word	0x40005c00
 8002180:	40023800 	.word	0x40023800
 8002184:	40020800 	.word	0x40020800
 8002188:	40020000 	.word	0x40020000

0800218c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	@ 0x28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a19      	ldr	r2, [pc, #100]	@ (8002210 <HAL_SPI_MspInit+0x84>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d12c      	bne.n	8002208 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	4b18      	ldr	r3, [pc, #96]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	4a17      	ldr	r2, [pc, #92]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021be:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021c6:	613b      	str	r3, [r7, #16]
 80021c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4a10      	ldr	r2, [pc, #64]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4b0e      	ldr	r3, [pc, #56]	@ (8002214 <HAL_SPI_MspInit+0x88>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80021e6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80021ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f4:	2303      	movs	r3, #3
 80021f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021f8:	2306      	movs	r3, #6
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4619      	mov	r1, r3
 8002202:	4805      	ldr	r0, [pc, #20]	@ (8002218 <HAL_SPI_MspInit+0x8c>)
 8002204:	f001 ff00 	bl	8004008 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002208:	bf00      	nop
 800220a:	3728      	adds	r7, #40	@ 0x28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40003c00 	.word	0x40003c00
 8002214:	40023800 	.word	0x40023800
 8002218:	40020800 	.word	0x40020800

0800221c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a2c      	ldr	r2, [pc, #176]	@ (80022dc <HAL_TIM_Base_MspInit+0xc0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d13e      	bne.n	80022ac <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	4a2a      	ldr	r2, [pc, #168]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6453      	str	r3, [r2, #68]	@ 0x44
 800223e:	4b28      	ldr	r3, [pc, #160]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 800224a:	4b26      	ldr	r3, [pc, #152]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 800224c:	4a26      	ldr	r2, [pc, #152]	@ (80022e8 <HAL_TIM_Base_MspInit+0xcc>)
 800224e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002250:	4b24      	ldr	r3, [pc, #144]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002252:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002256:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002258:	4b22      	ldr	r3, [pc, #136]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 800225a:	2240      	movs	r2, #64	@ 0x40
 800225c:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800225e:	4b21      	ldr	r3, [pc, #132]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002260:	2200      	movs	r2, #0
 8002262:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002264:	4b1f      	ldr	r3, [pc, #124]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800226a:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 800226e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002272:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002274:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002276:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800227a:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800227c:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002282:	4b18      	ldr	r3, [pc, #96]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002288:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 800228a:	2200      	movs	r2, #0
 800228c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800228e:	4815      	ldr	r0, [pc, #84]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 8002290:	f001 f872 	bl	8003378 <HAL_DMA_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 800229a:	f7ff faaf 	bl	80017fc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a10      	ldr	r2, [pc, #64]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 80022a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80022a4:	4a0f      	ldr	r2, [pc, #60]	@ (80022e4 <HAL_TIM_Base_MspInit+0xc8>)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80022aa:	e012      	b.n	80022d2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM11)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <HAL_TIM_Base_MspInit+0xd0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d10d      	bne.n	80022d2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	4b09      	ldr	r3, [pc, #36]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 80022bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022be:	4a08      	ldr	r2, [pc, #32]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 80022c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c6:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_TIM_Base_MspInit+0xc4>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	68bb      	ldr	r3, [r7, #8]
}
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40010000 	.word	0x40010000
 80022e0:	40023800 	.word	0x40023800
 80022e4:	200004c8 	.word	0x200004c8
 80022e8:	40026428 	.word	0x40026428
 80022ec:	40014800 	.word	0x40014800

080022f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <HAL_TIM_MspPostInit+0x68>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11e      	bne.n	8002350 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_TIM_MspPostInit+0x6c>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	4a10      	ldr	r2, [pc, #64]	@ (800235c <HAL_TIM_MspPostInit+0x6c>)
 800231c:	f043 0310 	orr.w	r3, r3, #16
 8002320:	6313      	str	r3, [r2, #48]	@ 0x30
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <HAL_TIM_MspPostInit+0x6c>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SPEC_CLK_Pin;
 800232e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002332:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2300      	movs	r3, #0
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002340:	2301      	movs	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPEC_CLK_GPIO_Port, &GPIO_InitStruct);
 8002344:	f107 030c 	add.w	r3, r7, #12
 8002348:	4619      	mov	r1, r3
 800234a:	4805      	ldr	r0, [pc, #20]	@ (8002360 <HAL_TIM_MspPostInit+0x70>)
 800234c:	f001 fe5c 	bl	8004008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002350:	bf00      	nop
 8002352:	3720      	adds	r7, #32
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40010000 	.word	0x40010000
 800235c:	40023800 	.word	0x40023800
 8002360:	40021000 	.word	0x40021000

08002364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	@ 0x30
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 031c 	add.w	r3, r7, #28
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a60      	ldr	r2, [pc, #384]	@ (8002504 <HAL_UART_MspInit+0x1a0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d15a      	bne.n	800243c <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
 800238a:	4b5f      	ldr	r3, [pc, #380]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	4a5e      	ldr	r2, [pc, #376]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002390:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002394:	6413      	str	r3, [r2, #64]	@ 0x40
 8002396:	4b5c      	ldr	r3, [pc, #368]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	61bb      	str	r3, [r7, #24]
 80023a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	4b58      	ldr	r3, [pc, #352]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a57      	ldr	r2, [pc, #348]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b55      	ldr	r3, [pc, #340]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023be:	230c      	movs	r3, #12
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ca:	2303      	movs	r3, #3
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023ce:	2307      	movs	r3, #7
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	484c      	ldr	r0, [pc, #304]	@ (800250c <HAL_UART_MspInit+0x1a8>)
 80023da:	f001 fe15 	bl	8004008 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80023de:	4b4c      	ldr	r3, [pc, #304]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 80023e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002514 <HAL_UART_MspInit+0x1b0>)
 80023e2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80023e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 80023e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023ec:	4b48      	ldr	r3, [pc, #288]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 80023ee:	2240      	movs	r2, #64	@ 0x40
 80023f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f2:	4b47      	ldr	r3, [pc, #284]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023f8:	4b45      	ldr	r3, [pc, #276]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 80023fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023fe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002400:	4b43      	ldr	r3, [pc, #268]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002402:	2200      	movs	r2, #0
 8002404:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002406:	4b42      	ldr	r3, [pc, #264]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002408:	2200      	movs	r2, #0
 800240a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800240c:	4b40      	ldr	r3, [pc, #256]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 800240e:	2200      	movs	r2, #0
 8002410:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002412:	4b3f      	ldr	r3, [pc, #252]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002414:	2200      	movs	r2, #0
 8002416:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002418:	4b3d      	ldr	r3, [pc, #244]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 800241a:	2200      	movs	r2, #0
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800241e:	483c      	ldr	r0, [pc, #240]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002420:	f000 ffaa 	bl	8003378 <HAL_DMA_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800242a:	f7ff f9e7 	bl	80017fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a37      	ldr	r2, [pc, #220]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002432:	639a      	str	r2, [r3, #56]	@ 0x38
 8002434:	4a36      	ldr	r2, [pc, #216]	@ (8002510 <HAL_UART_MspInit+0x1ac>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800243a:	e05f      	b.n	80024fc <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a35      	ldr	r2, [pc, #212]	@ (8002518 <HAL_UART_MspInit+0x1b4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d15a      	bne.n	80024fc <HAL_UART_MspInit+0x198>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	4b2f      	ldr	r3, [pc, #188]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	4a2e      	ldr	r2, [pc, #184]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002454:	6413      	str	r3, [r2, #64]	@ 0x40
 8002456:	4b2c      	ldr	r3, [pc, #176]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	4b28      	ldr	r3, [pc, #160]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	4a27      	ldr	r2, [pc, #156]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	6313      	str	r3, [r2, #48]	@ 0x30
 8002472:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <HAL_UART_MspInit+0x1a4>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800247e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002482:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002484:	2302      	movs	r3, #2
 8002486:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248c:	2303      	movs	r3, #3
 800248e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002490:	2307      	movs	r3, #7
 8002492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002494:	f107 031c 	add.w	r3, r7, #28
 8002498:	4619      	mov	r1, r3
 800249a:	4820      	ldr	r0, [pc, #128]	@ (800251c <HAL_UART_MspInit+0x1b8>)
 800249c:	f001 fdb4 	bl	8004008 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80024a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024a2:	4a20      	ldr	r2, [pc, #128]	@ (8002524 <HAL_UART_MspInit+0x1c0>)
 80024a4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80024a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024a8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024ac:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024b0:	2240      	movs	r2, #64	@ 0x40
 80024b2:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024ba:	4b19      	ldr	r3, [pc, #100]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024c0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024c2:	4b17      	ldr	r3, [pc, #92]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024c8:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80024ce:	4b14      	ldr	r3, [pc, #80]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024d4:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024da:	4b11      	ldr	r3, [pc, #68]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024dc:	2200      	movs	r2, #0
 80024de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80024e0:	480f      	ldr	r0, [pc, #60]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024e2:	f000 ff49 	bl	8003378 <HAL_DMA_Init>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80024ec:	f7ff f986 	bl	80017fc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <HAL_UART_MspInit+0x1bc>)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80024fc:	bf00      	nop
 80024fe:	3730      	adds	r7, #48	@ 0x30
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40004400 	.word	0x40004400
 8002508:	40023800 	.word	0x40023800
 800250c:	40020000 	.word	0x40020000
 8002510:	200005b8 	.word	0x200005b8
 8002514:	400260a0 	.word	0x400260a0
 8002518:	40004800 	.word	0x40004800
 800251c:	40020400 	.word	0x40020400
 8002520:	20000618 	.word	0x20000618
 8002524:	40026058 	.word	0x40026058

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <NMI_Handler+0x4>

08002530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <HardFault_Handler+0x4>

08002538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <MemManage_Handler+0x4>

08002540 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <BusFault_Handler+0x4>

08002548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <UsageFault_Handler+0x4>

08002550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800257e:	f000 f993 	bl	80028a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800258c:	4802      	ldr	r0, [pc, #8]	@ (8002598 <DMA1_Stream3_IRQHandler+0x10>)
 800258e:	f000 fff9 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20000618 	.word	0x20000618

0800259c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80025a0:	4802      	ldr	r0, [pc, #8]	@ (80025ac <DMA1_Stream6_IRQHandler+0x10>)
 80025a2:	f000 ffef 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200005b8 	.word	0x200005b8

080025b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80025b4:	4802      	ldr	r0, [pc, #8]	@ (80025c0 <DMA2_Stream0_IRQHandler+0x10>)
 80025b6:	f000 ffe5 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	2000032c 	.word	0x2000032c

080025c4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 80025c8:	4802      	ldr	r0, [pc, #8]	@ (80025d4 <DMA2_Stream1_IRQHandler+0x10>)
 80025ca:	f000 ffdb 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	200004c8 	.word	0x200004c8

080025d8 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025dc:	4802      	ldr	r0, [pc, #8]	@ (80025e8 <DMA2_Stream4_IRQHandler+0x10>)
 80025de:	f000 ffd1 	bl	8003584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200002cc 	.word	0x200002cc

080025ec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80025f0:	4802      	ldr	r0, [pc, #8]	@ (80025fc <OTG_FS_IRQHandler+0x10>)
 80025f2:	f002 f9cf 	bl	8004994 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000ebc 	.word	0x20000ebc

08002600 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return 1;
 8002604:	2301      	movs	r3, #1
}
 8002606:	4618      	mov	r0, r3
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <_kill>:

int _kill(int pid, int sig)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800261a:	f00d ff0f 	bl	801043c <__errno>
 800261e:	4603      	mov	r3, r0
 8002620:	2216      	movs	r2, #22
 8002622:	601a      	str	r2, [r3, #0]
  return -1;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <_exit>:

void _exit (int status)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002638:	f04f 31ff 	mov.w	r1, #4294967295
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7ff ffe7 	bl	8002610 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002642:	bf00      	nop
 8002644:	e7fd      	b.n	8002642 <_exit+0x12>

08002646 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b086      	sub	sp, #24
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	e00a      	b.n	800266e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002658:	f3af 8000 	nop.w
 800265c:	4601      	mov	r1, r0
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	1c5a      	adds	r2, r3, #1
 8002662:	60ba      	str	r2, [r7, #8]
 8002664:	b2ca      	uxtb	r2, r1
 8002666:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	3301      	adds	r3, #1
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	429a      	cmp	r2, r3
 8002674:	dbf0      	blt.n	8002658 <_read+0x12>
  }

  return len;
 8002676:	687b      	ldr	r3, [r7, #4]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]
 8002690:	e009      	b.n	80026a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	60ba      	str	r2, [r7, #8]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	3301      	adds	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	dbf1      	blt.n	8002692 <_write+0x12>
  }
  return len;
 80026ae:	687b      	ldr	r3, [r7, #4]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <_close>:

int _close(int file)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026e0:	605a      	str	r2, [r3, #4]
  return 0;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <_isatty>:

int _isatty(int file)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026f8:	2301      	movs	r3, #1
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002706:	b480      	push	{r7}
 8002708:	b085      	sub	sp, #20
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3714      	adds	r7, #20
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002728:	4a14      	ldr	r2, [pc, #80]	@ (800277c <_sbrk+0x5c>)
 800272a:	4b15      	ldr	r3, [pc, #84]	@ (8002780 <_sbrk+0x60>)
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002734:	4b13      	ldr	r3, [pc, #76]	@ (8002784 <_sbrk+0x64>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d102      	bne.n	8002742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800273c:	4b11      	ldr	r3, [pc, #68]	@ (8002784 <_sbrk+0x64>)
 800273e:	4a12      	ldr	r2, [pc, #72]	@ (8002788 <_sbrk+0x68>)
 8002740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002742:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <_sbrk+0x64>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4413      	add	r3, r2
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	429a      	cmp	r2, r3
 800274e:	d207      	bcs.n	8002760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002750:	f00d fe74 	bl	801043c <__errno>
 8002754:	4603      	mov	r3, r0
 8002756:	220c      	movs	r2, #12
 8002758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800275a:	f04f 33ff 	mov.w	r3, #4294967295
 800275e:	e009      	b.n	8002774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002760:	4b08      	ldr	r3, [pc, #32]	@ (8002784 <_sbrk+0x64>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <_sbrk+0x64>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	4a05      	ldr	r2, [pc, #20]	@ (8002784 <_sbrk+0x64>)
 8002770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002772:	68fb      	ldr	r3, [r7, #12]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3718      	adds	r7, #24
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20020000 	.word	0x20020000
 8002780:	00000400 	.word	0x00000400
 8002784:	20000a80 	.word	0x20000a80
 8002788:	20001cb0 	.word	0x20001cb0

0800278c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <SystemInit+0x20>)
 8002792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002796:	4a05      	ldr	r2, [pc, #20]	@ (80027ac <SystemInit+0x20>)
 8002798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800279c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027b4:	f7ff ffea 	bl	800278c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027b8:	480c      	ldr	r0, [pc, #48]	@ (80027ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ba:	490d      	ldr	r1, [pc, #52]	@ (80027f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027bc:	4a0d      	ldr	r2, [pc, #52]	@ (80027f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c0:	e002      	b.n	80027c8 <LoopCopyDataInit>

080027c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027c6:	3304      	adds	r3, #4

080027c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027cc:	d3f9      	bcc.n	80027c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ce:	4a0a      	ldr	r2, [pc, #40]	@ (80027f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027d0:	4c0a      	ldr	r4, [pc, #40]	@ (80027fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d4:	e001      	b.n	80027da <LoopFillZerobss>

080027d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027d8:	3204      	adds	r2, #4

080027da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027dc:	d3fb      	bcc.n	80027d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027de:	f00d fe33 	bl	8010448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027e2:	f7fe fbb9 	bl	8000f58 <main>
  bx  lr    
 80027e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f0:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80027f4:	08014920 	.word	0x08014920
  ldr r2, =_sbss
 80027f8:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80027fc:	20001cac 	.word	0x20001cac

08002800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002800:	e7fe      	b.n	8002800 <ADC_IRQHandler>
	...

08002804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002808:	4b0e      	ldr	r3, [pc, #56]	@ (8002844 <HAL_Init+0x40>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0d      	ldr	r2, [pc, #52]	@ (8002844 <HAL_Init+0x40>)
 800280e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002812:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_Init+0x40>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0a      	ldr	r2, [pc, #40]	@ (8002844 <HAL_Init+0x40>)
 800281a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800281e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <HAL_Init+0x40>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a07      	ldr	r2, [pc, #28]	@ (8002844 <HAL_Init+0x40>)
 8002826:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800282a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282c:	2003      	movs	r0, #3
 800282e:	f000 fd61 	bl	80032f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002832:	200f      	movs	r0, #15
 8002834:	f000 f808 	bl	8002848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002838:	f7ff fb3a 	bl	8001eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40023c00 	.word	0x40023c00

08002848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <HAL_InitTick+0x54>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b12      	ldr	r3, [pc, #72]	@ (80028a0 <HAL_InitTick+0x58>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	4619      	mov	r1, r3
 800285a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800285e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002862:	fbb2 f3f3 	udiv	r3, r2, r3
 8002866:	4618      	mov	r0, r3
 8002868:	f000 fd79 	bl	800335e <HAL_SYSTICK_Config>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e00e      	b.n	8002894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b0f      	cmp	r3, #15
 800287a:	d80a      	bhi.n	8002892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800287c:	2200      	movs	r2, #0
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	f04f 30ff 	mov.w	r0, #4294967295
 8002884:	f000 fd41 	bl	800330a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002888:	4a06      	ldr	r2, [pc, #24]	@ (80028a4 <HAL_InitTick+0x5c>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	e000      	b.n	8002894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
}
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000000 	.word	0x20000000
 80028a0:	20000008 	.word	0x20000008
 80028a4:	20000004 	.word	0x20000004

080028a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <HAL_IncTick+0x20>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_IncTick+0x24>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4413      	add	r3, r2
 80028b8:	4a04      	ldr	r2, [pc, #16]	@ (80028cc <HAL_IncTick+0x24>)
 80028ba:	6013      	str	r3, [r2, #0]
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000008 	.word	0x20000008
 80028cc:	20000a84 	.word	0x20000a84

080028d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return uwTick;
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <HAL_GetTick+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000a84 	.word	0x20000a84

080028e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f0:	f7ff ffee 	bl	80028d0 <HAL_GetTick>
 80028f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d005      	beq.n	800290e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002902:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <HAL_Delay+0x44>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4413      	add	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800290e:	bf00      	nop
 8002910:	f7ff ffde 	bl	80028d0 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	429a      	cmp	r2, r3
 800291e:	d8f7      	bhi.n	8002910 <HAL_Delay+0x28>
  {
  }
}
 8002920:	bf00      	nop
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000008 	.word	0x20000008

08002930 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e033      	b.n	80029ae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff fad6 	bl	8001f00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	d118      	bne.n	80029a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002976:	f023 0302 	bic.w	r3, r3, #2
 800297a:	f043 0202 	orr.w	r2, r3, #2
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 fa68 	bl	8002e58 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f023 0303 	bic.w	r3, r3, #3
 8002996:	f043 0201 	orr.w	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	641a      	str	r2, [r3, #64]	@ 0x40
 800299e:	e001      	b.n	80029a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d101      	bne.n	80029d6 <HAL_ADC_Start_DMA+0x1e>
 80029d2:	2302      	movs	r3, #2
 80029d4:	e0e9      	b.n	8002baa <HAL_ADC_Start_DMA+0x1f2>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2201      	movs	r2, #1
 80029da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d018      	beq.n	8002a1e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029fc:	4b6d      	ldr	r3, [pc, #436]	@ (8002bb4 <HAL_ADC_Start_DMA+0x1fc>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a6d      	ldr	r2, [pc, #436]	@ (8002bb8 <HAL_ADC_Start_DMA+0x200>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	0c9a      	lsrs	r2, r3, #18
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002a10:	e002      	b.n	8002a18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	3b01      	subs	r3, #1
 8002a16:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f9      	bne.n	8002a12 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a2c:	d107      	bne.n	8002a3e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a3c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	f040 80a1 	bne.w	8002b90 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a56:	f023 0301 	bic.w	r3, r3, #1
 8002a5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d007      	beq.n	8002a80 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a74:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a78:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a8c:	d106      	bne.n	8002a9c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a92:	f023 0206 	bic.w	r2, r3, #6
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a9a:	e002      	b.n	8002aa2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aaa:	4b44      	ldr	r3, [pc, #272]	@ (8002bbc <HAL_ADC_Start_DMA+0x204>)
 8002aac:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab2:	4a43      	ldr	r2, [pc, #268]	@ (8002bc0 <HAL_ADC_Start_DMA+0x208>)
 8002ab4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aba:	4a42      	ldr	r2, [pc, #264]	@ (8002bc4 <HAL_ADC_Start_DMA+0x20c>)
 8002abc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ac2:	4a41      	ldr	r2, [pc, #260]	@ (8002bc8 <HAL_ADC_Start_DMA+0x210>)
 8002ac4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ace:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002ade:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aee:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	334c      	adds	r3, #76	@ 0x4c
 8002afa:	4619      	mov	r1, r3
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f000 fce8 	bl	80034d4 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d12a      	bne.n	8002b66 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a2d      	ldr	r2, [pc, #180]	@ (8002bcc <HAL_ADC_Start_DMA+0x214>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d015      	beq.n	8002b46 <HAL_ADC_Start_DMA+0x18e>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8002bd0 <HAL_ADC_Start_DMA+0x218>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d105      	bne.n	8002b30 <HAL_ADC_Start_DMA+0x178>
 8002b24:	4b25      	ldr	r3, [pc, #148]	@ (8002bbc <HAL_ADC_Start_DMA+0x204>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a27      	ldr	r2, [pc, #156]	@ (8002bd4 <HAL_ADC_Start_DMA+0x21c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d136      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
 8002b3a:	4b20      	ldr	r3, [pc, #128]	@ (8002bbc <HAL_ADC_Start_DMA+0x204>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f003 0310 	and.w	r3, r3, #16
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d130      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d129      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	e020      	b.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a18      	ldr	r2, [pc, #96]	@ (8002bcc <HAL_ADC_Start_DMA+0x214>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d11b      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d114      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b8c:	609a      	str	r2, [r3, #8]
 8002b8e:	e00b      	b.n	8002ba8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	f043 0210 	orr.w	r2, r3, #16
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba0:	f043 0201 	orr.w	r2, r3, #1
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000000 	.word	0x20000000
 8002bb8:	431bde83 	.word	0x431bde83
 8002bbc:	40012300 	.word	0x40012300
 8002bc0:	08003051 	.word	0x08003051
 8002bc4:	0800310b 	.word	0x0800310b
 8002bc8:	08003127 	.word	0x08003127
 8002bcc:	40012000 	.word	0x40012000
 8002bd0:	40012100 	.word	0x40012100
 8002bd4:	40012200 	.word	0x40012200

08002bd8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d101      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x1c>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	e105      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x228>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2b09      	cmp	r3, #9
 8002c3e:	d925      	bls.n	8002c8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68d9      	ldr	r1, [r3, #12]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4613      	mov	r3, r2
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	4413      	add	r3, r2
 8002c54:	3b1e      	subs	r3, #30
 8002c56:	2207      	movs	r2, #7
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43da      	mvns	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	400a      	ands	r2, r1
 8002c64:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68d9      	ldr	r1, [r3, #12]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	4618      	mov	r0, r3
 8002c78:	4603      	mov	r3, r0
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4403      	add	r3, r0
 8002c7e:	3b1e      	subs	r3, #30
 8002c80:	409a      	lsls	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	e022      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6919      	ldr	r1, [r3, #16]
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	4413      	add	r3, r2
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	400a      	ands	r2, r1
 8002cae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6919      	ldr	r1, [r3, #16]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4403      	add	r3, r0
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b06      	cmp	r3, #6
 8002cd8:	d824      	bhi.n	8002d24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	3b05      	subs	r3, #5
 8002cec:	221f      	movs	r2, #31
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	4618      	mov	r0, r3
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	3b05      	subs	r3, #5
 8002d16:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d22:	e04c      	b.n	8002dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d824      	bhi.n	8002d76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3b23      	subs	r3, #35	@ 0x23
 8002d3e:	221f      	movs	r2, #31
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43da      	mvns	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	400a      	ands	r2, r1
 8002d4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	3b23      	subs	r3, #35	@ 0x23
 8002d68:	fa00 f203 	lsl.w	r2, r0, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d74:	e023      	b.n	8002dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	3b41      	subs	r3, #65	@ 0x41
 8002d88:	221f      	movs	r2, #31
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	400a      	ands	r2, r1
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	4618      	mov	r0, r3
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	3b41      	subs	r3, #65	@ 0x41
 8002db2:	fa00 f203 	lsl.w	r2, r0, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dbe:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <HAL_ADC_ConfigChannel+0x234>)
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a21      	ldr	r2, [pc, #132]	@ (8002e4c <HAL_ADC_ConfigChannel+0x238>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d109      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1cc>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b12      	cmp	r3, #18
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a19      	ldr	r2, [pc, #100]	@ (8002e4c <HAL_ADC_ConfigChannel+0x238>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d123      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2b10      	cmp	r3, #16
 8002df0:	d003      	beq.n	8002dfa <HAL_ADC_ConfigChannel+0x1e6>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b11      	cmp	r3, #17
 8002df8:	d11b      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d111      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e0e:	4b10      	ldr	r3, [pc, #64]	@ (8002e50 <HAL_ADC_ConfigChannel+0x23c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a10      	ldr	r2, [pc, #64]	@ (8002e54 <HAL_ADC_ConfigChannel+0x240>)
 8002e14:	fba2 2303 	umull	r2, r3, r2, r3
 8002e18:	0c9a      	lsrs	r2, r3, #18
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e24:	e002      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f9      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	40012300 	.word	0x40012300
 8002e4c:	40012000 	.word	0x40012000
 8002e50:	20000000 	.word	0x20000000
 8002e54:	431bde83 	.word	0x431bde83

08002e58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e60:	4b79      	ldr	r3, [pc, #484]	@ (8003048 <ADC_Init+0x1f0>)
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	021a      	lsls	r2, r3, #8
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002eb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6899      	ldr	r1, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eea:	4a58      	ldr	r2, [pc, #352]	@ (800304c <ADC_Init+0x1f4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d022      	beq.n	8002f36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002efe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6899      	ldr	r1, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6899      	ldr	r1, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	e00f      	b.n	8002f56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f54:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0202 	bic.w	r2, r2, #2
 8002f64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6899      	ldr	r1, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	7e1b      	ldrb	r3, [r3, #24]
 8002f70:	005a      	lsls	r2, r3, #1
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f92:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002fa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	035a      	lsls	r2, r3, #13
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	e007      	b.n	8002fcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002fda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	051a      	lsls	r2, r3, #20
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003000:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6899      	ldr	r1, [r3, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800300e:	025a      	lsls	r2, r3, #9
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003026:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6899      	ldr	r1, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	029a      	lsls	r2, r3, #10
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	609a      	str	r2, [r3, #8]
}
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	40012300 	.word	0x40012300
 800304c:	0f000001 	.word	0x0f000001

08003050 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800305c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003066:	2b00      	cmp	r3, #0
 8003068:	d13c      	bne.n	80030e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d12b      	bne.n	80030dc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003088:	2b00      	cmp	r3, #0
 800308a:	d127      	bne.n	80030dc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003092:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003096:	2b00      	cmp	r3, #0
 8003098:	d006      	beq.n	80030a8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d119      	bne.n	80030dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0220 	bic.w	r2, r2, #32
 80030b6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d105      	bne.n	80030dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f043 0201 	orr.w	r2, r3, #1
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f7ff fd7b 	bl	8002bd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80030e2:	e00e      	b.n	8003102 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7ff fd85 	bl	8002c00 <HAL_ADC_ErrorCallback>
}
 80030f6:	e004      	b.n	8003102 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
}
 8003102:	bf00      	nop
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b084      	sub	sp, #16
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003116:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f7ff fd67 	bl	8002bec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800311e:	bf00      	nop
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b084      	sub	sp, #16
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003132:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2240      	movs	r2, #64	@ 0x40
 8003138:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0204 	orr.w	r2, r3, #4
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f7ff fd5a 	bl	8002c00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800314c:	bf00      	nop
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003164:	4b0c      	ldr	r3, [pc, #48]	@ (8003198 <__NVIC_SetPriorityGrouping+0x44>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003170:	4013      	ands	r3, r2
 8003172:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800317c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003184:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003186:	4a04      	ldr	r2, [pc, #16]	@ (8003198 <__NVIC_SetPriorityGrouping+0x44>)
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	60d3      	str	r3, [r2, #12]
}
 800318c:	bf00      	nop
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a0:	4b04      	ldr	r3, [pc, #16]	@ (80031b4 <__NVIC_GetPriorityGrouping+0x18>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	0a1b      	lsrs	r3, r3, #8
 80031a6:	f003 0307 	and.w	r3, r3, #7
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr
 80031b4:	e000ed00 	.word	0xe000ed00

080031b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	4603      	mov	r3, r0
 80031c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	db0b      	blt.n	80031e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ca:	79fb      	ldrb	r3, [r7, #7]
 80031cc:	f003 021f 	and.w	r2, r3, #31
 80031d0:	4907      	ldr	r1, [pc, #28]	@ (80031f0 <__NVIC_EnableIRQ+0x38>)
 80031d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d6:	095b      	lsrs	r3, r3, #5
 80031d8:	2001      	movs	r0, #1
 80031da:	fa00 f202 	lsl.w	r2, r0, r2
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	e000e100 	.word	0xe000e100

080031f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	6039      	str	r1, [r7, #0]
 80031fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003204:	2b00      	cmp	r3, #0
 8003206:	db0a      	blt.n	800321e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	490c      	ldr	r1, [pc, #48]	@ (8003240 <__NVIC_SetPriority+0x4c>)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	0112      	lsls	r2, r2, #4
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	440b      	add	r3, r1
 8003218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800321c:	e00a      	b.n	8003234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	b2da      	uxtb	r2, r3
 8003222:	4908      	ldr	r1, [pc, #32]	@ (8003244 <__NVIC_SetPriority+0x50>)
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	3b04      	subs	r3, #4
 800322c:	0112      	lsls	r2, r2, #4
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	440b      	add	r3, r1
 8003232:	761a      	strb	r2, [r3, #24]
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000e100 	.word	0xe000e100
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	@ 0x24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f1c3 0307 	rsb	r3, r3, #7
 8003262:	2b04      	cmp	r3, #4
 8003264:	bf28      	it	cs
 8003266:	2304      	movcs	r3, #4
 8003268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3304      	adds	r3, #4
 800326e:	2b06      	cmp	r3, #6
 8003270:	d902      	bls.n	8003278 <NVIC_EncodePriority+0x30>
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3b03      	subs	r3, #3
 8003276:	e000      	b.n	800327a <NVIC_EncodePriority+0x32>
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800327c:	f04f 32ff 	mov.w	r2, #4294967295
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	401a      	ands	r2, r3
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003290:	f04f 31ff 	mov.w	r1, #4294967295
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	43d9      	mvns	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	4313      	orrs	r3, r2
         );
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	@ 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032c0:	d301      	bcc.n	80032c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032c2:	2301      	movs	r3, #1
 80032c4:	e00f      	b.n	80032e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032c6:	4a0a      	ldr	r2, [pc, #40]	@ (80032f0 <SysTick_Config+0x40>)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ce:	210f      	movs	r1, #15
 80032d0:	f04f 30ff 	mov.w	r0, #4294967295
 80032d4:	f7ff ff8e 	bl	80031f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <SysTick_Config+0x40>)
 80032da:	2200      	movs	r2, #0
 80032dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032de:	4b04      	ldr	r3, [pc, #16]	@ (80032f0 <SysTick_Config+0x40>)
 80032e0:	2207      	movs	r2, #7
 80032e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	e000e010 	.word	0xe000e010

080032f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f7ff ff29 	bl	8003154 <__NVIC_SetPriorityGrouping>
}
 8003302:	bf00      	nop
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800330a:	b580      	push	{r7, lr}
 800330c:	b086      	sub	sp, #24
 800330e:	af00      	add	r7, sp, #0
 8003310:	4603      	mov	r3, r0
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	607a      	str	r2, [r7, #4]
 8003316:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800331c:	f7ff ff3e 	bl	800319c <__NVIC_GetPriorityGrouping>
 8003320:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	68b9      	ldr	r1, [r7, #8]
 8003326:	6978      	ldr	r0, [r7, #20]
 8003328:	f7ff ff8e 	bl	8003248 <NVIC_EncodePriority>
 800332c:	4602      	mov	r2, r0
 800332e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003332:	4611      	mov	r1, r2
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff ff5d 	bl	80031f4 <__NVIC_SetPriority>
}
 800333a:	bf00      	nop
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
 8003348:	4603      	mov	r3, r0
 800334a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800334c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ff31 	bl	80031b8 <__NVIC_EnableIRQ>
}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff ffa2 	bl	80032b0 <SysTick_Config>
 800336c:	4603      	mov	r3, r0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
	...

08003378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003384:	f7ff faa4 	bl	80028d0 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e099      	b.n	80034c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0201 	bic.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033b4:	e00f      	b.n	80033d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033b6:	f7ff fa8b 	bl	80028d0 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b05      	cmp	r3, #5
 80033c2:	d908      	bls.n	80033d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2203      	movs	r2, #3
 80033ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e078      	b.n	80034c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e8      	bne.n	80033b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	4b38      	ldr	r3, [pc, #224]	@ (80034d0 <HAL_DMA_Init+0x158>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003402:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800340e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800341a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	2b04      	cmp	r3, #4
 800342e:	d107      	bne.n	8003440 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003438:	4313      	orrs	r3, r2
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f023 0307 	bic.w	r3, r3, #7
 8003456:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	4313      	orrs	r3, r2
 8003460:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2b04      	cmp	r3, #4
 8003468:	d117      	bne.n	800349a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	4313      	orrs	r3, r2
 8003472:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00e      	beq.n	800349a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fa6f 	bl	8003960 <DMA_CheckFifoParam>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d008      	beq.n	800349a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2240      	movs	r2, #64	@ 0x40
 800348c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003496:	2301      	movs	r3, #1
 8003498:	e016      	b.n	80034c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fa26 	bl	80038f4 <DMA_CalcBaseAndBitshift>
 80034a8:	4603      	mov	r3, r0
 80034aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	223f      	movs	r2, #63	@ 0x3f
 80034b2:	409a      	lsls	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	f010803f 	.word	0xf010803f

080034d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034e2:	2300      	movs	r3, #0
 80034e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_DMA_Start_IT+0x26>
 80034f6:	2302      	movs	r3, #2
 80034f8:	e040      	b.n	800357c <HAL_DMA_Start_IT+0xa8>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b01      	cmp	r3, #1
 800350c:	d12f      	bne.n	800356e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2202      	movs	r2, #2
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68b9      	ldr	r1, [r7, #8]
 8003522:	68f8      	ldr	r0, [r7, #12]
 8003524:	f000 f9b8 	bl	8003898 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	223f      	movs	r2, #63	@ 0x3f
 800352e:	409a      	lsls	r2, r3
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0216 	orr.w	r2, r2, #22
 8003542:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 0208 	orr.w	r2, r2, #8
 800355a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f042 0201 	orr.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e005      	b.n	800357a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003576:	2302      	movs	r3, #2
 8003578:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800357a:	7dfb      	ldrb	r3, [r7, #23]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003590:	4b8e      	ldr	r3, [pc, #568]	@ (80037cc <HAL_DMA_IRQHandler+0x248>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a8e      	ldr	r2, [pc, #568]	@ (80037d0 <HAL_DMA_IRQHandler+0x24c>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	0a9b      	lsrs	r3, r3, #10
 800359c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ae:	2208      	movs	r2, #8
 80035b0:	409a      	lsls	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	4013      	ands	r3, r2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d01a      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d013      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0204 	bic.w	r2, r2, #4
 80035d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035dc:	2208      	movs	r2, #8
 80035de:	409a      	lsls	r2, r3
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	2201      	movs	r2, #1
 80035f6:	409a      	lsls	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d012      	beq.n	8003626 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00b      	beq.n	8003626 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	2201      	movs	r2, #1
 8003614:	409a      	lsls	r2, r3
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361e:	f043 0202 	orr.w	r2, r3, #2
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	2204      	movs	r2, #4
 800362c:	409a      	lsls	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4013      	ands	r3, r2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d012      	beq.n	800365c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00b      	beq.n	800365c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003648:	2204      	movs	r2, #4
 800364a:	409a      	lsls	r2, r3
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003654:	f043 0204 	orr.w	r2, r3, #4
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003660:	2210      	movs	r2, #16
 8003662:	409a      	lsls	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d043      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d03c      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800367e:	2210      	movs	r2, #16
 8003680:	409a      	lsls	r2, r3
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d018      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d108      	bne.n	80036b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d024      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	4798      	blx	r3
 80036b2:	e01f      	b.n	80036f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01b      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4798      	blx	r3
 80036c4:	e016      	b.n	80036f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d107      	bne.n	80036e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0208 	bic.w	r2, r2, #8
 80036e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f8:	2220      	movs	r2, #32
 80036fa:	409a      	lsls	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 808f 	beq.w	8003824 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0310 	and.w	r3, r3, #16
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 8087 	beq.w	8003824 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	2220      	movs	r2, #32
 800371c:	409a      	lsls	r2, r3
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b05      	cmp	r3, #5
 800372c:	d136      	bne.n	800379c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0216 	bic.w	r2, r2, #22
 800373c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695a      	ldr	r2, [r3, #20]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800374c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	2b00      	cmp	r3, #0
 8003754:	d103      	bne.n	800375e <HAL_DMA_IRQHandler+0x1da>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0208 	bic.w	r2, r2, #8
 800376c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003772:	223f      	movs	r2, #63	@ 0x3f
 8003774:	409a      	lsls	r2, r3
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800378e:	2b00      	cmp	r3, #0
 8003790:	d07e      	beq.n	8003890 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	4798      	blx	r3
        }
        return;
 800379a:	e079      	b.n	8003890 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01d      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10d      	bne.n	80037d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d031      	beq.n	8003824 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	4798      	blx	r3
 80037c8:	e02c      	b.n	8003824 <HAL_DMA_IRQHandler+0x2a0>
 80037ca:	bf00      	nop
 80037cc:	20000000 	.word	0x20000000
 80037d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d023      	beq.n	8003824 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
 80037e4:	e01e      	b.n	8003824 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10f      	bne.n	8003814 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0210 	bic.w	r2, r2, #16
 8003802:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003828:	2b00      	cmp	r3, #0
 800382a:	d032      	beq.n	8003892 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d022      	beq.n	800387e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2205      	movs	r2, #5
 800383c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	3301      	adds	r3, #1
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	429a      	cmp	r2, r3
 800385a:	d307      	bcc.n	800386c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1f2      	bne.n	8003850 <HAL_DMA_IRQHandler+0x2cc>
 800386a:	e000      	b.n	800386e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800386c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d005      	beq.n	8003892 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	4798      	blx	r3
 800388e:	e000      	b.n	8003892 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003890:	bf00      	nop
    }
  }
}
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80038b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d108      	bne.n	80038d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80038d6:	e007      	b.n	80038e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	60da      	str	r2, [r3, #12]
}
 80038e8:	bf00      	nop
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	3b10      	subs	r3, #16
 8003904:	4a14      	ldr	r2, [pc, #80]	@ (8003958 <DMA_CalcBaseAndBitshift+0x64>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	091b      	lsrs	r3, r3, #4
 800390c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800390e:	4a13      	ldr	r2, [pc, #76]	@ (800395c <DMA_CalcBaseAndBitshift+0x68>)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4413      	add	r3, r2
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	461a      	mov	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b03      	cmp	r3, #3
 8003920:	d909      	bls.n	8003936 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800392a:	f023 0303 	bic.w	r3, r3, #3
 800392e:	1d1a      	adds	r2, r3, #4
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	659a      	str	r2, [r3, #88]	@ 0x58
 8003934:	e007      	b.n	8003946 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800393e:	f023 0303 	bic.w	r3, r3, #3
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	aaaaaaab 	.word	0xaaaaaaab
 800395c:	08013f4c 	.word	0x08013f4c

08003960 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003968:	2300      	movs	r3, #0
 800396a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003970:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d11f      	bne.n	80039ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b03      	cmp	r3, #3
 800397e:	d856      	bhi.n	8003a2e <DMA_CheckFifoParam+0xce>
 8003980:	a201      	add	r2, pc, #4	@ (adr r2, 8003988 <DMA_CheckFifoParam+0x28>)
 8003982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003986:	bf00      	nop
 8003988:	08003999 	.word	0x08003999
 800398c:	080039ab 	.word	0x080039ab
 8003990:	08003999 	.word	0x08003999
 8003994:	08003a2f 	.word	0x08003a2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d046      	beq.n	8003a32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039a8:	e043      	b.n	8003a32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80039b2:	d140      	bne.n	8003a36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b8:	e03d      	b.n	8003a36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039c2:	d121      	bne.n	8003a08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	d837      	bhi.n	8003a3a <DMA_CheckFifoParam+0xda>
 80039ca:	a201      	add	r2, pc, #4	@ (adr r2, 80039d0 <DMA_CheckFifoParam+0x70>)
 80039cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d0:	080039e1 	.word	0x080039e1
 80039d4:	080039e7 	.word	0x080039e7
 80039d8:	080039e1 	.word	0x080039e1
 80039dc:	080039f9 	.word	0x080039f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	73fb      	strb	r3, [r7, #15]
      break;
 80039e4:	e030      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d025      	beq.n	8003a3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039f6:	e022      	b.n	8003a3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a00:	d11f      	bne.n	8003a42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a06:	e01c      	b.n	8003a42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d903      	bls.n	8003a16 <DMA_CheckFifoParam+0xb6>
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	2b03      	cmp	r3, #3
 8003a12:	d003      	beq.n	8003a1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a14:	e018      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
      break;
 8003a1a:	e015      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00e      	beq.n	8003a46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a2c:	e00b      	b.n	8003a46 <DMA_CheckFifoParam+0xe6>
      break;
 8003a2e:	bf00      	nop
 8003a30:	e00a      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;
 8003a32:	bf00      	nop
 8003a34:	e008      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;
 8003a36:	bf00      	nop
 8003a38:	e006      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;
 8003a3a:	bf00      	nop
 8003a3c:	e004      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;
 8003a3e:	bf00      	nop
 8003a40:	e002      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a42:	bf00      	nop
 8003a44:	e000      	b.n	8003a48 <DMA_CheckFifoParam+0xe8>
      break;
 8003a46:	bf00      	nop
    }
  } 
  
  return status; 
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3714      	adds	r7, #20
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop

08003a58 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003a6a:	4b23      	ldr	r3, [pc, #140]	@ (8003af8 <HAL_FLASH_Program+0xa0>)
 8003a6c:	7e1b      	ldrb	r3, [r3, #24]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d101      	bne.n	8003a76 <HAL_FLASH_Program+0x1e>
 8003a72:	2302      	movs	r3, #2
 8003a74:	e03b      	b.n	8003aee <HAL_FLASH_Program+0x96>
 8003a76:	4b20      	ldr	r3, [pc, #128]	@ (8003af8 <HAL_FLASH_Program+0xa0>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003a7c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003a80:	f000 f870 	bl	8003b64 <FLASH_WaitForLastOperation>
 8003a84:	4603      	mov	r3, r0
 8003a86:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003a88:	7dfb      	ldrb	r3, [r7, #23]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d12b      	bne.n	8003ae6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003a94:	783b      	ldrb	r3, [r7, #0]
 8003a96:	4619      	mov	r1, r3
 8003a98:	68b8      	ldr	r0, [r7, #8]
 8003a9a:	f000 f91b 	bl	8003cd4 <FLASH_Program_Byte>
 8003a9e:	e016      	b.n	8003ace <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d105      	bne.n	8003ab2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003aa6:	883b      	ldrh	r3, [r7, #0]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	68b8      	ldr	r0, [r7, #8]
 8003aac:	f000 f8ee 	bl	8003c8c <FLASH_Program_HalfWord>
 8003ab0:	e00d      	b.n	8003ace <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d105      	bne.n	8003ac4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	4619      	mov	r1, r3
 8003abc:	68b8      	ldr	r0, [r7, #8]
 8003abe:	f000 f8c3 	bl	8003c48 <FLASH_Program_Word>
 8003ac2:	e004      	b.n	8003ace <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ac8:	68b8      	ldr	r0, [r7, #8]
 8003aca:	f000 f88b 	bl	8003be4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ace:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003ad2:	f000 f847 	bl	8003b64 <FLASH_WaitForLastOperation>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <HAL_FLASH_Program+0xa4>)
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	4a07      	ldr	r2, [pc, #28]	@ (8003afc <HAL_FLASH_Program+0xa4>)
 8003ae0:	f023 0301 	bic.w	r3, r3, #1
 8003ae4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ae6:	4b04      	ldr	r3, [pc, #16]	@ (8003af8 <HAL_FLASH_Program+0xa0>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3718      	adds	r7, #24
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000a88 	.word	0x20000a88
 8003afc:	40023c00 	.word	0x40023c00

08003b00 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b38 <HAL_FLASH_Unlock+0x38>)
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	da0b      	bge.n	8003b2a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003b12:	4b09      	ldr	r3, [pc, #36]	@ (8003b38 <HAL_FLASH_Unlock+0x38>)
 8003b14:	4a09      	ldr	r2, [pc, #36]	@ (8003b3c <HAL_FLASH_Unlock+0x3c>)
 8003b16:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003b18:	4b07      	ldr	r3, [pc, #28]	@ (8003b38 <HAL_FLASH_Unlock+0x38>)
 8003b1a:	4a09      	ldr	r2, [pc, #36]	@ (8003b40 <HAL_FLASH_Unlock+0x40>)
 8003b1c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_FLASH_Unlock+0x38>)
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	da01      	bge.n	8003b2a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	40023c00 	.word	0x40023c00
 8003b3c:	45670123 	.word	0x45670123
 8003b40:	cdef89ab 	.word	0xcdef89ab

08003b44 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <HAL_FLASH_Lock+0x1c>)
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	4a04      	ldr	r2, [pc, #16]	@ (8003b60 <HAL_FLASH_Lock+0x1c>)
 8003b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b52:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	40023c00 	.word	0x40023c00

08003b64 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003b70:	4b1a      	ldr	r3, [pc, #104]	@ (8003bdc <FLASH_WaitForLastOperation+0x78>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003b76:	f7fe feab 	bl	80028d0 <HAL_GetTick>
 8003b7a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003b7c:	e010      	b.n	8003ba0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b84:	d00c      	beq.n	8003ba0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d007      	beq.n	8003b9c <FLASH_WaitForLastOperation+0x38>
 8003b8c:	f7fe fea0 	bl	80028d0 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d201      	bcs.n	8003ba0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e019      	b.n	8003bd4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8003be0 <FLASH_WaitForLastOperation+0x7c>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1e8      	bne.n	8003b7e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003bac:	4b0c      	ldr	r3, [pc, #48]	@ (8003be0 <FLASH_WaitForLastOperation+0x7c>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003bb8:	4b09      	ldr	r3, [pc, #36]	@ (8003be0 <FLASH_WaitForLastOperation+0x7c>)
 8003bba:	2201      	movs	r2, #1
 8003bbc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003bbe:	4b08      	ldr	r3, [pc, #32]	@ (8003be0 <FLASH_WaitForLastOperation+0x7c>)
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003bca:	f000 f8a5 	bl	8003d18 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e000      	b.n	8003bd4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
  
}  
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000a88 	.word	0x20000a88
 8003be0:	40023c00 	.word	0x40023c00

08003be4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003bf0:	4b14      	ldr	r3, [pc, #80]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	4a13      	ldr	r2, [pc, #76]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bfa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003bfc:	4b11      	ldr	r3, [pc, #68]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	4a10      	ldr	r2, [pc, #64]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003c02:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003c06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003c08:	4b0e      	ldr	r3, [pc, #56]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c44 <FLASH_Program_DoubleWord+0x60>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003c1a:	f3bf 8f6f 	isb	sy
}
 8003c1e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003c20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	000a      	movs	r2, r1
 8003c2e:	2300      	movs	r3, #0
 8003c30:	68f9      	ldr	r1, [r7, #12]
 8003c32:	3104      	adds	r1, #4
 8003c34:	4613      	mov	r3, r2
 8003c36:	600b      	str	r3, [r1, #0]
}
 8003c38:	bf00      	nop
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40023c00 	.word	0x40023c00

08003c48 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003c52:	4b0d      	ldr	r3, [pc, #52]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	4a0c      	ldr	r2, [pc, #48]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c5c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	4a09      	ldr	r2, [pc, #36]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003c6a:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	4a06      	ldr	r2, [pc, #24]	@ (8003c88 <FLASH_Program_Word+0x40>)
 8003c70:	f043 0301 	orr.w	r3, r3, #1
 8003c74:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	601a      	str	r2, [r3, #0]
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40023c00 	.word	0x40023c00

08003c8c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003c98:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	4a09      	ldr	r2, [pc, #36]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003cb0:	4b07      	ldr	r3, [pc, #28]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	4a06      	ldr	r2, [pc, #24]	@ (8003cd0 <FLASH_Program_HalfWord+0x44>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	887a      	ldrh	r2, [r7, #2]
 8003cc0:	801a      	strh	r2, [r3, #0]
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40023c00 	.word	0x40023c00

08003cd4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	460b      	mov	r3, r1
 8003cde:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003ce6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003cec:	4b09      	ldr	r3, [pc, #36]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003cee:	4a09      	ldr	r2, [pc, #36]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003cf4:	4b07      	ldr	r3, [pc, #28]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	4a06      	ldr	r2, [pc, #24]	@ (8003d14 <FLASH_Program_Byte+0x40>)
 8003cfa:	f043 0301 	orr.w	r3, r3, #1
 8003cfe:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	701a      	strb	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	40023c00 	.word	0x40023c00

08003d18 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003d1c:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003d28:	4b25      	ldr	r3, [pc, #148]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f043 0310 	orr.w	r3, r3, #16
 8003d30:	4a23      	ldr	r2, [pc, #140]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d32:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003d34:	4b21      	ldr	r3, [pc, #132]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d36:	2210      	movs	r2, #16
 8003d38:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003d3a:	4b20      	ldr	r3, [pc, #128]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003d46:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f043 0308 	orr.w	r3, r3, #8
 8003d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d50:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003d52:	4b1a      	ldr	r3, [pc, #104]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d54:	2220      	movs	r2, #32
 8003d56:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003d58:	4b18      	ldr	r3, [pc, #96]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003d64:	4b16      	ldr	r3, [pc, #88]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	f043 0304 	orr.w	r3, r3, #4
 8003d6c:	4a14      	ldr	r2, [pc, #80]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d6e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003d70:	4b12      	ldr	r3, [pc, #72]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d72:	2240      	movs	r2, #64	@ 0x40
 8003d74:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003d76:	4b11      	ldr	r3, [pc, #68]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003d82:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f043 0302 	orr.w	r3, r3, #2
 8003d8a:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003d8c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d90:	2280      	movs	r2, #128	@ 0x80
 8003d92:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003d94:	4b09      	ldr	r3, [pc, #36]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003da0:	4b07      	ldr	r3, [pc, #28]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	f043 0320 	orr.w	r3, r3, #32
 8003da8:	4a05      	ldr	r2, [pc, #20]	@ (8003dc0 <FLASH_SetErrorCode+0xa8>)
 8003daa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003dac:	4b03      	ldr	r3, [pc, #12]	@ (8003dbc <FLASH_SetErrorCode+0xa4>)
 8003dae:	2202      	movs	r2, #2
 8003db0:	60da      	str	r2, [r3, #12]
  }
}
 8003db2:	bf00      	nop
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	40023c00 	.word	0x40023c00
 8003dc0:	20000a88 	.word	0x20000a88

08003dc4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003dd6:	4b31      	ldr	r3, [pc, #196]	@ (8003e9c <HAL_FLASHEx_Erase+0xd8>)
 8003dd8:	7e1b      	ldrb	r3, [r3, #24]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_FLASHEx_Erase+0x1e>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e058      	b.n	8003e94 <HAL_FLASHEx_Erase+0xd0>
 8003de2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e9c <HAL_FLASHEx_Erase+0xd8>)
 8003de4:	2201      	movs	r2, #1
 8003de6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003de8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003dec:	f7ff feba 	bl	8003b64 <FLASH_WaitForLastOperation>
 8003df0:	4603      	mov	r3, r0
 8003df2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d148      	bne.n	8003e8c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8003e00:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d115      	bne.n	8003e36 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	4619      	mov	r1, r3
 8003e16:	4610      	mov	r0, r2
 8003e18:	f000 f844 	bl	8003ea4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e1c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003e20:	f7ff fea0 	bl	8003b64 <FLASH_WaitForLastOperation>
 8003e24:	4603      	mov	r3, r0
 8003e26:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003e28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <HAL_FLASHEx_Erase+0xdc>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea0 <HAL_FLASHEx_Erase+0xdc>)
 8003e2e:	f023 0304 	bic.w	r3, r3, #4
 8003e32:	6113      	str	r3, [r2, #16]
 8003e34:	e028      	b.n	8003e88 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	e01c      	b.n	8003e78 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	4619      	mov	r1, r3
 8003e46:	68b8      	ldr	r0, [r7, #8]
 8003e48:	f000 f850 	bl	8003eec <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e4c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003e50:	f7ff fe88 	bl	8003b64 <FLASH_WaitForLastOperation>
 8003e54:	4603      	mov	r3, r0
 8003e56:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003e58:	4b11      	ldr	r3, [pc, #68]	@ (8003ea0 <HAL_FLASHEx_Erase+0xdc>)
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	4a10      	ldr	r2, [pc, #64]	@ (8003ea0 <HAL_FLASHEx_Erase+0xdc>)
 8003e5e:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8003e62:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	601a      	str	r2, [r3, #0]
          break;
 8003e70:	e00a      	b.n	8003e88 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	3301      	adds	r3, #1
 8003e76:	60bb      	str	r3, [r7, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	4413      	add	r3, r2
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d3da      	bcc.n	8003e3e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003e88:	f000 f878 	bl	8003f7c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e8c:	4b03      	ldr	r3, [pc, #12]	@ (8003e9c <HAL_FLASHEx_Erase+0xd8>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	761a      	strb	r2, [r3, #24]

  return status;
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20000a88 	.word	0x20000a88
 8003ea0:	40023c00 	.word	0x40023c00

08003ea4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	6039      	str	r1, [r7, #0]
 8003eae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	4a09      	ldr	r2, [pc, #36]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003ec2:	f043 0304 	orr.w	r3, r3, #4
 8003ec6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003ec8:	4b07      	ldr	r3, [pc, #28]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	4a05      	ldr	r2, [pc, #20]	@ (8003ee8 <FLASH_MassErase+0x44>)
 8003ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed8:	6113      	str	r3, [r2, #16]
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40023c00 	.word	0x40023c00

08003eec <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d102      	bne.n	8003f08 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003f02:	2300      	movs	r3, #0
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	e010      	b.n	8003f2a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d103      	bne.n	8003f16 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003f0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	e009      	b.n	8003f2a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003f16:	78fb      	ldrb	r3, [r7, #3]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d103      	bne.n	8003f24 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003f1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	e002      	b.n	8003f2a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003f24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f28:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f2a:	4b13      	ldr	r3, [pc, #76]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	4a12      	ldr	r2, [pc, #72]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003f36:	4b10      	ldr	r3, [pc, #64]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	490f      	ldr	r1, [pc, #60]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003f42:	4b0d      	ldr	r3, [pc, #52]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	4a0c      	ldr	r2, [pc, #48]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f48:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003f4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f50:	691a      	ldr	r2, [r3, #16]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	4313      	orrs	r3, r2
 8003f58:	4a07      	ldr	r2, [pc, #28]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f5a:	f043 0302 	orr.w	r3, r3, #2
 8003f5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003f60:	4b05      	ldr	r3, [pc, #20]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	4a04      	ldr	r2, [pc, #16]	@ (8003f78 <FLASH_Erase_Sector+0x8c>)
 8003f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f6a:	6113      	str	r3, [r2, #16]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	40023c00 	.word	0x40023c00

08003f7c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003f80:	4b20      	ldr	r3, [pc, #128]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d017      	beq.n	8003fbc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1c      	ldr	r2, [pc, #112]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003f92:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f96:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003f98:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a19      	ldr	r2, [pc, #100]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003f9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	4b17      	ldr	r3, [pc, #92]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a16      	ldr	r2, [pc, #88]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003faa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003fae:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fb0:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a13      	ldr	r2, [pc, #76]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fba:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003fbc:	4b11      	ldr	r3, [pc, #68]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d017      	beq.n	8003ff8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a0d      	ldr	r2, [pc, #52]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003fd2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a07      	ldr	r2, [pc, #28]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fe6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003fea:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fec:	4b05      	ldr	r3, [pc, #20]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a04      	ldr	r2, [pc, #16]	@ (8004004 <FLASH_FlushCaches+0x88>)
 8003ff2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ff6:	6013      	str	r3, [r2, #0]
  }
}
 8003ff8:	bf00      	nop
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	40023c00 	.word	0x40023c00

08004008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004008:	b480      	push	{r7}
 800400a:	b089      	sub	sp, #36	@ 0x24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004016:	2300      	movs	r3, #0
 8004018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800401a:	2300      	movs	r3, #0
 800401c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
 8004022:	e16b      	b.n	80042fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004024:	2201      	movs	r2, #1
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	4013      	ands	r3, r2
 8004036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	429a      	cmp	r2, r3
 800403e:	f040 815a 	bne.w	80042f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	2b01      	cmp	r3, #1
 800404c:	d005      	beq.n	800405a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004056:	2b02      	cmp	r3, #2
 8004058:	d130      	bne.n	80040bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	2203      	movs	r2, #3
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	43db      	mvns	r3, r3
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	4013      	ands	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	4313      	orrs	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004090:	2201      	movs	r2, #1
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	43db      	mvns	r3, r3
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	4013      	ands	r3, r2
 800409e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	091b      	lsrs	r3, r3, #4
 80040a6:	f003 0201 	and.w	r2, r3, #1
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d017      	beq.n	80040f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	2203      	movs	r2, #3
 80040d4:	fa02 f303 	lsl.w	r3, r2, r3
 80040d8:	43db      	mvns	r3, r3
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	4013      	ands	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	005b      	lsls	r3, r3, #1
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f003 0303 	and.w	r3, r3, #3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d123      	bne.n	800414c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	08da      	lsrs	r2, r3, #3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3208      	adds	r2, #8
 800410c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004110:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	220f      	movs	r2, #15
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	691a      	ldr	r2, [r3, #16]
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	08da      	lsrs	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	3208      	adds	r2, #8
 8004146:	69b9      	ldr	r1, [r7, #24]
 8004148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	2203      	movs	r2, #3
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	4013      	ands	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0203 	and.w	r2, r3, #3
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4313      	orrs	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80b4 	beq.w	80042f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800418e:	2300      	movs	r3, #0
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	4b60      	ldr	r3, [pc, #384]	@ (8004314 <HAL_GPIO_Init+0x30c>)
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	4a5f      	ldr	r2, [pc, #380]	@ (8004314 <HAL_GPIO_Init+0x30c>)
 8004198:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800419c:	6453      	str	r3, [r2, #68]	@ 0x44
 800419e:	4b5d      	ldr	r3, [pc, #372]	@ (8004314 <HAL_GPIO_Init+0x30c>)
 80041a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004318 <HAL_GPIO_Init+0x310>)
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	089b      	lsrs	r3, r3, #2
 80041b0:	3302      	adds	r3, #2
 80041b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	f003 0303 	and.w	r3, r3, #3
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	220f      	movs	r2, #15
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	43db      	mvns	r3, r3
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4013      	ands	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a52      	ldr	r2, [pc, #328]	@ (800431c <HAL_GPIO_Init+0x314>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d02b      	beq.n	800422e <HAL_GPIO_Init+0x226>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a51      	ldr	r2, [pc, #324]	@ (8004320 <HAL_GPIO_Init+0x318>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d025      	beq.n	800422a <HAL_GPIO_Init+0x222>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a50      	ldr	r2, [pc, #320]	@ (8004324 <HAL_GPIO_Init+0x31c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d01f      	beq.n	8004226 <HAL_GPIO_Init+0x21e>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a4f      	ldr	r2, [pc, #316]	@ (8004328 <HAL_GPIO_Init+0x320>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d019      	beq.n	8004222 <HAL_GPIO_Init+0x21a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a4e      	ldr	r2, [pc, #312]	@ (800432c <HAL_GPIO_Init+0x324>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d013      	beq.n	800421e <HAL_GPIO_Init+0x216>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a4d      	ldr	r2, [pc, #308]	@ (8004330 <HAL_GPIO_Init+0x328>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d00d      	beq.n	800421a <HAL_GPIO_Init+0x212>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a4c      	ldr	r2, [pc, #304]	@ (8004334 <HAL_GPIO_Init+0x32c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d007      	beq.n	8004216 <HAL_GPIO_Init+0x20e>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a4b      	ldr	r2, [pc, #300]	@ (8004338 <HAL_GPIO_Init+0x330>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d101      	bne.n	8004212 <HAL_GPIO_Init+0x20a>
 800420e:	2307      	movs	r3, #7
 8004210:	e00e      	b.n	8004230 <HAL_GPIO_Init+0x228>
 8004212:	2308      	movs	r3, #8
 8004214:	e00c      	b.n	8004230 <HAL_GPIO_Init+0x228>
 8004216:	2306      	movs	r3, #6
 8004218:	e00a      	b.n	8004230 <HAL_GPIO_Init+0x228>
 800421a:	2305      	movs	r3, #5
 800421c:	e008      	b.n	8004230 <HAL_GPIO_Init+0x228>
 800421e:	2304      	movs	r3, #4
 8004220:	e006      	b.n	8004230 <HAL_GPIO_Init+0x228>
 8004222:	2303      	movs	r3, #3
 8004224:	e004      	b.n	8004230 <HAL_GPIO_Init+0x228>
 8004226:	2302      	movs	r3, #2
 8004228:	e002      	b.n	8004230 <HAL_GPIO_Init+0x228>
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_GPIO_Init+0x228>
 800422e:	2300      	movs	r3, #0
 8004230:	69fa      	ldr	r2, [r7, #28]
 8004232:	f002 0203 	and.w	r2, r2, #3
 8004236:	0092      	lsls	r2, r2, #2
 8004238:	4093      	lsls	r3, r2
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	4313      	orrs	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004240:	4935      	ldr	r1, [pc, #212]	@ (8004318 <HAL_GPIO_Init+0x310>)
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	089b      	lsrs	r3, r3, #2
 8004246:	3302      	adds	r3, #2
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800424e:	4b3b      	ldr	r3, [pc, #236]	@ (800433c <HAL_GPIO_Init+0x334>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	43db      	mvns	r3, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4013      	ands	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004272:	4a32      	ldr	r2, [pc, #200]	@ (800433c <HAL_GPIO_Init+0x334>)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004278:	4b30      	ldr	r3, [pc, #192]	@ (800433c <HAL_GPIO_Init+0x334>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	43db      	mvns	r3, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800429c:	4a27      	ldr	r2, [pc, #156]	@ (800433c <HAL_GPIO_Init+0x334>)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042a2:	4b26      	ldr	r3, [pc, #152]	@ (800433c <HAL_GPIO_Init+0x334>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4013      	ands	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042c6:	4a1d      	ldr	r2, [pc, #116]	@ (800433c <HAL_GPIO_Init+0x334>)
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042cc:	4b1b      	ldr	r3, [pc, #108]	@ (800433c <HAL_GPIO_Init+0x334>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042f0:	4a12      	ldr	r2, [pc, #72]	@ (800433c <HAL_GPIO_Init+0x334>)
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	3301      	adds	r3, #1
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2b0f      	cmp	r3, #15
 8004300:	f67f ae90 	bls.w	8004024 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004304:	bf00      	nop
 8004306:	bf00      	nop
 8004308:	3724      	adds	r7, #36	@ 0x24
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	40023800 	.word	0x40023800
 8004318:	40013800 	.word	0x40013800
 800431c:	40020000 	.word	0x40020000
 8004320:	40020400 	.word	0x40020400
 8004324:	40020800 	.word	0x40020800
 8004328:	40020c00 	.word	0x40020c00
 800432c:	40021000 	.word	0x40021000
 8004330:	40021400 	.word	0x40021400
 8004334:	40021800 	.word	0x40021800
 8004338:	40021c00 	.word	0x40021c00
 800433c:	40013c00 	.word	0x40013c00

08004340 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691a      	ldr	r2, [r3, #16]
 8004350:	887b      	ldrh	r3, [r7, #2]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
 800435c:	e001      	b.n	8004362 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800435e:	2300      	movs	r3, #0
 8004360:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004362:	7bfb      	ldrb	r3, [r7, #15]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	807b      	strh	r3, [r7, #2]
 800437c:	4613      	mov	r3, r2
 800437e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004380:	787b      	ldrb	r3, [r7, #1]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004386:	887a      	ldrh	r2, [r7, #2]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800438c:	e003      	b.n	8004396 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800438e:	887b      	ldrh	r3, [r7, #2]
 8004390:	041a      	lsls	r2, r3, #16
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	619a      	str	r2, [r3, #24]
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
	...

080043a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80043ae:	4b08      	ldr	r3, [pc, #32]	@ (80043d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043b0:	695a      	ldr	r2, [r3, #20]
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	4013      	ands	r3, r2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d006      	beq.n	80043c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043ba:	4a05      	ldr	r2, [pc, #20]	@ (80043d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043bc:	88fb      	ldrh	r3, [r7, #6]
 80043be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f00b f946 	bl	800f654 <HAL_GPIO_EXTI_Callback>
  }
}
 80043c8:	bf00      	nop
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40013c00 	.word	0x40013c00

080043d4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af02      	add	r7, sp, #8
 80043da:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e059      	b.n	800449a <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d106      	bne.n	8004406 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f009 f8ab 	bl	800d55c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2203      	movs	r2, #3
 800440a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004414:	d102      	bne.n	800441c <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f005 fd7c 	bl	8009f1e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6818      	ldr	r0, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	7c1a      	ldrb	r2, [r3, #16]
 800442e:	f88d 2000 	strb.w	r2, [sp]
 8004432:	3304      	adds	r3, #4
 8004434:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004436:	f005 fcfd 	bl	8009e34 <USB_CoreInit>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d005      	beq.n	800444c <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e026      	b.n	800449a <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2101      	movs	r1, #1
 8004452:	4618      	mov	r0, r3
 8004454:	f005 fd74 	bl	8009f40 <USB_SetCurrentMode>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2202      	movs	r2, #2
 8004462:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e017      	b.n	800449a <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6818      	ldr	r0, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	7c1a      	ldrb	r2, [r3, #16]
 8004472:	f88d 2000 	strb.w	r2, [sp]
 8004476:	3304      	adds	r3, #4
 8004478:	cb0e      	ldmia	r3, {r1, r2, r3}
 800447a:	f005 ff17 	bl	800a2ac <USB_HostInit>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2202      	movs	r2, #2
 8004488:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e004      	b.n	800449a <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80044a2:	b590      	push	{r4, r7, lr}
 80044a4:	b08b      	sub	sp, #44	@ 0x2c
 80044a6:	af04      	add	r7, sp, #16
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	4608      	mov	r0, r1
 80044ac:	4611      	mov	r1, r2
 80044ae:	461a      	mov	r2, r3
 80044b0:	4603      	mov	r3, r0
 80044b2:	70fb      	strb	r3, [r7, #3]
 80044b4:	460b      	mov	r3, r1
 80044b6:	70bb      	strb	r3, [r7, #2]
 80044b8:	4613      	mov	r3, r2
 80044ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80044bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80044be:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d101      	bne.n	80044ce <HAL_HCD_HC_Init+0x2c>
 80044ca:	2302      	movs	r3, #2
 80044cc:	e09d      	b.n	800460a <HAL_HCD_HC_Init+0x168>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80044d6:	78fa      	ldrb	r2, [r7, #3]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	4613      	mov	r3, r2
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	3319      	adds	r3, #25
 80044e6:	2200      	movs	r2, #0
 80044e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80044ea:	78fa      	ldrb	r2, [r7, #3]
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	011b      	lsls	r3, r3, #4
 80044f2:	1a9b      	subs	r3, r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	440b      	add	r3, r1
 80044f8:	3314      	adds	r3, #20
 80044fa:	787a      	ldrb	r2, [r7, #1]
 80044fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4613      	mov	r3, r2
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	3315      	adds	r3, #21
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	3326      	adds	r3, #38	@ 0x26
 8004522:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004526:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	78bb      	ldrb	r3, [r7, #2]
 800452c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004530:	b2d8      	uxtb	r0, r3
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	4613      	mov	r3, r2
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	3316      	adds	r3, #22
 8004540:	4602      	mov	r2, r0
 8004542:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	4619      	mov	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 fbc7 	bl	8004cdc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800454e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004552:	2b00      	cmp	r3, #0
 8004554:	da0a      	bge.n	800456c <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3317      	adds	r3, #23
 8004566:	2201      	movs	r2, #1
 8004568:	701a      	strb	r2, [r3, #0]
 800456a:	e009      	b.n	8004580 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	3317      	adds	r3, #23
 800457c:	2200      	movs	r2, #0
 800457e:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f005 fff5 	bl	800a574 <USB_GetHostSpeed>
 800458a:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800458c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d10b      	bne.n	80045ac <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8004594:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004598:	2b01      	cmp	r3, #1
 800459a:	d107      	bne.n	80045ac <HAL_HCD_HC_Init+0x10a>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2bbc      	cmp	r3, #188	@ 0xbc
 80045a6:	d901      	bls.n	80045ac <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80045a8:	23bc      	movs	r3, #188	@ 0xbc
 80045aa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80045ac:	78fa      	ldrb	r2, [r7, #3]
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4613      	mov	r3, r2
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	3318      	adds	r3, #24
 80045bc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80045c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80045c2:	78fa      	ldrb	r2, [r7, #3]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	b298      	uxth	r0, r3
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	1a9b      	subs	r3, r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	3328      	adds	r3, #40	@ 0x28
 80045d6:	4602      	mov	r2, r0
 80045d8:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	787c      	ldrb	r4, [r7, #1]
 80045e4:	78ba      	ldrb	r2, [r7, #2]
 80045e6:	78f9      	ldrb	r1, [r7, #3]
 80045e8:	9302      	str	r3, [sp, #8]
 80045ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045ee:	9301      	str	r3, [sp, #4]
 80045f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80045f4:	9300      	str	r3, [sp, #0]
 80045f6:	4623      	mov	r3, r4
 80045f8:	f005 ffe4 	bl	800a5c4 <USB_HC_Init>
 80045fc:	4603      	mov	r3, r0
 80045fe:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8004608:	7bfb      	ldrb	r3, [r7, #15]
}
 800460a:	4618      	mov	r0, r3
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	bd90      	pop	{r4, r7, pc}

08004612 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b084      	sub	sp, #16
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	460b      	mov	r3, r1
 800461c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004628:	2b01      	cmp	r3, #1
 800462a:	d101      	bne.n	8004630 <HAL_HCD_HC_Halt+0x1e>
 800462c:	2302      	movs	r3, #2
 800462e:	e00f      	b.n	8004650 <HAL_HCD_HC_Halt+0x3e>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	78fa      	ldrb	r2, [r7, #3]
 800463e:	4611      	mov	r1, r2
 8004640:	4618      	mov	r0, r3
 8004642:	f006 fb76 	bl	800ad32 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800464e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	4608      	mov	r0, r1
 8004662:	4611      	mov	r1, r2
 8004664:	461a      	mov	r2, r3
 8004666:	4603      	mov	r3, r0
 8004668:	70fb      	strb	r3, [r7, #3]
 800466a:	460b      	mov	r3, r1
 800466c:	70bb      	strb	r3, [r7, #2]
 800466e:	4613      	mov	r3, r2
 8004670:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004672:	78fa      	ldrb	r2, [r7, #3]
 8004674:	6879      	ldr	r1, [r7, #4]
 8004676:	4613      	mov	r3, r2
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	440b      	add	r3, r1
 8004680:	3317      	adds	r3, #23
 8004682:	78ba      	ldrb	r2, [r7, #2]
 8004684:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004686:	78fa      	ldrb	r2, [r7, #3]
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	4613      	mov	r3, r2
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	1a9b      	subs	r3, r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	3326      	adds	r3, #38	@ 0x26
 8004696:	787a      	ldrb	r2, [r7, #1]
 8004698:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800469a:	7c3b      	ldrb	r3, [r7, #16]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d114      	bne.n	80046ca <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	332a      	adds	r3, #42	@ 0x2a
 80046b0:	2203      	movs	r2, #3
 80046b2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80046b4:	78fa      	ldrb	r2, [r7, #3]
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	3319      	adds	r3, #25
 80046c4:	7f3a      	ldrb	r2, [r7, #28]
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e009      	b.n	80046de <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	1a9b      	subs	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	332a      	adds	r3, #42	@ 0x2a
 80046da:	2202      	movs	r2, #2
 80046dc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80046de:	787b      	ldrb	r3, [r7, #1]
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	f200 8102 	bhi.w	80048ea <HAL_HCD_HC_SubmitRequest+0x292>
 80046e6:	a201      	add	r2, pc, #4	@ (adr r2, 80046ec <HAL_HCD_HC_SubmitRequest+0x94>)
 80046e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ec:	080046fd 	.word	0x080046fd
 80046f0:	080048d5 	.word	0x080048d5
 80046f4:	080047c1 	.word	0x080047c1
 80046f8:	0800484b 	.word	0x0800484b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80046fc:	7c3b      	ldrb	r3, [r7, #16]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	f040 80f5 	bne.w	80048ee <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8004704:	78bb      	ldrb	r3, [r7, #2]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d12d      	bne.n	8004766 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800470a:	8b3b      	ldrh	r3, [r7, #24]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d109      	bne.n	8004724 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8004710:	78fa      	ldrb	r2, [r7, #3]
 8004712:	6879      	ldr	r1, [r7, #4]
 8004714:	4613      	mov	r3, r2
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	1a9b      	subs	r3, r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	440b      	add	r3, r1
 800471e:	333d      	adds	r3, #61	@ 0x3d
 8004720:	2201      	movs	r2, #1
 8004722:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8004724:	78fa      	ldrb	r2, [r7, #3]
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	333d      	adds	r3, #61	@ 0x3d
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10a      	bne.n	8004750 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800473a:	78fa      	ldrb	r2, [r7, #3]
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	332a      	adds	r3, #42	@ 0x2a
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800474e:	e0ce      	b.n	80048ee <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004750:	78fa      	ldrb	r2, [r7, #3]
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	332a      	adds	r3, #42	@ 0x2a
 8004760:	2202      	movs	r2, #2
 8004762:	701a      	strb	r2, [r3, #0]
      break;
 8004764:	e0c3      	b.n	80048ee <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8004766:	78fa      	ldrb	r2, [r7, #3]
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	4613      	mov	r3, r2
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	331a      	adds	r3, #26
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2b01      	cmp	r3, #1
 800477a:	f040 80b8 	bne.w	80048ee <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	333c      	adds	r3, #60	@ 0x3c
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10a      	bne.n	80047aa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	332a      	adds	r3, #42	@ 0x2a
 80047a4:	2200      	movs	r2, #0
 80047a6:	701a      	strb	r2, [r3, #0]
      break;
 80047a8:	e0a1      	b.n	80048ee <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80047aa:	78fa      	ldrb	r2, [r7, #3]
 80047ac:	6879      	ldr	r1, [r7, #4]
 80047ae:	4613      	mov	r3, r2
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	1a9b      	subs	r3, r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	440b      	add	r3, r1
 80047b8:	332a      	adds	r3, #42	@ 0x2a
 80047ba:	2202      	movs	r2, #2
 80047bc:	701a      	strb	r2, [r3, #0]
      break;
 80047be:	e096      	b.n	80048ee <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80047c0:	78bb      	ldrb	r3, [r7, #2]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d120      	bne.n	8004808 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80047c6:	78fa      	ldrb	r2, [r7, #3]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	4613      	mov	r3, r2
 80047cc:	011b      	lsls	r3, r3, #4
 80047ce:	1a9b      	subs	r3, r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	440b      	add	r3, r1
 80047d4:	333d      	adds	r3, #61	@ 0x3d
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10a      	bne.n	80047f2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80047dc:	78fa      	ldrb	r2, [r7, #3]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	4613      	mov	r3, r2
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	1a9b      	subs	r3, r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	440b      	add	r3, r1
 80047ea:	332a      	adds	r3, #42	@ 0x2a
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80047f0:	e07e      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80047f2:	78fa      	ldrb	r2, [r7, #3]
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	4613      	mov	r3, r2
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	1a9b      	subs	r3, r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	440b      	add	r3, r1
 8004800:	332a      	adds	r3, #42	@ 0x2a
 8004802:	2202      	movs	r2, #2
 8004804:	701a      	strb	r2, [r3, #0]
      break;
 8004806:	e073      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004808:	78fa      	ldrb	r2, [r7, #3]
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	333c      	adds	r3, #60	@ 0x3c
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10a      	bne.n	8004834 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800481e:	78fa      	ldrb	r2, [r7, #3]
 8004820:	6879      	ldr	r1, [r7, #4]
 8004822:	4613      	mov	r3, r2
 8004824:	011b      	lsls	r3, r3, #4
 8004826:	1a9b      	subs	r3, r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	440b      	add	r3, r1
 800482c:	332a      	adds	r3, #42	@ 0x2a
 800482e:	2200      	movs	r2, #0
 8004830:	701a      	strb	r2, [r3, #0]
      break;
 8004832:	e05d      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	6879      	ldr	r1, [r7, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	440b      	add	r3, r1
 8004842:	332a      	adds	r3, #42	@ 0x2a
 8004844:	2202      	movs	r2, #2
 8004846:	701a      	strb	r2, [r3, #0]
      break;
 8004848:	e052      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800484a:	78bb      	ldrb	r3, [r7, #2]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d120      	bne.n	8004892 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	333d      	adds	r3, #61	@ 0x3d
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10a      	bne.n	800487c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	332a      	adds	r3, #42	@ 0x2a
 8004876:	2200      	movs	r2, #0
 8004878:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800487a:	e039      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800487c:	78fa      	ldrb	r2, [r7, #3]
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	4613      	mov	r3, r2
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	1a9b      	subs	r3, r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	332a      	adds	r3, #42	@ 0x2a
 800488c:	2202      	movs	r2, #2
 800488e:	701a      	strb	r2, [r3, #0]
      break;
 8004890:	e02e      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004892:	78fa      	ldrb	r2, [r7, #3]
 8004894:	6879      	ldr	r1, [r7, #4]
 8004896:	4613      	mov	r3, r2
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	1a9b      	subs	r3, r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	440b      	add	r3, r1
 80048a0:	333c      	adds	r3, #60	@ 0x3c
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80048a8:	78fa      	ldrb	r2, [r7, #3]
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	4613      	mov	r3, r2
 80048ae:	011b      	lsls	r3, r3, #4
 80048b0:	1a9b      	subs	r3, r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	440b      	add	r3, r1
 80048b6:	332a      	adds	r3, #42	@ 0x2a
 80048b8:	2200      	movs	r2, #0
 80048ba:	701a      	strb	r2, [r3, #0]
      break;
 80048bc:	e018      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80048be:	78fa      	ldrb	r2, [r7, #3]
 80048c0:	6879      	ldr	r1, [r7, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	011b      	lsls	r3, r3, #4
 80048c6:	1a9b      	subs	r3, r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	440b      	add	r3, r1
 80048cc:	332a      	adds	r3, #42	@ 0x2a
 80048ce:	2202      	movs	r2, #2
 80048d0:	701a      	strb	r2, [r3, #0]
      break;
 80048d2:	e00d      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	4613      	mov	r3, r2
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	440b      	add	r3, r1
 80048e2:	332a      	adds	r3, #42	@ 0x2a
 80048e4:	2200      	movs	r2, #0
 80048e6:	701a      	strb	r2, [r3, #0]
      break;
 80048e8:	e002      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80048ea:	bf00      	nop
 80048ec:	e000      	b.n	80048f0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80048ee:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80048f0:	78fa      	ldrb	r2, [r7, #3]
 80048f2:	6879      	ldr	r1, [r7, #4]
 80048f4:	4613      	mov	r3, r2
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	440b      	add	r3, r1
 80048fe:	332c      	adds	r3, #44	@ 0x2c
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004904:	78fa      	ldrb	r2, [r7, #3]
 8004906:	8b39      	ldrh	r1, [r7, #24]
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	4613      	mov	r3, r2
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4403      	add	r3, r0
 8004914:	3334      	adds	r3, #52	@ 0x34
 8004916:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004918:	78fa      	ldrb	r2, [r7, #3]
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	4613      	mov	r3, r2
 800491e:	011b      	lsls	r3, r3, #4
 8004920:	1a9b      	subs	r3, r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	334c      	adds	r3, #76	@ 0x4c
 8004928:	2200      	movs	r2, #0
 800492a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800492c:	78fa      	ldrb	r2, [r7, #3]
 800492e:	6879      	ldr	r1, [r7, #4]
 8004930:	4613      	mov	r3, r2
 8004932:	011b      	lsls	r3, r3, #4
 8004934:	1a9b      	subs	r3, r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	440b      	add	r3, r1
 800493a:	3338      	adds	r3, #56	@ 0x38
 800493c:	2200      	movs	r2, #0
 800493e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004940:	78fa      	ldrb	r2, [r7, #3]
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	4613      	mov	r3, r2
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	3315      	adds	r3, #21
 8004950:	78fa      	ldrb	r2, [r7, #3]
 8004952:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	334d      	adds	r3, #77	@ 0x4d
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6818      	ldr	r0, [r3, #0]
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	4613      	mov	r3, r2
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	3310      	adds	r3, #16
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	4413      	add	r3, r2
 800497c:	1d19      	adds	r1, r3, #4
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	799b      	ldrb	r3, [r3, #6]
 8004982:	461a      	mov	r2, r3
 8004984:	f005 ff4a 	bl	800a81c <USB_HC_StartXfer>
 8004988:	4603      	mov	r3, r0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop

08004994 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f005 fc3e 	bl	800a22c <USB_GetMode>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	f040 80fb 	bne.w	8004bae <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f005 fc01 	bl	800a1c4 <USB_ReadInterrupts>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80f1 	beq.w	8004bac <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f005 fbf8 	bl	800a1c4 <USB_ReadInterrupts>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049de:	d104      	bne.n	80049ea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80049e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f005 fbe8 	bl	800a1c4 <USB_ReadInterrupts>
 80049f4:	4603      	mov	r3, r0
 80049f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049fe:	d104      	bne.n	8004a0a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004a08:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f005 fbd8 	bl	800a1c4 <USB_ReadInterrupts>
 8004a14:	4603      	mov	r3, r0
 8004a16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a1e:	d104      	bne.n	8004a2a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004a28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f005 fbc8 	bl	800a1c4 <USB_ReadInterrupts>
 8004a34:	4603      	mov	r3, r0
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d103      	bne.n	8004a46 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2202      	movs	r2, #2
 8004a44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f005 fbba 	bl	800a1c4 <USB_ReadInterrupts>
 8004a50:	4603      	mov	r3, r0
 8004a52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a5a:	d120      	bne.n	8004a9e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004a64:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d113      	bne.n	8004a9e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004a76:	2110      	movs	r1, #16
 8004a78:	6938      	ldr	r0, [r7, #16]
 8004a7a:	f005 faad 	bl	8009fd8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004a7e:	6938      	ldr	r0, [r7, #16]
 8004a80:	f005 fadc 	bl	800a03c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	7a5b      	ldrb	r3, [r3, #9]
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d105      	bne.n	8004a98 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2101      	movs	r1, #1
 8004a92:	4618      	mov	r0, r3
 8004a94:	f005 fcce 	bl	800a434 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f008 fddd 	bl	800d658 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f005 fb8e 	bl	800a1c4 <USB_ReadInterrupts>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ab2:	d102      	bne.n	8004aba <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f001 fd33 	bl	8006520 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f005 fb80 	bl	800a1c4 <USB_ReadInterrupts>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d106      	bne.n	8004adc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f008 fda6 	bl	800d620 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2208      	movs	r2, #8
 8004ada:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f005 fb6f 	bl	800a1c4 <USB_ReadInterrupts>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004af0:	d139      	bne.n	8004b66 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f006 f90a 	bl	800ad10 <USB_HC_ReadInterrupt>
 8004afc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004afe:	2300      	movs	r3, #0
 8004b00:	617b      	str	r3, [r7, #20]
 8004b02:	e025      	b.n	8004b50 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d018      	beq.n	8004b4a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b2e:	d106      	bne.n	8004b3e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	4619      	mov	r1, r3
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f905 	bl	8004d46 <HCD_HC_IN_IRQHandler>
 8004b3c:	e005      	b.n	8004b4a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	4619      	mov	r1, r3
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 ff67 	bl	8005a18 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	795b      	ldrb	r3, [r3, #5]
 8004b54:	461a      	mov	r2, r3
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d3d3      	bcc.n	8004b04 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004b64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f005 fb2a 	bl	800a1c4 <USB_ReadInterrupts>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f003 0310 	and.w	r3, r3, #16
 8004b76:	2b10      	cmp	r3, #16
 8004b78:	d101      	bne.n	8004b7e <HAL_HCD_IRQHandler+0x1ea>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <HAL_HCD_IRQHandler+0x1ec>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d014      	beq.n	8004bae <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	699a      	ldr	r2, [r3, #24]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0210 	bic.w	r2, r2, #16
 8004b92:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f001 fbe4 	bl	8006362 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	699a      	ldr	r2, [r3, #24]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f042 0210 	orr.w	r2, r2, #16
 8004ba8:	619a      	str	r2, [r3, #24]
 8004baa:	e000      	b.n	8004bae <HAL_HCD_IRQHandler+0x21a>
      return;
 8004bac:	bf00      	nop
    }
  }
}
 8004bae:	3718      	adds	r7, #24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d101      	bne.n	8004bca <HAL_HCD_Start+0x16>
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	e013      	b.n	8004bf2 <HAL_HCD_Start+0x3e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f005 fc92 	bl	800a502 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f005 f98a 	bl	8009efc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_HCD_Stop+0x16>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e00d      	b.n	8004c2c <HAL_HCD_Stop+0x32>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f006 f9e5 	bl	800afec <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f005 fc34 	bl	800a4ae <USB_ResetPort>
 8004c46:	4603      	mov	r3, r0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	334c      	adds	r3, #76	@ 0x4c
 8004c6c:	781b      	ldrb	r3, [r3, #0]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	460b      	mov	r3, r1
 8004c84:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	6879      	ldr	r1, [r7, #4]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	3338      	adds	r3, #56	@ 0x38
 8004c96:	681b      	ldr	r3, [r3, #0]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f005 fc76 	bl	800a5a2 <USB_GetCurrentFrame>
 8004cb6:	4603      	mov	r3, r0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f005 fc51 	bl	800a574 <USB_GetHostSpeed>
 8004cd2:	4603      	mov	r3, r0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8004ce8:	78fa      	ldrb	r2, [r7, #3]
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	4613      	mov	r3, r2
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	1a9b      	subs	r3, r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	440b      	add	r3, r1
 8004cf6:	331a      	adds	r3, #26
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004cfc:	78fa      	ldrb	r2, [r7, #3]
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	1a9b      	subs	r3, r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	440b      	add	r3, r1
 8004d0a:	331b      	adds	r3, #27
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004d10:	78fa      	ldrb	r2, [r7, #3]
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	1a9b      	subs	r3, r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	3325      	adds	r3, #37	@ 0x25
 8004d20:	2200      	movs	r2, #0
 8004d22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004d24:	78fa      	ldrb	r2, [r7, #3]
 8004d26:	6879      	ldr	r1, [r7, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	011b      	lsls	r3, r3, #4
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	3324      	adds	r3, #36	@ 0x24
 8004d34:	2200      	movs	r2, #0
 8004d36:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b086      	sub	sp, #24
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
 8004d4e:	460b      	mov	r3, r1
 8004d50:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	4611      	mov	r1, r2
 8004d64:	4618      	mov	r0, r3
 8004d66:	f005 fa40 	bl	800a1ea <USB_ReadChInterrupts>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d11a      	bne.n	8004daa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004d74:	78fb      	ldrb	r3, [r7, #3]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d80:	461a      	mov	r2, r3
 8004d82:	2304      	movs	r3, #4
 8004d84:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004d86:	78fa      	ldrb	r2, [r7, #3]
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	011b      	lsls	r3, r3, #4
 8004d8e:	1a9b      	subs	r3, r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	440b      	add	r3, r1
 8004d94:	334d      	adds	r3, #77	@ 0x4d
 8004d96:	2207      	movs	r2, #7
 8004d98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	78fa      	ldrb	r2, [r7, #3]
 8004da0:	4611      	mov	r1, r2
 8004da2:	4618      	mov	r0, r3
 8004da4:	f005 ffc5 	bl	800ad32 <USB_HC_Halt>
 8004da8:	e09e      	b.n	8004ee8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	78fa      	ldrb	r2, [r7, #3]
 8004db0:	4611      	mov	r1, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f005 fa19 	bl	800a1ea <USB_ReadChInterrupts>
 8004db8:	4603      	mov	r3, r0
 8004dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dc2:	d11b      	bne.n	8004dfc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dd6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004dd8:	78fa      	ldrb	r2, [r7, #3]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	011b      	lsls	r3, r3, #4
 8004de0:	1a9b      	subs	r3, r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	334d      	adds	r3, #77	@ 0x4d
 8004de8:	2208      	movs	r2, #8
 8004dea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	78fa      	ldrb	r2, [r7, #3]
 8004df2:	4611      	mov	r1, r2
 8004df4:	4618      	mov	r0, r3
 8004df6:	f005 ff9c 	bl	800ad32 <USB_HC_Halt>
 8004dfa:	e075      	b.n	8004ee8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	78fa      	ldrb	r2, [r7, #3]
 8004e02:	4611      	mov	r1, r2
 8004e04:	4618      	mov	r0, r3
 8004e06:	f005 f9f0 	bl	800a1ea <USB_ReadChInterrupts>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d11a      	bne.n	8004e4a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e20:	461a      	mov	r2, r3
 8004e22:	2308      	movs	r3, #8
 8004e24:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004e26:	78fa      	ldrb	r2, [r7, #3]
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	011b      	lsls	r3, r3, #4
 8004e2e:	1a9b      	subs	r3, r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	440b      	add	r3, r1
 8004e34:	334d      	adds	r3, #77	@ 0x4d
 8004e36:	2206      	movs	r2, #6
 8004e38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	78fa      	ldrb	r2, [r7, #3]
 8004e40:	4611      	mov	r1, r2
 8004e42:	4618      	mov	r0, r3
 8004e44:	f005 ff75 	bl	800ad32 <USB_HC_Halt>
 8004e48:	e04e      	b.n	8004ee8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	78fa      	ldrb	r2, [r7, #3]
 8004e50:	4611      	mov	r1, r2
 8004e52:	4618      	mov	r0, r3
 8004e54:	f005 f9c9 	bl	800a1ea <USB_ReadChInterrupts>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e62:	d11b      	bne.n	8004e9c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e70:	461a      	mov	r2, r3
 8004e72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e76:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004e78:	78fa      	ldrb	r2, [r7, #3]
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	334d      	adds	r3, #77	@ 0x4d
 8004e88:	2209      	movs	r2, #9
 8004e8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	4611      	mov	r1, r2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f005 ff4c 	bl	800ad32 <USB_HC_Halt>
 8004e9a:	e025      	b.n	8004ee8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	4611      	mov	r1, r2
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f005 f9a0 	bl	800a1ea <USB_ReadChInterrupts>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb0:	2b80      	cmp	r3, #128	@ 0x80
 8004eb2:	d119      	bne.n	8004ee8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	2380      	movs	r3, #128	@ 0x80
 8004ec4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004ec6:	78fa      	ldrb	r2, [r7, #3]
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	011b      	lsls	r3, r3, #4
 8004ece:	1a9b      	subs	r3, r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	440b      	add	r3, r1
 8004ed4:	334d      	adds	r3, #77	@ 0x4d
 8004ed6:	2207      	movs	r2, #7
 8004ed8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	78fa      	ldrb	r2, [r7, #3]
 8004ee0:	4611      	mov	r1, r2
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f005 ff25 	bl	800ad32 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	78fa      	ldrb	r2, [r7, #3]
 8004eee:	4611      	mov	r1, r2
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f005 f97a 	bl	800a1ea <USB_ReadChInterrupts>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f00:	d112      	bne.n	8004f28 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	78fa      	ldrb	r2, [r7, #3]
 8004f08:	4611      	mov	r1, r2
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f005 ff11 	bl	800ad32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f22:	6093      	str	r3, [r2, #8]
 8004f24:	f000 bd75 	b.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	78fa      	ldrb	r2, [r7, #3]
 8004f2e:	4611      	mov	r1, r2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f005 f95a 	bl	800a1ea <USB_ReadChInterrupts>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f003 0301 	and.w	r3, r3, #1
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	f040 8128 	bne.w	8005192 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004f42:	78fb      	ldrb	r3, [r7, #3]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f4e:	461a      	mov	r2, r3
 8004f50:	2320      	movs	r3, #32
 8004f52:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004f54:	78fa      	ldrb	r2, [r7, #3]
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	1a9b      	subs	r3, r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	440b      	add	r3, r1
 8004f62:	331b      	adds	r3, #27
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d119      	bne.n	8004f9e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004f6a:	78fa      	ldrb	r2, [r7, #3]
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	440b      	add	r3, r1
 8004f78:	331b      	adds	r3, #27
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f7e:	78fb      	ldrb	r3, [r7, #3]
 8004f80:	015a      	lsls	r2, r3, #5
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	4413      	add	r3, r2
 8004f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	78fa      	ldrb	r2, [r7, #3]
 8004f8e:	0151      	lsls	r1, r2, #5
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	440a      	add	r2, r1
 8004f94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f9c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	799b      	ldrb	r3, [r3, #6]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d01b      	beq.n	8004fde <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004fa6:	78fa      	ldrb	r2, [r7, #3]
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	4613      	mov	r3, r2
 8004fac:	011b      	lsls	r3, r3, #4
 8004fae:	1a9b      	subs	r3, r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	3330      	adds	r3, #48	@ 0x30
 8004fb6:	6819      	ldr	r1, [r3, #0]
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fca:	78fa      	ldrb	r2, [r7, #3]
 8004fcc:	1ac9      	subs	r1, r1, r3
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4403      	add	r3, r0
 8004fda:	3338      	adds	r3, #56	@ 0x38
 8004fdc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	6879      	ldr	r1, [r7, #4]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	011b      	lsls	r3, r3, #4
 8004fe6:	1a9b      	subs	r3, r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	440b      	add	r3, r1
 8004fec:	334d      	adds	r3, #77	@ 0x4d
 8004fee:	2201      	movs	r2, #1
 8004ff0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004ff2:	78fa      	ldrb	r2, [r7, #3]
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	3344      	adds	r3, #68	@ 0x44
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005006:	78fb      	ldrb	r3, [r7, #3]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	4413      	add	r3, r2
 800500e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005012:	461a      	mov	r2, r3
 8005014:	2301      	movs	r3, #1
 8005016:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005018:	78fa      	ldrb	r2, [r7, #3]
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	3326      	adds	r3, #38	@ 0x26
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	440b      	add	r3, r1
 800503c:	3326      	adds	r3, #38	@ 0x26
 800503e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005040:	2b02      	cmp	r3, #2
 8005042:	d110      	bne.n	8005066 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	78fa      	ldrb	r2, [r7, #3]
 800504a:	4611      	mov	r1, r2
 800504c:	4618      	mov	r0, r3
 800504e:	f005 fe70 	bl	800ad32 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005052:	78fb      	ldrb	r3, [r7, #3]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4413      	add	r3, r2
 800505a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800505e:	461a      	mov	r2, r3
 8005060:	2310      	movs	r3, #16
 8005062:	6093      	str	r3, [r2, #8]
 8005064:	e03d      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005066:	78fa      	ldrb	r2, [r7, #3]
 8005068:	6879      	ldr	r1, [r7, #4]
 800506a:	4613      	mov	r3, r2
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	1a9b      	subs	r3, r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	440b      	add	r3, r1
 8005074:	3326      	adds	r3, #38	@ 0x26
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d00a      	beq.n	8005092 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	4613      	mov	r3, r2
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	1a9b      	subs	r3, r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	3326      	adds	r3, #38	@ 0x26
 800508c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800508e:	2b01      	cmp	r3, #1
 8005090:	d127      	bne.n	80050e2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	4413      	add	r3, r2
 800509a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	78fa      	ldrb	r2, [r7, #3]
 80050a2:	0151      	lsls	r1, r2, #5
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	440a      	add	r2, r1
 80050a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050b0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80050b2:	78fa      	ldrb	r2, [r7, #3]
 80050b4:	6879      	ldr	r1, [r7, #4]
 80050b6:	4613      	mov	r3, r2
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	1a9b      	subs	r3, r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	334c      	adds	r3, #76	@ 0x4c
 80050c2:	2201      	movs	r2, #1
 80050c4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	334c      	adds	r3, #76	@ 0x4c
 80050d6:	781a      	ldrb	r2, [r3, #0]
 80050d8:	78fb      	ldrb	r3, [r7, #3]
 80050da:	4619      	mov	r1, r3
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f008 fac9 	bl	800d674 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	799b      	ldrb	r3, [r3, #6]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d13b      	bne.n	8005162 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80050ea:	78fa      	ldrb	r2, [r7, #3]
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4613      	mov	r3, r2
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	3338      	adds	r3, #56	@ 0x38
 80050fa:	6819      	ldr	r1, [r3, #0]
 80050fc:	78fa      	ldrb	r2, [r7, #3]
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	4613      	mov	r3, r2
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4403      	add	r3, r0
 800510a:	3328      	adds	r3, #40	@ 0x28
 800510c:	881b      	ldrh	r3, [r3, #0]
 800510e:	440b      	add	r3, r1
 8005110:	1e59      	subs	r1, r3, #1
 8005112:	78fa      	ldrb	r2, [r7, #3]
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	4613      	mov	r3, r2
 8005118:	011b      	lsls	r3, r3, #4
 800511a:	1a9b      	subs	r3, r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4403      	add	r3, r0
 8005120:	3328      	adds	r3, #40	@ 0x28
 8005122:	881b      	ldrh	r3, [r3, #0]
 8005124:	fbb1 f3f3 	udiv	r3, r1, r3
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 8470 	beq.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005132:	78fa      	ldrb	r2, [r7, #3]
 8005134:	6879      	ldr	r1, [r7, #4]
 8005136:	4613      	mov	r3, r2
 8005138:	011b      	lsls	r3, r3, #4
 800513a:	1a9b      	subs	r3, r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	440b      	add	r3, r1
 8005140:	333c      	adds	r3, #60	@ 0x3c
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	78fa      	ldrb	r2, [r7, #3]
 8005146:	f083 0301 	eor.w	r3, r3, #1
 800514a:	b2d8      	uxtb	r0, r3
 800514c:	6879      	ldr	r1, [r7, #4]
 800514e:	4613      	mov	r3, r2
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	1a9b      	subs	r3, r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	333c      	adds	r3, #60	@ 0x3c
 800515a:	4602      	mov	r2, r0
 800515c:	701a      	strb	r2, [r3, #0]
 800515e:	f000 bc58 	b.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005162:	78fa      	ldrb	r2, [r7, #3]
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	1a9b      	subs	r3, r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	440b      	add	r3, r1
 8005170:	333c      	adds	r3, #60	@ 0x3c
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	78fa      	ldrb	r2, [r7, #3]
 8005176:	f083 0301 	eor.w	r3, r3, #1
 800517a:	b2d8      	uxtb	r0, r3
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	333c      	adds	r3, #60	@ 0x3c
 800518a:	4602      	mov	r2, r0
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	f000 bc40 	b.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	78fa      	ldrb	r2, [r7, #3]
 8005198:	4611      	mov	r1, r2
 800519a:	4618      	mov	r0, r3
 800519c:	f005 f825 	bl	800a1ea <USB_ReadChInterrupts>
 80051a0:	4603      	mov	r3, r0
 80051a2:	f003 0320 	and.w	r3, r3, #32
 80051a6:	2b20      	cmp	r3, #32
 80051a8:	d131      	bne.n	800520e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80051aa:	78fb      	ldrb	r3, [r7, #3]
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051b6:	461a      	mov	r2, r3
 80051b8:	2320      	movs	r3, #32
 80051ba:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80051bc:	78fa      	ldrb	r2, [r7, #3]
 80051be:	6879      	ldr	r1, [r7, #4]
 80051c0:	4613      	mov	r3, r2
 80051c2:	011b      	lsls	r3, r3, #4
 80051c4:	1a9b      	subs	r3, r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	440b      	add	r3, r1
 80051ca:	331a      	adds	r3, #26
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	f040 841f 	bne.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80051d4:	78fa      	ldrb	r2, [r7, #3]
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	4613      	mov	r3, r2
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	1a9b      	subs	r3, r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	331b      	adds	r3, #27
 80051e4:	2201      	movs	r2, #1
 80051e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80051e8:	78fa      	ldrb	r2, [r7, #3]
 80051ea:	6879      	ldr	r1, [r7, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	1a9b      	subs	r3, r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	440b      	add	r3, r1
 80051f6:	334d      	adds	r3, #77	@ 0x4d
 80051f8:	2203      	movs	r2, #3
 80051fa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	78fa      	ldrb	r2, [r7, #3]
 8005202:	4611      	mov	r1, r2
 8005204:	4618      	mov	r0, r3
 8005206:	f005 fd94 	bl	800ad32 <USB_HC_Halt>
 800520a:	f000 bc02 	b.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	78fa      	ldrb	r2, [r7, #3]
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f004 ffe7 	bl	800a1ea <USB_ReadChInterrupts>
 800521c:	4603      	mov	r3, r0
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b02      	cmp	r3, #2
 8005224:	f040 8305 	bne.w	8005832 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005228:	78fb      	ldrb	r3, [r7, #3]
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	4413      	add	r3, r2
 8005230:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005234:	461a      	mov	r2, r3
 8005236:	2302      	movs	r3, #2
 8005238:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	4613      	mov	r3, r2
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	440b      	add	r3, r1
 8005248:	334d      	adds	r3, #77	@ 0x4d
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d114      	bne.n	800527a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005250:	78fa      	ldrb	r2, [r7, #3]
 8005252:	6879      	ldr	r1, [r7, #4]
 8005254:	4613      	mov	r3, r2
 8005256:	011b      	lsls	r3, r3, #4
 8005258:	1a9b      	subs	r3, r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	440b      	add	r3, r1
 800525e:	334d      	adds	r3, #77	@ 0x4d
 8005260:	2202      	movs	r2, #2
 8005262:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005264:	78fa      	ldrb	r2, [r7, #3]
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	4613      	mov	r3, r2
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	1a9b      	subs	r3, r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	440b      	add	r3, r1
 8005272:	334c      	adds	r3, #76	@ 0x4c
 8005274:	2201      	movs	r2, #1
 8005276:	701a      	strb	r2, [r3, #0]
 8005278:	e2cc      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800527a:	78fa      	ldrb	r2, [r7, #3]
 800527c:	6879      	ldr	r1, [r7, #4]
 800527e:	4613      	mov	r3, r2
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	1a9b      	subs	r3, r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	440b      	add	r3, r1
 8005288:	334d      	adds	r3, #77	@ 0x4d
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b06      	cmp	r3, #6
 800528e:	d114      	bne.n	80052ba <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005290:	78fa      	ldrb	r2, [r7, #3]
 8005292:	6879      	ldr	r1, [r7, #4]
 8005294:	4613      	mov	r3, r2
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	1a9b      	subs	r3, r3, r2
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	440b      	add	r3, r1
 800529e:	334d      	adds	r3, #77	@ 0x4d
 80052a0:	2202      	movs	r2, #2
 80052a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80052a4:	78fa      	ldrb	r2, [r7, #3]
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	4613      	mov	r3, r2
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	1a9b      	subs	r3, r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	440b      	add	r3, r1
 80052b2:	334c      	adds	r3, #76	@ 0x4c
 80052b4:	2205      	movs	r2, #5
 80052b6:	701a      	strb	r2, [r3, #0]
 80052b8:	e2ac      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80052ba:	78fa      	ldrb	r2, [r7, #3]
 80052bc:	6879      	ldr	r1, [r7, #4]
 80052be:	4613      	mov	r3, r2
 80052c0:	011b      	lsls	r3, r3, #4
 80052c2:	1a9b      	subs	r3, r3, r2
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	440b      	add	r3, r1
 80052c8:	334d      	adds	r3, #77	@ 0x4d
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	2b07      	cmp	r3, #7
 80052ce:	d00b      	beq.n	80052e8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80052d0:	78fa      	ldrb	r2, [r7, #3]
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	4613      	mov	r3, r2
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	1a9b      	subs	r3, r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	440b      	add	r3, r1
 80052de:	334d      	adds	r3, #77	@ 0x4d
 80052e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80052e2:	2b09      	cmp	r3, #9
 80052e4:	f040 80a6 	bne.w	8005434 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80052e8:	78fa      	ldrb	r2, [r7, #3]
 80052ea:	6879      	ldr	r1, [r7, #4]
 80052ec:	4613      	mov	r3, r2
 80052ee:	011b      	lsls	r3, r3, #4
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	440b      	add	r3, r1
 80052f6:	334d      	adds	r3, #77	@ 0x4d
 80052f8:	2202      	movs	r2, #2
 80052fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80052fc:	78fa      	ldrb	r2, [r7, #3]
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	4613      	mov	r3, r2
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	3344      	adds	r3, #68	@ 0x44
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	1c59      	adds	r1, r3, #1
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	4613      	mov	r3, r2
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	1a9b      	subs	r3, r3, r2
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	4403      	add	r3, r0
 800531c:	3344      	adds	r3, #68	@ 0x44
 800531e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005320:	78fa      	ldrb	r2, [r7, #3]
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	4613      	mov	r3, r2
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	1a9b      	subs	r3, r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	440b      	add	r3, r1
 800532e:	3344      	adds	r3, #68	@ 0x44
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2b02      	cmp	r3, #2
 8005334:	d943      	bls.n	80053be <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005336:	78fa      	ldrb	r2, [r7, #3]
 8005338:	6879      	ldr	r1, [r7, #4]
 800533a:	4613      	mov	r3, r2
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	440b      	add	r3, r1
 8005344:	3344      	adds	r3, #68	@ 0x44
 8005346:	2200      	movs	r2, #0
 8005348:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800534a:	78fa      	ldrb	r2, [r7, #3]
 800534c:	6879      	ldr	r1, [r7, #4]
 800534e:	4613      	mov	r3, r2
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	440b      	add	r3, r1
 8005358:	331a      	adds	r3, #26
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d123      	bne.n	80053a8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8005360:	78fa      	ldrb	r2, [r7, #3]
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	440b      	add	r3, r1
 800536e:	331b      	adds	r3, #27
 8005370:	2200      	movs	r2, #0
 8005372:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8005374:	78fa      	ldrb	r2, [r7, #3]
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	1a9b      	subs	r3, r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	331c      	adds	r3, #28
 8005384:	2200      	movs	r2, #0
 8005386:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005388:	78fb      	ldrb	r3, [r7, #3]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	4413      	add	r3, r2
 8005390:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	78fa      	ldrb	r2, [r7, #3]
 8005398:	0151      	lsls	r1, r2, #5
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	440a      	add	r2, r1
 800539e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80053a8:	78fa      	ldrb	r2, [r7, #3]
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	4613      	mov	r3, r2
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	1a9b      	subs	r3, r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	440b      	add	r3, r1
 80053b6:	334c      	adds	r3, #76	@ 0x4c
 80053b8:	2204      	movs	r2, #4
 80053ba:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80053bc:	e229      	b.n	8005812 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80053be:	78fa      	ldrb	r2, [r7, #3]
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	1a9b      	subs	r3, r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	440b      	add	r3, r1
 80053cc:	334c      	adds	r3, #76	@ 0x4c
 80053ce:	2202      	movs	r2, #2
 80053d0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80053d2:	78fa      	ldrb	r2, [r7, #3]
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	4613      	mov	r3, r2
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	1a9b      	subs	r3, r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	440b      	add	r3, r1
 80053e0:	3326      	adds	r3, #38	@ 0x26
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00b      	beq.n	8005400 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80053e8:	78fa      	ldrb	r2, [r7, #3]
 80053ea:	6879      	ldr	r1, [r7, #4]
 80053ec:	4613      	mov	r3, r2
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	3326      	adds	r3, #38	@ 0x26
 80053f8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	f040 8209 	bne.w	8005812 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4413      	add	r3, r2
 8005408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005416:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800541e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005420:	78fb      	ldrb	r3, [r7, #3]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4413      	add	r3, r2
 8005428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800542c:	461a      	mov	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005432:	e1ee      	b.n	8005812 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005434:	78fa      	ldrb	r2, [r7, #3]
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	4613      	mov	r3, r2
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	1a9b      	subs	r3, r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	440b      	add	r3, r1
 8005442:	334d      	adds	r3, #77	@ 0x4d
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	2b05      	cmp	r3, #5
 8005448:	f040 80c8 	bne.w	80055dc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800544c:	78fa      	ldrb	r2, [r7, #3]
 800544e:	6879      	ldr	r1, [r7, #4]
 8005450:	4613      	mov	r3, r2
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	440b      	add	r3, r1
 800545a:	334d      	adds	r3, #77	@ 0x4d
 800545c:	2202      	movs	r2, #2
 800545e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005460:	78fa      	ldrb	r2, [r7, #3]
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	4613      	mov	r3, r2
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	1a9b      	subs	r3, r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	440b      	add	r3, r1
 800546e:	331b      	adds	r3, #27
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b01      	cmp	r3, #1
 8005474:	f040 81ce 	bne.w	8005814 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005478:	78fa      	ldrb	r2, [r7, #3]
 800547a:	6879      	ldr	r1, [r7, #4]
 800547c:	4613      	mov	r3, r2
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	1a9b      	subs	r3, r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	440b      	add	r3, r1
 8005486:	3326      	adds	r3, #38	@ 0x26
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	2b03      	cmp	r3, #3
 800548c:	d16b      	bne.n	8005566 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800548e:	78fa      	ldrb	r2, [r7, #3]
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	1a9b      	subs	r3, r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	440b      	add	r3, r1
 800549c:	3348      	adds	r3, #72	@ 0x48
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	1c59      	adds	r1, r3, #1
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	4613      	mov	r3, r2
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4403      	add	r3, r0
 80054ae:	3348      	adds	r3, #72	@ 0x48
 80054b0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80054b2:	78fa      	ldrb	r2, [r7, #3]
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	440b      	add	r3, r1
 80054c0:	3348      	adds	r3, #72	@ 0x48
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d943      	bls.n	8005550 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80054c8:	78fa      	ldrb	r2, [r7, #3]
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	4613      	mov	r3, r2
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	1a9b      	subs	r3, r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	440b      	add	r3, r1
 80054d6:	3348      	adds	r3, #72	@ 0x48
 80054d8:	2200      	movs	r2, #0
 80054da:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80054dc:	78fa      	ldrb	r2, [r7, #3]
 80054de:	6879      	ldr	r1, [r7, #4]
 80054e0:	4613      	mov	r3, r2
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	440b      	add	r3, r1
 80054ea:	331b      	adds	r3, #27
 80054ec:	2200      	movs	r2, #0
 80054ee:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80054f0:	78fa      	ldrb	r2, [r7, #3]
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	4613      	mov	r3, r2
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	1a9b      	subs	r3, r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	3344      	adds	r3, #68	@ 0x44
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b02      	cmp	r3, #2
 8005504:	d809      	bhi.n	800551a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8005506:	78fa      	ldrb	r2, [r7, #3]
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	1a9b      	subs	r3, r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	440b      	add	r3, r1
 8005514:	331c      	adds	r3, #28
 8005516:	2201      	movs	r2, #1
 8005518:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4413      	add	r3, r2
 8005522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	78fa      	ldrb	r2, [r7, #3]
 800552a:	0151      	lsls	r1, r2, #5
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	440a      	add	r2, r1
 8005530:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005534:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005538:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800553a:	78fa      	ldrb	r2, [r7, #3]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	334c      	adds	r3, #76	@ 0x4c
 800554a:	2204      	movs	r2, #4
 800554c:	701a      	strb	r2, [r3, #0]
 800554e:	e014      	b.n	800557a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005550:	78fa      	ldrb	r2, [r7, #3]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	334c      	adds	r3, #76	@ 0x4c
 8005560:	2202      	movs	r2, #2
 8005562:	701a      	strb	r2, [r3, #0]
 8005564:	e009      	b.n	800557a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005566:	78fa      	ldrb	r2, [r7, #3]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	334c      	adds	r3, #76	@ 0x4c
 8005576:	2202      	movs	r2, #2
 8005578:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800557a:	78fa      	ldrb	r2, [r7, #3]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	011b      	lsls	r3, r3, #4
 8005582:	1a9b      	subs	r3, r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	3326      	adds	r3, #38	@ 0x26
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00b      	beq.n	80055a8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005590:	78fa      	ldrb	r2, [r7, #3]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	3326      	adds	r3, #38	@ 0x26
 80055a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	f040 8136 	bne.w	8005814 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80055a8:	78fb      	ldrb	r3, [r7, #3]
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80055be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	015a      	lsls	r2, r3, #5
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	4413      	add	r3, r2
 80055d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055d4:	461a      	mov	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6013      	str	r3, [r2, #0]
 80055da:	e11b      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80055dc:	78fa      	ldrb	r2, [r7, #3]
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	4613      	mov	r3, r2
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	440b      	add	r3, r1
 80055ea:	334d      	adds	r3, #77	@ 0x4d
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	f040 8081 	bne.w	80056f6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80055f4:	78fa      	ldrb	r2, [r7, #3]
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	4613      	mov	r3, r2
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	1a9b      	subs	r3, r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	440b      	add	r3, r1
 8005602:	334d      	adds	r3, #77	@ 0x4d
 8005604:	2202      	movs	r2, #2
 8005606:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005608:	78fa      	ldrb	r2, [r7, #3]
 800560a:	6879      	ldr	r1, [r7, #4]
 800560c:	4613      	mov	r3, r2
 800560e:	011b      	lsls	r3, r3, #4
 8005610:	1a9b      	subs	r3, r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	440b      	add	r3, r1
 8005616:	331b      	adds	r3, #27
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	2b01      	cmp	r3, #1
 800561c:	f040 80fa 	bne.w	8005814 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005620:	78fa      	ldrb	r2, [r7, #3]
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	4613      	mov	r3, r2
 8005626:	011b      	lsls	r3, r3, #4
 8005628:	1a9b      	subs	r3, r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	334c      	adds	r3, #76	@ 0x4c
 8005630:	2202      	movs	r2, #2
 8005632:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005634:	78fb      	ldrb	r3, [r7, #3]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	4413      	add	r3, r2
 800563c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	78fa      	ldrb	r2, [r7, #3]
 8005644:	0151      	lsls	r1, r2, #5
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	440a      	add	r2, r1
 800564a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800564e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005652:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005654:	78fb      	ldrb	r3, [r7, #3]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	4413      	add	r3, r2
 800565c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	78fa      	ldrb	r2, [r7, #3]
 8005664:	0151      	lsls	r1, r2, #5
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	440a      	add	r2, r1
 800566a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800566e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005672:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8005674:	78fb      	ldrb	r3, [r7, #3]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4413      	add	r3, r2
 800567c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	78fa      	ldrb	r2, [r7, #3]
 8005684:	0151      	lsls	r1, r2, #5
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	440a      	add	r2, r1
 800568a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800568e:	f023 0320 	bic.w	r3, r3, #32
 8005692:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005694:	78fa      	ldrb	r2, [r7, #3]
 8005696:	6879      	ldr	r1, [r7, #4]
 8005698:	4613      	mov	r3, r2
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	3326      	adds	r3, #38	@ 0x26
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00b      	beq.n	80056c2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80056aa:	78fa      	ldrb	r2, [r7, #3]
 80056ac:	6879      	ldr	r1, [r7, #4]
 80056ae:	4613      	mov	r3, r2
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	1a9b      	subs	r3, r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	440b      	add	r3, r1
 80056b8:	3326      	adds	r3, #38	@ 0x26
 80056ba:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80056bc:	2b02      	cmp	r3, #2
 80056be:	f040 80a9 	bne.w	8005814 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80056c2:	78fb      	ldrb	r3, [r7, #3]
 80056c4:	015a      	lsls	r2, r3, #5
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4413      	add	r3, r2
 80056ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056d8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80056e0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80056e2:	78fb      	ldrb	r3, [r7, #3]
 80056e4:	015a      	lsls	r2, r3, #5
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ee:	461a      	mov	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6013      	str	r3, [r2, #0]
 80056f4:	e08e      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80056f6:	78fa      	ldrb	r2, [r7, #3]
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	4613      	mov	r3, r2
 80056fc:	011b      	lsls	r3, r3, #4
 80056fe:	1a9b      	subs	r3, r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	440b      	add	r3, r1
 8005704:	334d      	adds	r3, #77	@ 0x4d
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	2b04      	cmp	r3, #4
 800570a:	d143      	bne.n	8005794 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800570c:	78fa      	ldrb	r2, [r7, #3]
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4613      	mov	r3, r2
 8005712:	011b      	lsls	r3, r3, #4
 8005714:	1a9b      	subs	r3, r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	440b      	add	r3, r1
 800571a:	334d      	adds	r3, #77	@ 0x4d
 800571c:	2202      	movs	r2, #2
 800571e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005720:	78fa      	ldrb	r2, [r7, #3]
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	4613      	mov	r3, r2
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	1a9b      	subs	r3, r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	334c      	adds	r3, #76	@ 0x4c
 8005730:	2202      	movs	r2, #2
 8005732:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005734:	78fa      	ldrb	r2, [r7, #3]
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	3326      	adds	r3, #38	@ 0x26
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800574a:	78fa      	ldrb	r2, [r7, #3]
 800574c:	6879      	ldr	r1, [r7, #4]
 800574e:	4613      	mov	r3, r2
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	1a9b      	subs	r3, r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	440b      	add	r3, r1
 8005758:	3326      	adds	r3, #38	@ 0x26
 800575a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800575c:	2b02      	cmp	r3, #2
 800575e:	d159      	bne.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005760:	78fb      	ldrb	r3, [r7, #3]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	4413      	add	r3, r2
 8005768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005776:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800577e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005780:	78fb      	ldrb	r3, [r7, #3]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800578c:	461a      	mov	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	e03f      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005794:	78fa      	ldrb	r2, [r7, #3]
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	4613      	mov	r3, r2
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	1a9b      	subs	r3, r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	440b      	add	r3, r1
 80057a2:	334d      	adds	r3, #77	@ 0x4d
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	2b08      	cmp	r3, #8
 80057a8:	d126      	bne.n	80057f8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80057aa:	78fa      	ldrb	r2, [r7, #3]
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	1a9b      	subs	r3, r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	440b      	add	r3, r1
 80057b8:	334d      	adds	r3, #77	@ 0x4d
 80057ba:	2202      	movs	r2, #2
 80057bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	3344      	adds	r3, #68	@ 0x44
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	1c59      	adds	r1, r3, #1
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	4613      	mov	r3, r2
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	1a9b      	subs	r3, r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4403      	add	r3, r0
 80057de:	3344      	adds	r3, #68	@ 0x44
 80057e0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80057e2:	78fa      	ldrb	r2, [r7, #3]
 80057e4:	6879      	ldr	r1, [r7, #4]
 80057e6:	4613      	mov	r3, r2
 80057e8:	011b      	lsls	r3, r3, #4
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	440b      	add	r3, r1
 80057f0:	334c      	adds	r3, #76	@ 0x4c
 80057f2:	2204      	movs	r2, #4
 80057f4:	701a      	strb	r2, [r3, #0]
 80057f6:	e00d      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80057f8:	78fa      	ldrb	r2, [r7, #3]
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	4613      	mov	r3, r2
 80057fe:	011b      	lsls	r3, r3, #4
 8005800:	1a9b      	subs	r3, r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	440b      	add	r3, r1
 8005806:	334d      	adds	r3, #77	@ 0x4d
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	2b02      	cmp	r3, #2
 800580c:	f000 8100 	beq.w	8005a10 <HCD_HC_IN_IRQHandler+0xcca>
 8005810:	e000      	b.n	8005814 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005812:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005814:	78fa      	ldrb	r2, [r7, #3]
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	011b      	lsls	r3, r3, #4
 800581c:	1a9b      	subs	r3, r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	440b      	add	r3, r1
 8005822:	334c      	adds	r3, #76	@ 0x4c
 8005824:	781a      	ldrb	r2, [r3, #0]
 8005826:	78fb      	ldrb	r3, [r7, #3]
 8005828:	4619      	mov	r1, r3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f007 ff22 	bl	800d674 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005830:	e0ef      	b.n	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	78fa      	ldrb	r2, [r7, #3]
 8005838:	4611      	mov	r1, r2
 800583a:	4618      	mov	r0, r3
 800583c:	f004 fcd5 	bl	800a1ea <USB_ReadChInterrupts>
 8005840:	4603      	mov	r3, r0
 8005842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005846:	2b40      	cmp	r3, #64	@ 0x40
 8005848:	d12f      	bne.n	80058aa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800584a:	78fb      	ldrb	r3, [r7, #3]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	4413      	add	r3, r2
 8005852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005856:	461a      	mov	r2, r3
 8005858:	2340      	movs	r3, #64	@ 0x40
 800585a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800585c:	78fa      	ldrb	r2, [r7, #3]
 800585e:	6879      	ldr	r1, [r7, #4]
 8005860:	4613      	mov	r3, r2
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	1a9b      	subs	r3, r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	334d      	adds	r3, #77	@ 0x4d
 800586c:	2205      	movs	r2, #5
 800586e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005870:	78fa      	ldrb	r2, [r7, #3]
 8005872:	6879      	ldr	r1, [r7, #4]
 8005874:	4613      	mov	r3, r2
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	1a9b      	subs	r3, r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	440b      	add	r3, r1
 800587e:	331a      	adds	r3, #26
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d109      	bne.n	800589a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005886:	78fa      	ldrb	r2, [r7, #3]
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	4613      	mov	r3, r2
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	1a9b      	subs	r3, r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	440b      	add	r3, r1
 8005894:	3344      	adds	r3, #68	@ 0x44
 8005896:	2200      	movs	r2, #0
 8005898:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	78fa      	ldrb	r2, [r7, #3]
 80058a0:	4611      	mov	r1, r2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f005 fa45 	bl	800ad32 <USB_HC_Halt>
 80058a8:	e0b3      	b.n	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	78fa      	ldrb	r2, [r7, #3]
 80058b0:	4611      	mov	r1, r2
 80058b2:	4618      	mov	r0, r3
 80058b4:	f004 fc99 	bl	800a1ea <USB_ReadChInterrupts>
 80058b8:	4603      	mov	r3, r0
 80058ba:	f003 0310 	and.w	r3, r3, #16
 80058be:	2b10      	cmp	r3, #16
 80058c0:	f040 80a7 	bne.w	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80058c4:	78fa      	ldrb	r2, [r7, #3]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	3326      	adds	r3, #38	@ 0x26
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d11b      	bne.n	8005912 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80058da:	78fa      	ldrb	r2, [r7, #3]
 80058dc:	6879      	ldr	r1, [r7, #4]
 80058de:	4613      	mov	r3, r2
 80058e0:	011b      	lsls	r3, r3, #4
 80058e2:	1a9b      	subs	r3, r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	440b      	add	r3, r1
 80058e8:	3344      	adds	r3, #68	@ 0x44
 80058ea:	2200      	movs	r2, #0
 80058ec:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	440b      	add	r3, r1
 80058fc:	334d      	adds	r3, #77	@ 0x4d
 80058fe:	2204      	movs	r2, #4
 8005900:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	78fa      	ldrb	r2, [r7, #3]
 8005908:	4611      	mov	r1, r2
 800590a:	4618      	mov	r0, r3
 800590c:	f005 fa11 	bl	800ad32 <USB_HC_Halt>
 8005910:	e03f      	b.n	8005992 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005912:	78fa      	ldrb	r2, [r7, #3]
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	1a9b      	subs	r3, r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	3326      	adds	r3, #38	@ 0x26
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00a      	beq.n	800593e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	6879      	ldr	r1, [r7, #4]
 800592c:	4613      	mov	r3, r2
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	1a9b      	subs	r3, r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	440b      	add	r3, r1
 8005936:	3326      	adds	r3, #38	@ 0x26
 8005938:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800593a:	2b02      	cmp	r3, #2
 800593c:	d129      	bne.n	8005992 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800593e:	78fa      	ldrb	r2, [r7, #3]
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	1a9b      	subs	r3, r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	3344      	adds	r3, #68	@ 0x44
 800594e:	2200      	movs	r2, #0
 8005950:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	799b      	ldrb	r3, [r3, #6]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00a      	beq.n	8005970 <HCD_HC_IN_IRQHandler+0xc2a>
 800595a:	78fa      	ldrb	r2, [r7, #3]
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	4613      	mov	r3, r2
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	1a9b      	subs	r3, r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	440b      	add	r3, r1
 8005968:	331b      	adds	r3, #27
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d110      	bne.n	8005992 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005970:	78fa      	ldrb	r2, [r7, #3]
 8005972:	6879      	ldr	r1, [r7, #4]
 8005974:	4613      	mov	r3, r2
 8005976:	011b      	lsls	r3, r3, #4
 8005978:	1a9b      	subs	r3, r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	440b      	add	r3, r1
 800597e:	334d      	adds	r3, #77	@ 0x4d
 8005980:	2204      	movs	r2, #4
 8005982:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	78fa      	ldrb	r2, [r7, #3]
 800598a:	4611      	mov	r1, r2
 800598c:	4618      	mov	r0, r3
 800598e:	f005 f9d0 	bl	800ad32 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005992:	78fa      	ldrb	r2, [r7, #3]
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	4613      	mov	r3, r2
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	1a9b      	subs	r3, r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	440b      	add	r3, r1
 80059a0:	331b      	adds	r3, #27
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d129      	bne.n	80059fc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	4613      	mov	r3, r2
 80059ae:	011b      	lsls	r3, r3, #4
 80059b0:	1a9b      	subs	r3, r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	331b      	adds	r3, #27
 80059b8:	2200      	movs	r2, #0
 80059ba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	015a      	lsls	r2, r3, #5
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	4413      	add	r3, r2
 80059c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	78fa      	ldrb	r2, [r7, #3]
 80059cc:	0151      	lsls	r1, r2, #5
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	440a      	add	r2, r1
 80059d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059da:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80059dc:	78fb      	ldrb	r3, [r7, #3]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	78fa      	ldrb	r2, [r7, #3]
 80059ec:	0151      	lsls	r1, r2, #5
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	440a      	add	r2, r1
 80059f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059f6:	f043 0320 	orr.w	r3, r3, #32
 80059fa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80059fc:	78fb      	ldrb	r3, [r7, #3]
 80059fe:	015a      	lsls	r2, r3, #5
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	4413      	add	r3, r2
 8005a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a08:	461a      	mov	r2, r3
 8005a0a:	2310      	movs	r3, #16
 8005a0c:	6093      	str	r3, [r2, #8]
 8005a0e:	e000      	b.n	8005a12 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005a10:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005a12:	3718      	adds	r7, #24
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	460b      	mov	r3, r1
 8005a22:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	78fa      	ldrb	r2, [r7, #3]
 8005a34:	4611      	mov	r1, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f004 fbd7 	bl	800a1ea <USB_ReadChInterrupts>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b04      	cmp	r3, #4
 8005a44:	d11b      	bne.n	8005a7e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005a46:	78fb      	ldrb	r3, [r7, #3]
 8005a48:	015a      	lsls	r2, r3, #5
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a52:	461a      	mov	r2, r3
 8005a54:	2304      	movs	r3, #4
 8005a56:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005a58:	78fa      	ldrb	r2, [r7, #3]
 8005a5a:	6879      	ldr	r1, [r7, #4]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	011b      	lsls	r3, r3, #4
 8005a60:	1a9b      	subs	r3, r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	440b      	add	r3, r1
 8005a66:	334d      	adds	r3, #77	@ 0x4d
 8005a68:	2207      	movs	r2, #7
 8005a6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	4611      	mov	r1, r2
 8005a74:	4618      	mov	r0, r3
 8005a76:	f005 f95c 	bl	800ad32 <USB_HC_Halt>
 8005a7a:	f000 bc6f 	b.w	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	78fa      	ldrb	r2, [r7, #3]
 8005a84:	4611      	mov	r1, r2
 8005a86:	4618      	mov	r0, r3
 8005a88:	f004 fbaf 	bl	800a1ea <USB_ReadChInterrupts>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f003 0320 	and.w	r3, r3, #32
 8005a92:	2b20      	cmp	r3, #32
 8005a94:	f040 8082 	bne.w	8005b9c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005a98:	78fb      	ldrb	r3, [r7, #3]
 8005a9a:	015a      	lsls	r2, r3, #5
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	2320      	movs	r3, #32
 8005aa8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8005aaa:	78fa      	ldrb	r2, [r7, #3]
 8005aac:	6879      	ldr	r1, [r7, #4]
 8005aae:	4613      	mov	r3, r2
 8005ab0:	011b      	lsls	r3, r3, #4
 8005ab2:	1a9b      	subs	r3, r3, r2
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	440b      	add	r3, r1
 8005ab8:	3319      	adds	r3, #25
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d124      	bne.n	8005b0a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005ac0:	78fa      	ldrb	r2, [r7, #3]
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	1a9b      	subs	r3, r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	440b      	add	r3, r1
 8005ace:	3319      	adds	r3, #25
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005ad4:	78fa      	ldrb	r2, [r7, #3]
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	1a9b      	subs	r3, r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	334c      	adds	r3, #76	@ 0x4c
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005ae8:	78fa      	ldrb	r2, [r7, #3]
 8005aea:	6879      	ldr	r1, [r7, #4]
 8005aec:	4613      	mov	r3, r2
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	334d      	adds	r3, #77	@ 0x4d
 8005af8:	2203      	movs	r2, #3
 8005afa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	78fa      	ldrb	r2, [r7, #3]
 8005b02:	4611      	mov	r1, r2
 8005b04:	4618      	mov	r0, r3
 8005b06:	f005 f914 	bl	800ad32 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8005b0a:	78fa      	ldrb	r2, [r7, #3]
 8005b0c:	6879      	ldr	r1, [r7, #4]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	011b      	lsls	r3, r3, #4
 8005b12:	1a9b      	subs	r3, r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	440b      	add	r3, r1
 8005b18:	331a      	adds	r3, #26
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	f040 841d 	bne.w	800635c <HCD_HC_OUT_IRQHandler+0x944>
 8005b22:	78fa      	ldrb	r2, [r7, #3]
 8005b24:	6879      	ldr	r1, [r7, #4]
 8005b26:	4613      	mov	r3, r2
 8005b28:	011b      	lsls	r3, r3, #4
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	440b      	add	r3, r1
 8005b30:	331b      	adds	r3, #27
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f040 8411 	bne.w	800635c <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8005b3a:	78fa      	ldrb	r2, [r7, #3]
 8005b3c:	6879      	ldr	r1, [r7, #4]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	1a9b      	subs	r3, r3, r2
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	440b      	add	r3, r1
 8005b48:	3326      	adds	r3, #38	@ 0x26
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d009      	beq.n	8005b64 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005b50:	78fa      	ldrb	r2, [r7, #3]
 8005b52:	6879      	ldr	r1, [r7, #4]
 8005b54:	4613      	mov	r3, r2
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	1a9b      	subs	r3, r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	440b      	add	r3, r1
 8005b5e:	331b      	adds	r3, #27
 8005b60:	2201      	movs	r2, #1
 8005b62:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005b64:	78fa      	ldrb	r2, [r7, #3]
 8005b66:	6879      	ldr	r1, [r7, #4]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	1a9b      	subs	r3, r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	440b      	add	r3, r1
 8005b72:	334d      	adds	r3, #77	@ 0x4d
 8005b74:	2203      	movs	r2, #3
 8005b76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	78fa      	ldrb	r2, [r7, #3]
 8005b7e:	4611      	mov	r1, r2
 8005b80:	4618      	mov	r0, r3
 8005b82:	f005 f8d6 	bl	800ad32 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005b86:	78fa      	ldrb	r2, [r7, #3]
 8005b88:	6879      	ldr	r1, [r7, #4]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	1a9b      	subs	r3, r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	440b      	add	r3, r1
 8005b94:	3344      	adds	r3, #68	@ 0x44
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e3df      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	78fa      	ldrb	r2, [r7, #3]
 8005ba2:	4611      	mov	r1, r2
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f004 fb20 	bl	800a1ea <USB_ReadChInterrupts>
 8005baa:	4603      	mov	r3, r0
 8005bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bb4:	d111      	bne.n	8005bda <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	015a      	lsls	r2, r3, #5
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bc8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	78fa      	ldrb	r2, [r7, #3]
 8005bd0:	4611      	mov	r1, r2
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f005 f8ad 	bl	800ad32 <USB_HC_Halt>
 8005bd8:	e3c0      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	78fa      	ldrb	r2, [r7, #3]
 8005be0:	4611      	mov	r1, r2
 8005be2:	4618      	mov	r0, r3
 8005be4:	f004 fb01 	bl	800a1ea <USB_ReadChInterrupts>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d168      	bne.n	8005cc4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005bf2:	78fa      	ldrb	r2, [r7, #3]
 8005bf4:	6879      	ldr	r1, [r7, #4]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	440b      	add	r3, r1
 8005c00:	3344      	adds	r3, #68	@ 0x44
 8005c02:	2200      	movs	r2, #0
 8005c04:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	78fa      	ldrb	r2, [r7, #3]
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f004 faeb 	bl	800a1ea <USB_ReadChInterrupts>
 8005c14:	4603      	mov	r3, r0
 8005c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1a:	2b40      	cmp	r3, #64	@ 0x40
 8005c1c:	d112      	bne.n	8005c44 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005c1e:	78fa      	ldrb	r2, [r7, #3]
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	4613      	mov	r3, r2
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	1a9b      	subs	r3, r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	440b      	add	r3, r1
 8005c2c:	3319      	adds	r3, #25
 8005c2e:	2201      	movs	r2, #1
 8005c30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005c32:	78fb      	ldrb	r3, [r7, #3]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c3e:	461a      	mov	r2, r3
 8005c40:	2340      	movs	r3, #64	@ 0x40
 8005c42:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005c44:	78fa      	ldrb	r2, [r7, #3]
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	331b      	adds	r3, #27
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d019      	beq.n	8005c8e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005c5a:	78fa      	ldrb	r2, [r7, #3]
 8005c5c:	6879      	ldr	r1, [r7, #4]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	1a9b      	subs	r3, r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	440b      	add	r3, r1
 8005c68:	331b      	adds	r3, #27
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005c6e:	78fb      	ldrb	r3, [r7, #3]
 8005c70:	015a      	lsls	r2, r3, #5
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	78fa      	ldrb	r2, [r7, #3]
 8005c7e:	0151      	lsls	r1, r2, #5
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	440a      	add	r2, r1
 8005c84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c8c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005c8e:	78fb      	ldrb	r3, [r7, #3]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005ca0:	78fa      	ldrb	r2, [r7, #3]
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	011b      	lsls	r3, r3, #4
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	440b      	add	r3, r1
 8005cae:	334d      	adds	r3, #77	@ 0x4d
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	78fa      	ldrb	r2, [r7, #3]
 8005cba:	4611      	mov	r1, r2
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f005 f838 	bl	800ad32 <USB_HC_Halt>
 8005cc2:	e34b      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	78fa      	ldrb	r2, [r7, #3]
 8005cca:	4611      	mov	r1, r2
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f004 fa8c 	bl	800a1ea <USB_ReadChInterrupts>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd8:	2b40      	cmp	r3, #64	@ 0x40
 8005cda:	d139      	bne.n	8005d50 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005cdc:	78fa      	ldrb	r2, [r7, #3]
 8005cde:	6879      	ldr	r1, [r7, #4]
 8005ce0:	4613      	mov	r3, r2
 8005ce2:	011b      	lsls	r3, r3, #4
 8005ce4:	1a9b      	subs	r3, r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	440b      	add	r3, r1
 8005cea:	334d      	adds	r3, #77	@ 0x4d
 8005cec:	2205      	movs	r2, #5
 8005cee:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005cf0:	78fa      	ldrb	r2, [r7, #3]
 8005cf2:	6879      	ldr	r1, [r7, #4]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	1a9b      	subs	r3, r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	331a      	adds	r3, #26
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005d06:	78fa      	ldrb	r2, [r7, #3]
 8005d08:	6879      	ldr	r1, [r7, #4]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	011b      	lsls	r3, r3, #4
 8005d0e:	1a9b      	subs	r3, r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	440b      	add	r3, r1
 8005d14:	3319      	adds	r3, #25
 8005d16:	2201      	movs	r2, #1
 8005d18:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8005d1a:	78fa      	ldrb	r2, [r7, #3]
 8005d1c:	6879      	ldr	r1, [r7, #4]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	1a9b      	subs	r3, r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	440b      	add	r3, r1
 8005d28:	3344      	adds	r3, #68	@ 0x44
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	78fa      	ldrb	r2, [r7, #3]
 8005d34:	4611      	mov	r1, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f004 fffb 	bl	800ad32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005d3c:	78fb      	ldrb	r3, [r7, #3]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2340      	movs	r3, #64	@ 0x40
 8005d4c:	6093      	str	r3, [r2, #8]
 8005d4e:	e305      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	78fa      	ldrb	r2, [r7, #3]
 8005d56:	4611      	mov	r1, r2
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f004 fa46 	bl	800a1ea <USB_ReadChInterrupts>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d11a      	bne.n	8005d9e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005d68:	78fb      	ldrb	r3, [r7, #3]
 8005d6a:	015a      	lsls	r2, r3, #5
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	4413      	add	r3, r2
 8005d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d74:	461a      	mov	r2, r3
 8005d76:	2308      	movs	r3, #8
 8005d78:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005d7a:	78fa      	ldrb	r2, [r7, #3]
 8005d7c:	6879      	ldr	r1, [r7, #4]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	011b      	lsls	r3, r3, #4
 8005d82:	1a9b      	subs	r3, r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	440b      	add	r3, r1
 8005d88:	334d      	adds	r3, #77	@ 0x4d
 8005d8a:	2206      	movs	r2, #6
 8005d8c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	78fa      	ldrb	r2, [r7, #3]
 8005d94:	4611      	mov	r1, r2
 8005d96:	4618      	mov	r0, r3
 8005d98:	f004 ffcb 	bl	800ad32 <USB_HC_Halt>
 8005d9c:	e2de      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	78fa      	ldrb	r2, [r7, #3]
 8005da4:	4611      	mov	r1, r2
 8005da6:	4618      	mov	r0, r3
 8005da8:	f004 fa1f 	bl	800a1ea <USB_ReadChInterrupts>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f003 0310 	and.w	r3, r3, #16
 8005db2:	2b10      	cmp	r3, #16
 8005db4:	d144      	bne.n	8005e40 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005db6:	78fa      	ldrb	r2, [r7, #3]
 8005db8:	6879      	ldr	r1, [r7, #4]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	011b      	lsls	r3, r3, #4
 8005dbe:	1a9b      	subs	r3, r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	440b      	add	r3, r1
 8005dc4:	3344      	adds	r3, #68	@ 0x44
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005dca:	78fa      	ldrb	r2, [r7, #3]
 8005dcc:	6879      	ldr	r1, [r7, #4]
 8005dce:	4613      	mov	r3, r2
 8005dd0:	011b      	lsls	r3, r3, #4
 8005dd2:	1a9b      	subs	r3, r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	440b      	add	r3, r1
 8005dd8:	334d      	adds	r3, #77	@ 0x4d
 8005dda:	2204      	movs	r2, #4
 8005ddc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005dde:	78fa      	ldrb	r2, [r7, #3]
 8005de0:	6879      	ldr	r1, [r7, #4]
 8005de2:	4613      	mov	r3, r2
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	1a9b      	subs	r3, r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	440b      	add	r3, r1
 8005dec:	3319      	adds	r3, #25
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d114      	bne.n	8005e1e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005df4:	78fa      	ldrb	r2, [r7, #3]
 8005df6:	6879      	ldr	r1, [r7, #4]
 8005df8:	4613      	mov	r3, r2
 8005dfa:	011b      	lsls	r3, r3, #4
 8005dfc:	1a9b      	subs	r3, r3, r2
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	440b      	add	r3, r1
 8005e02:	3318      	adds	r3, #24
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d109      	bne.n	8005e1e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8005e0a:	78fa      	ldrb	r2, [r7, #3]
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	1a9b      	subs	r3, r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	3319      	adds	r3, #25
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	78fa      	ldrb	r2, [r7, #3]
 8005e24:	4611      	mov	r1, r2
 8005e26:	4618      	mov	r0, r3
 8005e28:	f004 ff83 	bl	800ad32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	015a      	lsls	r2, r3, #5
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	4413      	add	r3, r2
 8005e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e38:	461a      	mov	r2, r3
 8005e3a:	2310      	movs	r3, #16
 8005e3c:	6093      	str	r3, [r2, #8]
 8005e3e:	e28d      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	78fa      	ldrb	r2, [r7, #3]
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f004 f9ce 	bl	800a1ea <USB_ReadChInterrupts>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e54:	2b80      	cmp	r3, #128	@ 0x80
 8005e56:	d169      	bne.n	8005f2c <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	799b      	ldrb	r3, [r3, #6]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d111      	bne.n	8005e84 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005e60:	78fa      	ldrb	r2, [r7, #3]
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	4613      	mov	r3, r2
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	1a9b      	subs	r3, r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	440b      	add	r3, r1
 8005e6e:	334d      	adds	r3, #77	@ 0x4d
 8005e70:	2207      	movs	r2, #7
 8005e72:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	78fa      	ldrb	r2, [r7, #3]
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f004 ff58 	bl	800ad32 <USB_HC_Halt>
 8005e82:	e049      	b.n	8005f18 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005e84:	78fa      	ldrb	r2, [r7, #3]
 8005e86:	6879      	ldr	r1, [r7, #4]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	011b      	lsls	r3, r3, #4
 8005e8c:	1a9b      	subs	r3, r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	440b      	add	r3, r1
 8005e92:	3344      	adds	r3, #68	@ 0x44
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	1c59      	adds	r1, r3, #1
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	011b      	lsls	r3, r3, #4
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4403      	add	r3, r0
 8005ea4:	3344      	adds	r3, #68	@ 0x44
 8005ea6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ea8:	78fa      	ldrb	r2, [r7, #3]
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	4613      	mov	r3, r2
 8005eae:	011b      	lsls	r3, r3, #4
 8005eb0:	1a9b      	subs	r3, r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	3344      	adds	r3, #68	@ 0x44
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d922      	bls.n	8005f04 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	6879      	ldr	r1, [r7, #4]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	011b      	lsls	r3, r3, #4
 8005ec6:	1a9b      	subs	r3, r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	440b      	add	r3, r1
 8005ecc:	3344      	adds	r3, #68	@ 0x44
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005ed2:	78fa      	ldrb	r2, [r7, #3]
 8005ed4:	6879      	ldr	r1, [r7, #4]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	1a9b      	subs	r3, r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	440b      	add	r3, r1
 8005ee0:	334c      	adds	r3, #76	@ 0x4c
 8005ee2:	2204      	movs	r2, #4
 8005ee4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005ee6:	78fa      	ldrb	r2, [r7, #3]
 8005ee8:	6879      	ldr	r1, [r7, #4]
 8005eea:	4613      	mov	r3, r2
 8005eec:	011b      	lsls	r3, r3, #4
 8005eee:	1a9b      	subs	r3, r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	440b      	add	r3, r1
 8005ef4:	334c      	adds	r3, #76	@ 0x4c
 8005ef6:	781a      	ldrb	r2, [r3, #0]
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	4619      	mov	r1, r3
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f007 fbb9 	bl	800d674 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005f02:	e009      	b.n	8005f18 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005f04:	78fa      	ldrb	r2, [r7, #3]
 8005f06:	6879      	ldr	r1, [r7, #4]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	1a9b      	subs	r3, r3, r2
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	440b      	add	r3, r1
 8005f12:	334c      	adds	r3, #76	@ 0x4c
 8005f14:	2202      	movs	r2, #2
 8005f16:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005f18:	78fb      	ldrb	r3, [r7, #3]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f24:	461a      	mov	r2, r3
 8005f26:	2380      	movs	r3, #128	@ 0x80
 8005f28:	6093      	str	r3, [r2, #8]
 8005f2a:	e217      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	78fa      	ldrb	r2, [r7, #3]
 8005f32:	4611      	mov	r1, r2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f004 f958 	bl	800a1ea <USB_ReadChInterrupts>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f44:	d11b      	bne.n	8005f7e <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005f46:	78fa      	ldrb	r2, [r7, #3]
 8005f48:	6879      	ldr	r1, [r7, #4]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	1a9b      	subs	r3, r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	440b      	add	r3, r1
 8005f54:	334d      	adds	r3, #77	@ 0x4d
 8005f56:	2209      	movs	r2, #9
 8005f58:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	78fa      	ldrb	r2, [r7, #3]
 8005f60:	4611      	mov	r1, r2
 8005f62:	4618      	mov	r0, r3
 8005f64:	f004 fee5 	bl	800ad32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005f68:	78fb      	ldrb	r3, [r7, #3]
 8005f6a:	015a      	lsls	r2, r3, #5
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f74:	461a      	mov	r2, r3
 8005f76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f7a:	6093      	str	r3, [r2, #8]
 8005f7c:	e1ee      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	78fa      	ldrb	r2, [r7, #3]
 8005f84:	4611      	mov	r1, r2
 8005f86:	4618      	mov	r0, r3
 8005f88:	f004 f92f 	bl	800a1ea <USB_ReadChInterrupts>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	f040 81df 	bne.w	8006356 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005f98:	78fb      	ldrb	r3, [r7, #3]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005faa:	78fa      	ldrb	r2, [r7, #3]
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	1a9b      	subs	r3, r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	334d      	adds	r3, #77	@ 0x4d
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	f040 8093 	bne.w	80060e8 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005fc2:	78fa      	ldrb	r2, [r7, #3]
 8005fc4:	6879      	ldr	r1, [r7, #4]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	011b      	lsls	r3, r3, #4
 8005fca:	1a9b      	subs	r3, r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	440b      	add	r3, r1
 8005fd0:	334d      	adds	r3, #77	@ 0x4d
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005fd6:	78fa      	ldrb	r2, [r7, #3]
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	011b      	lsls	r3, r3, #4
 8005fde:	1a9b      	subs	r3, r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	334c      	adds	r3, #76	@ 0x4c
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	440b      	add	r3, r1
 8005ff8:	3326      	adds	r3, #38	@ 0x26
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d00b      	beq.n	8006018 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006000:	78fa      	ldrb	r2, [r7, #3]
 8006002:	6879      	ldr	r1, [r7, #4]
 8006004:	4613      	mov	r3, r2
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	1a9b      	subs	r3, r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	440b      	add	r3, r1
 800600e:	3326      	adds	r3, #38	@ 0x26
 8006010:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006012:	2b03      	cmp	r3, #3
 8006014:	f040 8190 	bne.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	799b      	ldrb	r3, [r3, #6]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d115      	bne.n	800604c <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006020:	78fa      	ldrb	r2, [r7, #3]
 8006022:	6879      	ldr	r1, [r7, #4]
 8006024:	4613      	mov	r3, r2
 8006026:	011b      	lsls	r3, r3, #4
 8006028:	1a9b      	subs	r3, r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	440b      	add	r3, r1
 800602e:	333d      	adds	r3, #61	@ 0x3d
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	78fa      	ldrb	r2, [r7, #3]
 8006034:	f083 0301 	eor.w	r3, r3, #1
 8006038:	b2d8      	uxtb	r0, r3
 800603a:	6879      	ldr	r1, [r7, #4]
 800603c:	4613      	mov	r3, r2
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	1a9b      	subs	r3, r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	440b      	add	r3, r1
 8006046:	333d      	adds	r3, #61	@ 0x3d
 8006048:	4602      	mov	r2, r0
 800604a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	799b      	ldrb	r3, [r3, #6]
 8006050:	2b01      	cmp	r3, #1
 8006052:	f040 8171 	bne.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
 8006056:	78fa      	ldrb	r2, [r7, #3]
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	4613      	mov	r3, r2
 800605c:	011b      	lsls	r3, r3, #4
 800605e:	1a9b      	subs	r3, r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	440b      	add	r3, r1
 8006064:	3334      	adds	r3, #52	@ 0x34
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 8165 	beq.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800606e:	78fa      	ldrb	r2, [r7, #3]
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	4613      	mov	r3, r2
 8006074:	011b      	lsls	r3, r3, #4
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	440b      	add	r3, r1
 800607c:	3334      	adds	r3, #52	@ 0x34
 800607e:	6819      	ldr	r1, [r3, #0]
 8006080:	78fa      	ldrb	r2, [r7, #3]
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	4613      	mov	r3, r2
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	4403      	add	r3, r0
 800608e:	3328      	adds	r3, #40	@ 0x28
 8006090:	881b      	ldrh	r3, [r3, #0]
 8006092:	440b      	add	r3, r1
 8006094:	1e59      	subs	r1, r3, #1
 8006096:	78fa      	ldrb	r2, [r7, #3]
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	4613      	mov	r3, r2
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	1a9b      	subs	r3, r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	4403      	add	r3, r0
 80060a4:	3328      	adds	r3, #40	@ 0x28
 80060a6:	881b      	ldrh	r3, [r3, #0]
 80060a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80060ac:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 813f 	beq.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80060ba:	78fa      	ldrb	r2, [r7, #3]
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	4613      	mov	r3, r2
 80060c0:	011b      	lsls	r3, r3, #4
 80060c2:	1a9b      	subs	r3, r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	440b      	add	r3, r1
 80060c8:	333d      	adds	r3, #61	@ 0x3d
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	78fa      	ldrb	r2, [r7, #3]
 80060ce:	f083 0301 	eor.w	r3, r3, #1
 80060d2:	b2d8      	uxtb	r0, r3
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	4613      	mov	r3, r2
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	1a9b      	subs	r3, r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	440b      	add	r3, r1
 80060e0:	333d      	adds	r3, #61	@ 0x3d
 80060e2:	4602      	mov	r2, r0
 80060e4:	701a      	strb	r2, [r3, #0]
 80060e6:	e127      	b.n	8006338 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80060e8:	78fa      	ldrb	r2, [r7, #3]
 80060ea:	6879      	ldr	r1, [r7, #4]
 80060ec:	4613      	mov	r3, r2
 80060ee:	011b      	lsls	r3, r3, #4
 80060f0:	1a9b      	subs	r3, r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	440b      	add	r3, r1
 80060f6:	334d      	adds	r3, #77	@ 0x4d
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	2b03      	cmp	r3, #3
 80060fc:	d120      	bne.n	8006140 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80060fe:	78fa      	ldrb	r2, [r7, #3]
 8006100:	6879      	ldr	r1, [r7, #4]
 8006102:	4613      	mov	r3, r2
 8006104:	011b      	lsls	r3, r3, #4
 8006106:	1a9b      	subs	r3, r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	440b      	add	r3, r1
 800610c:	334d      	adds	r3, #77	@ 0x4d
 800610e:	2202      	movs	r2, #2
 8006110:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006112:	78fa      	ldrb	r2, [r7, #3]
 8006114:	6879      	ldr	r1, [r7, #4]
 8006116:	4613      	mov	r3, r2
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	1a9b      	subs	r3, r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	440b      	add	r3, r1
 8006120:	331b      	adds	r3, #27
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	2b01      	cmp	r3, #1
 8006126:	f040 8107 	bne.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800612a:	78fa      	ldrb	r2, [r7, #3]
 800612c:	6879      	ldr	r1, [r7, #4]
 800612e:	4613      	mov	r3, r2
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	1a9b      	subs	r3, r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	440b      	add	r3, r1
 8006138:	334c      	adds	r3, #76	@ 0x4c
 800613a:	2202      	movs	r2, #2
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	e0fb      	b.n	8006338 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006140:	78fa      	ldrb	r2, [r7, #3]
 8006142:	6879      	ldr	r1, [r7, #4]
 8006144:	4613      	mov	r3, r2
 8006146:	011b      	lsls	r3, r3, #4
 8006148:	1a9b      	subs	r3, r3, r2
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	440b      	add	r3, r1
 800614e:	334d      	adds	r3, #77	@ 0x4d
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	2b04      	cmp	r3, #4
 8006154:	d13a      	bne.n	80061cc <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006156:	78fa      	ldrb	r2, [r7, #3]
 8006158:	6879      	ldr	r1, [r7, #4]
 800615a:	4613      	mov	r3, r2
 800615c:	011b      	lsls	r3, r3, #4
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	440b      	add	r3, r1
 8006164:	334d      	adds	r3, #77	@ 0x4d
 8006166:	2202      	movs	r2, #2
 8006168:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800616a:	78fa      	ldrb	r2, [r7, #3]
 800616c:	6879      	ldr	r1, [r7, #4]
 800616e:	4613      	mov	r3, r2
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	1a9b      	subs	r3, r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	440b      	add	r3, r1
 8006178:	334c      	adds	r3, #76	@ 0x4c
 800617a:	2202      	movs	r2, #2
 800617c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800617e:	78fa      	ldrb	r2, [r7, #3]
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	4613      	mov	r3, r2
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	1a9b      	subs	r3, r3, r2
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	440b      	add	r3, r1
 800618c:	331b      	adds	r3, #27
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	2b01      	cmp	r3, #1
 8006192:	f040 80d1 	bne.w	8006338 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006196:	78fa      	ldrb	r2, [r7, #3]
 8006198:	6879      	ldr	r1, [r7, #4]
 800619a:	4613      	mov	r3, r2
 800619c:	011b      	lsls	r3, r3, #4
 800619e:	1a9b      	subs	r3, r3, r2
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	440b      	add	r3, r1
 80061a4:	331b      	adds	r3, #27
 80061a6:	2200      	movs	r2, #0
 80061a8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80061aa:	78fb      	ldrb	r3, [r7, #3]
 80061ac:	015a      	lsls	r2, r3, #5
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	4413      	add	r3, r2
 80061b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	78fa      	ldrb	r2, [r7, #3]
 80061ba:	0151      	lsls	r1, r2, #5
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	440a      	add	r2, r1
 80061c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061c8:	6053      	str	r3, [r2, #4]
 80061ca:	e0b5      	b.n	8006338 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80061cc:	78fa      	ldrb	r2, [r7, #3]
 80061ce:	6879      	ldr	r1, [r7, #4]
 80061d0:	4613      	mov	r3, r2
 80061d2:	011b      	lsls	r3, r3, #4
 80061d4:	1a9b      	subs	r3, r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	440b      	add	r3, r1
 80061da:	334d      	adds	r3, #77	@ 0x4d
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	2b05      	cmp	r3, #5
 80061e0:	d114      	bne.n	800620c <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80061e2:	78fa      	ldrb	r2, [r7, #3]
 80061e4:	6879      	ldr	r1, [r7, #4]
 80061e6:	4613      	mov	r3, r2
 80061e8:	011b      	lsls	r3, r3, #4
 80061ea:	1a9b      	subs	r3, r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	440b      	add	r3, r1
 80061f0:	334d      	adds	r3, #77	@ 0x4d
 80061f2:	2202      	movs	r2, #2
 80061f4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80061f6:	78fa      	ldrb	r2, [r7, #3]
 80061f8:	6879      	ldr	r1, [r7, #4]
 80061fa:	4613      	mov	r3, r2
 80061fc:	011b      	lsls	r3, r3, #4
 80061fe:	1a9b      	subs	r3, r3, r2
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	440b      	add	r3, r1
 8006204:	334c      	adds	r3, #76	@ 0x4c
 8006206:	2202      	movs	r2, #2
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	e095      	b.n	8006338 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800620c:	78fa      	ldrb	r2, [r7, #3]
 800620e:	6879      	ldr	r1, [r7, #4]
 8006210:	4613      	mov	r3, r2
 8006212:	011b      	lsls	r3, r3, #4
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	440b      	add	r3, r1
 800621a:	334d      	adds	r3, #77	@ 0x4d
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	2b06      	cmp	r3, #6
 8006220:	d114      	bne.n	800624c <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006222:	78fa      	ldrb	r2, [r7, #3]
 8006224:	6879      	ldr	r1, [r7, #4]
 8006226:	4613      	mov	r3, r2
 8006228:	011b      	lsls	r3, r3, #4
 800622a:	1a9b      	subs	r3, r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	440b      	add	r3, r1
 8006230:	334d      	adds	r3, #77	@ 0x4d
 8006232:	2202      	movs	r2, #2
 8006234:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006236:	78fa      	ldrb	r2, [r7, #3]
 8006238:	6879      	ldr	r1, [r7, #4]
 800623a:	4613      	mov	r3, r2
 800623c:	011b      	lsls	r3, r3, #4
 800623e:	1a9b      	subs	r3, r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	440b      	add	r3, r1
 8006244:	334c      	adds	r3, #76	@ 0x4c
 8006246:	2205      	movs	r2, #5
 8006248:	701a      	strb	r2, [r3, #0]
 800624a:	e075      	b.n	8006338 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800624c:	78fa      	ldrb	r2, [r7, #3]
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	4613      	mov	r3, r2
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	1a9b      	subs	r3, r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	440b      	add	r3, r1
 800625a:	334d      	adds	r3, #77	@ 0x4d
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	2b07      	cmp	r3, #7
 8006260:	d00a      	beq.n	8006278 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006262:	78fa      	ldrb	r2, [r7, #3]
 8006264:	6879      	ldr	r1, [r7, #4]
 8006266:	4613      	mov	r3, r2
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	440b      	add	r3, r1
 8006270:	334d      	adds	r3, #77	@ 0x4d
 8006272:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006274:	2b09      	cmp	r3, #9
 8006276:	d170      	bne.n	800635a <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006278:	78fa      	ldrb	r2, [r7, #3]
 800627a:	6879      	ldr	r1, [r7, #4]
 800627c:	4613      	mov	r3, r2
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	1a9b      	subs	r3, r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	440b      	add	r3, r1
 8006286:	334d      	adds	r3, #77	@ 0x4d
 8006288:	2202      	movs	r2, #2
 800628a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800628c:	78fa      	ldrb	r2, [r7, #3]
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	4613      	mov	r3, r2
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	1a9b      	subs	r3, r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	440b      	add	r3, r1
 800629a:	3344      	adds	r3, #68	@ 0x44
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	1c59      	adds	r1, r3, #1
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	4613      	mov	r3, r2
 80062a4:	011b      	lsls	r3, r3, #4
 80062a6:	1a9b      	subs	r3, r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4403      	add	r3, r0
 80062ac:	3344      	adds	r3, #68	@ 0x44
 80062ae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80062b0:	78fa      	ldrb	r2, [r7, #3]
 80062b2:	6879      	ldr	r1, [r7, #4]
 80062b4:	4613      	mov	r3, r2
 80062b6:	011b      	lsls	r3, r3, #4
 80062b8:	1a9b      	subs	r3, r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	440b      	add	r3, r1
 80062be:	3344      	adds	r3, #68	@ 0x44
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d914      	bls.n	80062f0 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80062c6:	78fa      	ldrb	r2, [r7, #3]
 80062c8:	6879      	ldr	r1, [r7, #4]
 80062ca:	4613      	mov	r3, r2
 80062cc:	011b      	lsls	r3, r3, #4
 80062ce:	1a9b      	subs	r3, r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	440b      	add	r3, r1
 80062d4:	3344      	adds	r3, #68	@ 0x44
 80062d6:	2200      	movs	r2, #0
 80062d8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80062da:	78fa      	ldrb	r2, [r7, #3]
 80062dc:	6879      	ldr	r1, [r7, #4]
 80062de:	4613      	mov	r3, r2
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	1a9b      	subs	r3, r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	440b      	add	r3, r1
 80062e8:	334c      	adds	r3, #76	@ 0x4c
 80062ea:	2204      	movs	r2, #4
 80062ec:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80062ee:	e022      	b.n	8006336 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80062f0:	78fa      	ldrb	r2, [r7, #3]
 80062f2:	6879      	ldr	r1, [r7, #4]
 80062f4:	4613      	mov	r3, r2
 80062f6:	011b      	lsls	r3, r3, #4
 80062f8:	1a9b      	subs	r3, r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	440b      	add	r3, r1
 80062fe:	334c      	adds	r3, #76	@ 0x4c
 8006300:	2202      	movs	r2, #2
 8006302:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006304:	78fb      	ldrb	r3, [r7, #3]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	4413      	add	r3, r2
 800630c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800631a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006322:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	015a      	lsls	r2, r3, #5
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	4413      	add	r3, r2
 800632c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006330:	461a      	mov	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006336:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006338:	78fa      	ldrb	r2, [r7, #3]
 800633a:	6879      	ldr	r1, [r7, #4]
 800633c:	4613      	mov	r3, r2
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	1a9b      	subs	r3, r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	334c      	adds	r3, #76	@ 0x4c
 8006348:	781a      	ldrb	r2, [r3, #0]
 800634a:	78fb      	ldrb	r3, [r7, #3]
 800634c:	4619      	mov	r1, r3
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f007 f990 	bl	800d674 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006354:	e002      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006356:	bf00      	nop
 8006358:	e000      	b.n	800635c <HCD_HC_OUT_IRQHandler+0x944>
      return;
 800635a:	bf00      	nop
  }
}
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b08a      	sub	sp, #40	@ 0x28
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	f003 030f 	and.w	r3, r3, #15
 8006382:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	0c5b      	lsrs	r3, r3, #17
 8006388:	f003 030f 	and.w	r3, r3, #15
 800638c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	091b      	lsrs	r3, r3, #4
 8006392:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006396:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d004      	beq.n	80063a8 <HCD_RXQLVL_IRQHandler+0x46>
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2b05      	cmp	r3, #5
 80063a2:	f000 80b6 	beq.w	8006512 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80063a6:	e0b7      	b.n	8006518 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 80b3 	beq.w	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
 80063b0:	6879      	ldr	r1, [r7, #4]
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	4613      	mov	r3, r2
 80063b6:	011b      	lsls	r3, r3, #4
 80063b8:	1a9b      	subs	r3, r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	440b      	add	r3, r1
 80063be:	332c      	adds	r3, #44	@ 0x2c
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f000 80a7 	beq.w	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4613      	mov	r3, r2
 80063ce:	011b      	lsls	r3, r3, #4
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	3338      	adds	r3, #56	@ 0x38
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	18d1      	adds	r1, r2, r3
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	4613      	mov	r3, r2
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	1a9b      	subs	r3, r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4403      	add	r3, r0
 80063ec:	3334      	adds	r3, #52	@ 0x34
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4299      	cmp	r1, r3
 80063f2:	f200 8083 	bhi.w	80064fc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6818      	ldr	r0, [r3, #0]
 80063fa:	6879      	ldr	r1, [r7, #4]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	4613      	mov	r3, r2
 8006400:	011b      	lsls	r3, r3, #4
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	440b      	add	r3, r1
 8006408:	332c      	adds	r3, #44	@ 0x2c
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	b292      	uxth	r2, r2
 8006410:	4619      	mov	r1, r3
 8006412:	f003 fe7f 	bl	800a114 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8006416:	6879      	ldr	r1, [r7, #4]
 8006418:	69ba      	ldr	r2, [r7, #24]
 800641a:	4613      	mov	r3, r2
 800641c:	011b      	lsls	r3, r3, #4
 800641e:	1a9b      	subs	r3, r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	440b      	add	r3, r1
 8006424:	332c      	adds	r3, #44	@ 0x2c
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	18d1      	adds	r1, r2, r3
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	69ba      	ldr	r2, [r7, #24]
 8006430:	4613      	mov	r3, r2
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	1a9b      	subs	r3, r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	4403      	add	r3, r0
 800643a:	332c      	adds	r3, #44	@ 0x2c
 800643c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800643e:	6879      	ldr	r1, [r7, #4]
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	4613      	mov	r3, r2
 8006444:	011b      	lsls	r3, r3, #4
 8006446:	1a9b      	subs	r3, r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	440b      	add	r3, r1
 800644c:	3338      	adds	r3, #56	@ 0x38
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	18d1      	adds	r1, r2, r3
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	69ba      	ldr	r2, [r7, #24]
 8006458:	4613      	mov	r3, r2
 800645a:	011b      	lsls	r3, r3, #4
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	4403      	add	r3, r0
 8006462:	3338      	adds	r3, #56	@ 0x38
 8006464:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	6a3b      	ldr	r3, [r7, #32]
 800646c:	4413      	add	r3, r2
 800646e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	0cdb      	lsrs	r3, r3, #19
 8006476:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800647a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800647c:	6879      	ldr	r1, [r7, #4]
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	4613      	mov	r3, r2
 8006482:	011b      	lsls	r3, r3, #4
 8006484:	1a9b      	subs	r3, r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	440b      	add	r3, r1
 800648a:	3328      	adds	r3, #40	@ 0x28
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4293      	cmp	r3, r2
 8006494:	d13f      	bne.n	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d03c      	beq.n	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80064b2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064ba:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064c8:	461a      	mov	r2, r3
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80064ce:	6879      	ldr	r1, [r7, #4]
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	4613      	mov	r3, r2
 80064d4:	011b      	lsls	r3, r3, #4
 80064d6:	1a9b      	subs	r3, r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	440b      	add	r3, r1
 80064dc:	333c      	adds	r3, #60	@ 0x3c
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	f083 0301 	eor.w	r3, r3, #1
 80064e4:	b2d8      	uxtb	r0, r3
 80064e6:	6879      	ldr	r1, [r7, #4]
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	4613      	mov	r3, r2
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	1a9b      	subs	r3, r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	440b      	add	r3, r1
 80064f4:	333c      	adds	r3, #60	@ 0x3c
 80064f6:	4602      	mov	r2, r0
 80064f8:	701a      	strb	r2, [r3, #0]
      break;
 80064fa:	e00c      	b.n	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80064fc:	6879      	ldr	r1, [r7, #4]
 80064fe:	69ba      	ldr	r2, [r7, #24]
 8006500:	4613      	mov	r3, r2
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	1a9b      	subs	r3, r3, r2
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	440b      	add	r3, r1
 800650a:	334c      	adds	r3, #76	@ 0x4c
 800650c:	2204      	movs	r2, #4
 800650e:	701a      	strb	r2, [r3, #0]
      break;
 8006510:	e001      	b.n	8006516 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8006512:	bf00      	nop
 8006514:	e000      	b.n	8006518 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8006516:	bf00      	nop
  }
}
 8006518:	bf00      	nop
 800651a:	3728      	adds	r7, #40	@ 0x28
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800654c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b02      	cmp	r3, #2
 8006556:	d10b      	bne.n	8006570 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f003 0301 	and.w	r3, r3, #1
 800655e:	2b01      	cmp	r3, #1
 8006560:	d102      	bne.n	8006568 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f007 f86a 	bl	800d63c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	f043 0302 	orr.w	r3, r3, #2
 800656e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f003 0308 	and.w	r3, r3, #8
 8006576:	2b08      	cmp	r3, #8
 8006578:	d132      	bne.n	80065e0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f043 0308 	orr.w	r3, r3, #8
 8006580:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f003 0304 	and.w	r3, r3, #4
 8006588:	2b04      	cmp	r3, #4
 800658a:	d126      	bne.n	80065da <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	7a5b      	ldrb	r3, [r3, #9]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d113      	bne.n	80065bc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800659a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800659e:	d106      	bne.n	80065ae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2102      	movs	r1, #2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f003 ff44 	bl	800a434 <USB_InitFSLSPClkSel>
 80065ac:	e011      	b.n	80065d2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2101      	movs	r1, #1
 80065b4:	4618      	mov	r0, r3
 80065b6:	f003 ff3d 	bl	800a434 <USB_InitFSLSPClkSel>
 80065ba:	e00a      	b.n	80065d2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	79db      	ldrb	r3, [r3, #7]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d106      	bne.n	80065d2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065ca:	461a      	mov	r2, r3
 80065cc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80065d0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f007 f85c 	bl	800d690 <HAL_HCD_PortEnabled_Callback>
 80065d8:	e002      	b.n	80065e0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f007 f866 	bl	800d6ac <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f003 0320 	and.w	r3, r3, #32
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d103      	bne.n	80065f2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f043 0320 	orr.w	r3, r3, #32
 80065f0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80065f8:	461a      	mov	r2, r3
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	6013      	str	r3, [r2, #0]
}
 80065fe:	bf00      	nop
 8006600:	3718      	adds	r7, #24
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
	...

08006608 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e12b      	b.n	8006872 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fb fd42 	bl	80020b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2224      	movs	r2, #36	@ 0x24
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0201 	bic.w	r2, r2, #1
 800664a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800665a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800666a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800666c:	f001 fc36 	bl	8007edc <HAL_RCC_GetPCLK1Freq>
 8006670:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	4a81      	ldr	r2, [pc, #516]	@ (800687c <HAL_I2C_Init+0x274>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d807      	bhi.n	800668c <HAL_I2C_Init+0x84>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4a80      	ldr	r2, [pc, #512]	@ (8006880 <HAL_I2C_Init+0x278>)
 8006680:	4293      	cmp	r3, r2
 8006682:	bf94      	ite	ls
 8006684:	2301      	movls	r3, #1
 8006686:	2300      	movhi	r3, #0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	e006      	b.n	800669a <HAL_I2C_Init+0x92>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4a7d      	ldr	r2, [pc, #500]	@ (8006884 <HAL_I2C_Init+0x27c>)
 8006690:	4293      	cmp	r3, r2
 8006692:	bf94      	ite	ls
 8006694:	2301      	movls	r3, #1
 8006696:	2300      	movhi	r3, #0
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e0e7      	b.n	8006872 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4a78      	ldr	r2, [pc, #480]	@ (8006888 <HAL_I2C_Init+0x280>)
 80066a6:	fba2 2303 	umull	r2, r3, r2, r3
 80066aa:	0c9b      	lsrs	r3, r3, #18
 80066ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	430a      	orrs	r2, r1
 80066c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	4a6a      	ldr	r2, [pc, #424]	@ (800687c <HAL_I2C_Init+0x274>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d802      	bhi.n	80066dc <HAL_I2C_Init+0xd4>
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	3301      	adds	r3, #1
 80066da:	e009      	b.n	80066f0 <HAL_I2C_Init+0xe8>
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80066e2:	fb02 f303 	mul.w	r3, r2, r3
 80066e6:	4a69      	ldr	r2, [pc, #420]	@ (800688c <HAL_I2C_Init+0x284>)
 80066e8:	fba2 2303 	umull	r2, r3, r2, r3
 80066ec:	099b      	lsrs	r3, r3, #6
 80066ee:	3301      	adds	r3, #1
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	430b      	orrs	r3, r1
 80066f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006702:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	495c      	ldr	r1, [pc, #368]	@ (800687c <HAL_I2C_Init+0x274>)
 800670c:	428b      	cmp	r3, r1
 800670e:	d819      	bhi.n	8006744 <HAL_I2C_Init+0x13c>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	1e59      	subs	r1, r3, #1
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	fbb1 f3f3 	udiv	r3, r1, r3
 800671e:	1c59      	adds	r1, r3, #1
 8006720:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006724:	400b      	ands	r3, r1
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00a      	beq.n	8006740 <HAL_I2C_Init+0x138>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	1e59      	subs	r1, r3, #1
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	005b      	lsls	r3, r3, #1
 8006734:	fbb1 f3f3 	udiv	r3, r1, r3
 8006738:	3301      	adds	r3, #1
 800673a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800673e:	e051      	b.n	80067e4 <HAL_I2C_Init+0x1dc>
 8006740:	2304      	movs	r3, #4
 8006742:	e04f      	b.n	80067e4 <HAL_I2C_Init+0x1dc>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d111      	bne.n	8006770 <HAL_I2C_Init+0x168>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	1e58      	subs	r0, r3, #1
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6859      	ldr	r1, [r3, #4]
 8006754:	460b      	mov	r3, r1
 8006756:	005b      	lsls	r3, r3, #1
 8006758:	440b      	add	r3, r1
 800675a:	fbb0 f3f3 	udiv	r3, r0, r3
 800675e:	3301      	adds	r3, #1
 8006760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006764:	2b00      	cmp	r3, #0
 8006766:	bf0c      	ite	eq
 8006768:	2301      	moveq	r3, #1
 800676a:	2300      	movne	r3, #0
 800676c:	b2db      	uxtb	r3, r3
 800676e:	e012      	b.n	8006796 <HAL_I2C_Init+0x18e>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	1e58      	subs	r0, r3, #1
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6859      	ldr	r1, [r3, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	440b      	add	r3, r1
 800677e:	0099      	lsls	r1, r3, #2
 8006780:	440b      	add	r3, r1
 8006782:	fbb0 f3f3 	udiv	r3, r0, r3
 8006786:	3301      	adds	r3, #1
 8006788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800678c:	2b00      	cmp	r3, #0
 800678e:	bf0c      	ite	eq
 8006790:	2301      	moveq	r3, #1
 8006792:	2300      	movne	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d001      	beq.n	800679e <HAL_I2C_Init+0x196>
 800679a:	2301      	movs	r3, #1
 800679c:	e022      	b.n	80067e4 <HAL_I2C_Init+0x1dc>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10e      	bne.n	80067c4 <HAL_I2C_Init+0x1bc>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	1e58      	subs	r0, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6859      	ldr	r1, [r3, #4]
 80067ae:	460b      	mov	r3, r1
 80067b0:	005b      	lsls	r3, r3, #1
 80067b2:	440b      	add	r3, r1
 80067b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80067b8:	3301      	adds	r3, #1
 80067ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067c2:	e00f      	b.n	80067e4 <HAL_I2C_Init+0x1dc>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	1e58      	subs	r0, r3, #1
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6859      	ldr	r1, [r3, #4]
 80067cc:	460b      	mov	r3, r1
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	440b      	add	r3, r1
 80067d2:	0099      	lsls	r1, r3, #2
 80067d4:	440b      	add	r3, r1
 80067d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80067da:	3301      	adds	r3, #1
 80067dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80067e4:	6879      	ldr	r1, [r7, #4]
 80067e6:	6809      	ldr	r1, [r1, #0]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	69da      	ldr	r2, [r3, #28]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	431a      	orrs	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006812:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	6911      	ldr	r1, [r2, #16]
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	68d2      	ldr	r2, [r2, #12]
 800681e:	4311      	orrs	r1, r2
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	6812      	ldr	r2, [r2, #0]
 8006824:	430b      	orrs	r3, r1
 8006826:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	695a      	ldr	r2, [r3, #20]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	431a      	orrs	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0201 	orr.w	r2, r2, #1
 8006852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2220      	movs	r2, #32
 800685e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	000186a0 	.word	0x000186a0
 8006880:	001e847f 	.word	0x001e847f
 8006884:	003d08ff 	.word	0x003d08ff
 8006888:	431bde83 	.word	0x431bde83
 800688c:	10624dd3 	.word	0x10624dd3

08006890 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b088      	sub	sp, #32
 8006894:	af02      	add	r7, sp, #8
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	607a      	str	r2, [r7, #4]
 800689a:	461a      	mov	r2, r3
 800689c:	460b      	mov	r3, r1
 800689e:	817b      	strh	r3, [r7, #10]
 80068a0:	4613      	mov	r3, r2
 80068a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80068a4:	f7fc f814 	bl	80028d0 <HAL_GetTick>
 80068a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b20      	cmp	r3, #32
 80068b4:	f040 80e0 	bne.w	8006a78 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	2319      	movs	r3, #25
 80068be:	2201      	movs	r2, #1
 80068c0:	4970      	ldr	r1, [pc, #448]	@ (8006a84 <HAL_I2C_Master_Transmit+0x1f4>)
 80068c2:	68f8      	ldr	r0, [r7, #12]
 80068c4:	f000 fc64 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d001      	beq.n	80068d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80068ce:	2302      	movs	r3, #2
 80068d0:	e0d3      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d101      	bne.n	80068e0 <HAL_I2C_Master_Transmit+0x50>
 80068dc:	2302      	movs	r3, #2
 80068de:	e0cc      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d007      	beq.n	8006906 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0201 	orr.w	r2, r2, #1
 8006904:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006914:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2221      	movs	r2, #33	@ 0x21
 800691a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2210      	movs	r2, #16
 8006922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	893a      	ldrh	r2, [r7, #8]
 8006936:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800693c:	b29a      	uxth	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	4a50      	ldr	r2, [pc, #320]	@ (8006a88 <HAL_I2C_Master_Transmit+0x1f8>)
 8006946:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006948:	8979      	ldrh	r1, [r7, #10]
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	6a3a      	ldr	r2, [r7, #32]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 face 	bl	8006ef0 <I2C_MasterRequestWrite>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e08d      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800695e:	2300      	movs	r3, #0
 8006960:	613b      	str	r3, [r7, #16]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	613b      	str	r3, [r7, #16]
 8006972:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006974:	e066      	b.n	8006a44 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	6a39      	ldr	r1, [r7, #32]
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 fd22 	bl	80073c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00d      	beq.n	80069a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698a:	2b04      	cmp	r3, #4
 800698c:	d107      	bne.n	800699e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800699c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e06b      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a6:	781a      	ldrb	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069bc:	b29b      	uxth	r3, r3
 80069be:	3b01      	subs	r3, #1
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ca:	3b01      	subs	r3, #1
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	f003 0304 	and.w	r3, r3, #4
 80069dc:	2b04      	cmp	r3, #4
 80069de:	d11b      	bne.n	8006a18 <HAL_I2C_Master_Transmit+0x188>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d017      	beq.n	8006a18 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ec:	781a      	ldrb	r2, [r3, #0]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a10:	3b01      	subs	r3, #1
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	6a39      	ldr	r1, [r7, #32]
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 fd19 	bl	8007454 <I2C_WaitOnBTFFlagUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00d      	beq.n	8006a44 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2c:	2b04      	cmp	r3, #4
 8006a2e:	d107      	bne.n	8006a40 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a3e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e01a      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d194      	bne.n	8006976 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006a74:	2300      	movs	r3, #0
 8006a76:	e000      	b.n	8006a7a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006a78:	2302      	movs	r3, #2
  }
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3718      	adds	r7, #24
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	00100002 	.word	0x00100002
 8006a88:	ffff0000 	.word	0xffff0000

08006a8c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08c      	sub	sp, #48	@ 0x30
 8006a90:	af02      	add	r7, sp, #8
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	607a      	str	r2, [r7, #4]
 8006a96:	461a      	mov	r2, r3
 8006a98:	460b      	mov	r3, r1
 8006a9a:	817b      	strh	r3, [r7, #10]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006aa0:	f7fb ff16 	bl	80028d0 <HAL_GetTick>
 8006aa4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b20      	cmp	r3, #32
 8006ab0:	f040 8217 	bne.w	8006ee2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	2319      	movs	r3, #25
 8006aba:	2201      	movs	r2, #1
 8006abc:	497c      	ldr	r1, [pc, #496]	@ (8006cb0 <HAL_I2C_Master_Receive+0x224>)
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 fb66 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006aca:	2302      	movs	r3, #2
 8006acc:	e20a      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_I2C_Master_Receive+0x50>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e203      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d007      	beq.n	8006b02 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f042 0201 	orr.w	r2, r2, #1
 8006b00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2222      	movs	r2, #34	@ 0x22
 8006b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2210      	movs	r2, #16
 8006b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	893a      	ldrh	r2, [r7, #8]
 8006b32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	4a5c      	ldr	r2, [pc, #368]	@ (8006cb4 <HAL_I2C_Master_Receive+0x228>)
 8006b42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b44:	8979      	ldrh	r1, [r7, #10]
 8006b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f000 fa52 	bl	8006ff4 <I2C_MasterRequestRead>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e1c4      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d113      	bne.n	8006b8a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b62:	2300      	movs	r3, #0
 8006b64:	623b      	str	r3, [r7, #32]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	695b      	ldr	r3, [r3, #20]
 8006b6c:	623b      	str	r3, [r7, #32]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	699b      	ldr	r3, [r3, #24]
 8006b74:	623b      	str	r3, [r7, #32]
 8006b76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	e198      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d11b      	bne.n	8006bca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61fb      	str	r3, [r7, #28]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	695b      	ldr	r3, [r3, #20]
 8006bac:	61fb      	str	r3, [r7, #28]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	61fb      	str	r3, [r7, #28]
 8006bb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bc6:	601a      	str	r2, [r3, #0]
 8006bc8:	e178      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d11b      	bne.n	8006c0a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006be0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	61bb      	str	r3, [r7, #24]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	61bb      	str	r3, [r7, #24]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	e158      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	617b      	str	r3, [r7, #20]
 8006c2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006c30:	e144      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	f200 80f1 	bhi.w	8006e1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d123      	bne.n	8006c8c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 fc4b 	bl	80074e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e145      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	691a      	ldr	r2, [r3, #16]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006c8a:	e117      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d14e      	bne.n	8006d32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	4906      	ldr	r1, [pc, #24]	@ (8006cb8 <HAL_I2C_Master_Receive+0x22c>)
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f000 fa76 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d008      	beq.n	8006cbc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e11a      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
 8006cae:	bf00      	nop
 8006cb0:	00100002 	.word	0x00100002
 8006cb4:	ffff0000 	.word	0xffff0000
 8006cb8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	691a      	ldr	r2, [r3, #16]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd6:	b2d2      	uxtb	r2, r2
 8006cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	b29a      	uxth	r2, r3
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d10:	1c5a      	adds	r2, r3, #1
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	b29a      	uxth	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006d30:	e0c4      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d38:	2200      	movs	r2, #0
 8006d3a:	496c      	ldr	r1, [pc, #432]	@ (8006eec <HAL_I2C_Master_Receive+0x460>)
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 fa27 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d001      	beq.n	8006d4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e0cb      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	691a      	ldr	r2, [r3, #16]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d66:	b2d2      	uxtb	r2, r2
 8006d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d6e:	1c5a      	adds	r2, r3, #1
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	3b01      	subs	r3, #1
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	2200      	movs	r2, #0
 8006d96:	4955      	ldr	r1, [pc, #340]	@ (8006eec <HAL_I2C_Master_Receive+0x460>)
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 f9f9 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e09d      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006db6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	691a      	ldr	r2, [r3, #16]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dc2:	b2d2      	uxtb	r2, r2
 8006dc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	3b01      	subs	r3, #1
 8006de4:	b29a      	uxth	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df4:	b2d2      	uxtb	r2, r2
 8006df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dfc:	1c5a      	adds	r2, r3, #1
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	3b01      	subs	r3, #1
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006e1c:	e04e      	b.n	8006ebc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f000 fb5e 	bl	80074e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d001      	beq.n	8006e32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e058      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	691a      	ldr	r2, [r3, #16]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3c:	b2d2      	uxtb	r2, r2
 8006e3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e44:	1c5a      	adds	r2, r3, #1
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	f003 0304 	and.w	r3, r3, #4
 8006e6e:	2b04      	cmp	r3, #4
 8006e70:	d124      	bne.n	8006ebc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	d107      	bne.n	8006e8a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e88:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	691a      	ldr	r2, [r3, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e94:	b2d2      	uxtb	r2, r2
 8006e96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f47f aeb6 	bne.w	8006c32 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2220      	movs	r2, #32
 8006eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	e000      	b.n	8006ee4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006ee2:	2302      	movs	r3, #2
  }
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3728      	adds	r7, #40	@ 0x28
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	00010004 	.word	0x00010004

08006ef0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b088      	sub	sp, #32
 8006ef4:	af02      	add	r7, sp, #8
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	607a      	str	r2, [r7, #4]
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	460b      	mov	r3, r1
 8006efe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	2b08      	cmp	r3, #8
 8006f0a:	d006      	beq.n	8006f1a <I2C_MasterRequestWrite+0x2a>
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d003      	beq.n	8006f1a <I2C_MasterRequestWrite+0x2a>
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006f18:	d108      	bne.n	8006f2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f28:	601a      	str	r2, [r3, #0]
 8006f2a:	e00b      	b.n	8006f44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f30:	2b12      	cmp	r3, #18
 8006f32:	d107      	bne.n	8006f44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f91d 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00d      	beq.n	8006f78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f6a:	d103      	bne.n	8006f74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e035      	b.n	8006fe4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f80:	d108      	bne.n	8006f94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f82:	897b      	ldrh	r3, [r7, #10]
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	461a      	mov	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f90:	611a      	str	r2, [r3, #16]
 8006f92:	e01b      	b.n	8006fcc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f94:	897b      	ldrh	r3, [r7, #10]
 8006f96:	11db      	asrs	r3, r3, #7
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	f003 0306 	and.w	r3, r3, #6
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	f063 030f 	orn	r3, r3, #15
 8006fa4:	b2da      	uxtb	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	490e      	ldr	r1, [pc, #56]	@ (8006fec <I2C_MasterRequestWrite+0xfc>)
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 f966 	bl	8007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e010      	b.n	8006fe4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006fc2:	897b      	ldrh	r3, [r7, #10]
 8006fc4:	b2da      	uxtb	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	4907      	ldr	r1, [pc, #28]	@ (8006ff0 <I2C_MasterRequestWrite+0x100>)
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 f956 	bl	8007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e000      	b.n	8006fe4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	00010008 	.word	0x00010008
 8006ff0:	00010002 	.word	0x00010002

08006ff4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b088      	sub	sp, #32
 8006ff8:	af02      	add	r7, sp, #8
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	607a      	str	r2, [r7, #4]
 8006ffe:	603b      	str	r3, [r7, #0]
 8007000:	460b      	mov	r3, r1
 8007002:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007008:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007018:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	2b08      	cmp	r3, #8
 800701e:	d006      	beq.n	800702e <I2C_MasterRequestRead+0x3a>
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d003      	beq.n	800702e <I2C_MasterRequestRead+0x3a>
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800702c:	d108      	bne.n	8007040 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	e00b      	b.n	8007058 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007044:	2b11      	cmp	r3, #17
 8007046:	d107      	bne.n	8007058 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007056:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f000 f893 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00d      	beq.n	800708c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800707a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800707e:	d103      	bne.n	8007088 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007086:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e079      	b.n	8007180 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007094:	d108      	bne.n	80070a8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007096:	897b      	ldrh	r3, [r7, #10]
 8007098:	b2db      	uxtb	r3, r3
 800709a:	f043 0301 	orr.w	r3, r3, #1
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	611a      	str	r2, [r3, #16]
 80070a6:	e05f      	b.n	8007168 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80070a8:	897b      	ldrh	r3, [r7, #10]
 80070aa:	11db      	asrs	r3, r3, #7
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	f003 0306 	and.w	r3, r3, #6
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	f063 030f 	orn	r3, r3, #15
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	4930      	ldr	r1, [pc, #192]	@ (8007188 <I2C_MasterRequestRead+0x194>)
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 f8dc 	bl	8007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e054      	b.n	8007180 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80070d6:	897b      	ldrh	r3, [r7, #10]
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	4929      	ldr	r1, [pc, #164]	@ (800718c <I2C_MasterRequestRead+0x198>)
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 f8cc 	bl	8007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d001      	beq.n	80070f6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e044      	b.n	8007180 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070f6:	2300      	movs	r3, #0
 80070f8:	613b      	str	r3, [r7, #16]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	613b      	str	r3, [r7, #16]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	613b      	str	r3, [r7, #16]
 800710a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800711a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 f831 	bl	8007190 <I2C_WaitOnFlagUntilTimeout>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00d      	beq.n	8007150 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800713e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007142:	d103      	bne.n	800714c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800714a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800714c:	2303      	movs	r3, #3
 800714e:	e017      	b.n	8007180 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007150:	897b      	ldrh	r3, [r7, #10]
 8007152:	11db      	asrs	r3, r3, #7
 8007154:	b2db      	uxtb	r3, r3
 8007156:	f003 0306 	and.w	r3, r3, #6
 800715a:	b2db      	uxtb	r3, r3
 800715c:	f063 030e 	orn	r3, r3, #14
 8007160:	b2da      	uxtb	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	4907      	ldr	r1, [pc, #28]	@ (800718c <I2C_MasterRequestRead+0x198>)
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 f888 	bl	8007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e000      	b.n	8007180 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3718      	adds	r7, #24
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	00010008 	.word	0x00010008
 800718c:	00010002 	.word	0x00010002

08007190 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	603b      	str	r3, [r7, #0]
 800719c:	4613      	mov	r3, r2
 800719e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071a0:	e048      	b.n	8007234 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a8:	d044      	beq.n	8007234 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071aa:	f7fb fb91 	bl	80028d0 <HAL_GetTick>
 80071ae:	4602      	mov	r2, r0
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d302      	bcc.n	80071c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d139      	bne.n	8007234 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	0c1b      	lsrs	r3, r3, #16
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d10d      	bne.n	80071e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	43da      	mvns	r2, r3
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	4013      	ands	r3, r2
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	bf0c      	ite	eq
 80071dc:	2301      	moveq	r3, #1
 80071de:	2300      	movne	r3, #0
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	461a      	mov	r2, r3
 80071e4:	e00c      	b.n	8007200 <I2C_WaitOnFlagUntilTimeout+0x70>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	43da      	mvns	r2, r3
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	4013      	ands	r3, r2
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	bf0c      	ite	eq
 80071f8:	2301      	moveq	r3, #1
 80071fa:	2300      	movne	r3, #0
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	461a      	mov	r2, r3
 8007200:	79fb      	ldrb	r3, [r7, #7]
 8007202:	429a      	cmp	r2, r3
 8007204:	d116      	bne.n	8007234 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2220      	movs	r2, #32
 8007210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007220:	f043 0220 	orr.w	r2, r3, #32
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e023      	b.n	800727c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	0c1b      	lsrs	r3, r3, #16
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b01      	cmp	r3, #1
 800723c:	d10d      	bne.n	800725a <I2C_WaitOnFlagUntilTimeout+0xca>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	43da      	mvns	r2, r3
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	4013      	ands	r3, r2
 800724a:	b29b      	uxth	r3, r3
 800724c:	2b00      	cmp	r3, #0
 800724e:	bf0c      	ite	eq
 8007250:	2301      	moveq	r3, #1
 8007252:	2300      	movne	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	461a      	mov	r2, r3
 8007258:	e00c      	b.n	8007274 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	43da      	mvns	r2, r3
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	4013      	ands	r3, r2
 8007266:	b29b      	uxth	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	bf0c      	ite	eq
 800726c:	2301      	moveq	r3, #1
 800726e:	2300      	movne	r3, #0
 8007270:	b2db      	uxtb	r3, r3
 8007272:	461a      	mov	r2, r3
 8007274:	79fb      	ldrb	r3, [r7, #7]
 8007276:	429a      	cmp	r2, r3
 8007278:	d093      	beq.n	80071a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007292:	e071      	b.n	8007378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800729e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a2:	d123      	bne.n	80072ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d8:	f043 0204 	orr.w	r2, r3, #4
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e067      	b.n	80073bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f2:	d041      	beq.n	8007378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072f4:	f7fb faec 	bl	80028d0 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	429a      	cmp	r2, r3
 8007302:	d302      	bcc.n	800730a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d136      	bne.n	8007378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	0c1b      	lsrs	r3, r3, #16
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b01      	cmp	r3, #1
 8007312:	d10c      	bne.n	800732e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	695b      	ldr	r3, [r3, #20]
 800731a:	43da      	mvns	r2, r3
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	4013      	ands	r3, r2
 8007320:	b29b      	uxth	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	bf14      	ite	ne
 8007326:	2301      	movne	r3, #1
 8007328:	2300      	moveq	r3, #0
 800732a:	b2db      	uxtb	r3, r3
 800732c:	e00b      	b.n	8007346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	43da      	mvns	r2, r3
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	4013      	ands	r3, r2
 800733a:	b29b      	uxth	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	bf14      	ite	ne
 8007340:	2301      	movne	r3, #1
 8007342:	2300      	moveq	r3, #0
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d016      	beq.n	8007378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2220      	movs	r2, #32
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007364:	f043 0220 	orr.w	r2, r3, #32
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e021      	b.n	80073bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	0c1b      	lsrs	r3, r3, #16
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b01      	cmp	r3, #1
 8007380:	d10c      	bne.n	800739c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	43da      	mvns	r2, r3
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	4013      	ands	r3, r2
 800738e:	b29b      	uxth	r3, r3
 8007390:	2b00      	cmp	r3, #0
 8007392:	bf14      	ite	ne
 8007394:	2301      	movne	r3, #1
 8007396:	2300      	moveq	r3, #0
 8007398:	b2db      	uxtb	r3, r3
 800739a:	e00b      	b.n	80073b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	43da      	mvns	r2, r3
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	4013      	ands	r3, r2
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bf14      	ite	ne
 80073ae:	2301      	movne	r3, #1
 80073b0:	2300      	moveq	r3, #0
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f47f af6d 	bne.w	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073d0:	e034      	b.n	800743c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f000 f8e3 	bl	800759e <I2C_IsAcknowledgeFailed>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e034      	b.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e8:	d028      	beq.n	800743c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ea:	f7fb fa71 	bl	80028d0 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d302      	bcc.n	8007400 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d11d      	bne.n	800743c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800740a:	2b80      	cmp	r3, #128	@ 0x80
 800740c:	d016      	beq.n	800743c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2220      	movs	r2, #32
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007428:	f043 0220 	orr.w	r2, r3, #32
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e007      	b.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007446:	2b80      	cmp	r3, #128	@ 0x80
 8007448:	d1c3      	bne.n	80073d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007460:	e034      	b.n	80074cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 f89b 	bl	800759e <I2C_IsAcknowledgeFailed>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d001      	beq.n	8007472 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e034      	b.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007478:	d028      	beq.n	80074cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800747a:	f7fb fa29 	bl	80028d0 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	429a      	cmp	r2, r3
 8007488:	d302      	bcc.n	8007490 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d11d      	bne.n	80074cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b04      	cmp	r3, #4
 800749c:	d016      	beq.n	80074cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2220      	movs	r2, #32
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b8:	f043 0220 	orr.w	r2, r3, #32
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e007      	b.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	2b04      	cmp	r3, #4
 80074d8:	d1c3      	bne.n	8007462 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074f0:	e049      	b.n	8007586 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	f003 0310 	and.w	r3, r3, #16
 80074fc:	2b10      	cmp	r3, #16
 80074fe:	d119      	bne.n	8007534 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f06f 0210 	mvn.w	r2, #16
 8007508:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2200      	movs	r2, #0
 800750e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2220      	movs	r2, #32
 8007514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e030      	b.n	8007596 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007534:	f7fb f9cc 	bl	80028d0 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	429a      	cmp	r2, r3
 8007542:	d302      	bcc.n	800754a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d11d      	bne.n	8007586 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007554:	2b40      	cmp	r3, #64	@ 0x40
 8007556:	d016      	beq.n	8007586 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2220      	movs	r2, #32
 8007562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007572:	f043 0220 	orr.w	r2, r3, #32
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e007      	b.n	8007596 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	695b      	ldr	r3, [r3, #20]
 800758c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007590:	2b40      	cmp	r3, #64	@ 0x40
 8007592:	d1ae      	bne.n	80074f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800759e:	b480      	push	{r7}
 80075a0:	b083      	sub	sp, #12
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075b4:	d11b      	bne.n	80075ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075da:	f043 0204 	orr.w	r2, r3, #4
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e000      	b.n	80075f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80075ee:	2300      	movs	r3, #0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b086      	sub	sp, #24
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e267      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	2b00      	cmp	r3, #0
 8007618:	d075      	beq.n	8007706 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800761a:	4b88      	ldr	r3, [pc, #544]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f003 030c 	and.w	r3, r3, #12
 8007622:	2b04      	cmp	r3, #4
 8007624:	d00c      	beq.n	8007640 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007626:	4b85      	ldr	r3, [pc, #532]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800762e:	2b08      	cmp	r3, #8
 8007630:	d112      	bne.n	8007658 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007632:	4b82      	ldr	r3, [pc, #520]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800763a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800763e:	d10b      	bne.n	8007658 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007640:	4b7e      	ldr	r3, [pc, #504]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d05b      	beq.n	8007704 <HAL_RCC_OscConfig+0x108>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d157      	bne.n	8007704 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e242      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007660:	d106      	bne.n	8007670 <HAL_RCC_OscConfig+0x74>
 8007662:	4b76      	ldr	r3, [pc, #472]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a75      	ldr	r2, [pc, #468]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	e01d      	b.n	80076ac <HAL_RCC_OscConfig+0xb0>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007678:	d10c      	bne.n	8007694 <HAL_RCC_OscConfig+0x98>
 800767a:	4b70      	ldr	r3, [pc, #448]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a6f      	ldr	r2, [pc, #444]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007680:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007684:	6013      	str	r3, [r2, #0]
 8007686:	4b6d      	ldr	r3, [pc, #436]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a6c      	ldr	r2, [pc, #432]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800768c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007690:	6013      	str	r3, [r2, #0]
 8007692:	e00b      	b.n	80076ac <HAL_RCC_OscConfig+0xb0>
 8007694:	4b69      	ldr	r3, [pc, #420]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a68      	ldr	r2, [pc, #416]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800769a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	4b66      	ldr	r3, [pc, #408]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a65      	ldr	r2, [pc, #404]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80076a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80076aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d013      	beq.n	80076dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b4:	f7fb f90c 	bl	80028d0 <HAL_GetTick>
 80076b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076bc:	f7fb f908 	bl	80028d0 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b64      	cmp	r3, #100	@ 0x64
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e207      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076ce:	4b5b      	ldr	r3, [pc, #364]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d0f0      	beq.n	80076bc <HAL_RCC_OscConfig+0xc0>
 80076da:	e014      	b.n	8007706 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076dc:	f7fb f8f8 	bl	80028d0 <HAL_GetTick>
 80076e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076e2:	e008      	b.n	80076f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076e4:	f7fb f8f4 	bl	80028d0 <HAL_GetTick>
 80076e8:	4602      	mov	r2, r0
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	1ad3      	subs	r3, r2, r3
 80076ee:	2b64      	cmp	r3, #100	@ 0x64
 80076f0:	d901      	bls.n	80076f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e1f3      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076f6:	4b51      	ldr	r3, [pc, #324]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1f0      	bne.n	80076e4 <HAL_RCC_OscConfig+0xe8>
 8007702:	e000      	b.n	8007706 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0302 	and.w	r3, r3, #2
 800770e:	2b00      	cmp	r3, #0
 8007710:	d063      	beq.n	80077da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007712:	4b4a      	ldr	r3, [pc, #296]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f003 030c 	and.w	r3, r3, #12
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00b      	beq.n	8007736 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800771e:	4b47      	ldr	r3, [pc, #284]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007726:	2b08      	cmp	r3, #8
 8007728:	d11c      	bne.n	8007764 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800772a:	4b44      	ldr	r3, [pc, #272]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d116      	bne.n	8007764 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007736:	4b41      	ldr	r3, [pc, #260]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0302 	and.w	r3, r3, #2
 800773e:	2b00      	cmp	r3, #0
 8007740:	d005      	beq.n	800774e <HAL_RCC_OscConfig+0x152>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d001      	beq.n	800774e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e1c7      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800774e:	4b3b      	ldr	r3, [pc, #236]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	00db      	lsls	r3, r3, #3
 800775c:	4937      	ldr	r1, [pc, #220]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800775e:	4313      	orrs	r3, r2
 8007760:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007762:	e03a      	b.n	80077da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d020      	beq.n	80077ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800776c:	4b34      	ldr	r3, [pc, #208]	@ (8007840 <HAL_RCC_OscConfig+0x244>)
 800776e:	2201      	movs	r2, #1
 8007770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007772:	f7fb f8ad 	bl	80028d0 <HAL_GetTick>
 8007776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007778:	e008      	b.n	800778c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800777a:	f7fb f8a9 	bl	80028d0 <HAL_GetTick>
 800777e:	4602      	mov	r2, r0
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	1ad3      	subs	r3, r2, r3
 8007784:	2b02      	cmp	r3, #2
 8007786:	d901      	bls.n	800778c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e1a8      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800778c:	4b2b      	ldr	r3, [pc, #172]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0f0      	beq.n	800777a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007798:	4b28      	ldr	r3, [pc, #160]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	00db      	lsls	r3, r3, #3
 80077a6:	4925      	ldr	r1, [pc, #148]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80077a8:	4313      	orrs	r3, r2
 80077aa:	600b      	str	r3, [r1, #0]
 80077ac:	e015      	b.n	80077da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077ae:	4b24      	ldr	r3, [pc, #144]	@ (8007840 <HAL_RCC_OscConfig+0x244>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077b4:	f7fb f88c 	bl	80028d0 <HAL_GetTick>
 80077b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077ba:	e008      	b.n	80077ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80077bc:	f7fb f888 	bl	80028d0 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d901      	bls.n	80077ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e187      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077ce:	4b1b      	ldr	r3, [pc, #108]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f003 0302 	and.w	r3, r3, #2
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1f0      	bne.n	80077bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0308 	and.w	r3, r3, #8
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d036      	beq.n	8007854 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d016      	beq.n	800781c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077ee:	4b15      	ldr	r3, [pc, #84]	@ (8007844 <HAL_RCC_OscConfig+0x248>)
 80077f0:	2201      	movs	r2, #1
 80077f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077f4:	f7fb f86c 	bl	80028d0 <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077fc:	f7fb f868 	bl	80028d0 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b02      	cmp	r3, #2
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e167      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800780e:	4b0b      	ldr	r3, [pc, #44]	@ (800783c <HAL_RCC_OscConfig+0x240>)
 8007810:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007812:	f003 0302 	and.w	r3, r3, #2
 8007816:	2b00      	cmp	r3, #0
 8007818:	d0f0      	beq.n	80077fc <HAL_RCC_OscConfig+0x200>
 800781a:	e01b      	b.n	8007854 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800781c:	4b09      	ldr	r3, [pc, #36]	@ (8007844 <HAL_RCC_OscConfig+0x248>)
 800781e:	2200      	movs	r2, #0
 8007820:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007822:	f7fb f855 	bl	80028d0 <HAL_GetTick>
 8007826:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007828:	e00e      	b.n	8007848 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800782a:	f7fb f851 	bl	80028d0 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	2b02      	cmp	r3, #2
 8007836:	d907      	bls.n	8007848 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007838:	2303      	movs	r3, #3
 800783a:	e150      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
 800783c:	40023800 	.word	0x40023800
 8007840:	42470000 	.word	0x42470000
 8007844:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007848:	4b88      	ldr	r3, [pc, #544]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800784a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800784c:	f003 0302 	and.w	r3, r3, #2
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1ea      	bne.n	800782a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0304 	and.w	r3, r3, #4
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 8097 	beq.w	8007990 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007862:	2300      	movs	r3, #0
 8007864:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007866:	4b81      	ldr	r3, [pc, #516]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10f      	bne.n	8007892 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007872:	2300      	movs	r3, #0
 8007874:	60bb      	str	r3, [r7, #8]
 8007876:	4b7d      	ldr	r3, [pc, #500]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787a:	4a7c      	ldr	r2, [pc, #496]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800787c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007880:	6413      	str	r3, [r2, #64]	@ 0x40
 8007882:	4b7a      	ldr	r3, [pc, #488]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800788a:	60bb      	str	r3, [r7, #8]
 800788c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800788e:	2301      	movs	r3, #1
 8007890:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007892:	4b77      	ldr	r3, [pc, #476]	@ (8007a70 <HAL_RCC_OscConfig+0x474>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800789a:	2b00      	cmp	r3, #0
 800789c:	d118      	bne.n	80078d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800789e:	4b74      	ldr	r3, [pc, #464]	@ (8007a70 <HAL_RCC_OscConfig+0x474>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a73      	ldr	r2, [pc, #460]	@ (8007a70 <HAL_RCC_OscConfig+0x474>)
 80078a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078aa:	f7fb f811 	bl	80028d0 <HAL_GetTick>
 80078ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078b0:	e008      	b.n	80078c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078b2:	f7fb f80d 	bl	80028d0 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d901      	bls.n	80078c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e10c      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007a70 <HAL_RCC_OscConfig+0x474>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d0f0      	beq.n	80078b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d106      	bne.n	80078e6 <HAL_RCC_OscConfig+0x2ea>
 80078d8:	4b64      	ldr	r3, [pc, #400]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80078da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078dc:	4a63      	ldr	r2, [pc, #396]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80078de:	f043 0301 	orr.w	r3, r3, #1
 80078e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80078e4:	e01c      	b.n	8007920 <HAL_RCC_OscConfig+0x324>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	2b05      	cmp	r3, #5
 80078ec:	d10c      	bne.n	8007908 <HAL_RCC_OscConfig+0x30c>
 80078ee:	4b5f      	ldr	r3, [pc, #380]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80078f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078f2:	4a5e      	ldr	r2, [pc, #376]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80078f4:	f043 0304 	orr.w	r3, r3, #4
 80078f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80078fa:	4b5c      	ldr	r3, [pc, #368]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80078fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078fe:	4a5b      	ldr	r2, [pc, #364]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007900:	f043 0301 	orr.w	r3, r3, #1
 8007904:	6713      	str	r3, [r2, #112]	@ 0x70
 8007906:	e00b      	b.n	8007920 <HAL_RCC_OscConfig+0x324>
 8007908:	4b58      	ldr	r3, [pc, #352]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800790a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790c:	4a57      	ldr	r2, [pc, #348]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800790e:	f023 0301 	bic.w	r3, r3, #1
 8007912:	6713      	str	r3, [r2, #112]	@ 0x70
 8007914:	4b55      	ldr	r3, [pc, #340]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007918:	4a54      	ldr	r2, [pc, #336]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800791a:	f023 0304 	bic.w	r3, r3, #4
 800791e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d015      	beq.n	8007954 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007928:	f7fa ffd2 	bl	80028d0 <HAL_GetTick>
 800792c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800792e:	e00a      	b.n	8007946 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007930:	f7fa ffce 	bl	80028d0 <HAL_GetTick>
 8007934:	4602      	mov	r2, r0
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800793e:	4293      	cmp	r3, r2
 8007940:	d901      	bls.n	8007946 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007942:	2303      	movs	r3, #3
 8007944:	e0cb      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007946:	4b49      	ldr	r3, [pc, #292]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d0ee      	beq.n	8007930 <HAL_RCC_OscConfig+0x334>
 8007952:	e014      	b.n	800797e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007954:	f7fa ffbc 	bl	80028d0 <HAL_GetTick>
 8007958:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800795a:	e00a      	b.n	8007972 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800795c:	f7fa ffb8 	bl	80028d0 <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800796a:	4293      	cmp	r3, r2
 800796c:	d901      	bls.n	8007972 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e0b5      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007972:	4b3e      	ldr	r3, [pc, #248]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1ee      	bne.n	800795c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800797e:	7dfb      	ldrb	r3, [r7, #23]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d105      	bne.n	8007990 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007984:	4b39      	ldr	r3, [pc, #228]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007988:	4a38      	ldr	r2, [pc, #224]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800798a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800798e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 80a1 	beq.w	8007adc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800799a:	4b34      	ldr	r3, [pc, #208]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f003 030c 	and.w	r3, r3, #12
 80079a2:	2b08      	cmp	r3, #8
 80079a4:	d05c      	beq.n	8007a60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d141      	bne.n	8007a32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ae:	4b31      	ldr	r3, [pc, #196]	@ (8007a74 <HAL_RCC_OscConfig+0x478>)
 80079b0:	2200      	movs	r2, #0
 80079b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079b4:	f7fa ff8c 	bl	80028d0 <HAL_GetTick>
 80079b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ba:	e008      	b.n	80079ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079bc:	f7fa ff88 	bl	80028d0 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d901      	bls.n	80079ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e087      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ce:	4b27      	ldr	r3, [pc, #156]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1f0      	bne.n	80079bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	69da      	ldr	r2, [r3, #28]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	431a      	orrs	r2, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e8:	019b      	lsls	r3, r3, #6
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f0:	085b      	lsrs	r3, r3, #1
 80079f2:	3b01      	subs	r3, #1
 80079f4:	041b      	lsls	r3, r3, #16
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fc:	061b      	lsls	r3, r3, #24
 80079fe:	491b      	ldr	r1, [pc, #108]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a04:	4b1b      	ldr	r3, [pc, #108]	@ (8007a74 <HAL_RCC_OscConfig+0x478>)
 8007a06:	2201      	movs	r2, #1
 8007a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a0a:	f7fa ff61 	bl	80028d0 <HAL_GetTick>
 8007a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a10:	e008      	b.n	8007a24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a12:	f7fa ff5d 	bl	80028d0 <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	d901      	bls.n	8007a24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007a20:	2303      	movs	r3, #3
 8007a22:	e05c      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a24:	4b11      	ldr	r3, [pc, #68]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d0f0      	beq.n	8007a12 <HAL_RCC_OscConfig+0x416>
 8007a30:	e054      	b.n	8007adc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a32:	4b10      	ldr	r3, [pc, #64]	@ (8007a74 <HAL_RCC_OscConfig+0x478>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a38:	f7fa ff4a 	bl	80028d0 <HAL_GetTick>
 8007a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a3e:	e008      	b.n	8007a52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a40:	f7fa ff46 	bl	80028d0 <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e045      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a52:	4b06      	ldr	r3, [pc, #24]	@ (8007a6c <HAL_RCC_OscConfig+0x470>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1f0      	bne.n	8007a40 <HAL_RCC_OscConfig+0x444>
 8007a5e:	e03d      	b.n	8007adc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d107      	bne.n	8007a78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e038      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
 8007a6c:	40023800 	.word	0x40023800
 8007a70:	40007000 	.word	0x40007000
 8007a74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a78:	4b1b      	ldr	r3, [pc, #108]	@ (8007ae8 <HAL_RCC_OscConfig+0x4ec>)
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d028      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d121      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d11a      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007aae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d111      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abe:	085b      	lsrs	r3, r3, #1
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d107      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d001      	beq.n	8007adc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e000      	b.n	8007ade <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3718      	adds	r7, #24
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	40023800 	.word	0x40023800

08007aec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e0cc      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b00:	4b68      	ldr	r3, [pc, #416]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0307 	and.w	r3, r3, #7
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d90c      	bls.n	8007b28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b0e:	4b65      	ldr	r3, [pc, #404]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	b2d2      	uxtb	r2, r2
 8007b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b16:	4b63      	ldr	r3, [pc, #396]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d001      	beq.n	8007b28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e0b8      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0302 	and.w	r3, r3, #2
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d020      	beq.n	8007b76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d005      	beq.n	8007b4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b40:	4b59      	ldr	r3, [pc, #356]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	4a58      	ldr	r2, [pc, #352]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007b4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0308 	and.w	r3, r3, #8
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d005      	beq.n	8007b64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b58:	4b53      	ldr	r3, [pc, #332]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	4a52      	ldr	r2, [pc, #328]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007b62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b64:	4b50      	ldr	r3, [pc, #320]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	494d      	ldr	r1, [pc, #308]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d044      	beq.n	8007c0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d107      	bne.n	8007b9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b8a:	4b47      	ldr	r3, [pc, #284]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d119      	bne.n	8007bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e07f      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d003      	beq.n	8007baa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ba6:	2b03      	cmp	r3, #3
 8007ba8:	d107      	bne.n	8007bba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007baa:	4b3f      	ldr	r3, [pc, #252]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d109      	bne.n	8007bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e06f      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bba:	4b3b      	ldr	r3, [pc, #236]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d101      	bne.n	8007bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e067      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bca:	4b37      	ldr	r3, [pc, #220]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f023 0203 	bic.w	r2, r3, #3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	4934      	ldr	r1, [pc, #208]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bdc:	f7fa fe78 	bl	80028d0 <HAL_GetTick>
 8007be0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007be2:	e00a      	b.n	8007bfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007be4:	f7fa fe74 	bl	80028d0 <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e04f      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 020c 	and.w	r2, r3, #12
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d1eb      	bne.n	8007be4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c0c:	4b25      	ldr	r3, [pc, #148]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 0307 	and.w	r3, r3, #7
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d20c      	bcs.n	8007c34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c1a:	4b22      	ldr	r3, [pc, #136]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	b2d2      	uxtb	r2, r2
 8007c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c22:	4b20      	ldr	r3, [pc, #128]	@ (8007ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0307 	and.w	r3, r3, #7
 8007c2a:	683a      	ldr	r2, [r7, #0]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d001      	beq.n	8007c34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e032      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d008      	beq.n	8007c52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c40:	4b19      	ldr	r3, [pc, #100]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	4916      	ldr	r1, [pc, #88]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0308 	and.w	r3, r3, #8
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d009      	beq.n	8007c72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c5e:	4b12      	ldr	r3, [pc, #72]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	00db      	lsls	r3, r3, #3
 8007c6c:	490e      	ldr	r1, [pc, #56]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c72:	f000 f821 	bl	8007cb8 <HAL_RCC_GetSysClockFreq>
 8007c76:	4602      	mov	r2, r0
 8007c78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	091b      	lsrs	r3, r3, #4
 8007c7e:	f003 030f 	and.w	r3, r3, #15
 8007c82:	490a      	ldr	r1, [pc, #40]	@ (8007cac <HAL_RCC_ClockConfig+0x1c0>)
 8007c84:	5ccb      	ldrb	r3, [r1, r3]
 8007c86:	fa22 f303 	lsr.w	r3, r2, r3
 8007c8a:	4a09      	ldr	r2, [pc, #36]	@ (8007cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007c8e:	4b09      	ldr	r3, [pc, #36]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fa fdd8 	bl	8002848 <HAL_InitTick>

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	40023c00 	.word	0x40023c00
 8007ca8:	40023800 	.word	0x40023800
 8007cac:	08013f34 	.word	0x08013f34
 8007cb0:	20000000 	.word	0x20000000
 8007cb4:	20000004 	.word	0x20000004

08007cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cbc:	b094      	sub	sp, #80	@ 0x50
 8007cbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cc8:	2300      	movs	r3, #0
 8007cca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007cd0:	4b79      	ldr	r3, [pc, #484]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f003 030c 	and.w	r3, r3, #12
 8007cd8:	2b08      	cmp	r3, #8
 8007cda:	d00d      	beq.n	8007cf8 <HAL_RCC_GetSysClockFreq+0x40>
 8007cdc:	2b08      	cmp	r3, #8
 8007cde:	f200 80e1 	bhi.w	8007ea4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d002      	beq.n	8007cec <HAL_RCC_GetSysClockFreq+0x34>
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	d003      	beq.n	8007cf2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007cea:	e0db      	b.n	8007ea4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007cec:	4b73      	ldr	r3, [pc, #460]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x204>)
 8007cee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8007cf0:	e0db      	b.n	8007eaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cf2:	4b73      	ldr	r3, [pc, #460]	@ (8007ec0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007cf6:	e0d8      	b.n	8007eaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d00:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d02:	4b6d      	ldr	r3, [pc, #436]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d063      	beq.n	8007dd6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	099b      	lsrs	r3, r3, #6
 8007d14:	2200      	movs	r2, #0
 8007d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d20:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d22:	2300      	movs	r3, #0
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007d2a:	4622      	mov	r2, r4
 8007d2c:	462b      	mov	r3, r5
 8007d2e:	f04f 0000 	mov.w	r0, #0
 8007d32:	f04f 0100 	mov.w	r1, #0
 8007d36:	0159      	lsls	r1, r3, #5
 8007d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d3c:	0150      	lsls	r0, r2, #5
 8007d3e:	4602      	mov	r2, r0
 8007d40:	460b      	mov	r3, r1
 8007d42:	4621      	mov	r1, r4
 8007d44:	1a51      	subs	r1, r2, r1
 8007d46:	6139      	str	r1, [r7, #16]
 8007d48:	4629      	mov	r1, r5
 8007d4a:	eb63 0301 	sbc.w	r3, r3, r1
 8007d4e:	617b      	str	r3, [r7, #20]
 8007d50:	f04f 0200 	mov.w	r2, #0
 8007d54:	f04f 0300 	mov.w	r3, #0
 8007d58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007d5c:	4659      	mov	r1, fp
 8007d5e:	018b      	lsls	r3, r1, #6
 8007d60:	4651      	mov	r1, sl
 8007d62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d66:	4651      	mov	r1, sl
 8007d68:	018a      	lsls	r2, r1, #6
 8007d6a:	4651      	mov	r1, sl
 8007d6c:	ebb2 0801 	subs.w	r8, r2, r1
 8007d70:	4659      	mov	r1, fp
 8007d72:	eb63 0901 	sbc.w	r9, r3, r1
 8007d76:	f04f 0200 	mov.w	r2, #0
 8007d7a:	f04f 0300 	mov.w	r3, #0
 8007d7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d8a:	4690      	mov	r8, r2
 8007d8c:	4699      	mov	r9, r3
 8007d8e:	4623      	mov	r3, r4
 8007d90:	eb18 0303 	adds.w	r3, r8, r3
 8007d94:	60bb      	str	r3, [r7, #8]
 8007d96:	462b      	mov	r3, r5
 8007d98:	eb49 0303 	adc.w	r3, r9, r3
 8007d9c:	60fb      	str	r3, [r7, #12]
 8007d9e:	f04f 0200 	mov.w	r2, #0
 8007da2:	f04f 0300 	mov.w	r3, #0
 8007da6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007daa:	4629      	mov	r1, r5
 8007dac:	024b      	lsls	r3, r1, #9
 8007dae:	4621      	mov	r1, r4
 8007db0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007db4:	4621      	mov	r1, r4
 8007db6:	024a      	lsls	r2, r1, #9
 8007db8:	4610      	mov	r0, r2
 8007dba:	4619      	mov	r1, r3
 8007dbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007dc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007dc8:	f7f8 ff4e 	bl	8000c68 <__aeabi_uldivmod>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	460b      	mov	r3, r1
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dd4:	e058      	b.n	8007e88 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dd6:	4b38      	ldr	r3, [pc, #224]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	099b      	lsrs	r3, r3, #6
 8007ddc:	2200      	movs	r2, #0
 8007dde:	4618      	mov	r0, r3
 8007de0:	4611      	mov	r1, r2
 8007de2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007de6:	623b      	str	r3, [r7, #32]
 8007de8:	2300      	movs	r3, #0
 8007dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007df0:	4642      	mov	r2, r8
 8007df2:	464b      	mov	r3, r9
 8007df4:	f04f 0000 	mov.w	r0, #0
 8007df8:	f04f 0100 	mov.w	r1, #0
 8007dfc:	0159      	lsls	r1, r3, #5
 8007dfe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e02:	0150      	lsls	r0, r2, #5
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4641      	mov	r1, r8
 8007e0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e0e:	4649      	mov	r1, r9
 8007e10:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e14:	f04f 0200 	mov.w	r2, #0
 8007e18:	f04f 0300 	mov.w	r3, #0
 8007e1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007e20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007e24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007e28:	ebb2 040a 	subs.w	r4, r2, sl
 8007e2c:	eb63 050b 	sbc.w	r5, r3, fp
 8007e30:	f04f 0200 	mov.w	r2, #0
 8007e34:	f04f 0300 	mov.w	r3, #0
 8007e38:	00eb      	lsls	r3, r5, #3
 8007e3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e3e:	00e2      	lsls	r2, r4, #3
 8007e40:	4614      	mov	r4, r2
 8007e42:	461d      	mov	r5, r3
 8007e44:	4643      	mov	r3, r8
 8007e46:	18e3      	adds	r3, r4, r3
 8007e48:	603b      	str	r3, [r7, #0]
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	eb45 0303 	adc.w	r3, r5, r3
 8007e50:	607b      	str	r3, [r7, #4]
 8007e52:	f04f 0200 	mov.w	r2, #0
 8007e56:	f04f 0300 	mov.w	r3, #0
 8007e5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007e5e:	4629      	mov	r1, r5
 8007e60:	028b      	lsls	r3, r1, #10
 8007e62:	4621      	mov	r1, r4
 8007e64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e68:	4621      	mov	r1, r4
 8007e6a:	028a      	lsls	r2, r1, #10
 8007e6c:	4610      	mov	r0, r2
 8007e6e:	4619      	mov	r1, r3
 8007e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e72:	2200      	movs	r2, #0
 8007e74:	61bb      	str	r3, [r7, #24]
 8007e76:	61fa      	str	r2, [r7, #28]
 8007e78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e7c:	f7f8 fef4 	bl	8000c68 <__aeabi_uldivmod>
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4613      	mov	r3, r2
 8007e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007e88:	4b0b      	ldr	r3, [pc, #44]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	0c1b      	lsrs	r3, r3, #16
 8007e8e:	f003 0303 	and.w	r3, r3, #3
 8007e92:	3301      	adds	r3, #1
 8007e94:	005b      	lsls	r3, r3, #1
 8007e96:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8007e98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007ea2:	e002      	b.n	8007eaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ea4:	4b05      	ldr	r3, [pc, #20]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x204>)
 8007ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007eaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3750      	adds	r7, #80	@ 0x50
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007eb6:	bf00      	nop
 8007eb8:	40023800 	.word	0x40023800
 8007ebc:	00f42400 	.word	0x00f42400
 8007ec0:	007a1200 	.word	0x007a1200

08007ec4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ec8:	4b03      	ldr	r3, [pc, #12]	@ (8007ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007eca:	681b      	ldr	r3, [r3, #0]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	20000000 	.word	0x20000000

08007edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007ee0:	f7ff fff0 	bl	8007ec4 <HAL_RCC_GetHCLKFreq>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	4b05      	ldr	r3, [pc, #20]	@ (8007efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	0a9b      	lsrs	r3, r3, #10
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	4903      	ldr	r1, [pc, #12]	@ (8007f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ef2:	5ccb      	ldrb	r3, [r1, r3]
 8007ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40023800 	.word	0x40023800
 8007f00:	08013f44 	.word	0x08013f44

08007f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007f08:	f7ff ffdc 	bl	8007ec4 <HAL_RCC_GetHCLKFreq>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	0b5b      	lsrs	r3, r3, #13
 8007f14:	f003 0307 	and.w	r3, r3, #7
 8007f18:	4903      	ldr	r1, [pc, #12]	@ (8007f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f1a:	5ccb      	ldrb	r3, [r1, r3]
 8007f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	40023800 	.word	0x40023800
 8007f28:	08013f44 	.word	0x08013f44

08007f2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e07b      	b.n	8008036 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d108      	bne.n	8007f58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f4e:	d009      	beq.n	8007f64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	61da      	str	r2, [r3, #28]
 8007f56:	e005      	b.n	8007f64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d106      	bne.n	8007f84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7fa f904 	bl	800218c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2202      	movs	r2, #2
 8007f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fac:	431a      	orrs	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fb6:	431a      	orrs	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	f003 0302 	and.w	r3, r3, #2
 8007fc0:	431a      	orrs	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	f003 0301 	and.w	r3, r3, #1
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	69db      	ldr	r3, [r3, #28]
 8007fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6a1b      	ldr	r3, [r3, #32]
 8007fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe8:	ea42 0103 	orr.w	r1, r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	0c1b      	lsrs	r3, r3, #16
 8008002:	f003 0104 	and.w	r1, r3, #4
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800a:	f003 0210 	and.w	r2, r3, #16
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	430a      	orrs	r2, r1
 8008014:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	69da      	ldr	r2, [r3, #28]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008024:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b088      	sub	sp, #32
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	603b      	str	r3, [r7, #0]
 800804a:	4613      	mov	r3, r2
 800804c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008058:	2b01      	cmp	r3, #1
 800805a:	d101      	bne.n	8008060 <HAL_SPI_Transmit+0x22>
 800805c:	2302      	movs	r3, #2
 800805e:	e12d      	b.n	80082bc <HAL_SPI_Transmit+0x27e>
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008068:	f7fa fc32 	bl	80028d0 <HAL_GetTick>
 800806c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800806e:	88fb      	ldrh	r3, [r7, #6]
 8008070:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b01      	cmp	r3, #1
 800807c:	d002      	beq.n	8008084 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800807e:	2302      	movs	r3, #2
 8008080:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008082:	e116      	b.n	80082b2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <HAL_SPI_Transmit+0x52>
 800808a:	88fb      	ldrh	r3, [r7, #6]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d102      	bne.n	8008096 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008094:	e10d      	b.n	80082b2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2203      	movs	r2, #3
 800809a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	68ba      	ldr	r2, [r7, #8]
 80080a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	88fa      	ldrh	r2, [r7, #6]
 80080ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	88fa      	ldrh	r2, [r7, #6]
 80080b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2200      	movs	r2, #0
 80080c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2200      	movs	r2, #0
 80080d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080dc:	d10f      	bne.n	80080fe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008108:	2b40      	cmp	r3, #64	@ 0x40
 800810a:	d007      	beq.n	800811c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800811a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008124:	d14f      	bne.n	80081c6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d002      	beq.n	8008134 <HAL_SPI_Transmit+0xf6>
 800812e:	8afb      	ldrh	r3, [r7, #22]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d142      	bne.n	80081ba <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008138:	881a      	ldrh	r2, [r3, #0]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008144:	1c9a      	adds	r2, r3, #2
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800814e:	b29b      	uxth	r3, r3
 8008150:	3b01      	subs	r3, #1
 8008152:	b29a      	uxth	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008158:	e02f      	b.n	80081ba <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b02      	cmp	r3, #2
 8008166:	d112      	bne.n	800818e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800816c:	881a      	ldrh	r2, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008178:	1c9a      	adds	r2, r3, #2
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008182:	b29b      	uxth	r3, r3
 8008184:	3b01      	subs	r3, #1
 8008186:	b29a      	uxth	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800818c:	e015      	b.n	80081ba <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800818e:	f7fa fb9f 	bl	80028d0 <HAL_GetTick>
 8008192:	4602      	mov	r2, r0
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	429a      	cmp	r2, r3
 800819c:	d803      	bhi.n	80081a6 <HAL_SPI_Transmit+0x168>
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a4:	d102      	bne.n	80081ac <HAL_SPI_Transmit+0x16e>
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d106      	bne.n	80081ba <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80081ac:	2303      	movs	r3, #3
 80081ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80081b8:	e07b      	b.n	80082b2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1ca      	bne.n	800815a <HAL_SPI_Transmit+0x11c>
 80081c4:	e050      	b.n	8008268 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d002      	beq.n	80081d4 <HAL_SPI_Transmit+0x196>
 80081ce:	8afb      	ldrh	r3, [r7, #22]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d144      	bne.n	800825e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	330c      	adds	r3, #12
 80081de:	7812      	ldrb	r2, [r2, #0]
 80081e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	1c5a      	adds	r2, r3, #1
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80081fa:	e030      	b.n	800825e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f003 0302 	and.w	r3, r3, #2
 8008206:	2b02      	cmp	r3, #2
 8008208:	d113      	bne.n	8008232 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	330c      	adds	r3, #12
 8008214:	7812      	ldrb	r2, [r2, #0]
 8008216:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29a      	uxth	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008230:	e015      	b.n	800825e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008232:	f7fa fb4d 	bl	80028d0 <HAL_GetTick>
 8008236:	4602      	mov	r2, r0
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	1ad3      	subs	r3, r2, r3
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	429a      	cmp	r2, r3
 8008240:	d803      	bhi.n	800824a <HAL_SPI_Transmit+0x20c>
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008248:	d102      	bne.n	8008250 <HAL_SPI_Transmit+0x212>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d106      	bne.n	800825e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800825c:	e029      	b.n	80082b2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008262:	b29b      	uxth	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1c9      	bne.n	80081fc <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008268:	69ba      	ldr	r2, [r7, #24]
 800826a:	6839      	ldr	r1, [r7, #0]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 f8b1 	bl	80083d4 <SPI_EndRxTxTransaction>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2220      	movs	r2, #32
 800827c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d10a      	bne.n	800829c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	613b      	str	r3, [r7, #16]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	613b      	str	r3, [r7, #16]
 800829a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	77fb      	strb	r3, [r7, #31]
 80082a8:	e003      	b.n	80082b2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80082ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3720      	adds	r7, #32
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b088      	sub	sp, #32
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	603b      	str	r3, [r7, #0]
 80082d0:	4613      	mov	r3, r2
 80082d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80082d4:	f7fa fafc 	bl	80028d0 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082dc:	1a9b      	subs	r3, r3, r2
 80082de:	683a      	ldr	r2, [r7, #0]
 80082e0:	4413      	add	r3, r2
 80082e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80082e4:	f7fa faf4 	bl	80028d0 <HAL_GetTick>
 80082e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80082ea:	4b39      	ldr	r3, [pc, #228]	@ (80083d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	015b      	lsls	r3, r3, #5
 80082f0:	0d1b      	lsrs	r3, r3, #20
 80082f2:	69fa      	ldr	r2, [r7, #28]
 80082f4:	fb02 f303 	mul.w	r3, r2, r3
 80082f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80082fa:	e054      	b.n	80083a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008302:	d050      	beq.n	80083a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008304:	f7fa fae4 	bl	80028d0 <HAL_GetTick>
 8008308:	4602      	mov	r2, r0
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	69fa      	ldr	r2, [r7, #28]
 8008310:	429a      	cmp	r2, r3
 8008312:	d902      	bls.n	800831a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d13d      	bne.n	8008396 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008328:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008332:	d111      	bne.n	8008358 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800833c:	d004      	beq.n	8008348 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008346:	d107      	bne.n	8008358 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008356:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008360:	d10f      	bne.n	8008382 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008370:	601a      	str	r2, [r3, #0]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008380:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e017      	b.n	80083c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d101      	bne.n	80083a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800839c:	2300      	movs	r3, #0
 800839e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	3b01      	subs	r3, #1
 80083a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	4013      	ands	r3, r2
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	bf0c      	ite	eq
 80083b6:	2301      	moveq	r3, #1
 80083b8:	2300      	movne	r3, #0
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	461a      	mov	r2, r3
 80083be:	79fb      	ldrb	r3, [r7, #7]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d19b      	bne.n	80082fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3720      	adds	r7, #32
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	20000000 	.word	0x20000000

080083d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af02      	add	r7, sp, #8
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2201      	movs	r2, #1
 80083e8:	2102      	movs	r1, #2
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f7ff ff6a 	bl	80082c4 <SPI_WaitFlagStateUntilTimeout>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d007      	beq.n	8008406 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fa:	f043 0220 	orr.w	r2, r3, #32
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e032      	b.n	800846c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008406:	4b1b      	ldr	r3, [pc, #108]	@ (8008474 <SPI_EndRxTxTransaction+0xa0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a1b      	ldr	r2, [pc, #108]	@ (8008478 <SPI_EndRxTxTransaction+0xa4>)
 800840c:	fba2 2303 	umull	r2, r3, r2, r3
 8008410:	0d5b      	lsrs	r3, r3, #21
 8008412:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008416:	fb02 f303 	mul.w	r3, r2, r3
 800841a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008424:	d112      	bne.n	800844c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	2200      	movs	r2, #0
 800842e:	2180      	movs	r1, #128	@ 0x80
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f7ff ff47 	bl	80082c4 <SPI_WaitFlagStateUntilTimeout>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d016      	beq.n	800846a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008440:	f043 0220 	orr.w	r2, r3, #32
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e00f      	b.n	800846c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00a      	beq.n	8008468 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	3b01      	subs	r3, #1
 8008456:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008462:	2b80      	cmp	r3, #128	@ 0x80
 8008464:	d0f2      	beq.n	800844c <SPI_EndRxTxTransaction+0x78>
 8008466:	e000      	b.n	800846a <SPI_EndRxTxTransaction+0x96>
        break;
 8008468:	bf00      	nop
  }

  return HAL_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3718      	adds	r7, #24
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	20000000 	.word	0x20000000
 8008478:	165e9f81 	.word	0x165e9f81

0800847c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e041      	b.n	8008512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008494:	b2db      	uxtb	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d106      	bne.n	80084a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7f9 feba 	bl	800221c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2202      	movs	r2, #2
 80084ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	3304      	adds	r3, #4
 80084b8:	4619      	mov	r1, r3
 80084ba:	4610      	mov	r0, r2
 80084bc:	f000 fcb0 	bl	8008e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b082      	sub	sp, #8
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	e041      	b.n	80085b0 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008532:	b2db      	uxtb	r3, r3
 8008534:	2b00      	cmp	r3, #0
 8008536:	d106      	bne.n	8008546 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 f839 	bl	80085b8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2202      	movs	r2, #2
 800854a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	3304      	adds	r3, #4
 8008556:	4619      	mov	r1, r3
 8008558:	4610      	mov	r0, r2
 800855a:	f000 fc61 	bl	8008e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2201      	movs	r2, #1
 800857a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2201      	movs	r2, #1
 8008582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2201      	movs	r2, #1
 8008592:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2201      	movs	r2, #1
 800859a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d101      	bne.n	80085de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e041      	b.n	8008662 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d106      	bne.n	80085f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 f839 	bl	800866a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2202      	movs	r2, #2
 80085fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	3304      	adds	r3, #4
 8008608:	4619      	mov	r1, r3
 800860a:	4610      	mov	r0, r2
 800860c:	f000 fc08 	bl	8008e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3708      	adds	r7, #8
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800866a:	b480      	push	{r7}
 800866c:	b083      	sub	sp, #12
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008672:	bf00      	nop
 8008674:	370c      	adds	r7, #12
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
	...

08008680 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d109      	bne.n	80086a4 <HAL_TIM_PWM_Start+0x24>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008696:	b2db      	uxtb	r3, r3
 8008698:	2b01      	cmp	r3, #1
 800869a:	bf14      	ite	ne
 800869c:	2301      	movne	r3, #1
 800869e:	2300      	moveq	r3, #0
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	e022      	b.n	80086ea <HAL_TIM_PWM_Start+0x6a>
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	d109      	bne.n	80086be <HAL_TIM_PWM_Start+0x3e>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	bf14      	ite	ne
 80086b6:	2301      	movne	r3, #1
 80086b8:	2300      	moveq	r3, #0
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	e015      	b.n	80086ea <HAL_TIM_PWM_Start+0x6a>
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	2b08      	cmp	r3, #8
 80086c2:	d109      	bne.n	80086d8 <HAL_TIM_PWM_Start+0x58>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	bf14      	ite	ne
 80086d0:	2301      	movne	r3, #1
 80086d2:	2300      	moveq	r3, #0
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	e008      	b.n	80086ea <HAL_TIM_PWM_Start+0x6a>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	bf14      	ite	ne
 80086e4:	2301      	movne	r3, #1
 80086e6:	2300      	moveq	r3, #0
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d001      	beq.n	80086f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e07c      	b.n	80087ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d104      	bne.n	8008702 <HAL_TIM_PWM_Start+0x82>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008700:	e013      	b.n	800872a <HAL_TIM_PWM_Start+0xaa>
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2b04      	cmp	r3, #4
 8008706:	d104      	bne.n	8008712 <HAL_TIM_PWM_Start+0x92>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008710:	e00b      	b.n	800872a <HAL_TIM_PWM_Start+0xaa>
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	2b08      	cmp	r3, #8
 8008716:	d104      	bne.n	8008722 <HAL_TIM_PWM_Start+0xa2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2202      	movs	r2, #2
 800871c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008720:	e003      	b.n	800872a <HAL_TIM_PWM_Start+0xaa>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2202      	movs	r2, #2
 8008726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2201      	movs	r2, #1
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	4618      	mov	r0, r3
 8008734:	f000 fe6a 	bl	800940c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a2d      	ldr	r2, [pc, #180]	@ (80087f4 <HAL_TIM_PWM_Start+0x174>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d004      	beq.n	800874c <HAL_TIM_PWM_Start+0xcc>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a2c      	ldr	r2, [pc, #176]	@ (80087f8 <HAL_TIM_PWM_Start+0x178>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d101      	bne.n	8008750 <HAL_TIM_PWM_Start+0xd0>
 800874c:	2301      	movs	r3, #1
 800874e:	e000      	b.n	8008752 <HAL_TIM_PWM_Start+0xd2>
 8008750:	2300      	movs	r3, #0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d007      	beq.n	8008766 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008764:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a22      	ldr	r2, [pc, #136]	@ (80087f4 <HAL_TIM_PWM_Start+0x174>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d022      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008778:	d01d      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a1f      	ldr	r2, [pc, #124]	@ (80087fc <HAL_TIM_PWM_Start+0x17c>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d018      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a1d      	ldr	r2, [pc, #116]	@ (8008800 <HAL_TIM_PWM_Start+0x180>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d013      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a1c      	ldr	r2, [pc, #112]	@ (8008804 <HAL_TIM_PWM_Start+0x184>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d00e      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a16      	ldr	r2, [pc, #88]	@ (80087f8 <HAL_TIM_PWM_Start+0x178>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d009      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a18      	ldr	r2, [pc, #96]	@ (8008808 <HAL_TIM_PWM_Start+0x188>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d004      	beq.n	80087b6 <HAL_TIM_PWM_Start+0x136>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a16      	ldr	r2, [pc, #88]	@ (800880c <HAL_TIM_PWM_Start+0x18c>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d111      	bne.n	80087da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	f003 0307 	and.w	r3, r3, #7
 80087c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2b06      	cmp	r3, #6
 80087c6:	d010      	beq.n	80087ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f042 0201 	orr.w	r2, r2, #1
 80087d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087d8:	e007      	b.n	80087ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f042 0201 	orr.w	r2, r2, #1
 80087e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3710      	adds	r7, #16
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	40010000 	.word	0x40010000
 80087f8:	40010400 	.word	0x40010400
 80087fc:	40000400 	.word	0x40000400
 8008800:	40000800 	.word	0x40000800
 8008804:	40000c00 	.word	0x40000c00
 8008808:	40014000 	.word	0x40014000
 800880c:	40001800 	.word	0x40001800

08008810 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d020      	beq.n	8008874 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f003 0302 	and.w	r3, r3, #2
 8008838:	2b00      	cmp	r3, #0
 800883a:	d01b      	beq.n	8008874 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f06f 0202 	mvn.w	r2, #2
 8008844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699b      	ldr	r3, [r3, #24]
 8008852:	f003 0303 	and.w	r3, r3, #3
 8008856:	2b00      	cmp	r3, #0
 8008858:	d003      	beq.n	8008862 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fac1 	bl	8008de2 <HAL_TIM_IC_CaptureCallback>
 8008860:	e005      	b.n	800886e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fab3 	bl	8008dce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 fac4 	bl	8008df6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	f003 0304 	and.w	r3, r3, #4
 800887a:	2b00      	cmp	r3, #0
 800887c:	d020      	beq.n	80088c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f003 0304 	and.w	r3, r3, #4
 8008884:	2b00      	cmp	r3, #0
 8008886:	d01b      	beq.n	80088c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f06f 0204 	mvn.w	r2, #4
 8008890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2202      	movs	r2, #2
 8008896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d003      	beq.n	80088ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fa9b 	bl	8008de2 <HAL_TIM_IC_CaptureCallback>
 80088ac:	e005      	b.n	80088ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 fa8d 	bl	8008dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 fa9e 	bl	8008df6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d020      	beq.n	800890c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f003 0308 	and.w	r3, r3, #8
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d01b      	beq.n	800890c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f06f 0208 	mvn.w	r2, #8
 80088dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2204      	movs	r2, #4
 80088e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	f003 0303 	and.w	r3, r3, #3
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d003      	beq.n	80088fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fa75 	bl	8008de2 <HAL_TIM_IC_CaptureCallback>
 80088f8:	e005      	b.n	8008906 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 fa67 	bl	8008dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 fa78 	bl	8008df6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	f003 0310 	and.w	r3, r3, #16
 8008912:	2b00      	cmp	r3, #0
 8008914:	d020      	beq.n	8008958 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f003 0310 	and.w	r3, r3, #16
 800891c:	2b00      	cmp	r3, #0
 800891e:	d01b      	beq.n	8008958 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f06f 0210 	mvn.w	r2, #16
 8008928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2208      	movs	r2, #8
 800892e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800893a:	2b00      	cmp	r3, #0
 800893c:	d003      	beq.n	8008946 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 fa4f 	bl	8008de2 <HAL_TIM_IC_CaptureCallback>
 8008944:	e005      	b.n	8008952 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fa41 	bl	8008dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fa52 	bl	8008df6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	f003 0301 	and.w	r3, r3, #1
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00c      	beq.n	800897c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f003 0301 	and.w	r3, r3, #1
 8008968:	2b00      	cmp	r3, #0
 800896a:	d007      	beq.n	800897c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f06f 0201 	mvn.w	r2, #1
 8008974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fa1f 	bl	8008dba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00c      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800898c:	2b00      	cmp	r3, #0
 800898e:	d007      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 fe34 	bl	8009608 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d00c      	beq.n	80089c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d007      	beq.n	80089c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80089bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa23 	bl	8008e0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	f003 0320 	and.w	r3, r3, #32
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00c      	beq.n	80089e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f003 0320 	and.w	r3, r3, #32
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d007      	beq.n	80089e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f06f 0220 	mvn.w	r2, #32
 80089e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 fe06 	bl	80095f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089e8:	bf00      	nop
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b086      	sub	sp, #24
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d101      	bne.n	8008a0e <HAL_TIM_OC_ConfigChannel+0x1e>
 8008a0a:	2302      	movs	r3, #2
 8008a0c:	e048      	b.n	8008aa0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2201      	movs	r2, #1
 8008a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b0c      	cmp	r3, #12
 8008a1a:	d839      	bhi.n	8008a90 <HAL_TIM_OC_ConfigChannel+0xa0>
 8008a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a24 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a22:	bf00      	nop
 8008a24:	08008a59 	.word	0x08008a59
 8008a28:	08008a91 	.word	0x08008a91
 8008a2c:	08008a91 	.word	0x08008a91
 8008a30:	08008a91 	.word	0x08008a91
 8008a34:	08008a67 	.word	0x08008a67
 8008a38:	08008a91 	.word	0x08008a91
 8008a3c:	08008a91 	.word	0x08008a91
 8008a40:	08008a91 	.word	0x08008a91
 8008a44:	08008a75 	.word	0x08008a75
 8008a48:	08008a91 	.word	0x08008a91
 8008a4c:	08008a91 	.word	0x08008a91
 8008a50:	08008a91 	.word	0x08008a91
 8008a54:	08008a83 	.word	0x08008a83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68b9      	ldr	r1, [r7, #8]
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f000 fa8a 	bl	8008f78 <TIM_OC1_SetConfig>
      break;
 8008a64:	e017      	b.n	8008a96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68b9      	ldr	r1, [r7, #8]
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 faf3 	bl	8009058 <TIM_OC2_SetConfig>
      break;
 8008a72:	e010      	b.n	8008a96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68b9      	ldr	r1, [r7, #8]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f000 fb62 	bl	8009144 <TIM_OC3_SetConfig>
      break;
 8008a80:	e009      	b.n	8008a96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68b9      	ldr	r1, [r7, #8]
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 fbcf 	bl	800922c <TIM_OC4_SetConfig>
      break;
 8008a8e:	e002      	b.n	8008a96 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	75fb      	strb	r3, [r7, #23]
      break;
 8008a94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3718      	adds	r7, #24
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d101      	bne.n	8008ac6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ac2:	2302      	movs	r3, #2
 8008ac4:	e0ae      	b.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2b0c      	cmp	r3, #12
 8008ad2:	f200 809f 	bhi.w	8008c14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8008adc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008adc:	08008b11 	.word	0x08008b11
 8008ae0:	08008c15 	.word	0x08008c15
 8008ae4:	08008c15 	.word	0x08008c15
 8008ae8:	08008c15 	.word	0x08008c15
 8008aec:	08008b51 	.word	0x08008b51
 8008af0:	08008c15 	.word	0x08008c15
 8008af4:	08008c15 	.word	0x08008c15
 8008af8:	08008c15 	.word	0x08008c15
 8008afc:	08008b93 	.word	0x08008b93
 8008b00:	08008c15 	.word	0x08008c15
 8008b04:	08008c15 	.word	0x08008c15
 8008b08:	08008c15 	.word	0x08008c15
 8008b0c:	08008bd3 	.word	0x08008bd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 fa2e 	bl	8008f78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699a      	ldr	r2, [r3, #24]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0208 	orr.w	r2, r2, #8
 8008b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	699a      	ldr	r2, [r3, #24]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f022 0204 	bic.w	r2, r2, #4
 8008b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6999      	ldr	r1, [r3, #24]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	691a      	ldr	r2, [r3, #16]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	619a      	str	r2, [r3, #24]
      break;
 8008b4e:	e064      	b.n	8008c1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68b9      	ldr	r1, [r7, #8]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fa7e 	bl	8009058 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	699a      	ldr	r2, [r3, #24]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	699a      	ldr	r2, [r3, #24]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6999      	ldr	r1, [r3, #24]
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	021a      	lsls	r2, r3, #8
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	619a      	str	r2, [r3, #24]
      break;
 8008b90:	e043      	b.n	8008c1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68b9      	ldr	r1, [r7, #8]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f000 fad3 	bl	8009144 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	69da      	ldr	r2, [r3, #28]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f042 0208 	orr.w	r2, r2, #8
 8008bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	69da      	ldr	r2, [r3, #28]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f022 0204 	bic.w	r2, r2, #4
 8008bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	69d9      	ldr	r1, [r3, #28]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	691a      	ldr	r2, [r3, #16]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	430a      	orrs	r2, r1
 8008bce:	61da      	str	r2, [r3, #28]
      break;
 8008bd0:	e023      	b.n	8008c1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68b9      	ldr	r1, [r7, #8]
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f000 fb27 	bl	800922c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	69da      	ldr	r2, [r3, #28]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	69d9      	ldr	r1, [r3, #28]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	691b      	ldr	r3, [r3, #16]
 8008c08:	021a      	lsls	r2, r3, #8
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	430a      	orrs	r2, r1
 8008c10:	61da      	str	r2, [r3, #28]
      break;
 8008c12:	e002      	b.n	8008c1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	75fb      	strb	r3, [r7, #23]
      break;
 8008c18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3718      	adds	r7, #24
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d101      	bne.n	8008c48 <HAL_TIM_ConfigClockSource+0x1c>
 8008c44:	2302      	movs	r3, #2
 8008c46:	e0b4      	b.n	8008db2 <HAL_TIM_ConfigClockSource+0x186>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2202      	movs	r2, #2
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c80:	d03e      	beq.n	8008d00 <HAL_TIM_ConfigClockSource+0xd4>
 8008c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c86:	f200 8087 	bhi.w	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c8e:	f000 8086 	beq.w	8008d9e <HAL_TIM_ConfigClockSource+0x172>
 8008c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c96:	d87f      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008c98:	2b70      	cmp	r3, #112	@ 0x70
 8008c9a:	d01a      	beq.n	8008cd2 <HAL_TIM_ConfigClockSource+0xa6>
 8008c9c:	2b70      	cmp	r3, #112	@ 0x70
 8008c9e:	d87b      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008ca0:	2b60      	cmp	r3, #96	@ 0x60
 8008ca2:	d050      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0x11a>
 8008ca4:	2b60      	cmp	r3, #96	@ 0x60
 8008ca6:	d877      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008ca8:	2b50      	cmp	r3, #80	@ 0x50
 8008caa:	d03c      	beq.n	8008d26 <HAL_TIM_ConfigClockSource+0xfa>
 8008cac:	2b50      	cmp	r3, #80	@ 0x50
 8008cae:	d873      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008cb0:	2b40      	cmp	r3, #64	@ 0x40
 8008cb2:	d058      	beq.n	8008d66 <HAL_TIM_ConfigClockSource+0x13a>
 8008cb4:	2b40      	cmp	r3, #64	@ 0x40
 8008cb6:	d86f      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008cb8:	2b30      	cmp	r3, #48	@ 0x30
 8008cba:	d064      	beq.n	8008d86 <HAL_TIM_ConfigClockSource+0x15a>
 8008cbc:	2b30      	cmp	r3, #48	@ 0x30
 8008cbe:	d86b      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008cc0:	2b20      	cmp	r3, #32
 8008cc2:	d060      	beq.n	8008d86 <HAL_TIM_ConfigClockSource+0x15a>
 8008cc4:	2b20      	cmp	r3, #32
 8008cc6:	d867      	bhi.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d05c      	beq.n	8008d86 <HAL_TIM_ConfigClockSource+0x15a>
 8008ccc:	2b10      	cmp	r3, #16
 8008cce:	d05a      	beq.n	8008d86 <HAL_TIM_ConfigClockSource+0x15a>
 8008cd0:	e062      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ce2:	f000 fb73 	bl	80093cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008cf4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	609a      	str	r2, [r3, #8]
      break;
 8008cfe:	e04f      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d10:	f000 fb5c 	bl	80093cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689a      	ldr	r2, [r3, #8]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d22:	609a      	str	r2, [r3, #8]
      break;
 8008d24:	e03c      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d32:	461a      	mov	r2, r3
 8008d34:	f000 fad0 	bl	80092d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2150      	movs	r1, #80	@ 0x50
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f000 fb29 	bl	8009396 <TIM_ITRx_SetConfig>
      break;
 8008d44:	e02c      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d52:	461a      	mov	r2, r3
 8008d54:	f000 faef 	bl	8009336 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2160      	movs	r1, #96	@ 0x60
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f000 fb19 	bl	8009396 <TIM_ITRx_SetConfig>
      break;
 8008d64:	e01c      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d72:	461a      	mov	r2, r3
 8008d74:	f000 fab0 	bl	80092d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2140      	movs	r1, #64	@ 0x40
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f000 fb09 	bl	8009396 <TIM_ITRx_SetConfig>
      break;
 8008d84:	e00c      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4619      	mov	r1, r3
 8008d90:	4610      	mov	r0, r2
 8008d92:	f000 fb00 	bl	8009396 <TIM_ITRx_SetConfig>
      break;
 8008d96:	e003      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d9c:	e000      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}

08008dba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dba:	b480      	push	{r7}
 8008dbc:	b083      	sub	sp, #12
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008dc2:	bf00      	nop
 8008dc4:	370c      	adds	r7, #12
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr

08008dce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b083      	sub	sp, #12
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008dd6:	bf00      	nop
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr

08008de2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008de2:	b480      	push	{r7}
 8008de4:	b083      	sub	sp, #12
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008dea:	bf00      	nop
 8008dec:	370c      	adds	r7, #12
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008df6:	b480      	push	{r7}
 8008df8:	b083      	sub	sp, #12
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dfe:	bf00      	nop
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr
	...

08008e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a46      	ldr	r2, [pc, #280]	@ (8008f4c <TIM_Base_SetConfig+0x12c>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d013      	beq.n	8008e60 <TIM_Base_SetConfig+0x40>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e3e:	d00f      	beq.n	8008e60 <TIM_Base_SetConfig+0x40>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a43      	ldr	r2, [pc, #268]	@ (8008f50 <TIM_Base_SetConfig+0x130>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d00b      	beq.n	8008e60 <TIM_Base_SetConfig+0x40>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a42      	ldr	r2, [pc, #264]	@ (8008f54 <TIM_Base_SetConfig+0x134>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d007      	beq.n	8008e60 <TIM_Base_SetConfig+0x40>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a41      	ldr	r2, [pc, #260]	@ (8008f58 <TIM_Base_SetConfig+0x138>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d003      	beq.n	8008e60 <TIM_Base_SetConfig+0x40>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a40      	ldr	r2, [pc, #256]	@ (8008f5c <TIM_Base_SetConfig+0x13c>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d108      	bne.n	8008e72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a35      	ldr	r2, [pc, #212]	@ (8008f4c <TIM_Base_SetConfig+0x12c>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d02b      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e80:	d027      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a32      	ldr	r2, [pc, #200]	@ (8008f50 <TIM_Base_SetConfig+0x130>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d023      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a31      	ldr	r2, [pc, #196]	@ (8008f54 <TIM_Base_SetConfig+0x134>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d01f      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a30      	ldr	r2, [pc, #192]	@ (8008f58 <TIM_Base_SetConfig+0x138>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d01b      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a2f      	ldr	r2, [pc, #188]	@ (8008f5c <TIM_Base_SetConfig+0x13c>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d017      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a2e      	ldr	r2, [pc, #184]	@ (8008f60 <TIM_Base_SetConfig+0x140>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d013      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a2d      	ldr	r2, [pc, #180]	@ (8008f64 <TIM_Base_SetConfig+0x144>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d00f      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a2c      	ldr	r2, [pc, #176]	@ (8008f68 <TIM_Base_SetConfig+0x148>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d00b      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4a2b      	ldr	r2, [pc, #172]	@ (8008f6c <TIM_Base_SetConfig+0x14c>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d007      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8008f70 <TIM_Base_SetConfig+0x150>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d003      	beq.n	8008ed2 <TIM_Base_SetConfig+0xb2>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a29      	ldr	r2, [pc, #164]	@ (8008f74 <TIM_Base_SetConfig+0x154>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d108      	bne.n	8008ee4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	68fa      	ldr	r2, [r7, #12]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	695b      	ldr	r3, [r3, #20]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	689a      	ldr	r2, [r3, #8]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a10      	ldr	r2, [pc, #64]	@ (8008f4c <TIM_Base_SetConfig+0x12c>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d003      	beq.n	8008f18 <TIM_Base_SetConfig+0xf8>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a12      	ldr	r2, [pc, #72]	@ (8008f5c <TIM_Base_SetConfig+0x13c>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d103      	bne.n	8008f20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	691a      	ldr	r2, [r3, #16]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d105      	bne.n	8008f3e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	f023 0201 	bic.w	r2, r3, #1
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	611a      	str	r2, [r3, #16]
  }
}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	40010000 	.word	0x40010000
 8008f50:	40000400 	.word	0x40000400
 8008f54:	40000800 	.word	0x40000800
 8008f58:	40000c00 	.word	0x40000c00
 8008f5c:	40010400 	.word	0x40010400
 8008f60:	40014000 	.word	0x40014000
 8008f64:	40014400 	.word	0x40014400
 8008f68:	40014800 	.word	0x40014800
 8008f6c:	40001800 	.word	0x40001800
 8008f70:	40001c00 	.word	0x40001c00
 8008f74:	40002000 	.word	0x40002000

08008f78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b087      	sub	sp, #28
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6a1b      	ldr	r3, [r3, #32]
 8008f86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6a1b      	ldr	r3, [r3, #32]
 8008f8c:	f023 0201 	bic.w	r2, r3, #1
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0303 	bic.w	r3, r3, #3
 8008fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	f023 0302 	bic.w	r3, r3, #2
 8008fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a20      	ldr	r2, [pc, #128]	@ (8009050 <TIM_OC1_SetConfig+0xd8>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d003      	beq.n	8008fdc <TIM_OC1_SetConfig+0x64>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8009054 <TIM_OC1_SetConfig+0xdc>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d10c      	bne.n	8008ff6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f023 0308 	bic.w	r3, r3, #8
 8008fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	f023 0304 	bic.w	r3, r3, #4
 8008ff4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a15      	ldr	r2, [pc, #84]	@ (8009050 <TIM_OC1_SetConfig+0xd8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d003      	beq.n	8009006 <TIM_OC1_SetConfig+0x8e>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a14      	ldr	r2, [pc, #80]	@ (8009054 <TIM_OC1_SetConfig+0xdc>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d111      	bne.n	800902a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800900c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	695b      	ldr	r3, [r3, #20]
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	4313      	orrs	r3, r2
 800901e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	4313      	orrs	r3, r2
 8009028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	621a      	str	r2, [r3, #32]
}
 8009044:	bf00      	nop
 8009046:	371c      	adds	r7, #28
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	40010000 	.word	0x40010000
 8009054:	40010400 	.word	0x40010400

08009058 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a1b      	ldr	r3, [r3, #32]
 8009066:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6a1b      	ldr	r3, [r3, #32]
 800906c:	f023 0210 	bic.w	r2, r3, #16
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800908e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	021b      	lsls	r3, r3, #8
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	4313      	orrs	r3, r2
 800909a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f023 0320 	bic.w	r3, r3, #32
 80090a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	011b      	lsls	r3, r3, #4
 80090aa:	697a      	ldr	r2, [r7, #20]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	4a22      	ldr	r2, [pc, #136]	@ (800913c <TIM_OC2_SetConfig+0xe4>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d003      	beq.n	80090c0 <TIM_OC2_SetConfig+0x68>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a21      	ldr	r2, [pc, #132]	@ (8009140 <TIM_OC2_SetConfig+0xe8>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d10d      	bne.n	80090dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	011b      	lsls	r3, r3, #4
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	4a17      	ldr	r2, [pc, #92]	@ (800913c <TIM_OC2_SetConfig+0xe4>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d003      	beq.n	80090ec <TIM_OC2_SetConfig+0x94>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a16      	ldr	r2, [pc, #88]	@ (8009140 <TIM_OC2_SetConfig+0xe8>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d113      	bne.n	8009114 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	695b      	ldr	r3, [r3, #20]
 8009100:	009b      	lsls	r3, r3, #2
 8009102:	693a      	ldr	r2, [r7, #16]
 8009104:	4313      	orrs	r3, r2
 8009106:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	693a      	ldr	r2, [r7, #16]
 8009110:	4313      	orrs	r3, r2
 8009112:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	621a      	str	r2, [r3, #32]
}
 800912e:	bf00      	nop
 8009130:	371c      	adds	r7, #28
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop
 800913c:	40010000 	.word	0x40010000
 8009140:	40010400 	.word	0x40010400

08009144 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 0303 	bic.w	r3, r3, #3
 800917a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	4313      	orrs	r3, r2
 8009184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800918c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	021b      	lsls	r3, r3, #8
 8009194:	697a      	ldr	r2, [r7, #20]
 8009196:	4313      	orrs	r3, r2
 8009198:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a21      	ldr	r2, [pc, #132]	@ (8009224 <TIM_OC3_SetConfig+0xe0>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d003      	beq.n	80091aa <TIM_OC3_SetConfig+0x66>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a20      	ldr	r2, [pc, #128]	@ (8009228 <TIM_OC3_SetConfig+0xe4>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d10d      	bne.n	80091c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	68db      	ldr	r3, [r3, #12]
 80091b6:	021b      	lsls	r3, r3, #8
 80091b8:	697a      	ldr	r2, [r7, #20]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a16      	ldr	r2, [pc, #88]	@ (8009224 <TIM_OC3_SetConfig+0xe0>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d003      	beq.n	80091d6 <TIM_OC3_SetConfig+0x92>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a15      	ldr	r2, [pc, #84]	@ (8009228 <TIM_OC3_SetConfig+0xe4>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d113      	bne.n	80091fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	695b      	ldr	r3, [r3, #20]
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	011b      	lsls	r3, r3, #4
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	4313      	orrs	r3, r2
 80091fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	68fa      	ldr	r2, [r7, #12]
 8009208:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	697a      	ldr	r2, [r7, #20]
 8009216:	621a      	str	r2, [r3, #32]
}
 8009218:	bf00      	nop
 800921a:	371c      	adds	r7, #28
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr
 8009224:	40010000 	.word	0x40010000
 8009228:	40010400 	.word	0x40010400

0800922c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6a1b      	ldr	r3, [r3, #32]
 800923a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6a1b      	ldr	r3, [r3, #32]
 8009240:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	69db      	ldr	r3, [r3, #28]
 8009252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800925a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	021b      	lsls	r3, r3, #8
 800926a:	68fa      	ldr	r2, [r7, #12]
 800926c:	4313      	orrs	r3, r2
 800926e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009276:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	031b      	lsls	r3, r3, #12
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	4313      	orrs	r3, r2
 8009282:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a12      	ldr	r2, [pc, #72]	@ (80092d0 <TIM_OC4_SetConfig+0xa4>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d003      	beq.n	8009294 <TIM_OC4_SetConfig+0x68>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a11      	ldr	r2, [pc, #68]	@ (80092d4 <TIM_OC4_SetConfig+0xa8>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d109      	bne.n	80092a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800929a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	019b      	lsls	r3, r3, #6
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	4313      	orrs	r3, r2
 80092a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	68fa      	ldr	r2, [r7, #12]
 80092b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	621a      	str	r2, [r3, #32]
}
 80092c2:	bf00      	nop
 80092c4:	371c      	adds	r7, #28
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	40010000 	.word	0x40010000
 80092d4:	40010400 	.word	0x40010400

080092d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092d8:	b480      	push	{r7}
 80092da:	b087      	sub	sp, #28
 80092dc:	af00      	add	r7, sp, #0
 80092de:	60f8      	str	r0, [r7, #12]
 80092e0:	60b9      	str	r1, [r7, #8]
 80092e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6a1b      	ldr	r3, [r3, #32]
 80092e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	f023 0201 	bic.w	r2, r3, #1
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	011b      	lsls	r3, r3, #4
 8009308:	693a      	ldr	r2, [r7, #16]
 800930a:	4313      	orrs	r3, r2
 800930c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	f023 030a 	bic.w	r3, r3, #10
 8009314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	4313      	orrs	r3, r2
 800931c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	693a      	ldr	r2, [r7, #16]
 8009322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	621a      	str	r2, [r3, #32]
}
 800932a:	bf00      	nop
 800932c:	371c      	adds	r7, #28
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr

08009336 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009336:	b480      	push	{r7}
 8009338:	b087      	sub	sp, #28
 800933a:	af00      	add	r7, sp, #0
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a1b      	ldr	r3, [r3, #32]
 8009346:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6a1b      	ldr	r3, [r3, #32]
 800934c:	f023 0210 	bic.w	r2, r3, #16
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	699b      	ldr	r3, [r3, #24]
 8009358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009360:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	031b      	lsls	r3, r3, #12
 8009366:	693a      	ldr	r2, [r7, #16]
 8009368:	4313      	orrs	r3, r2
 800936a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009372:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	011b      	lsls	r3, r3, #4
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	4313      	orrs	r3, r2
 800937c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	697a      	ldr	r2, [r7, #20]
 8009388:	621a      	str	r2, [r3, #32]
}
 800938a:	bf00      	nop
 800938c:	371c      	adds	r7, #28
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr

08009396 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009396:	b480      	push	{r7}
 8009398:	b085      	sub	sp, #20
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093ae:	683a      	ldr	r2, [r7, #0]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	f043 0307 	orr.w	r3, r3, #7
 80093b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	609a      	str	r2, [r3, #8]
}
 80093c0:	bf00      	nop
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b087      	sub	sp, #28
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
 80093d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	021a      	lsls	r2, r3, #8
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	431a      	orrs	r2, r3
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	697a      	ldr	r2, [r7, #20]
 80093fe:	609a      	str	r2, [r3, #8]
}
 8009400:	bf00      	nop
 8009402:	371c      	adds	r7, #28
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800940c:	b480      	push	{r7}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	60f8      	str	r0, [r7, #12]
 8009414:	60b9      	str	r1, [r7, #8]
 8009416:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f003 031f 	and.w	r3, r3, #31
 800941e:	2201      	movs	r2, #1
 8009420:	fa02 f303 	lsl.w	r3, r2, r3
 8009424:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6a1a      	ldr	r2, [r3, #32]
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	43db      	mvns	r3, r3
 800942e:	401a      	ands	r2, r3
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6a1a      	ldr	r2, [r3, #32]
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	f003 031f 	and.w	r3, r3, #31
 800943e:	6879      	ldr	r1, [r7, #4]
 8009440:	fa01 f303 	lsl.w	r3, r1, r3
 8009444:	431a      	orrs	r2, r3
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	621a      	str	r2, [r3, #32]
}
 800944a:	bf00      	nop
 800944c:	371c      	adds	r7, #28
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr
	...

08009458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009458:	b480      	push	{r7}
 800945a:	b085      	sub	sp, #20
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009468:	2b01      	cmp	r3, #1
 800946a:	d101      	bne.n	8009470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800946c:	2302      	movs	r3, #2
 800946e:	e05a      	b.n	8009526 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2202      	movs	r2, #2
 800947c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009496:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	4313      	orrs	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68fa      	ldr	r2, [r7, #12]
 80094a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a21      	ldr	r2, [pc, #132]	@ (8009534 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d022      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094bc:	d01d      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a1d      	ldr	r2, [pc, #116]	@ (8009538 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d018      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a1b      	ldr	r2, [pc, #108]	@ (800953c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d013      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a1a      	ldr	r2, [pc, #104]	@ (8009540 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d00e      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a18      	ldr	r2, [pc, #96]	@ (8009544 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d009      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a17      	ldr	r2, [pc, #92]	@ (8009548 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d004      	beq.n	80094fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a15      	ldr	r2, [pc, #84]	@ (800954c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d10c      	bne.n	8009514 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009500:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	68ba      	ldr	r2, [r7, #8]
 8009508:	4313      	orrs	r3, r2
 800950a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2200      	movs	r2, #0
 8009520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	3714      	adds	r7, #20
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	40010000 	.word	0x40010000
 8009538:	40000400 	.word	0x40000400
 800953c:	40000800 	.word	0x40000800
 8009540:	40000c00 	.word	0x40000c00
 8009544:	40010400 	.word	0x40010400
 8009548:	40014000 	.word	0x40014000
 800954c:	40001800 	.word	0x40001800

08009550 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009550:	b480      	push	{r7}
 8009552:	b085      	sub	sp, #20
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800955a:	2300      	movs	r3, #0
 800955c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009564:	2b01      	cmp	r3, #1
 8009566:	d101      	bne.n	800956c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009568:	2302      	movs	r3, #2
 800956a:	e03d      	b.n	80095e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	4313      	orrs	r3, r2
 8009580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	4313      	orrs	r3, r2
 800958e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	4313      	orrs	r3, r2
 800959c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	695b      	ldr	r3, [r3, #20]
 80095c4:	4313      	orrs	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	69db      	ldr	r3, [r3, #28]
 80095d2:	4313      	orrs	r3, r2
 80095d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68fa      	ldr	r2, [r7, #12]
 80095dc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800962a:	2301      	movs	r3, #1
 800962c:	e042      	b.n	80096b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009634:	b2db      	uxtb	r3, r3
 8009636:	2b00      	cmp	r3, #0
 8009638:	d106      	bne.n	8009648 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7f8 fe8e 	bl	8002364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2224      	movs	r2, #36	@ 0x24
 800964c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68da      	ldr	r2, [r3, #12]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800965e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 f973 	bl	800994c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	691a      	ldr	r2, [r3, #16]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009674:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	695a      	ldr	r2, [r3, #20]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009684:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68da      	ldr	r2, [r3, #12]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009694:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2220      	movs	r2, #32
 80096a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2220      	movs	r2, #32
 80096a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2200      	movs	r2, #0
 80096b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3708      	adds	r7, #8
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b08a      	sub	sp, #40	@ 0x28
 80096c0:	af02      	add	r7, sp, #8
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	603b      	str	r3, [r7, #0]
 80096c8:	4613      	mov	r3, r2
 80096ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b20      	cmp	r3, #32
 80096da:	d175      	bne.n	80097c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d002      	beq.n	80096e8 <HAL_UART_Transmit+0x2c>
 80096e2:	88fb      	ldrh	r3, [r7, #6]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d101      	bne.n	80096ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e06e      	b.n	80097ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2200      	movs	r2, #0
 80096f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2221      	movs	r2, #33	@ 0x21
 80096f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096fa:	f7f9 f8e9 	bl	80028d0 <HAL_GetTick>
 80096fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	88fa      	ldrh	r2, [r7, #6]
 8009704:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	88fa      	ldrh	r2, [r7, #6]
 800970a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009714:	d108      	bne.n	8009728 <HAL_UART_Transmit+0x6c>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	691b      	ldr	r3, [r3, #16]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d104      	bne.n	8009728 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800971e:	2300      	movs	r3, #0
 8009720:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	61bb      	str	r3, [r7, #24]
 8009726:	e003      	b.n	8009730 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800972c:	2300      	movs	r3, #0
 800972e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009730:	e02e      	b.n	8009790 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	2200      	movs	r2, #0
 800973a:	2180      	movs	r1, #128	@ 0x80
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f000 f848 	bl	80097d2 <UART_WaitOnFlagUntilTimeout>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d005      	beq.n	8009754 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2220      	movs	r2, #32
 800974c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009750:	2303      	movs	r3, #3
 8009752:	e03a      	b.n	80097ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10b      	bne.n	8009772 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	461a      	mov	r2, r3
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009768:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	3302      	adds	r3, #2
 800976e:	61bb      	str	r3, [r7, #24]
 8009770:	e007      	b.n	8009782 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	781a      	ldrb	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	3301      	adds	r3, #1
 8009780:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009786:	b29b      	uxth	r3, r3
 8009788:	3b01      	subs	r3, #1
 800978a:	b29a      	uxth	r2, r3
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009794:	b29b      	uxth	r3, r3
 8009796:	2b00      	cmp	r3, #0
 8009798:	d1cb      	bne.n	8009732 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	9300      	str	r3, [sp, #0]
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	2200      	movs	r2, #0
 80097a2:	2140      	movs	r1, #64	@ 0x40
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f000 f814 	bl	80097d2 <UART_WaitOnFlagUntilTimeout>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d005      	beq.n	80097bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2220      	movs	r2, #32
 80097b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80097b8:	2303      	movs	r3, #3
 80097ba:	e006      	b.n	80097ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2220      	movs	r2, #32
 80097c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	e000      	b.n	80097ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80097c8:	2302      	movs	r3, #2
  }
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3720      	adds	r7, #32
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b086      	sub	sp, #24
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	60f8      	str	r0, [r7, #12]
 80097da:	60b9      	str	r1, [r7, #8]
 80097dc:	603b      	str	r3, [r7, #0]
 80097de:	4613      	mov	r3, r2
 80097e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097e2:	e03b      	b.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097e4:	6a3b      	ldr	r3, [r7, #32]
 80097e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ea:	d037      	beq.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097ec:	f7f9 f870 	bl	80028d0 <HAL_GetTick>
 80097f0:	4602      	mov	r2, r0
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	1ad3      	subs	r3, r2, r3
 80097f6:	6a3a      	ldr	r2, [r7, #32]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d302      	bcc.n	8009802 <UART_WaitOnFlagUntilTimeout+0x30>
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d101      	bne.n	8009806 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009802:	2303      	movs	r3, #3
 8009804:	e03a      	b.n	800987c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	f003 0304 	and.w	r3, r3, #4
 8009810:	2b00      	cmp	r3, #0
 8009812:	d023      	beq.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	2b80      	cmp	r3, #128	@ 0x80
 8009818:	d020      	beq.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	2b40      	cmp	r3, #64	@ 0x40
 800981e:	d01d      	beq.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 0308 	and.w	r3, r3, #8
 800982a:	2b08      	cmp	r3, #8
 800982c:	d116      	bne.n	800985c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800982e:	2300      	movs	r3, #0
 8009830:	617b      	str	r3, [r7, #20]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	617b      	str	r3, [r7, #20]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	617b      	str	r3, [r7, #20]
 8009842:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f000 f81d 	bl	8009884 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2208      	movs	r2, #8
 800984e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2200      	movs	r2, #0
 8009854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	e00f      	b.n	800987c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	4013      	ands	r3, r2
 8009866:	68ba      	ldr	r2, [r7, #8]
 8009868:	429a      	cmp	r2, r3
 800986a:	bf0c      	ite	eq
 800986c:	2301      	moveq	r3, #1
 800986e:	2300      	movne	r3, #0
 8009870:	b2db      	uxtb	r3, r3
 8009872:	461a      	mov	r2, r3
 8009874:	79fb      	ldrb	r3, [r7, #7]
 8009876:	429a      	cmp	r2, r3
 8009878:	d0b4      	beq.n	80097e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b095      	sub	sp, #84	@ 0x54
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	330c      	adds	r3, #12
 8009892:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009896:	e853 3f00 	ldrex	r3, [r3]
 800989a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800989c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800989e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	330c      	adds	r3, #12
 80098aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80098ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098b4:	e841 2300 	strex	r3, r2, [r1]
 80098b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e5      	bne.n	800988c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	3314      	adds	r3, #20
 80098c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	e853 3f00 	ldrex	r3, [r3]
 80098ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	f023 0301 	bic.w	r3, r3, #1
 80098d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	3314      	adds	r3, #20
 80098de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098e8:	e841 2300 	strex	r3, r2, [r1]
 80098ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1e5      	bne.n	80098c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d119      	bne.n	8009930 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	330c      	adds	r3, #12
 8009902:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	e853 3f00 	ldrex	r3, [r3]
 800990a:	60bb      	str	r3, [r7, #8]
   return(result);
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	f023 0310 	bic.w	r3, r3, #16
 8009912:	647b      	str	r3, [r7, #68]	@ 0x44
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	330c      	adds	r3, #12
 800991a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800991c:	61ba      	str	r2, [r7, #24]
 800991e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009920:	6979      	ldr	r1, [r7, #20]
 8009922:	69ba      	ldr	r2, [r7, #24]
 8009924:	e841 2300 	strex	r3, r2, [r1]
 8009928:	613b      	str	r3, [r7, #16]
   return(result);
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1e5      	bne.n	80098fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2220      	movs	r2, #32
 8009934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800993e:	bf00      	nop
 8009940:	3754      	adds	r7, #84	@ 0x54
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr
	...

0800994c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800994c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009950:	b0c0      	sub	sp, #256	@ 0x100
 8009952:	af00      	add	r7, sp, #0
 8009954:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	691b      	ldr	r3, [r3, #16]
 8009960:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009968:	68d9      	ldr	r1, [r3, #12]
 800996a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	ea40 0301 	orr.w	r3, r0, r1
 8009974:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800997a:	689a      	ldr	r2, [r3, #8]
 800997c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	431a      	orrs	r2, r3
 8009984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009988:	695b      	ldr	r3, [r3, #20]
 800998a:	431a      	orrs	r2, r3
 800998c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	4313      	orrs	r3, r2
 8009994:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80099a4:	f021 010c 	bic.w	r1, r1, #12
 80099a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80099b2:	430b      	orrs	r3, r1
 80099b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	695b      	ldr	r3, [r3, #20]
 80099be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80099c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c6:	6999      	ldr	r1, [r3, #24]
 80099c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	ea40 0301 	orr.w	r3, r0, r1
 80099d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80099d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	4b8f      	ldr	r3, [pc, #572]	@ (8009c18 <UART_SetConfig+0x2cc>)
 80099dc:	429a      	cmp	r2, r3
 80099de:	d005      	beq.n	80099ec <UART_SetConfig+0xa0>
 80099e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	4b8d      	ldr	r3, [pc, #564]	@ (8009c1c <UART_SetConfig+0x2d0>)
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d104      	bne.n	80099f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80099ec:	f7fe fa8a 	bl	8007f04 <HAL_RCC_GetPCLK2Freq>
 80099f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80099f4:	e003      	b.n	80099fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80099f6:	f7fe fa71 	bl	8007edc <HAL_RCC_GetPCLK1Freq>
 80099fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a02:	69db      	ldr	r3, [r3, #28]
 8009a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a08:	f040 810c 	bne.w	8009c24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a10:	2200      	movs	r2, #0
 8009a12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a1e:	4622      	mov	r2, r4
 8009a20:	462b      	mov	r3, r5
 8009a22:	1891      	adds	r1, r2, r2
 8009a24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a26:	415b      	adcs	r3, r3
 8009a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a2e:	4621      	mov	r1, r4
 8009a30:	eb12 0801 	adds.w	r8, r2, r1
 8009a34:	4629      	mov	r1, r5
 8009a36:	eb43 0901 	adc.w	r9, r3, r1
 8009a3a:	f04f 0200 	mov.w	r2, #0
 8009a3e:	f04f 0300 	mov.w	r3, #0
 8009a42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a4e:	4690      	mov	r8, r2
 8009a50:	4699      	mov	r9, r3
 8009a52:	4623      	mov	r3, r4
 8009a54:	eb18 0303 	adds.w	r3, r8, r3
 8009a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a5c:	462b      	mov	r3, r5
 8009a5e:	eb49 0303 	adc.w	r3, r9, r3
 8009a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009a72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009a76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	18db      	adds	r3, r3, r3
 8009a7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a80:	4613      	mov	r3, r2
 8009a82:	eb42 0303 	adc.w	r3, r2, r3
 8009a86:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009a8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009a90:	f7f7 f8ea 	bl	8000c68 <__aeabi_uldivmod>
 8009a94:	4602      	mov	r2, r0
 8009a96:	460b      	mov	r3, r1
 8009a98:	4b61      	ldr	r3, [pc, #388]	@ (8009c20 <UART_SetConfig+0x2d4>)
 8009a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a9e:	095b      	lsrs	r3, r3, #5
 8009aa0:	011c      	lsls	r4, r3, #4
 8009aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009aac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009ab0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009ab4:	4642      	mov	r2, r8
 8009ab6:	464b      	mov	r3, r9
 8009ab8:	1891      	adds	r1, r2, r2
 8009aba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009abc:	415b      	adcs	r3, r3
 8009abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ac0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009ac4:	4641      	mov	r1, r8
 8009ac6:	eb12 0a01 	adds.w	sl, r2, r1
 8009aca:	4649      	mov	r1, r9
 8009acc:	eb43 0b01 	adc.w	fp, r3, r1
 8009ad0:	f04f 0200 	mov.w	r2, #0
 8009ad4:	f04f 0300 	mov.w	r3, #0
 8009ad8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009adc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009ae4:	4692      	mov	sl, r2
 8009ae6:	469b      	mov	fp, r3
 8009ae8:	4643      	mov	r3, r8
 8009aea:	eb1a 0303 	adds.w	r3, sl, r3
 8009aee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009af2:	464b      	mov	r3, r9
 8009af4:	eb4b 0303 	adc.w	r3, fp, r3
 8009af8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b10:	460b      	mov	r3, r1
 8009b12:	18db      	adds	r3, r3, r3
 8009b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b16:	4613      	mov	r3, r2
 8009b18:	eb42 0303 	adc.w	r3, r2, r3
 8009b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b26:	f7f7 f89f 	bl	8000c68 <__aeabi_uldivmod>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	4611      	mov	r1, r2
 8009b30:	4b3b      	ldr	r3, [pc, #236]	@ (8009c20 <UART_SetConfig+0x2d4>)
 8009b32:	fba3 2301 	umull	r2, r3, r3, r1
 8009b36:	095b      	lsrs	r3, r3, #5
 8009b38:	2264      	movs	r2, #100	@ 0x64
 8009b3a:	fb02 f303 	mul.w	r3, r2, r3
 8009b3e:	1acb      	subs	r3, r1, r3
 8009b40:	00db      	lsls	r3, r3, #3
 8009b42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009b46:	4b36      	ldr	r3, [pc, #216]	@ (8009c20 <UART_SetConfig+0x2d4>)
 8009b48:	fba3 2302 	umull	r2, r3, r3, r2
 8009b4c:	095b      	lsrs	r3, r3, #5
 8009b4e:	005b      	lsls	r3, r3, #1
 8009b50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009b54:	441c      	add	r4, r3
 8009b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009b64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009b68:	4642      	mov	r2, r8
 8009b6a:	464b      	mov	r3, r9
 8009b6c:	1891      	adds	r1, r2, r2
 8009b6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009b70:	415b      	adcs	r3, r3
 8009b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009b78:	4641      	mov	r1, r8
 8009b7a:	1851      	adds	r1, r2, r1
 8009b7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8009b7e:	4649      	mov	r1, r9
 8009b80:	414b      	adcs	r3, r1
 8009b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b84:	f04f 0200 	mov.w	r2, #0
 8009b88:	f04f 0300 	mov.w	r3, #0
 8009b8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009b90:	4659      	mov	r1, fp
 8009b92:	00cb      	lsls	r3, r1, #3
 8009b94:	4651      	mov	r1, sl
 8009b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b9a:	4651      	mov	r1, sl
 8009b9c:	00ca      	lsls	r2, r1, #3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	4642      	mov	r2, r8
 8009ba6:	189b      	adds	r3, r3, r2
 8009ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bac:	464b      	mov	r3, r9
 8009bae:	460a      	mov	r2, r1
 8009bb0:	eb42 0303 	adc.w	r3, r2, r3
 8009bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009bc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009bcc:	460b      	mov	r3, r1
 8009bce:	18db      	adds	r3, r3, r3
 8009bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	eb42 0303 	adc.w	r3, r2, r3
 8009bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009bde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009be2:	f7f7 f841 	bl	8000c68 <__aeabi_uldivmod>
 8009be6:	4602      	mov	r2, r0
 8009be8:	460b      	mov	r3, r1
 8009bea:	4b0d      	ldr	r3, [pc, #52]	@ (8009c20 <UART_SetConfig+0x2d4>)
 8009bec:	fba3 1302 	umull	r1, r3, r3, r2
 8009bf0:	095b      	lsrs	r3, r3, #5
 8009bf2:	2164      	movs	r1, #100	@ 0x64
 8009bf4:	fb01 f303 	mul.w	r3, r1, r3
 8009bf8:	1ad3      	subs	r3, r2, r3
 8009bfa:	00db      	lsls	r3, r3, #3
 8009bfc:	3332      	adds	r3, #50	@ 0x32
 8009bfe:	4a08      	ldr	r2, [pc, #32]	@ (8009c20 <UART_SetConfig+0x2d4>)
 8009c00:	fba2 2303 	umull	r2, r3, r2, r3
 8009c04:	095b      	lsrs	r3, r3, #5
 8009c06:	f003 0207 	and.w	r2, r3, #7
 8009c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4422      	add	r2, r4
 8009c12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c14:	e106      	b.n	8009e24 <UART_SetConfig+0x4d8>
 8009c16:	bf00      	nop
 8009c18:	40011000 	.word	0x40011000
 8009c1c:	40011400 	.word	0x40011400
 8009c20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c36:	4642      	mov	r2, r8
 8009c38:	464b      	mov	r3, r9
 8009c3a:	1891      	adds	r1, r2, r2
 8009c3c:	6239      	str	r1, [r7, #32]
 8009c3e:	415b      	adcs	r3, r3
 8009c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c46:	4641      	mov	r1, r8
 8009c48:	1854      	adds	r4, r2, r1
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	eb43 0501 	adc.w	r5, r3, r1
 8009c50:	f04f 0200 	mov.w	r2, #0
 8009c54:	f04f 0300 	mov.w	r3, #0
 8009c58:	00eb      	lsls	r3, r5, #3
 8009c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c5e:	00e2      	lsls	r2, r4, #3
 8009c60:	4614      	mov	r4, r2
 8009c62:	461d      	mov	r5, r3
 8009c64:	4643      	mov	r3, r8
 8009c66:	18e3      	adds	r3, r4, r3
 8009c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c6c:	464b      	mov	r3, r9
 8009c6e:	eb45 0303 	adc.w	r3, r5, r3
 8009c72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c86:	f04f 0200 	mov.w	r2, #0
 8009c8a:	f04f 0300 	mov.w	r3, #0
 8009c8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009c92:	4629      	mov	r1, r5
 8009c94:	008b      	lsls	r3, r1, #2
 8009c96:	4621      	mov	r1, r4
 8009c98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	008a      	lsls	r2, r1, #2
 8009ca0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009ca4:	f7f6 ffe0 	bl	8000c68 <__aeabi_uldivmod>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	4b60      	ldr	r3, [pc, #384]	@ (8009e30 <UART_SetConfig+0x4e4>)
 8009cae:	fba3 2302 	umull	r2, r3, r3, r2
 8009cb2:	095b      	lsrs	r3, r3, #5
 8009cb4:	011c      	lsls	r4, r3, #4
 8009cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cba:	2200      	movs	r2, #0
 8009cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009cc0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009cc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009cc8:	4642      	mov	r2, r8
 8009cca:	464b      	mov	r3, r9
 8009ccc:	1891      	adds	r1, r2, r2
 8009cce:	61b9      	str	r1, [r7, #24]
 8009cd0:	415b      	adcs	r3, r3
 8009cd2:	61fb      	str	r3, [r7, #28]
 8009cd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009cd8:	4641      	mov	r1, r8
 8009cda:	1851      	adds	r1, r2, r1
 8009cdc:	6139      	str	r1, [r7, #16]
 8009cde:	4649      	mov	r1, r9
 8009ce0:	414b      	adcs	r3, r1
 8009ce2:	617b      	str	r3, [r7, #20]
 8009ce4:	f04f 0200 	mov.w	r2, #0
 8009ce8:	f04f 0300 	mov.w	r3, #0
 8009cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009cf0:	4659      	mov	r1, fp
 8009cf2:	00cb      	lsls	r3, r1, #3
 8009cf4:	4651      	mov	r1, sl
 8009cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cfa:	4651      	mov	r1, sl
 8009cfc:	00ca      	lsls	r2, r1, #3
 8009cfe:	4610      	mov	r0, r2
 8009d00:	4619      	mov	r1, r3
 8009d02:	4603      	mov	r3, r0
 8009d04:	4642      	mov	r2, r8
 8009d06:	189b      	adds	r3, r3, r2
 8009d08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d0c:	464b      	mov	r3, r9
 8009d0e:	460a      	mov	r2, r1
 8009d10:	eb42 0303 	adc.w	r3, r2, r3
 8009d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d24:	f04f 0200 	mov.w	r2, #0
 8009d28:	f04f 0300 	mov.w	r3, #0
 8009d2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d30:	4649      	mov	r1, r9
 8009d32:	008b      	lsls	r3, r1, #2
 8009d34:	4641      	mov	r1, r8
 8009d36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d3a:	4641      	mov	r1, r8
 8009d3c:	008a      	lsls	r2, r1, #2
 8009d3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009d42:	f7f6 ff91 	bl	8000c68 <__aeabi_uldivmod>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	4611      	mov	r1, r2
 8009d4c:	4b38      	ldr	r3, [pc, #224]	@ (8009e30 <UART_SetConfig+0x4e4>)
 8009d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8009d52:	095b      	lsrs	r3, r3, #5
 8009d54:	2264      	movs	r2, #100	@ 0x64
 8009d56:	fb02 f303 	mul.w	r3, r2, r3
 8009d5a:	1acb      	subs	r3, r1, r3
 8009d5c:	011b      	lsls	r3, r3, #4
 8009d5e:	3332      	adds	r3, #50	@ 0x32
 8009d60:	4a33      	ldr	r2, [pc, #204]	@ (8009e30 <UART_SetConfig+0x4e4>)
 8009d62:	fba2 2303 	umull	r2, r3, r2, r3
 8009d66:	095b      	lsrs	r3, r3, #5
 8009d68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d6c:	441c      	add	r4, r3
 8009d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d72:	2200      	movs	r2, #0
 8009d74:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d76:	677a      	str	r2, [r7, #116]	@ 0x74
 8009d78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009d7c:	4642      	mov	r2, r8
 8009d7e:	464b      	mov	r3, r9
 8009d80:	1891      	adds	r1, r2, r2
 8009d82:	60b9      	str	r1, [r7, #8]
 8009d84:	415b      	adcs	r3, r3
 8009d86:	60fb      	str	r3, [r7, #12]
 8009d88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d8c:	4641      	mov	r1, r8
 8009d8e:	1851      	adds	r1, r2, r1
 8009d90:	6039      	str	r1, [r7, #0]
 8009d92:	4649      	mov	r1, r9
 8009d94:	414b      	adcs	r3, r1
 8009d96:	607b      	str	r3, [r7, #4]
 8009d98:	f04f 0200 	mov.w	r2, #0
 8009d9c:	f04f 0300 	mov.w	r3, #0
 8009da0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009da4:	4659      	mov	r1, fp
 8009da6:	00cb      	lsls	r3, r1, #3
 8009da8:	4651      	mov	r1, sl
 8009daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009dae:	4651      	mov	r1, sl
 8009db0:	00ca      	lsls	r2, r1, #3
 8009db2:	4610      	mov	r0, r2
 8009db4:	4619      	mov	r1, r3
 8009db6:	4603      	mov	r3, r0
 8009db8:	4642      	mov	r2, r8
 8009dba:	189b      	adds	r3, r3, r2
 8009dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dbe:	464b      	mov	r3, r9
 8009dc0:	460a      	mov	r2, r1
 8009dc2:	eb42 0303 	adc.w	r3, r2, r3
 8009dc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dd2:	667a      	str	r2, [r7, #100]	@ 0x64
 8009dd4:	f04f 0200 	mov.w	r2, #0
 8009dd8:	f04f 0300 	mov.w	r3, #0
 8009ddc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009de0:	4649      	mov	r1, r9
 8009de2:	008b      	lsls	r3, r1, #2
 8009de4:	4641      	mov	r1, r8
 8009de6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009dea:	4641      	mov	r1, r8
 8009dec:	008a      	lsls	r2, r1, #2
 8009dee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009df2:	f7f6 ff39 	bl	8000c68 <__aeabi_uldivmod>
 8009df6:	4602      	mov	r2, r0
 8009df8:	460b      	mov	r3, r1
 8009dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8009e30 <UART_SetConfig+0x4e4>)
 8009dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8009e00:	095b      	lsrs	r3, r3, #5
 8009e02:	2164      	movs	r1, #100	@ 0x64
 8009e04:	fb01 f303 	mul.w	r3, r1, r3
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	011b      	lsls	r3, r3, #4
 8009e0c:	3332      	adds	r3, #50	@ 0x32
 8009e0e:	4a08      	ldr	r2, [pc, #32]	@ (8009e30 <UART_SetConfig+0x4e4>)
 8009e10:	fba2 2303 	umull	r2, r3, r2, r3
 8009e14:	095b      	lsrs	r3, r3, #5
 8009e16:	f003 020f 	and.w	r2, r3, #15
 8009e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4422      	add	r2, r4
 8009e22:	609a      	str	r2, [r3, #8]
}
 8009e24:	bf00      	nop
 8009e26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e30:	51eb851f 	.word	0x51eb851f

08009e34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009e34:	b084      	sub	sp, #16
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b084      	sub	sp, #16
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
 8009e3e:	f107 001c 	add.w	r0, r7, #28
 8009e42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009e46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d123      	bne.n	8009e96 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009e62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009e76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d105      	bne.n	8009e8a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f9dc 	bl	800a248 <USB_CoreReset>
 8009e90:	4603      	mov	r3, r0
 8009e92:	73fb      	strb	r3, [r7, #15]
 8009e94:	e01b      	b.n	8009ece <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	68db      	ldr	r3, [r3, #12]
 8009e9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 f9d0 	bl	800a248 <USB_CoreReset>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009eac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d106      	bne.n	8009ec2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	639a      	str	r2, [r3, #56]	@ 0x38
 8009ec0:	e005      	b.n	8009ece <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009ece:	7fbb      	ldrb	r3, [r7, #30]
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d10b      	bne.n	8009eec <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	f043 0206 	orr.w	r2, r3, #6
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	f043 0220 	orr.w	r2, r3, #32
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3710      	adds	r7, #16
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ef8:	b004      	add	sp, #16
 8009efa:	4770      	bx	lr

08009efc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	f043 0201 	orr.w	r2, r3, #1
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b083      	sub	sp, #12
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	f023 0201 	bic.w	r2, r3, #1
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b084      	sub	sp, #16
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009f5c:	78fb      	ldrb	r3, [r7, #3]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d115      	bne.n	8009f8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009f6e:	200a      	movs	r0, #10
 8009f70:	f7f8 fcba 	bl	80028e8 <HAL_Delay>
      ms += 10U;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	330a      	adds	r3, #10
 8009f78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 f956 	bl	800a22c <USB_GetMode>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d01e      	beq.n	8009fc4 <USB_SetCurrentMode+0x84>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2bc7      	cmp	r3, #199	@ 0xc7
 8009f8a:	d9f0      	bls.n	8009f6e <USB_SetCurrentMode+0x2e>
 8009f8c:	e01a      	b.n	8009fc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009f8e:	78fb      	ldrb	r3, [r7, #3]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d115      	bne.n	8009fc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009fa0:	200a      	movs	r0, #10
 8009fa2:	f7f8 fca1 	bl	80028e8 <HAL_Delay>
      ms += 10U;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	330a      	adds	r3, #10
 8009faa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f93d 	bl	800a22c <USB_GetMode>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d005      	beq.n	8009fc4 <USB_SetCurrentMode+0x84>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2bc7      	cmp	r3, #199	@ 0xc7
 8009fbc:	d9f0      	bls.n	8009fa0 <USB_SetCurrentMode+0x60>
 8009fbe:	e001      	b.n	8009fc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e005      	b.n	8009fd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2bc8      	cmp	r3, #200	@ 0xc8
 8009fc8:	d101      	bne.n	8009fce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	e000      	b.n	8009fd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3710      	adds	r7, #16
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b085      	sub	sp, #20
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ff2:	d901      	bls.n	8009ff8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e01b      	b.n	800a030 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	691b      	ldr	r3, [r3, #16]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	daf2      	bge.n	8009fe6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a000:	2300      	movs	r3, #0
 800a002:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	019b      	lsls	r3, r3, #6
 800a008:	f043 0220 	orr.w	r2, r3, #32
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	3301      	adds	r3, #1
 800a014:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a01c:	d901      	bls.n	800a022 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a01e:	2303      	movs	r3, #3
 800a020:	e006      	b.n	800a030 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	f003 0320 	and.w	r3, r3, #32
 800a02a:	2b20      	cmp	r3, #32
 800a02c:	d0f0      	beq.n	800a010 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3714      	adds	r7, #20
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	3301      	adds	r3, #1
 800a04c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a054:	d901      	bls.n	800a05a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a056:	2303      	movs	r3, #3
 800a058:	e018      	b.n	800a08c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	691b      	ldr	r3, [r3, #16]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	daf2      	bge.n	800a048 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a062:	2300      	movs	r3, #0
 800a064:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2210      	movs	r2, #16
 800a06a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	3301      	adds	r3, #1
 800a070:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a078:	d901      	bls.n	800a07e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a07a:	2303      	movs	r3, #3
 800a07c:	e006      	b.n	800a08c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	f003 0310 	and.w	r3, r3, #16
 800a086:	2b10      	cmp	r3, #16
 800a088:	d0f0      	beq.n	800a06c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a08a:	2300      	movs	r3, #0
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3714      	adds	r7, #20
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a098:	b480      	push	{r7}
 800a09a:	b089      	sub	sp, #36	@ 0x24
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	60f8      	str	r0, [r7, #12]
 800a0a0:	60b9      	str	r1, [r7, #8]
 800a0a2:	4611      	mov	r1, r2
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	460b      	mov	r3, r1
 800a0a8:	71fb      	strb	r3, [r7, #7]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a0b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d123      	bne.n	800a106 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a0be:	88bb      	ldrh	r3, [r7, #4]
 800a0c0:	3303      	adds	r3, #3
 800a0c2:	089b      	lsrs	r3, r3, #2
 800a0c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	61bb      	str	r3, [r7, #24]
 800a0ca:	e018      	b.n	800a0fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a0cc:	79fb      	ldrb	r3, [r7, #7]
 800a0ce:	031a      	lsls	r2, r3, #12
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0d8:	461a      	mov	r2, r3
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a0e0:	69fb      	ldr	r3, [r7, #28]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	61bb      	str	r3, [r7, #24]
 800a0fe:	69ba      	ldr	r2, [r7, #24]
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	429a      	cmp	r2, r3
 800a104:	d3e2      	bcc.n	800a0cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a106:	2300      	movs	r3, #0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3724      	adds	r7, #36	@ 0x24
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a114:	b480      	push	{r7}
 800a116:	b08b      	sub	sp, #44	@ 0x2c
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	4613      	mov	r3, r2
 800a120:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a12a:	88fb      	ldrh	r3, [r7, #6]
 800a12c:	089b      	lsrs	r3, r3, #2
 800a12e:	b29b      	uxth	r3, r3
 800a130:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a132:	88fb      	ldrh	r3, [r7, #6]
 800a134:	f003 0303 	and.w	r3, r3, #3
 800a138:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a13a:	2300      	movs	r3, #0
 800a13c:	623b      	str	r3, [r7, #32]
 800a13e:	e014      	b.n	800a16a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14e:	3301      	adds	r3, #1
 800a150:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a154:	3301      	adds	r3, #1
 800a156:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a15a:	3301      	adds	r3, #1
 800a15c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a160:	3301      	adds	r3, #1
 800a162:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a164:	6a3b      	ldr	r3, [r7, #32]
 800a166:	3301      	adds	r3, #1
 800a168:	623b      	str	r3, [r7, #32]
 800a16a:	6a3a      	ldr	r2, [r7, #32]
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	429a      	cmp	r2, r3
 800a170:	d3e6      	bcc.n	800a140 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a172:	8bfb      	ldrh	r3, [r7, #30]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d01e      	beq.n	800a1b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a182:	461a      	mov	r2, r3
 800a184:	f107 0310 	add.w	r3, r7, #16
 800a188:	6812      	ldr	r2, [r2, #0]
 800a18a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a18c:	693a      	ldr	r2, [r7, #16]
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	b2db      	uxtb	r3, r3
 800a192:	00db      	lsls	r3, r3, #3
 800a194:	fa22 f303 	lsr.w	r3, r2, r3
 800a198:	b2da      	uxtb	r2, r3
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	701a      	strb	r2, [r3, #0]
      i++;
 800a19e:	6a3b      	ldr	r3, [r7, #32]
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	3301      	adds	r3, #1
 800a1a8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a1aa:	8bfb      	ldrh	r3, [r7, #30]
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a1b0:	8bfb      	ldrh	r3, [r7, #30]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d1ea      	bne.n	800a18c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	372c      	adds	r7, #44	@ 0x2c
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b085      	sub	sp, #20
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	695b      	ldr	r3, [r3, #20]
 800a1d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	699b      	ldr	r3, [r3, #24]
 800a1d6:	68fa      	ldr	r2, [r7, #12]
 800a1d8:	4013      	ands	r3, r2
 800a1da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3714      	adds	r7, #20
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a1ea:	b480      	push	{r7}
 800a1ec:	b085      	sub	sp, #20
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	6078      	str	r0, [r7, #4]
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a1fa:	78fb      	ldrb	r3, [r7, #3]
 800a1fc:	015a      	lsls	r2, r3, #5
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	4413      	add	r3, r2
 800a202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a20a:	78fb      	ldrb	r3, [r7, #3]
 800a20c:	015a      	lsls	r2, r3, #5
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	4413      	add	r3, r2
 800a212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	4013      	ands	r3, r2
 800a21c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a21e:	68bb      	ldr	r3, [r7, #8]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	695b      	ldr	r3, [r3, #20]
 800a238:	f003 0301 	and.w	r3, r3, #1
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a248:	b480      	push	{r7}
 800a24a:	b085      	sub	sp, #20
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a250:	2300      	movs	r3, #0
 800a252:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	3301      	adds	r3, #1
 800a258:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a260:	d901      	bls.n	800a266 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a262:	2303      	movs	r3, #3
 800a264:	e01b      	b.n	800a29e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	daf2      	bge.n	800a254 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a26e:	2300      	movs	r3, #0
 800a270:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	691b      	ldr	r3, [r3, #16]
 800a276:	f043 0201 	orr.w	r2, r3, #1
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	3301      	adds	r3, #1
 800a282:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a28a:	d901      	bls.n	800a290 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a28c:	2303      	movs	r3, #3
 800a28e:	e006      	b.n	800a29e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	f003 0301 	and.w	r3, r3, #1
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d0f0      	beq.n	800a27e <USB_CoreReset+0x36>

  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3714      	adds	r7, #20
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr
	...

0800a2ac <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2ac:	b084      	sub	sp, #16
 800a2ae:	b580      	push	{r7, lr}
 800a2b0:	b086      	sub	sp, #24
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
 800a2b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a2ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2e2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d119      	bne.n	800a336 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a306:	2b01      	cmp	r3, #1
 800a308:	d10a      	bne.n	800a320 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a318:	f043 0304 	orr.w	r3, r3, #4
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	e014      	b.n	800a34a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a32e:	f023 0304 	bic.w	r3, r3, #4
 800a332:	6013      	str	r3, [r2, #0]
 800a334:	e009      	b.n	800a34a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68fa      	ldr	r2, [r7, #12]
 800a340:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a344:	f023 0304 	bic.w	r3, r3, #4
 800a348:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a34a:	2110      	movs	r1, #16
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f7ff fe43 	bl	8009fd8 <USB_FlushTxFifo>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7ff fe6d 	bl	800a03c <USB_FlushRxFifo>
 800a362:	4603      	mov	r3, r0
 800a364:	2b00      	cmp	r3, #0
 800a366:	d001      	beq.n	800a36c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a368:	2301      	movs	r3, #1
 800a36a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a36c:	2300      	movs	r3, #0
 800a36e:	613b      	str	r3, [r7, #16]
 800a370:	e015      	b.n	800a39e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	015a      	lsls	r2, r3, #5
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	4413      	add	r3, r2
 800a37a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a37e:	461a      	mov	r2, r3
 800a380:	f04f 33ff 	mov.w	r3, #4294967295
 800a384:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	015a      	lsls	r2, r3, #5
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	4413      	add	r3, r2
 800a38e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a392:	461a      	mov	r2, r3
 800a394:	2300      	movs	r3, #0
 800a396:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	3301      	adds	r3, #1
 800a39c:	613b      	str	r3, [r7, #16]
 800a39e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d3e3      	bcc.n	800a372 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a18      	ldr	r2, [pc, #96]	@ (800a41c <USB_HostInit+0x170>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d10b      	bne.n	800a3d8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a3c6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	4a15      	ldr	r2, [pc, #84]	@ (800a420 <USB_HostInit+0x174>)
 800a3cc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a14      	ldr	r2, [pc, #80]	@ (800a424 <USB_HostInit+0x178>)
 800a3d2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a3d6:	e009      	b.n	800a3ec <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2280      	movs	r2, #128	@ 0x80
 800a3dc:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a11      	ldr	r2, [pc, #68]	@ (800a428 <USB_HostInit+0x17c>)
 800a3e2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	4a11      	ldr	r2, [pc, #68]	@ (800a42c <USB_HostInit+0x180>)
 800a3e8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a3ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d105      	bne.n	800a400 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	699b      	ldr	r3, [r3, #24]
 800a3f8:	f043 0210 	orr.w	r2, r3, #16
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	699a      	ldr	r2, [r3, #24]
 800a404:	4b0a      	ldr	r3, [pc, #40]	@ (800a430 <USB_HostInit+0x184>)
 800a406:	4313      	orrs	r3, r2
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a40c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3718      	adds	r7, #24
 800a412:	46bd      	mov	sp, r7
 800a414:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a418:	b004      	add	sp, #16
 800a41a:	4770      	bx	lr
 800a41c:	40040000 	.word	0x40040000
 800a420:	01000200 	.word	0x01000200
 800a424:	00e00300 	.word	0x00e00300
 800a428:	00600080 	.word	0x00600080
 800a42c:	004000e0 	.word	0x004000e0
 800a430:	a3200008 	.word	0xa3200008

0800a434 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	460b      	mov	r3, r1
 800a43e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	68fa      	ldr	r2, [r7, #12]
 800a44e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a452:	f023 0303 	bic.w	r3, r3, #3
 800a456:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a45e:	681a      	ldr	r2, [r3, #0]
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	f003 0303 	and.w	r3, r3, #3
 800a466:	68f9      	ldr	r1, [r7, #12]
 800a468:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a46c:	4313      	orrs	r3, r2
 800a46e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a470:	78fb      	ldrb	r3, [r7, #3]
 800a472:	2b01      	cmp	r3, #1
 800a474:	d107      	bne.n	800a486 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a47c:	461a      	mov	r2, r3
 800a47e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a482:	6053      	str	r3, [r2, #4]
 800a484:	e00c      	b.n	800a4a0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a486:	78fb      	ldrb	r3, [r7, #3]
 800a488:	2b02      	cmp	r3, #2
 800a48a:	d107      	bne.n	800a49c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a492:	461a      	mov	r2, r3
 800a494:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a498:	6053      	str	r3, [r2, #4]
 800a49a:	e001      	b.n	800a4a0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	e000      	b.n	800a4a2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3714      	adds	r7, #20
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr

0800a4ae <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b084      	sub	sp, #16
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a4ce:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a4d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4dc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a4de:	2064      	movs	r0, #100	@ 0x64
 800a4e0:	f7f8 fa02 	bl	80028e8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	68fa      	ldr	r2, [r7, #12]
 800a4e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a4ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4f0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a4f2:	200a      	movs	r0, #10
 800a4f4:	f7f8 f9f8 	bl	80028e8 <HAL_Delay>

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a502:	b480      	push	{r7}
 800a504:	b085      	sub	sp, #20
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
 800a50a:	460b      	mov	r3, r1
 800a50c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a526:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d109      	bne.n	800a546 <USB_DriveVbus+0x44>
 800a532:	78fb      	ldrb	r3, [r7, #3]
 800a534:	2b01      	cmp	r3, #1
 800a536:	d106      	bne.n	800a546 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a540:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a544:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a54c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a550:	d109      	bne.n	800a566 <USB_DriveVbus+0x64>
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d106      	bne.n	800a566 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	68fa      	ldr	r2, [r7, #12]
 800a55c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a560:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a564:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3714      	adds	r7, #20
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a574:	b480      	push	{r7}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a580:	2300      	movs	r3, #0
 800a582:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	0c5b      	lsrs	r3, r3, #17
 800a592:	f003 0303 	and.w	r3, r3, #3
}
 800a596:	4618      	mov	r0, r3
 800a598:	3714      	adds	r7, #20
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr

0800a5a2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a5a2:	b480      	push	{r7}
 800a5a4:	b085      	sub	sp, #20
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	b29b      	uxth	r3, r3
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3714      	adds	r7, #20
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr

0800a5c4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b088      	sub	sp, #32
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	4611      	mov	r1, r2
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	70fb      	strb	r3, [r7, #3]
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	70bb      	strb	r3, [r7, #2]
 800a5da:	4613      	mov	r3, r2
 800a5dc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a5e6:	78fb      	ldrb	r3, [r7, #3]
 800a5e8:	015a      	lsls	r2, r3, #5
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	4413      	add	r3, r2
 800a5ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a5fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a5fe:	2b03      	cmp	r3, #3
 800a600:	d87c      	bhi.n	800a6fc <USB_HC_Init+0x138>
 800a602:	a201      	add	r2, pc, #4	@ (adr r2, 800a608 <USB_HC_Init+0x44>)
 800a604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a608:	0800a619 	.word	0x0800a619
 800a60c:	0800a6bf 	.word	0x0800a6bf
 800a610:	0800a619 	.word	0x0800a619
 800a614:	0800a681 	.word	0x0800a681
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	015a      	lsls	r2, r3, #5
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	4413      	add	r3, r2
 800a620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a624:	461a      	mov	r2, r3
 800a626:	f240 439d 	movw	r3, #1181	@ 0x49d
 800a62a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a62c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a630:	2b00      	cmp	r3, #0
 800a632:	da10      	bge.n	800a656 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a634:	78fb      	ldrb	r3, [r7, #3]
 800a636:	015a      	lsls	r2, r3, #5
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	4413      	add	r3, r2
 800a63c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a640:	68db      	ldr	r3, [r3, #12]
 800a642:	78fa      	ldrb	r2, [r7, #3]
 800a644:	0151      	lsls	r1, r2, #5
 800a646:	693a      	ldr	r2, [r7, #16]
 800a648:	440a      	add	r2, r1
 800a64a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a64e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a652:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a654:	e055      	b.n	800a702 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4a6f      	ldr	r2, [pc, #444]	@ (800a818 <USB_HC_Init+0x254>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d151      	bne.n	800a702 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a65e:	78fb      	ldrb	r3, [r7, #3]
 800a660:	015a      	lsls	r2, r3, #5
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	4413      	add	r3, r2
 800a666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	78fa      	ldrb	r2, [r7, #3]
 800a66e:	0151      	lsls	r1, r2, #5
 800a670:	693a      	ldr	r2, [r7, #16]
 800a672:	440a      	add	r2, r1
 800a674:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a678:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a67c:	60d3      	str	r3, [r2, #12]
      break;
 800a67e:	e040      	b.n	800a702 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a680:	78fb      	ldrb	r3, [r7, #3]
 800a682:	015a      	lsls	r2, r3, #5
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	4413      	add	r3, r2
 800a688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a68c:	461a      	mov	r2, r3
 800a68e:	f240 639d 	movw	r3, #1693	@ 0x69d
 800a692:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a694:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	da34      	bge.n	800a706 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a69c:	78fb      	ldrb	r3, [r7, #3]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	78fa      	ldrb	r2, [r7, #3]
 800a6ac:	0151      	lsls	r1, r2, #5
 800a6ae:	693a      	ldr	r2, [r7, #16]
 800a6b0:	440a      	add	r2, r1
 800a6b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6ba:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a6bc:	e023      	b.n	800a706 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a6be:	78fb      	ldrb	r3, [r7, #3]
 800a6c0:	015a      	lsls	r2, r3, #5
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	4413      	add	r3, r2
 800a6c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	f240 2325 	movw	r3, #549	@ 0x225
 800a6d0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a6d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	da17      	bge.n	800a70a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a6da:	78fb      	ldrb	r3, [r7, #3]
 800a6dc:	015a      	lsls	r2, r3, #5
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	78fa      	ldrb	r2, [r7, #3]
 800a6ea:	0151      	lsls	r1, r2, #5
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	440a      	add	r2, r1
 800a6f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6f4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800a6f8:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a6fa:	e006      	b.n	800a70a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	77fb      	strb	r3, [r7, #31]
      break;
 800a700:	e004      	b.n	800a70c <USB_HC_Init+0x148>
      break;
 800a702:	bf00      	nop
 800a704:	e002      	b.n	800a70c <USB_HC_Init+0x148>
      break;
 800a706:	bf00      	nop
 800a708:	e000      	b.n	800a70c <USB_HC_Init+0x148>
      break;
 800a70a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a70c:	78fb      	ldrb	r3, [r7, #3]
 800a70e:	015a      	lsls	r2, r3, #5
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	4413      	add	r3, r2
 800a714:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a718:	461a      	mov	r2, r3
 800a71a:	2300      	movs	r3, #0
 800a71c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a71e:	78fb      	ldrb	r3, [r7, #3]
 800a720:	015a      	lsls	r2, r3, #5
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	4413      	add	r3, r2
 800a726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	78fa      	ldrb	r2, [r7, #3]
 800a72e:	0151      	lsls	r1, r2, #5
 800a730:	693a      	ldr	r2, [r7, #16]
 800a732:	440a      	add	r2, r1
 800a734:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a738:	f043 0302 	orr.w	r3, r3, #2
 800a73c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a744:	699a      	ldr	r2, [r3, #24]
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	f003 030f 	and.w	r3, r3, #15
 800a74c:	2101      	movs	r1, #1
 800a74e:	fa01 f303 	lsl.w	r3, r1, r3
 800a752:	6939      	ldr	r1, [r7, #16]
 800a754:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a758:	4313      	orrs	r3, r2
 800a75a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	699b      	ldr	r3, [r3, #24]
 800a760:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a768:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	da03      	bge.n	800a778 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a770:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a774:	61bb      	str	r3, [r7, #24]
 800a776:	e001      	b.n	800a77c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a778:	2300      	movs	r3, #0
 800a77a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f7ff fef9 	bl	800a574 <USB_GetHostSpeed>
 800a782:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a784:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a788:	2b02      	cmp	r3, #2
 800a78a:	d106      	bne.n	800a79a <USB_HC_Init+0x1d6>
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2b02      	cmp	r3, #2
 800a790:	d003      	beq.n	800a79a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a792:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a796:	617b      	str	r3, [r7, #20]
 800a798:	e001      	b.n	800a79e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a79a:	2300      	movs	r3, #0
 800a79c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a79e:	787b      	ldrb	r3, [r7, #1]
 800a7a0:	059b      	lsls	r3, r3, #22
 800a7a2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7a6:	78bb      	ldrb	r3, [r7, #2]
 800a7a8:	02db      	lsls	r3, r3, #11
 800a7aa:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7ae:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a7b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7b4:	049b      	lsls	r3, r3, #18
 800a7b6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7ba:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a7bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a7be:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a7c2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	431a      	orrs	r2, r3
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7cc:	78fa      	ldrb	r2, [r7, #3]
 800a7ce:	0151      	lsls	r1, r2, #5
 800a7d0:	693a      	ldr	r2, [r7, #16]
 800a7d2:	440a      	add	r2, r1
 800a7d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a7d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7dc:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a7de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7e2:	2b03      	cmp	r3, #3
 800a7e4:	d003      	beq.n	800a7ee <USB_HC_Init+0x22a>
 800a7e6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d10f      	bne.n	800a80e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a7ee:	78fb      	ldrb	r3, [r7, #3]
 800a7f0:	015a      	lsls	r2, r3, #5
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	78fa      	ldrb	r2, [r7, #3]
 800a7fe:	0151      	lsls	r1, r2, #5
 800a800:	693a      	ldr	r2, [r7, #16]
 800a802:	440a      	add	r2, r1
 800a804:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a808:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a80c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a80e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3720      	adds	r7, #32
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	40040000 	.word	0x40040000

0800a81c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08c      	sub	sp, #48	@ 0x30
 800a820:	af02      	add	r7, sp, #8
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	4613      	mov	r3, r2
 800a828:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	785b      	ldrb	r3, [r3, #1]
 800a832:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a834:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a838:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	4a5d      	ldr	r2, [pc, #372]	@ (800a9b4 <USB_HC_StartXfer+0x198>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d12f      	bne.n	800a8a2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a842:	79fb      	ldrb	r3, [r7, #7]
 800a844:	2b01      	cmp	r3, #1
 800a846:	d11c      	bne.n	800a882 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	7c9b      	ldrb	r3, [r3, #18]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d003      	beq.n	800a858 <USB_HC_StartXfer+0x3c>
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	7c9b      	ldrb	r3, [r3, #18]
 800a854:	2b02      	cmp	r3, #2
 800a856:	d124      	bne.n	800a8a2 <USB_HC_StartXfer+0x86>
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	799b      	ldrb	r3, [r3, #6]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d120      	bne.n	800a8a2 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a860:	69fb      	ldr	r3, [r7, #28]
 800a862:	015a      	lsls	r2, r3, #5
 800a864:	6a3b      	ldr	r3, [r7, #32]
 800a866:	4413      	add	r3, r2
 800a868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	69fa      	ldr	r2, [r7, #28]
 800a870:	0151      	lsls	r1, r2, #5
 800a872:	6a3a      	ldr	r2, [r7, #32]
 800a874:	440a      	add	r2, r1
 800a876:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a87a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a87e:	60d3      	str	r3, [r2, #12]
 800a880:	e00f      	b.n	800a8a2 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	791b      	ldrb	r3, [r3, #4]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d10b      	bne.n	800a8a2 <USB_HC_StartXfer+0x86>
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	795b      	ldrb	r3, [r3, #5]
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d107      	bne.n	800a8a2 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	785b      	ldrb	r3, [r3, #1]
 800a896:	4619      	mov	r1, r3
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	f000 fb6b 	bl	800af74 <USB_DoPing>
        return HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	e232      	b.n	800ad08 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	799b      	ldrb	r3, [r3, #6]
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d158      	bne.n	800a95c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	78db      	ldrb	r3, [r3, #3]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d007      	beq.n	800a8c6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a8b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a8b8:	68ba      	ldr	r2, [r7, #8]
 800a8ba:	8a92      	ldrh	r2, [r2, #20]
 800a8bc:	fb03 f202 	mul.w	r2, r3, r2
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	61da      	str	r2, [r3, #28]
 800a8c4:	e07c      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	7c9b      	ldrb	r3, [r3, #18]
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d130      	bne.n	800a930 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	6a1b      	ldr	r3, [r3, #32]
 800a8d2:	2bbc      	cmp	r3, #188	@ 0xbc
 800a8d4:	d918      	bls.n	800a908 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	8a9b      	ldrh	r3, [r3, #20]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	69da      	ldr	r2, [r3, #28]
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	68db      	ldr	r3, [r3, #12]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d003      	beq.n	800a8f8 <USB_HC_StartXfer+0xdc>
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	68db      	ldr	r3, [r3, #12]
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d103      	bne.n	800a900 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	2202      	movs	r2, #2
 800a8fc:	60da      	str	r2, [r3, #12]
 800a8fe:	e05f      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	2201      	movs	r2, #1
 800a904:	60da      	str	r2, [r3, #12]
 800a906:	e05b      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	6a1a      	ldr	r2, [r3, #32]
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	2b01      	cmp	r3, #1
 800a916:	d007      	beq.n	800a928 <USB_HC_StartXfer+0x10c>
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	2b02      	cmp	r3, #2
 800a91e:	d003      	beq.n	800a928 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	2204      	movs	r2, #4
 800a924:	60da      	str	r2, [r3, #12]
 800a926:	e04b      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	2203      	movs	r2, #3
 800a92c:	60da      	str	r2, [r3, #12]
 800a92e:	e047      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a930:	79fb      	ldrb	r3, [r7, #7]
 800a932:	2b01      	cmp	r3, #1
 800a934:	d10d      	bne.n	800a952 <USB_HC_StartXfer+0x136>
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	6a1b      	ldr	r3, [r3, #32]
 800a93a:	68ba      	ldr	r2, [r7, #8]
 800a93c:	8a92      	ldrh	r2, [r2, #20]
 800a93e:	4293      	cmp	r3, r2
 800a940:	d907      	bls.n	800a952 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a942:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a944:	68ba      	ldr	r2, [r7, #8]
 800a946:	8a92      	ldrh	r2, [r2, #20]
 800a948:	fb03 f202 	mul.w	r2, r3, r2
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	61da      	str	r2, [r3, #28]
 800a950:	e036      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	6a1a      	ldr	r2, [r3, #32]
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	61da      	str	r2, [r3, #28]
 800a95a:	e031      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	6a1b      	ldr	r3, [r3, #32]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d018      	beq.n	800a996 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	6a1b      	ldr	r3, [r3, #32]
 800a968:	68ba      	ldr	r2, [r7, #8]
 800a96a:	8a92      	ldrh	r2, [r2, #20]
 800a96c:	4413      	add	r3, r2
 800a96e:	3b01      	subs	r3, #1
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	8a92      	ldrh	r2, [r2, #20]
 800a974:	fbb3 f3f2 	udiv	r3, r3, r2
 800a978:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a97a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a97c:	8b7b      	ldrh	r3, [r7, #26]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d90b      	bls.n	800a99a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a982:	8b7b      	ldrh	r3, [r7, #26]
 800a984:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a986:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	8a92      	ldrh	r2, [r2, #20]
 800a98c:	fb03 f202 	mul.w	r2, r3, r2
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	61da      	str	r2, [r3, #28]
 800a994:	e001      	b.n	800a99a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a996:	2301      	movs	r3, #1
 800a998:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	78db      	ldrb	r3, [r3, #3]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00a      	beq.n	800a9b8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a9a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a9a4:	68ba      	ldr	r2, [r7, #8]
 800a9a6:	8a92      	ldrh	r2, [r2, #20]
 800a9a8:	fb03 f202 	mul.w	r2, r3, r2
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	61da      	str	r2, [r3, #28]
 800a9b0:	e006      	b.n	800a9c0 <USB_HC_StartXfer+0x1a4>
 800a9b2:	bf00      	nop
 800a9b4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	6a1a      	ldr	r2, [r3, #32]
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	69db      	ldr	r3, [r3, #28]
 800a9c4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a9c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a9ca:	04d9      	lsls	r1, r3, #19
 800a9cc:	4ba3      	ldr	r3, [pc, #652]	@ (800ac5c <USB_HC_StartXfer+0x440>)
 800a9ce:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9d0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	7d9b      	ldrb	r3, [r3, #22]
 800a9d6:	075b      	lsls	r3, r3, #29
 800a9d8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9dc:	69f9      	ldr	r1, [r7, #28]
 800a9de:	0148      	lsls	r0, r1, #5
 800a9e0:	6a39      	ldr	r1, [r7, #32]
 800a9e2:	4401      	add	r1, r0
 800a9e4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a9e8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9ea:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a9ec:	79fb      	ldrb	r3, [r7, #7]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d009      	beq.n	800aa06 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	6999      	ldr	r1, [r3, #24]
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	015a      	lsls	r2, r3, #5
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	4413      	add	r3, r2
 800a9fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa02:	460a      	mov	r2, r1
 800aa04:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	f003 0301 	and.w	r3, r3, #1
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	bf0c      	ite	eq
 800aa16:	2301      	moveq	r3, #1
 800aa18:	2300      	movne	r3, #0
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aa1e:	69fb      	ldr	r3, [r7, #28]
 800aa20:	015a      	lsls	r2, r3, #5
 800aa22:	6a3b      	ldr	r3, [r7, #32]
 800aa24:	4413      	add	r3, r2
 800aa26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	69fa      	ldr	r2, [r7, #28]
 800aa2e:	0151      	lsls	r1, r2, #5
 800aa30:	6a3a      	ldr	r2, [r7, #32]
 800aa32:	440a      	add	r2, r1
 800aa34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aa38:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aa3c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	015a      	lsls	r2, r3, #5
 800aa42:	6a3b      	ldr	r3, [r7, #32]
 800aa44:	4413      	add	r3, r2
 800aa46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	7e7b      	ldrb	r3, [r7, #25]
 800aa4e:	075b      	lsls	r3, r3, #29
 800aa50:	69f9      	ldr	r1, [r7, #28]
 800aa52:	0148      	lsls	r0, r1, #5
 800aa54:	6a39      	ldr	r1, [r7, #32]
 800aa56:	4401      	add	r1, r0
 800aa58:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	799b      	ldrb	r3, [r3, #6]
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	f040 80c3 	bne.w	800abf0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	7c5b      	ldrb	r3, [r3, #17]
 800aa6e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800aa70:	68ba      	ldr	r2, [r7, #8]
 800aa72:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aa74:	4313      	orrs	r3, r2
 800aa76:	69fa      	ldr	r2, [r7, #28]
 800aa78:	0151      	lsls	r1, r2, #5
 800aa7a:	6a3a      	ldr	r2, [r7, #32]
 800aa7c:	440a      	add	r2, r1
 800aa7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800aa82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aa86:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800aa88:	69fb      	ldr	r3, [r7, #28]
 800aa8a:	015a      	lsls	r2, r3, #5
 800aa8c:	6a3b      	ldr	r3, [r7, #32]
 800aa8e:	4413      	add	r3, r2
 800aa90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	69fa      	ldr	r2, [r7, #28]
 800aa98:	0151      	lsls	r1, r2, #5
 800aa9a:	6a3a      	ldr	r2, [r7, #32]
 800aa9c:	440a      	add	r2, r1
 800aa9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aaa2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800aaa6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	79db      	ldrb	r3, [r3, #7]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d123      	bne.n	800aaf8 <USB_HC_StartXfer+0x2dc>
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	78db      	ldrb	r3, [r3, #3]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d11f      	bne.n	800aaf8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800aab8:	69fb      	ldr	r3, [r7, #28]
 800aaba:	015a      	lsls	r2, r3, #5
 800aabc:	6a3b      	ldr	r3, [r7, #32]
 800aabe:	4413      	add	r3, r2
 800aac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	69fa      	ldr	r2, [r7, #28]
 800aac8:	0151      	lsls	r1, r2, #5
 800aaca:	6a3a      	ldr	r2, [r7, #32]
 800aacc:	440a      	add	r2, r1
 800aace:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aad2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aad6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800aad8:	69fb      	ldr	r3, [r7, #28]
 800aada:	015a      	lsls	r2, r3, #5
 800aadc:	6a3b      	ldr	r3, [r7, #32]
 800aade:	4413      	add	r3, r2
 800aae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aae4:	68db      	ldr	r3, [r3, #12]
 800aae6:	69fa      	ldr	r2, [r7, #28]
 800aae8:	0151      	lsls	r1, r2, #5
 800aaea:	6a3a      	ldr	r2, [r7, #32]
 800aaec:	440a      	add	r2, r1
 800aaee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aaf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaf6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	7c9b      	ldrb	r3, [r3, #18]
 800aafc:	2b01      	cmp	r3, #1
 800aafe:	d003      	beq.n	800ab08 <USB_HC_StartXfer+0x2ec>
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	7c9b      	ldrb	r3, [r3, #18]
 800ab04:	2b03      	cmp	r3, #3
 800ab06:	d117      	bne.n	800ab38 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	d113      	bne.n	800ab38 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	78db      	ldrb	r3, [r3, #3]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d10f      	bne.n	800ab38 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ab18:	69fb      	ldr	r3, [r7, #28]
 800ab1a:	015a      	lsls	r2, r3, #5
 800ab1c:	6a3b      	ldr	r3, [r7, #32]
 800ab1e:	4413      	add	r3, r2
 800ab20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	69fa      	ldr	r2, [r7, #28]
 800ab28:	0151      	lsls	r1, r2, #5
 800ab2a:	6a3a      	ldr	r2, [r7, #32]
 800ab2c:	440a      	add	r2, r1
 800ab2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab36:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	7c9b      	ldrb	r3, [r3, #18]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d162      	bne.n	800ac06 <USB_HC_StartXfer+0x3ea>
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	78db      	ldrb	r3, [r3, #3]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d15e      	bne.n	800ac06 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	2b03      	cmp	r3, #3
 800ab50:	d858      	bhi.n	800ac04 <USB_HC_StartXfer+0x3e8>
 800ab52:	a201      	add	r2, pc, #4	@ (adr r2, 800ab58 <USB_HC_StartXfer+0x33c>)
 800ab54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab58:	0800ab69 	.word	0x0800ab69
 800ab5c:	0800ab8b 	.word	0x0800ab8b
 800ab60:	0800abad 	.word	0x0800abad
 800ab64:	0800abcf 	.word	0x0800abcf
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	015a      	lsls	r2, r3, #5
 800ab6c:	6a3b      	ldr	r3, [r7, #32]
 800ab6e:	4413      	add	r3, r2
 800ab70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	69fa      	ldr	r2, [r7, #28]
 800ab78:	0151      	lsls	r1, r2, #5
 800ab7a:	6a3a      	ldr	r2, [r7, #32]
 800ab7c:	440a      	add	r2, r1
 800ab7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab86:	6053      	str	r3, [r2, #4]
          break;
 800ab88:	e03d      	b.n	800ac06 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	015a      	lsls	r2, r3, #5
 800ab8e:	6a3b      	ldr	r3, [r7, #32]
 800ab90:	4413      	add	r3, r2
 800ab92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	69fa      	ldr	r2, [r7, #28]
 800ab9a:	0151      	lsls	r1, r2, #5
 800ab9c:	6a3a      	ldr	r2, [r7, #32]
 800ab9e:	440a      	add	r2, r1
 800aba0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aba4:	f043 030e 	orr.w	r3, r3, #14
 800aba8:	6053      	str	r3, [r2, #4]
          break;
 800abaa:	e02c      	b.n	800ac06 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	015a      	lsls	r2, r3, #5
 800abb0:	6a3b      	ldr	r3, [r7, #32]
 800abb2:	4413      	add	r3, r2
 800abb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	69fa      	ldr	r2, [r7, #28]
 800abbc:	0151      	lsls	r1, r2, #5
 800abbe:	6a3a      	ldr	r2, [r7, #32]
 800abc0:	440a      	add	r2, r1
 800abc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800abca:	6053      	str	r3, [r2, #4]
          break;
 800abcc:	e01b      	b.n	800ac06 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	015a      	lsls	r2, r3, #5
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	4413      	add	r3, r2
 800abd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	69fa      	ldr	r2, [r7, #28]
 800abde:	0151      	lsls	r1, r2, #5
 800abe0:	6a3a      	ldr	r2, [r7, #32]
 800abe2:	440a      	add	r2, r1
 800abe4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abe8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800abec:	6053      	str	r3, [r2, #4]
          break;
 800abee:	e00a      	b.n	800ac06 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	015a      	lsls	r2, r3, #5
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	4413      	add	r3, r2
 800abf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abfc:	461a      	mov	r2, r3
 800abfe:	2300      	movs	r3, #0
 800ac00:	6053      	str	r3, [r2, #4]
 800ac02:	e000      	b.n	800ac06 <USB_HC_StartXfer+0x3ea>
          break;
 800ac04:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	6a3b      	ldr	r3, [r7, #32]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ac1c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	78db      	ldrb	r3, [r3, #3]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d004      	beq.n	800ac30 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac2c:	613b      	str	r3, [r7, #16]
 800ac2e:	e003      	b.n	800ac38 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ac36:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ac3e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	015a      	lsls	r2, r3, #5
 800ac44:	6a3b      	ldr	r3, [r7, #32]
 800ac46:	4413      	add	r3, r2
 800ac48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ac52:	79fb      	ldrb	r3, [r7, #7]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	e055      	b.n	800ad08 <USB_HC_StartXfer+0x4ec>
 800ac5c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	78db      	ldrb	r3, [r3, #3]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d14e      	bne.n	800ad06 <USB_HC_StartXfer+0x4ea>
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	6a1b      	ldr	r3, [r3, #32]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d04a      	beq.n	800ad06 <USB_HC_StartXfer+0x4ea>
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	79db      	ldrb	r3, [r3, #7]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d146      	bne.n	800ad06 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	7c9b      	ldrb	r3, [r3, #18]
 800ac7c:	2b03      	cmp	r3, #3
 800ac7e:	d831      	bhi.n	800ace4 <USB_HC_StartXfer+0x4c8>
 800ac80:	a201      	add	r2, pc, #4	@ (adr r2, 800ac88 <USB_HC_StartXfer+0x46c>)
 800ac82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac86:	bf00      	nop
 800ac88:	0800ac99 	.word	0x0800ac99
 800ac8c:	0800acbd 	.word	0x0800acbd
 800ac90:	0800ac99 	.word	0x0800ac99
 800ac94:	0800acbd 	.word	0x0800acbd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	6a1b      	ldr	r3, [r3, #32]
 800ac9c:	3303      	adds	r3, #3
 800ac9e:	089b      	lsrs	r3, r3, #2
 800aca0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800aca2:	8afa      	ldrh	r2, [r7, #22]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	429a      	cmp	r2, r3
 800acac:	d91c      	bls.n	800ace8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	f043 0220 	orr.w	r2, r3, #32
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	619a      	str	r2, [r3, #24]
        }
        break;
 800acba:	e015      	b.n	800ace8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	6a1b      	ldr	r3, [r3, #32]
 800acc0:	3303      	adds	r3, #3
 800acc2:	089b      	lsrs	r3, r3, #2
 800acc4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800acc6:	8afa      	ldrh	r2, [r7, #22]
 800acc8:	6a3b      	ldr	r3, [r7, #32]
 800acca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d90a      	bls.n	800acec <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	699b      	ldr	r3, [r3, #24]
 800acda:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	619a      	str	r2, [r3, #24]
        }
        break;
 800ace2:	e003      	b.n	800acec <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800ace4:	bf00      	nop
 800ace6:	e002      	b.n	800acee <USB_HC_StartXfer+0x4d2>
        break;
 800ace8:	bf00      	nop
 800acea:	e000      	b.n	800acee <USB_HC_StartXfer+0x4d2>
        break;
 800acec:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	6999      	ldr	r1, [r3, #24]
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	785a      	ldrb	r2, [r3, #1]
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	6a1b      	ldr	r3, [r3, #32]
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	2000      	movs	r0, #0
 800acfe:	9000      	str	r0, [sp, #0]
 800ad00:	68f8      	ldr	r0, [r7, #12]
 800ad02:	f7ff f9c9 	bl	800a098 <USB_WritePacket>
  }

  return HAL_OK;
 800ad06:	2300      	movs	r3, #0
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3728      	adds	r7, #40	@ 0x28
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad22:	695b      	ldr	r3, [r3, #20]
 800ad24:	b29b      	uxth	r3, r3
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3714      	adds	r7, #20
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ad32:	b480      	push	{r7}
 800ad34:	b089      	sub	sp, #36	@ 0x24
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
 800ad3a:	460b      	mov	r3, r1
 800ad3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800ad42:	78fb      	ldrb	r3, [r7, #3]
 800ad44:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800ad46:	2300      	movs	r3, #0
 800ad48:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	015a      	lsls	r2, r3, #5
 800ad4e:	69fb      	ldr	r3, [r7, #28]
 800ad50:	4413      	add	r3, r2
 800ad52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	0c9b      	lsrs	r3, r3, #18
 800ad5a:	f003 0303 	and.w	r3, r3, #3
 800ad5e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	015a      	lsls	r2, r3, #5
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	4413      	add	r3, r2
 800ad68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	0fdb      	lsrs	r3, r3, #31
 800ad70:	f003 0301 	and.w	r3, r3, #1
 800ad74:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	015a      	lsls	r2, r3, #5
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	0fdb      	lsrs	r3, r3, #31
 800ad86:	f003 0301 	and.w	r3, r3, #1
 800ad8a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	f003 0320 	and.w	r3, r3, #32
 800ad94:	2b20      	cmp	r3, #32
 800ad96:	d10d      	bne.n	800adb4 <USB_HC_Halt+0x82>
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10a      	bne.n	800adb4 <USB_HC_Halt+0x82>
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d005      	beq.n	800adb0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d002      	beq.n	800adb0 <USB_HC_Halt+0x7e>
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	2b03      	cmp	r3, #3
 800adae:	d101      	bne.n	800adb4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800adb0:	2300      	movs	r3, #0
 800adb2:	e0d8      	b.n	800af66 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d002      	beq.n	800adc0 <USB_HC_Halt+0x8e>
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	2b02      	cmp	r3, #2
 800adbe:	d173      	bne.n	800aea8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800adc0:	69bb      	ldr	r3, [r7, #24]
 800adc2:	015a      	lsls	r2, r3, #5
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	69ba      	ldr	r2, [r7, #24]
 800add0:	0151      	lsls	r1, r2, #5
 800add2:	69fa      	ldr	r2, [r7, #28]
 800add4:	440a      	add	r2, r1
 800add6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800adda:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800adde:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	f003 0320 	and.w	r3, r3, #32
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d14a      	bne.n	800ae82 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d133      	bne.n	800ae60 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	015a      	lsls	r2, r3, #5
 800adfc:	69fb      	ldr	r3, [r7, #28]
 800adfe:	4413      	add	r3, r2
 800ae00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	69ba      	ldr	r2, [r7, #24]
 800ae08:	0151      	lsls	r1, r2, #5
 800ae0a:	69fa      	ldr	r2, [r7, #28]
 800ae0c:	440a      	add	r2, r1
 800ae0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae16:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	015a      	lsls	r2, r3, #5
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	4413      	add	r3, r2
 800ae20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	69ba      	ldr	r2, [r7, #24]
 800ae28:	0151      	lsls	r1, r2, #5
 800ae2a:	69fa      	ldr	r2, [r7, #28]
 800ae2c:	440a      	add	r2, r1
 800ae2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ae36:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae44:	d82e      	bhi.n	800aea4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae46:	69bb      	ldr	r3, [r7, #24]
 800ae48:	015a      	lsls	r2, r3, #5
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae5c:	d0ec      	beq.n	800ae38 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae5e:	e081      	b.n	800af64 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	015a      	lsls	r2, r3, #5
 800ae64:	69fb      	ldr	r3, [r7, #28]
 800ae66:	4413      	add	r3, r2
 800ae68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	69ba      	ldr	r2, [r7, #24]
 800ae70:	0151      	lsls	r1, r2, #5
 800ae72:	69fa      	ldr	r2, [r7, #28]
 800ae74:	440a      	add	r2, r1
 800ae76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ae7e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae80:	e070      	b.n	800af64 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	015a      	lsls	r2, r3, #5
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	4413      	add	r3, r2
 800ae8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	69ba      	ldr	r2, [r7, #24]
 800ae92:	0151      	lsls	r1, r2, #5
 800ae94:	69fa      	ldr	r2, [r7, #28]
 800ae96:	440a      	add	r2, r1
 800ae98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aea0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aea2:	e05f      	b.n	800af64 <USB_HC_Halt+0x232>
            break;
 800aea4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aea6:	e05d      	b.n	800af64 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	015a      	lsls	r2, r3, #5
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	4413      	add	r3, r2
 800aeb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	69ba      	ldr	r2, [r7, #24]
 800aeb8:	0151      	lsls	r1, r2, #5
 800aeba:	69fa      	ldr	r2, [r7, #28]
 800aebc:	440a      	add	r2, r1
 800aebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aec2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aec6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800aec8:	69fb      	ldr	r3, [r7, #28]
 800aeca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aece:	691b      	ldr	r3, [r3, #16]
 800aed0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d133      	bne.n	800af40 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	015a      	lsls	r2, r3, #5
 800aedc:	69fb      	ldr	r3, [r7, #28]
 800aede:	4413      	add	r3, r2
 800aee0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	69ba      	ldr	r2, [r7, #24]
 800aee8:	0151      	lsls	r1, r2, #5
 800aeea:	69fa      	ldr	r2, [r7, #28]
 800aeec:	440a      	add	r2, r1
 800aeee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aef2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aef6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aef8:	69bb      	ldr	r3, [r7, #24]
 800aefa:	015a      	lsls	r2, r3, #5
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	4413      	add	r3, r2
 800af00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	69ba      	ldr	r2, [r7, #24]
 800af08:	0151      	lsls	r1, r2, #5
 800af0a:	69fa      	ldr	r2, [r7, #28]
 800af0c:	440a      	add	r2, r1
 800af0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800af16:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	3301      	adds	r3, #1
 800af1c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af24:	d81d      	bhi.n	800af62 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	015a      	lsls	r2, r3, #5
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	4413      	add	r3, r2
 800af2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af3c:	d0ec      	beq.n	800af18 <USB_HC_Halt+0x1e6>
 800af3e:	e011      	b.n	800af64 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	015a      	lsls	r2, r3, #5
 800af44:	69fb      	ldr	r3, [r7, #28]
 800af46:	4413      	add	r3, r2
 800af48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	69ba      	ldr	r2, [r7, #24]
 800af50:	0151      	lsls	r1, r2, #5
 800af52:	69fa      	ldr	r2, [r7, #28]
 800af54:	440a      	add	r2, r1
 800af56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800af5e:	6013      	str	r3, [r2, #0]
 800af60:	e000      	b.n	800af64 <USB_HC_Halt+0x232>
          break;
 800af62:	bf00      	nop
    }
  }

  return HAL_OK;
 800af64:	2300      	movs	r3, #0
}
 800af66:	4618      	mov	r0, r3
 800af68:	3724      	adds	r7, #36	@ 0x24
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
	...

0800af74 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800af74:	b480      	push	{r7}
 800af76:	b087      	sub	sp, #28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	460b      	mov	r3, r1
 800af7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800af84:	78fb      	ldrb	r3, [r7, #3]
 800af86:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800af88:	2301      	movs	r3, #1
 800af8a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	04da      	lsls	r2, r3, #19
 800af90:	4b15      	ldr	r3, [pc, #84]	@ (800afe8 <USB_DoPing+0x74>)
 800af92:	4013      	ands	r3, r2
 800af94:	693a      	ldr	r2, [r7, #16]
 800af96:	0151      	lsls	r1, r2, #5
 800af98:	697a      	ldr	r2, [r7, #20]
 800af9a:	440a      	add	r2, r1
 800af9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800afa4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	015a      	lsls	r2, r3, #5
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	4413      	add	r3, r2
 800afae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800afbc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800afc4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	015a      	lsls	r2, r3, #5
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	4413      	add	r3, r2
 800afce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afd2:	461a      	mov	r2, r3
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	371c      	adds	r7, #28
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr
 800afe6:	bf00      	nop
 800afe8:	1ff80000 	.word	0x1ff80000

0800afec <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b088      	sub	sp, #32
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800affc:	2300      	movs	r3, #0
 800affe:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f7fe ff8c 	bl	8009f1e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b006:	2110      	movs	r1, #16
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f7fe ffe5 	bl	8009fd8 <USB_FlushTxFifo>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	d001      	beq.n	800b018 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800b014:	2301      	movs	r3, #1
 800b016:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7ff f80f 	bl	800a03c <USB_FlushRxFifo>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b028:	2300      	movs	r3, #0
 800b02a:	61bb      	str	r3, [r7, #24]
 800b02c:	e01f      	b.n	800b06e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	015a      	lsls	r2, r3, #5
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	4413      	add	r3, r2
 800b036:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b044:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b04c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b054:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	015a      	lsls	r2, r3, #5
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	4413      	add	r3, r2
 800b05e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b062:	461a      	mov	r2, r3
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b068:	69bb      	ldr	r3, [r7, #24]
 800b06a:	3301      	adds	r3, #1
 800b06c:	61bb      	str	r3, [r7, #24]
 800b06e:	69bb      	ldr	r3, [r7, #24]
 800b070:	2b0f      	cmp	r3, #15
 800b072:	d9dc      	bls.n	800b02e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b074:	2300      	movs	r3, #0
 800b076:	61bb      	str	r3, [r7, #24]
 800b078:	e034      	b.n	800b0e4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800b07a:	69bb      	ldr	r3, [r7, #24]
 800b07c:	015a      	lsls	r2, r3, #5
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	4413      	add	r3, r2
 800b082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b090:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b098:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0a0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	015a      	lsls	r2, r3, #5
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	4413      	add	r3, r2
 800b0aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b0c0:	d80c      	bhi.n	800b0dc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b0c2:	69bb      	ldr	r3, [r7, #24]
 800b0c4:	015a      	lsls	r2, r3, #5
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	4413      	add	r3, r2
 800b0ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0d8:	d0ec      	beq.n	800b0b4 <USB_StopHost+0xc8>
 800b0da:	e000      	b.n	800b0de <USB_StopHost+0xf2>
        break;
 800b0dc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b0de:	69bb      	ldr	r3, [r7, #24]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	61bb      	str	r3, [r7, #24]
 800b0e4:	69bb      	ldr	r3, [r7, #24]
 800b0e6:	2b0f      	cmp	r3, #15
 800b0e8:	d9c7      	bls.n	800b07a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b0f6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b0fe:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7fe fefb 	bl	8009efc <USB_EnableGlobalInt>

  return ret;
 800b106:	7ffb      	ldrb	r3, [r7, #31]
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3720      	adds	r7, #32
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <USBH_HID_InterfaceInit>:
  *         The function init the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b110:	b590      	push	{r4, r7, lr}
 800b112:	b08b      	sub	sp, #44	@ 0x2c
 800b114:	af04      	add	r7, sp, #16
 800b116:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  HID_HandleTypeDef *HID_Handle;
  uint16_t ep_mps;
  uint8_t max_ep;
  uint8_t num = 0U;
 800b118:	2300      	movs	r3, #0
 800b11a:	75fb      	strb	r3, [r7, #23]
  uint8_t interface;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, HID_BOOT_CODE, 0xFFU);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b122:	7919      	ldrb	r1, [r3, #4]
 800b124:	23ff      	movs	r3, #255	@ 0xff
 800b126:	2201      	movs	r2, #1
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f000 fdec 	bl	800bd06 <USBH_FindInterface>
 800b12e:	4603      	mov	r3, r0
 800b130:	75bb      	strb	r3, [r7, #22]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b132:	7dbb      	ldrb	r3, [r7, #22]
 800b134:	2bff      	cmp	r3, #255	@ 0xff
 800b136:	d002      	beq.n	800b13e <USBH_HID_InterfaceInit+0x2e>
 800b138:	7dbb      	ldrb	r3, [r7, #22]
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	d901      	bls.n	800b142 <USBH_HID_InterfaceInit+0x32>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b13e:	2302      	movs	r3, #2
 800b140:	e122      	b.n	800b388 <USBH_HID_InterfaceInit+0x278>
  }

  status = USBH_SelectInterface(phost, interface);
 800b142:	7dbb      	ldrb	r3, [r7, #22]
 800b144:	4619      	mov	r1, r3
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 fdc1 	bl	800bcce <USBH_SelectInterface>
 800b14c:	4603      	mov	r3, r0
 800b14e:	757b      	strb	r3, [r7, #21]

  if (status != USBH_OK)
 800b150:	7d7b      	ldrb	r3, [r7, #21]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d001      	beq.n	800b15a <USBH_HID_InterfaceInit+0x4a>
  {
    return USBH_FAIL;
 800b156:	2302      	movs	r3, #2
 800b158:	e116      	b.n	800b388 <USBH_HID_InterfaceInit+0x278>
  }

  phost->pActiveClass->pData = (HID_HandleTypeDef *)USBH_malloc(sizeof(HID_HandleTypeDef));
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800b160:	2034      	movs	r0, #52	@ 0x34
 800b162:	f004 fa9f 	bl	800f6a4 <malloc>
 800b166:	4603      	mov	r3, r0
 800b168:	61e3      	str	r3, [r4, #28]
  HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b170:	69db      	ldr	r3, [r3, #28]
 800b172:	613b      	str	r3, [r7, #16]

  if (HID_Handle == NULL)
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d101      	bne.n	800b17e <USBH_HID_InterfaceInit+0x6e>
  {
    USBH_DbgLog("Cannot allocate memory for HID Handle");
    return USBH_FAIL;
 800b17a:	2302      	movs	r3, #2
 800b17c:	e104      	b.n	800b388 <USBH_HID_InterfaceInit+0x278>
  }

  /* Initialize hid handler */
  (void)USBH_memset(HID_Handle, 0, sizeof(HID_HandleTypeDef));
 800b17e:	2234      	movs	r2, #52	@ 0x34
 800b180:	2100      	movs	r1, #0
 800b182:	6938      	ldr	r0, [r7, #16]
 800b184:	f005 f8f7 	bl	8010376 <memset>

  HID_Handle->state = USBH_HID_ERROR;
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	2207      	movs	r2, #7
 800b18c:	709a      	strb	r2, [r3, #2]

  /*Decode Bootclass Protocol: Mouse or Keyboard*/
  if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol == HID_KEYBRD_BOOT_CODE)
 800b18e:	7dbb      	ldrb	r3, [r7, #22]
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	211a      	movs	r1, #26
 800b194:	fb01 f303 	mul.w	r3, r1, r3
 800b198:	4413      	add	r3, r2
 800b19a:	f203 3349 	addw	r3, r3, #841	@ 0x349
 800b19e:	781b      	ldrb	r3, [r3, #0]
 800b1a0:	2b01      	cmp	r3, #1
 800b1a2:	d103      	bne.n	800b1ac <USBH_HID_InterfaceInit+0x9c>
  {
    USBH_UsrLog("KeyBoard device found!");
    HID_Handle->Init = USBH_HID_KeybdInit;
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	4a7a      	ldr	r2, [pc, #488]	@ (800b390 <USBH_HID_InterfaceInit+0x280>)
 800b1a8:	631a      	str	r2, [r3, #48]	@ 0x30
 800b1aa:	e010      	b.n	800b1ce <USBH_HID_InterfaceInit+0xbe>
  }
  else if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol  == HID_MOUSE_BOOT_CODE)
 800b1ac:	7dbb      	ldrb	r3, [r7, #22]
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	211a      	movs	r1, #26
 800b1b2:	fb01 f303 	mul.w	r3, r1, r3
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f203 3349 	addw	r3, r3, #841	@ 0x349
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d103      	bne.n	800b1ca <USBH_HID_InterfaceInit+0xba>
  {
    USBH_UsrLog("Mouse device found!");
    HID_Handle->Init = USBH_HID_MouseInit;
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	4a73      	ldr	r2, [pc, #460]	@ (800b394 <USBH_HID_InterfaceInit+0x284>)
 800b1c6:	631a      	str	r2, [r3, #48]	@ 0x30
 800b1c8:	e001      	b.n	800b1ce <USBH_HID_InterfaceInit+0xbe>
  }
  else
  {
    USBH_UsrLog("Protocol not supported.");
    return USBH_FAIL;
 800b1ca:	2302      	movs	r3, #2
 800b1cc:	e0dc      	b.n	800b388 <USBH_HID_InterfaceInit+0x278>
  }

  HID_Handle->state     = USBH_HID_INIT;
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	709a      	strb	r2, [r3, #2]
  HID_Handle->ctl_state = USBH_HID_REQ_INIT;
 800b1d4:	693b      	ldr	r3, [r7, #16]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	715a      	strb	r2, [r3, #5]
  HID_Handle->ep_addr   = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b1da:	7dbb      	ldrb	r3, [r7, #22]
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	211a      	movs	r1, #26
 800b1e0:	fb01 f303 	mul.w	r3, r1, r3
 800b1e4:	4413      	add	r3, r2
 800b1e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b1ea:	781a      	ldrb	r2, [r3, #0]
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	769a      	strb	r2, [r3, #26]
  HID_Handle->length    = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b1f0:	7dbb      	ldrb	r3, [r7, #22]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	211a      	movs	r1, #26
 800b1f6:	fb01 f303 	mul.w	r3, r1, r3
 800b1fa:	4413      	add	r3, r2
 800b1fc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b200:	881a      	ldrh	r2, [r3, #0]
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	831a      	strh	r2, [r3, #24]
  HID_Handle->poll      = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 800b206:	7dbb      	ldrb	r3, [r7, #22]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	211a      	movs	r1, #26
 800b20c:	fb01 f303 	mul.w	r3, r1, r3
 800b210:	4413      	add	r3, r2
 800b212:	f203 3352 	addw	r3, r3, #850	@ 0x352
 800b216:	781b      	ldrb	r3, [r3, #0]
 800b218:	461a      	mov	r2, r3
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	839a      	strh	r2, [r3, #28]

  if (HID_Handle->poll < HID_MIN_POLL)
 800b21e:	693b      	ldr	r3, [r7, #16]
 800b220:	8b9b      	ldrh	r3, [r3, #28]
 800b222:	2b09      	cmp	r3, #9
 800b224:	d802      	bhi.n	800b22c <USBH_HID_InterfaceInit+0x11c>
  {
    HID_Handle->poll = HID_MIN_POLL;
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	220a      	movs	r2, #10
 800b22a:	839a      	strh	r2, [r3, #28]
  }

  /* Check of available number of endpoints */
  /* Find the number of EPs in the Interface Descriptor */
  /* Choose the lower number in order not to overrun the buffer allocated */
  max_ep = ((phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS) ?
 800b22c:	7dbb      	ldrb	r3, [r7, #22]
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	211a      	movs	r1, #26
 800b232:	fb01 f303 	mul.w	r3, r1, r3
 800b236:	4413      	add	r3, r2
 800b238:	f203 3346 	addw	r3, r3, #838	@ 0x346
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	2b02      	cmp	r3, #2
 800b240:	bf28      	it	cs
 800b242:	2302      	movcs	r3, #2
 800b244:	73fb      	strb	r3, [r7, #15]
            phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints : USBH_MAX_NUM_ENDPOINTS);


  /* Decode endpoint IN and OUT address from interface descriptor */
  for (num = 0U; num < max_ep; num++)
 800b246:	2300      	movs	r3, #0
 800b248:	75fb      	strb	r3, [r7, #23]
 800b24a:	e097      	b.n	800b37c <USBH_HID_InterfaceInit+0x26c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress & 0x80U) != 0U)
 800b24c:	7dbb      	ldrb	r3, [r7, #22]
 800b24e:	7df9      	ldrb	r1, [r7, #23]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	3101      	adds	r1, #1
 800b254:	00c9      	lsls	r1, r1, #3
 800b256:	201a      	movs	r0, #26
 800b258:	fb00 f303 	mul.w	r3, r0, r3
 800b25c:	440b      	add	r3, r1
 800b25e:	4413      	add	r3, r2
 800b260:	f203 3346 	addw	r3, r3, #838	@ 0x346
 800b264:	781b      	ldrb	r3, [r3, #0]
 800b266:	b25b      	sxtb	r3, r3
 800b268:	2b00      	cmp	r3, #0
 800b26a:	da42      	bge.n	800b2f2 <USBH_HID_InterfaceInit+0x1e2>
    {
      HID_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 800b26c:	7dbb      	ldrb	r3, [r7, #22]
 800b26e:	7df9      	ldrb	r1, [r7, #23]
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	3101      	adds	r1, #1
 800b274:	00c9      	lsls	r1, r1, #3
 800b276:	201a      	movs	r0, #26
 800b278:	fb00 f303 	mul.w	r3, r0, r3
 800b27c:	440b      	add	r3, r1
 800b27e:	4413      	add	r3, r2
 800b280:	f203 3346 	addw	r3, r3, #838	@ 0x346
 800b284:	781a      	ldrb	r2, [r3, #0]
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	711a      	strb	r2, [r3, #4]
      HID_Handle->InPipe = USBH_AllocPipe(phost, HID_Handle->InEp);
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	791b      	ldrb	r3, [r3, #4]
 800b28e:	4619      	mov	r1, r3
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f002 f8a2 	bl	800d3da <USBH_AllocPipe>
 800b296:	4603      	mov	r3, r0
 800b298:	461a      	mov	r2, r3
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	705a      	strb	r2, [r3, #1]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 800b29e:	7dbb      	ldrb	r3, [r7, #22]
 800b2a0:	7df9      	ldrb	r1, [r7, #23]
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	3101      	adds	r1, #1
 800b2a6:	00c9      	lsls	r1, r1, #3
 800b2a8:	201a      	movs	r0, #26
 800b2aa:	fb00 f303 	mul.w	r3, r0, r3
 800b2ae:	440b      	add	r3, r1
 800b2b0:	4413      	add	r3, r2
 800b2b2:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800b2b6:	881b      	ldrh	r3, [r3, #0]
 800b2b8:	81bb      	strh	r3, [r7, #12]

      /* Open pipe for IN endpoint */
      (void)USBH_OpenPipe(phost, HID_Handle->InPipe, HID_Handle->InEp, phost->device.address,
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	7859      	ldrb	r1, [r3, #1]
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	7918      	ldrb	r0, [r3, #4]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b2ce:	89ba      	ldrh	r2, [r7, #12]
 800b2d0:	9202      	str	r2, [sp, #8]
 800b2d2:	2203      	movs	r2, #3
 800b2d4:	9201      	str	r2, [sp, #4]
 800b2d6:	9300      	str	r3, [sp, #0]
 800b2d8:	4623      	mov	r3, r4
 800b2da:	4602      	mov	r2, r0
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f002 f84d 	bl	800d37c <USBH_OpenPipe>
                          phost->device.speed, USB_EP_TYPE_INTR, ep_mps);

      (void)USBH_LL_SetToggle(phost, HID_Handle->InPipe, 0U);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	785b      	ldrb	r3, [r3, #1]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f002 fb5c 	bl	800d9a8 <USBH_LL_SetToggle>
 800b2f0:	e041      	b.n	800b376 <USBH_HID_InterfaceInit+0x266>
    }
    else
    {
      HID_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 800b2f2:	7dbb      	ldrb	r3, [r7, #22]
 800b2f4:	7df9      	ldrb	r1, [r7, #23]
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	3101      	adds	r1, #1
 800b2fa:	00c9      	lsls	r1, r1, #3
 800b2fc:	201a      	movs	r0, #26
 800b2fe:	fb00 f303 	mul.w	r3, r0, r3
 800b302:	440b      	add	r3, r1
 800b304:	4413      	add	r3, r2
 800b306:	f203 3346 	addw	r3, r3, #838	@ 0x346
 800b30a:	781a      	ldrb	r2, [r3, #0]
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	70da      	strb	r2, [r3, #3]
      HID_Handle->OutPipe = USBH_AllocPipe(phost, HID_Handle->OutEp);
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	78db      	ldrb	r3, [r3, #3]
 800b314:	4619      	mov	r1, r3
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f002 f85f 	bl	800d3da <USBH_AllocPipe>
 800b31c:	4603      	mov	r3, r0
 800b31e:	461a      	mov	r2, r3
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	701a      	strb	r2, [r3, #0]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 800b324:	7dbb      	ldrb	r3, [r7, #22]
 800b326:	7df9      	ldrb	r1, [r7, #23]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	3101      	adds	r1, #1
 800b32c:	00c9      	lsls	r1, r1, #3
 800b32e:	201a      	movs	r0, #26
 800b330:	fb00 f303 	mul.w	r3, r0, r3
 800b334:	440b      	add	r3, r1
 800b336:	4413      	add	r3, r2
 800b338:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800b33c:	881b      	ldrh	r3, [r3, #0]
 800b33e:	81bb      	strh	r3, [r7, #12]

      /* Open pipe for OUT endpoint */
      (void)USBH_OpenPipe(phost, HID_Handle->OutPipe, HID_Handle->OutEp, phost->device.address,
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	7819      	ldrb	r1, [r3, #0]
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	78d8      	ldrb	r0, [r3, #3]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b354:	89ba      	ldrh	r2, [r7, #12]
 800b356:	9202      	str	r2, [sp, #8]
 800b358:	2203      	movs	r2, #3
 800b35a:	9201      	str	r2, [sp, #4]
 800b35c:	9300      	str	r3, [sp, #0]
 800b35e:	4623      	mov	r3, r4
 800b360:	4602      	mov	r2, r0
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f002 f80a 	bl	800d37c <USBH_OpenPipe>
                          phost->device.speed, USB_EP_TYPE_INTR, ep_mps);

      (void)USBH_LL_SetToggle(phost, HID_Handle->OutPipe, 0U);
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	2200      	movs	r2, #0
 800b36e:	4619      	mov	r1, r3
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f002 fb19 	bl	800d9a8 <USBH_LL_SetToggle>
  for (num = 0U; num < max_ep; num++)
 800b376:	7dfb      	ldrb	r3, [r7, #23]
 800b378:	3301      	adds	r3, #1
 800b37a:	75fb      	strb	r3, [r7, #23]
 800b37c:	7dfa      	ldrb	r2, [r7, #23]
 800b37e:	7bfb      	ldrb	r3, [r7, #15]
 800b380:	429a      	cmp	r2, r3
 800b382:	f4ff af63 	bcc.w	800b24c <USBH_HID_InterfaceInit+0x13c>
    }
  }

  return USBH_OK;
 800b386:	2300      	movs	r3, #0
}
 800b388:	4618      	mov	r0, r3
 800b38a:	371c      	adds	r7, #28
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd90      	pop	{r4, r7, pc}
 800b390:	0800b9e5 	.word	0x0800b9e5
 800b394:	0800ba8d 	.word	0x0800ba8d

0800b398 <USBH_HID_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b084      	sub	sp, #16
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3a6:	69db      	ldr	r3, [r3, #28]
 800b3a8:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->InPipe != 0x00U)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	785b      	ldrb	r3, [r3, #1]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00e      	beq.n	800b3d0 <USBH_HID_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, HID_Handle->InPipe);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	785b      	ldrb	r3, [r3, #1]
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f001 fffe 	bl	800d3ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->InPipe);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	785b      	ldrb	r3, [r3, #1]
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f002 f829 	bl	800d41c <USBH_FreePipe>
    HID_Handle->InPipe = 0U;     /* Reset the pipe as Free */
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	705a      	strb	r2, [r3, #1]
  }

  if (HID_Handle->OutPipe != 0x00U)
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00e      	beq.n	800b3f6 <USBH_HID_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, HID_Handle->OutPipe);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	781b      	ldrb	r3, [r3, #0]
 800b3dc:	4619      	mov	r1, r3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f001 ffeb 	bl	800d3ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->OutPipe);
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f002 f816 	bl	800d41c <USBH_FreePipe>
    HID_Handle->OutPipe = 0U;     /* Reset the pipe as Free */
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	701a      	strb	r2, [r3, #0]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3fc:	69db      	ldr	r3, [r3, #28]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d00b      	beq.n	800b41a <USBH_HID_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b408:	69db      	ldr	r3, [r3, #28]
 800b40a:	4618      	mov	r0, r3
 800b40c:	f004 f952 	bl	800f6b4 <free>
    phost->pActiveClass->pData = 0U;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b416:	2200      	movs	r2, #0
 800b418:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b41a:	2300      	movs	r3, #0
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3710      	adds	r7, #16
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <USBH_HID_ClassRequest>:
  *         for HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status         = USBH_BUSY;
 800b42c:	2301      	movs	r3, #1
 800b42e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef classReqStatus = USBH_BUSY;
 800b430:	2301      	movs	r3, #1
 800b432:	73bb      	strb	r3, [r7, #14]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b43a:	69db      	ldr	r3, [r3, #28]
 800b43c:	60bb      	str	r3, [r7, #8]

  /* Switch HID state machine */
  switch (HID_Handle->ctl_state)
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	795b      	ldrb	r3, [r3, #5]
 800b442:	2b05      	cmp	r3, #5
 800b444:	d860      	bhi.n	800b508 <USBH_HID_ClassRequest+0xe4>
 800b446:	a201      	add	r2, pc, #4	@ (adr r2, 800b44c <USBH_HID_ClassRequest+0x28>)
 800b448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b44c:	0800b465 	.word	0x0800b465
 800b450:	0800b509 	.word	0x0800b509
 800b454:	0800b47f 	.word	0x0800b47f
 800b458:	0800b465 	.word	0x0800b465
 800b45c:	0800b4a9 	.word	0x0800b4a9
 800b460:	0800b4d3 	.word	0x0800b4d3
  {
    case USBH_HID_REQ_INIT:
    case USBH_HID_REQ_GET_HID_DESC:

      USBH_HID_ParseHIDDesc(&HID_Handle->HID_Desc, phost->device.CfgDesc_Raw);
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	331c      	adds	r3, #28
 800b46e:	4619      	mov	r1, r3
 800b470:	4610      	mov	r0, r2
 800b472:	f000 f9e1 	bl	800b838 <USBH_HID_ParseHIDDesc>

      HID_Handle->ctl_state = USBH_HID_REQ_GET_REPORT_DESC;
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	2202      	movs	r2, #2
 800b47a:	715a      	strb	r2, [r3, #5]

      break;
 800b47c:	e04b      	b.n	800b516 <USBH_HID_ClassRequest+0xf2>
    case USBH_HID_REQ_GET_REPORT_DESC:

      /* Get Report Desc */
      classReqStatus = USBH_HID_GetHIDReportDescriptor(phost, HID_Handle->HID_Desc.wItemLength);
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b482:	4619      	mov	r1, r3
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f93e 	bl	800b706 <USBH_HID_GetHIDReportDescriptor>
 800b48a:	4603      	mov	r3, r0
 800b48c:	73bb      	strb	r3, [r7, #14]
      if (classReqStatus == USBH_OK)
 800b48e:	7bbb      	ldrb	r3, [r7, #14]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d103      	bne.n	800b49c <USBH_HID_ClassRequest+0x78>
      {
        /* The descriptor is available in phost->device.Data */
        HID_Handle->ctl_state = USBH_HID_REQ_SET_IDLE;
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	2204      	movs	r2, #4
 800b498:	715a      	strb	r2, [r3, #5]
      else
      {
        /* .. */
      }

      break;
 800b49a:	e037      	b.n	800b50c <USBH_HID_ClassRequest+0xe8>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 800b49c:	7bbb      	ldrb	r3, [r7, #14]
 800b49e:	2b03      	cmp	r3, #3
 800b4a0:	d134      	bne.n	800b50c <USBH_HID_ClassRequest+0xe8>
        status = USBH_FAIL;
 800b4a2:	2302      	movs	r3, #2
 800b4a4:	73fb      	strb	r3, [r7, #15]
      break;
 800b4a6:	e031      	b.n	800b50c <USBH_HID_ClassRequest+0xe8>

    case USBH_HID_REQ_SET_IDLE:

      classReqStatus = USBH_HID_SetIdle(phost, 0U, 0U);
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 f949 	bl	800b744 <USBH_HID_SetIdle>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	73bb      	strb	r3, [r7, #14]

      /* set Idle */
      if (classReqStatus == USBH_OK)
 800b4b6:	7bbb      	ldrb	r3, [r7, #14]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d103      	bne.n	800b4c4 <USBH_HID_ClassRequest+0xa0>
      {
        HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	2205      	movs	r2, #5
 800b4c0:	715a      	strb	r2, [r3, #5]
        if (classReqStatus == USBH_NOT_SUPPORTED)
        {
          HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
        }
      }
      break;
 800b4c2:	e025      	b.n	800b510 <USBH_HID_ClassRequest+0xec>
        if (classReqStatus == USBH_NOT_SUPPORTED)
 800b4c4:	7bbb      	ldrb	r3, [r7, #14]
 800b4c6:	2b03      	cmp	r3, #3
 800b4c8:	d122      	bne.n	800b510 <USBH_HID_ClassRequest+0xec>
          HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	2205      	movs	r2, #5
 800b4ce:	715a      	strb	r2, [r3, #5]
      break;
 800b4d0:	e01e      	b.n	800b510 <USBH_HID_ClassRequest+0xec>

    case USBH_HID_REQ_SET_PROTOCOL:
      /* set protocol */
      classReqStatus = USBH_HID_SetProtocol(phost, 0U);
 800b4d2:	2100      	movs	r1, #0
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f000 f989 	bl	800b7ec <USBH_HID_SetProtocol>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	73bb      	strb	r3, [r7, #14]
      if (classReqStatus == USBH_OK)
 800b4de:	7bbb      	ldrb	r3, [r7, #14]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10b      	bne.n	800b4fc <USBH_HID_ClassRequest+0xd8>
      {
        HID_Handle->ctl_state = USBH_HID_REQ_IDLE;
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	715a      	strb	r2, [r3, #5]

        /* all requests performed */
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4f0:	2102      	movs	r1, #2
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	4798      	blx	r3
        status = USBH_OK;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	73fb      	strb	r3, [r7, #15]
      }
      else
      {
        /* .. */
      }
      break;
 800b4fa:	e00b      	b.n	800b514 <USBH_HID_ClassRequest+0xf0>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 800b4fc:	7bbb      	ldrb	r3, [r7, #14]
 800b4fe:	2b03      	cmp	r3, #3
 800b500:	d108      	bne.n	800b514 <USBH_HID_ClassRequest+0xf0>
        status = USBH_FAIL;
 800b502:	2302      	movs	r3, #2
 800b504:	73fb      	strb	r3, [r7, #15]
      break;
 800b506:	e005      	b.n	800b514 <USBH_HID_ClassRequest+0xf0>

    case USBH_HID_REQ_IDLE:
    default:
      break;
 800b508:	bf00      	nop
 800b50a:	e004      	b.n	800b516 <USBH_HID_ClassRequest+0xf2>
      break;
 800b50c:	bf00      	nop
 800b50e:	e002      	b.n	800b516 <USBH_HID_ClassRequest+0xf2>
      break;
 800b510:	bf00      	nop
 800b512:	e000      	b.n	800b516 <USBH_HID_ClassRequest+0xf2>
      break;
 800b514:	bf00      	nop
  }

  return status;
 800b516:	7bfb      	ldrb	r3, [r7, #15]
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3710      	adds	r7, #16
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <USBH_HID_Process>:
  *         The function is for managing state machine for HID data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_Process(USBH_HandleTypeDef *phost)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b088      	sub	sp, #32
 800b524:	af02      	add	r7, sp, #8
 800b526:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b528:	2300      	movs	r3, #0
 800b52a:	75fb      	strb	r3, [r7, #23]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b532:	69db      	ldr	r3, [r3, #28]
 800b534:	613b      	str	r3, [r7, #16]
  uint32_t XferSize;

  switch (HID_Handle->state)
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	789b      	ldrb	r3, [r3, #2]
 800b53a:	2b06      	cmp	r3, #6
 800b53c:	f200 80b8 	bhi.w	800b6b0 <USBH_HID_Process+0x190>
 800b540:	a201      	add	r2, pc, #4	@ (adr r2, 800b548 <USBH_HID_Process+0x28>)
 800b542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b546:	bf00      	nop
 800b548:	0800b565 	.word	0x0800b565
 800b54c:	0800b58b 	.word	0x0800b58b
 800b550:	0800b6b1 	.word	0x0800b6b1
 800b554:	0800b6b1 	.word	0x0800b6b1
 800b558:	0800b5fb 	.word	0x0800b5fb
 800b55c:	0800b5e5 	.word	0x0800b5e5
 800b560:	0800b629 	.word	0x0800b629
  {
    case USBH_HID_INIT:
      status = HID_Handle->Init(phost);
 800b564:	693b      	ldr	r3, [r7, #16]
 800b566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	4798      	blx	r3
 800b56c:	4603      	mov	r3, r0
 800b56e:	75fb      	strb	r3, [r7, #23]

      if (status == USBH_OK)
 800b570:	7dfb      	ldrb	r3, [r7, #23]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d103      	bne.n	800b57e <USBH_HID_Process+0x5e>
      {
        HID_Handle->state = USBH_HID_IDLE;
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	2201      	movs	r2, #1
 800b57a:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b57c:	e09d      	b.n	800b6ba <USBH_HID_Process+0x19a>
        HID_Handle->state = USBH_HID_ERROR;
 800b57e:	693b      	ldr	r3, [r7, #16]
 800b580:	2207      	movs	r2, #7
 800b582:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800b584:	2302      	movs	r3, #2
 800b586:	75fb      	strb	r3, [r7, #23]
      break;
 800b588:	e097      	b.n	800b6ba <USBH_HID_Process+0x19a>

    case USBH_HID_IDLE:
      status = USBH_HID_GetReport(phost, 0x01U, 0U, HID_Handle->pData, (uint8_t)HID_Handle->length);
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	695a      	ldr	r2, [r3, #20]
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	8b1b      	ldrh	r3, [r3, #24]
 800b592:	b2db      	uxtb	r3, r3
 800b594:	9300      	str	r3, [sp, #0]
 800b596:	4613      	mov	r3, r2
 800b598:	2200      	movs	r2, #0
 800b59a:	2101      	movs	r1, #1
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 f8f9 	bl	800b794 <USBH_HID_GetReport>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	75fb      	strb	r3, [r7, #23]

      if (status == USBH_OK)
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d103      	bne.n	800b5b4 <USBH_HID_Process+0x94>
      {
        HID_Handle->state = USBH_HID_SYNC;
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	2205      	movs	r2, #5
 800b5b0:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b5b2:	e082      	b.n	800b6ba <USBH_HID_Process+0x19a>
      else if (status == USBH_BUSY)
 800b5b4:	7dfb      	ldrb	r3, [r7, #23]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d105      	bne.n	800b5c6 <USBH_HID_Process+0xa6>
        HID_Handle->state = USBH_HID_IDLE;
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	75fb      	strb	r3, [r7, #23]
      break;
 800b5c4:	e079      	b.n	800b6ba <USBH_HID_Process+0x19a>
      else if (status == USBH_NOT_SUPPORTED)
 800b5c6:	7dfb      	ldrb	r3, [r7, #23]
 800b5c8:	2b03      	cmp	r3, #3
 800b5ca:	d105      	bne.n	800b5d8 <USBH_HID_Process+0xb8>
        HID_Handle->state = USBH_HID_SYNC;
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	2205      	movs	r2, #5
 800b5d0:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	75fb      	strb	r3, [r7, #23]
      break;
 800b5d6:	e070      	b.n	800b6ba <USBH_HID_Process+0x19a>
        HID_Handle->state = USBH_HID_ERROR;
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	2207      	movs	r2, #7
 800b5dc:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800b5de:	2302      	movs	r3, #2
 800b5e0:	75fb      	strb	r3, [r7, #23]
      break;
 800b5e2:	e06a      	b.n	800b6ba <USBH_HID_Process+0x19a>

    case USBH_HID_SYNC:
      /* Sync with start of Even Frame */
      if ((phost->Timer & 1U) != 0U)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b5ea:	f003 0301 	and.w	r3, r3, #1
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d060      	beq.n	800b6b4 <USBH_HID_Process+0x194>
      {
        HID_Handle->state = USBH_HID_GET_DATA;
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	2204      	movs	r2, #4
 800b5f6:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b5f8:	e05c      	b.n	800b6b4 <USBH_HID_Process+0x194>

    case USBH_HID_GET_DATA:
      (void)USBH_InterruptReceiveData(phost, HID_Handle->pData,
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6959      	ldr	r1, [r3, #20]
                                      (uint8_t)HID_Handle->length,
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	8b1b      	ldrh	r3, [r3, #24]
      (void)USBH_InterruptReceiveData(phost, HID_Handle->pData,
 800b602:	b2da      	uxtb	r2, r3
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	785b      	ldrb	r3, [r3, #1]
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f001 fe98 	bl	800d33e <USBH_InterruptReceiveData>
                                      HID_Handle->InPipe);

      HID_Handle->state = USBH_HID_POLL;
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	2206      	movs	r2, #6
 800b612:	709a      	strb	r2, [r3, #2]
      HID_Handle->timer = phost->Timer;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	621a      	str	r2, [r3, #32]
      HID_Handle->DataReady = 0U;
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	2200      	movs	r2, #0
 800b622:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      break;
 800b626:	e048      	b.n	800b6ba <USBH_HID_Process+0x19a>

    case USBH_HID_POLL:
      if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_DONE)
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	785b      	ldrb	r3, [r3, #1]
 800b62c:	4619      	mov	r1, r3
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f002 f990 	bl	800d954 <USBH_LL_GetURBState>
 800b634:	4603      	mov	r3, r0
 800b636:	2b01      	cmp	r3, #1
 800b638:	d124      	bne.n	800b684 <USBH_HID_Process+0x164>
      {
        XferSize = USBH_LL_GetLastXferSize(phost, HID_Handle->InPipe);
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	785b      	ldrb	r3, [r3, #1]
 800b63e:	4619      	mov	r1, r3
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f002 f8f5 	bl	800d830 <USBH_LL_GetLastXferSize>
 800b646:	60f8      	str	r0, [r7, #12]

        if ((HID_Handle->DataReady == 0U) && (XferSize != 0U) && (HID_Handle->fifo.buf != NULL))
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d132      	bne.n	800b6b8 <USBH_HID_Process+0x198>
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d02f      	beq.n	800b6b8 <USBH_HID_Process+0x198>
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d02b      	beq.n	800b6b8 <USBH_HID_Process+0x198>
        {
          (void)USBH_HID_FifoWrite(&HID_Handle->fifo, HID_Handle->pData, HID_Handle->length);
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	f103 0008 	add.w	r0, r3, #8
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	6959      	ldr	r1, [r3, #20]
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	8b1b      	ldrh	r3, [r3, #24]
 800b66e:	461a      	mov	r2, r3
 800b670:	f000 f959 	bl	800b926 <USBH_HID_FifoWrite>
          HID_Handle->DataReady = 1U;
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          USBH_HID_EventCallback(phost);
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 f9a6 	bl	800b9ce <USBH_HID_EventCallback>
            /* Change state to issue next IN token */
            HID_Handle->state = USBH_HID_GET_DATA;
          }
        }
      }
      break;
 800b682:	e019      	b.n	800b6b8 <USBH_HID_Process+0x198>
        if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_STALL)
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	785b      	ldrb	r3, [r3, #1]
 800b688:	4619      	mov	r1, r3
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f002 f962 	bl	800d954 <USBH_LL_GetURBState>
 800b690:	4603      	mov	r3, r0
 800b692:	2b05      	cmp	r3, #5
 800b694:	d110      	bne.n	800b6b8 <USBH_HID_Process+0x198>
          if (USBH_ClrFeature(phost, HID_Handle->ep_addr) == USBH_OK)
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	7e9b      	ldrb	r3, [r3, #26]
 800b69a:	4619      	mov	r1, r3
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f001 f90b 	bl	800c8b8 <USBH_ClrFeature>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d107      	bne.n	800b6b8 <USBH_HID_Process+0x198>
            HID_Handle->state = USBH_HID_GET_DATA;
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	2204      	movs	r2, #4
 800b6ac:	709a      	strb	r2, [r3, #2]
      break;
 800b6ae:	e003      	b.n	800b6b8 <USBH_HID_Process+0x198>

    default:
      break;
 800b6b0:	bf00      	nop
 800b6b2:	e002      	b.n	800b6ba <USBH_HID_Process+0x19a>
      break;
 800b6b4:	bf00      	nop
 800b6b6:	e000      	b.n	800b6ba <USBH_HID_Process+0x19a>
      break;
 800b6b8:	bf00      	nop
  }

  return status;
 800b6ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3718      	adds	r7, #24
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <USBH_HID_SOFProcess>:
  *         The function is for managing the SOF Process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b085      	sub	sp, #20
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b6d2:	69db      	ldr	r3, [r3, #28]
 800b6d4:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->state == USBH_HID_POLL)
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	789b      	ldrb	r3, [r3, #2]
 800b6da:	2b06      	cmp	r3, #6
 800b6dc:	d10c      	bne.n	800b6f8 <USBH_HID_SOFProcess+0x34>
  {
    if ((phost->Timer - HID_Handle->timer) >= HID_Handle->poll)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6a1b      	ldr	r3, [r3, #32]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	8b92      	ldrh	r2, [r2, #28]
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d302      	bcc.n	800b6f8 <USBH_HID_SOFProcess+0x34>
    {
      HID_Handle->state = USBH_HID_GET_DATA;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2204      	movs	r2, #4
 800b6f6:	709a      	strb	r2, [r3, #2]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
    }
  }
  return USBH_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3714      	adds	r7, #20
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr

0800b706 <USBH_HID_GetHIDReportDescriptor>:
  * @param  Length : HID Report Descriptor Length
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_GetHIDReportDescriptor(USBH_HandleTypeDef *phost,
                                                   uint16_t length)
{
 800b706:	b580      	push	{r7, lr}
 800b708:	b086      	sub	sp, #24
 800b70a:	af02      	add	r7, sp, #8
 800b70c:	6078      	str	r0, [r7, #4]
 800b70e:	460b      	mov	r3, r1
 800b710:	807b      	strh	r3, [r7, #2]

  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800b712:	887b      	ldrh	r3, [r7, #2]
 800b714:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b718:	d901      	bls.n	800b71e <USBH_HID_GetHIDReportDescriptor+0x18>
  {
    USBH_ErrLog("Control error: Get HID Report Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b71a:	2303      	movs	r3, #3
 800b71c:	e00e      	b.n	800b73c <USBH_HID_GetHIDReportDescriptor+0x36>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_INTERFACE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_HID_REPORT,
                              phost->device.Data,
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b724:	887b      	ldrh	r3, [r7, #2]
 800b726:	9300      	str	r3, [sp, #0]
 800b728:	4613      	mov	r3, r2
 800b72a:	f44f 5208 	mov.w	r2, #8704	@ 0x2200
 800b72e:	2101      	movs	r1, #1
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f001 f821 	bl	800c778 <USBH_GetDescriptor>
 800b736:	4603      	mov	r3, r0
 800b738:	73fb      	strb	r3, [r7, #15]
  HID report descriptor parsing is not required.
  In case, for supporting Non-Boot Protocol devices and output reports,
  user may parse the report descriptor*/


  return status;
 800b73a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3710      	adds	r7, #16
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <USBH_HID_SetIdle>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetIdle(USBH_HandleTypeDef *phost,
                                    uint8_t duration,
                                    uint8_t reportId)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	460b      	mov	r3, r1
 800b74e:	70fb      	strb	r3, [r7, #3]
 800b750:	4613      	mov	r3, r2
 800b752:	70bb      	strb	r3, [r7, #2]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2221      	movs	r2, #33	@ 0x21
 800b758:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_SET_IDLE;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	220a      	movs	r2, #10
 800b75e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)duration << 8U) | (uint32_t)reportId);
 800b760:	78fb      	ldrb	r3, [r7, #3]
 800b762:	b29b      	uxth	r3, r3
 800b764:	021b      	lsls	r3, r3, #8
 800b766:	b29a      	uxth	r2, r3
 800b768:	78bb      	ldrb	r3, [r7, #2]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	4313      	orrs	r3, r2
 800b76e:	b29a      	uxth	r2, r3
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2200      	movs	r2, #0
 800b778:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2200      	movs	r2, #0
 800b77e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800b780:	2200      	movs	r2, #0
 800b782:	2100      	movs	r1, #0
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f001 fbcc 	bl	800cf22 <USBH_CtlReq>
 800b78a:	4603      	mov	r3, r0
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3708      	adds	r7, #8
 800b790:	46bd      	mov	sp, r7
 800b792:	bd80      	pop	{r7, pc}

0800b794 <USBH_HID_GetReport>:
USBH_StatusTypeDef USBH_HID_GetReport(USBH_HandleTypeDef *phost,
                                      uint8_t reportType,
                                      uint8_t reportId,
                                      uint8_t *reportBuff,
                                      uint8_t reportLen)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b084      	sub	sp, #16
 800b798:	af00      	add	r7, sp, #0
 800b79a:	60f8      	str	r0, [r7, #12]
 800b79c:	607b      	str	r3, [r7, #4]
 800b79e:	460b      	mov	r3, r1
 800b7a0:	72fb      	strb	r3, [r7, #11]
 800b7a2:	4613      	mov	r3, r2
 800b7a4:	72bb      	strb	r3, [r7, #10]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	22a1      	movs	r2, #161	@ 0xa1
 800b7aa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_GET_REPORT;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)reportType << 8U) | (uint32_t)reportId);
 800b7b2:	7afb      	ldrb	r3, [r7, #11]
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	021b      	lsls	r3, r3, #8
 800b7b8:	b29a      	uxth	r2, r3
 800b7ba:	7abb      	ldrb	r3, [r7, #10]
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	b29a      	uxth	r2, r3
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = reportLen;
 800b7cc:	7e3b      	ldrb	r3, [r7, #24]
 800b7ce:	b29a      	uxth	r2, r3
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, reportBuff, (uint16_t)reportLen);
 800b7d4:	7e3b      	ldrb	r3, [r7, #24]
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	461a      	mov	r2, r3
 800b7da:	6879      	ldr	r1, [r7, #4]
 800b7dc:	68f8      	ldr	r0, [r7, #12]
 800b7de:	f001 fba0 	bl	800cf22 <USBH_CtlReq>
 800b7e2:	4603      	mov	r3, r0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3710      	adds	r7, #16
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <USBH_HID_SetProtocol>:
  * @param  protocol : Set Protocol for HID : boot/report protocol
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetProtocol(USBH_HandleTypeDef *phost,
                                        uint8_t protocol)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	70fb      	strb	r3, [r7, #3]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2221      	movs	r2, #33	@ 0x21
 800b7fc:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = USB_HID_SET_PROTOCOL;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	220b      	movs	r2, #11
 800b802:	745a      	strb	r2, [r3, #17]
  if (protocol != 0U)
 800b804:	78fb      	ldrb	r3, [r7, #3]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d003      	beq.n	800b812 <USBH_HID_SetProtocol+0x26>
  {
    phost->Control.setup.b.wValue.w = 0U;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	825a      	strh	r2, [r3, #18]
 800b810:	e002      	b.n	800b818 <USBH_HID_SetProtocol+0x2c>
  }
  else
  {
    phost->Control.setup.b.wValue.w = 1U;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2201      	movs	r2, #1
 800b816:	825a      	strh	r2, [r3, #18]
  }

  phost->Control.setup.b.wIndex.w = 0U;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2200      	movs	r2, #0
 800b81c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2200      	movs	r2, #0
 800b822:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800b824:	2200      	movs	r2, #0
 800b826:	2100      	movs	r1, #0
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f001 fb7a 	bl	800cf22 <USBH_CtlReq>
 800b82e:	4603      	mov	r3, r0

}
 800b830:	4618      	mov	r0, r3
 800b832:	3708      	adds	r7, #8
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <USBH_HID_ParseHIDDesc>:
  * @param  desc: HID Descriptor
  * @param  buf: Buffer where the source descriptor is available
  * @retval None
  */
static void USBH_HID_ParseHIDDesc(HID_DescTypeDef *desc, uint8_t *buf)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b084      	sub	sp, #16
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
 800b840:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pdesc = (USBH_DescHeader_t *)buf;
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	60fb      	str	r3, [r7, #12]
  uint16_t CfgDescLen;
  uint16_t ptr;

  CfgDescLen = LE16(buf + 2U);
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	3302      	adds	r3, #2
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	461a      	mov	r2, r3
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	3303      	adds	r3, #3
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	021b      	lsls	r3, r3, #8
 800b856:	b29b      	uxth	r3, r3
 800b858:	4313      	orrs	r3, r2
 800b85a:	817b      	strh	r3, [r7, #10]

  if (CfgDescLen > USB_CONFIGURATION_DESC_SIZE)
 800b85c:	897b      	ldrh	r3, [r7, #10]
 800b85e:	2b09      	cmp	r3, #9
 800b860:	d941      	bls.n	800b8e6 <USBH_HID_ParseHIDDesc+0xae>
  {
    ptr = USB_LEN_CFG_DESC;
 800b862:	2309      	movs	r3, #9
 800b864:	813b      	strh	r3, [r7, #8]

    while (ptr < CfgDescLen)
 800b866:	e03a      	b.n	800b8de <USBH_HID_ParseHIDDesc+0xa6>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b868:	f107 0308 	add.w	r3, r7, #8
 800b86c:	4619      	mov	r1, r3
 800b86e:	68f8      	ldr	r0, [r7, #12]
 800b870:	f001 fb3d 	bl	800ceee <USBH_GetNextDesc>
 800b874:	60f8      	str	r0, [r7, #12]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_HID)
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	785b      	ldrb	r3, [r3, #1]
 800b87a:	2b21      	cmp	r3, #33	@ 0x21
 800b87c:	d12f      	bne.n	800b8de <USBH_HID_ParseHIDDesc+0xa6>
      {
        desc->bLength = *(uint8_t *)((uint8_t *)pdesc + 0U);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	781a      	ldrb	r2, [r3, #0]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	701a      	strb	r2, [r3, #0]
        desc->bDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 1U);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	785a      	ldrb	r2, [r3, #1]
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	705a      	strb	r2, [r3, #1]
        desc->bcdHID = LE16((uint8_t *)pdesc + 2U);
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	3302      	adds	r3, #2
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	461a      	mov	r2, r3
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	3303      	adds	r3, #3
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	021b      	lsls	r3, r3, #8
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	b29a      	uxth	r2, r3
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	805a      	strh	r2, [r3, #2]
        desc->bCountryCode = *(uint8_t *)((uint8_t *)pdesc + 4U);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	791a      	ldrb	r2, [r3, #4]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	711a      	strb	r2, [r3, #4]
        desc->bNumDescriptors = *(uint8_t *)((uint8_t *)pdesc + 5U);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	795a      	ldrb	r2, [r3, #5]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	715a      	strb	r2, [r3, #5]
        desc->bReportDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 6U);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	799a      	ldrb	r2, [r3, #6]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	719a      	strb	r2, [r3, #6]
        desc->wItemLength = LE16((uint8_t *)pdesc + 7U);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	3307      	adds	r3, #7
 800b8c4:	781b      	ldrb	r3, [r3, #0]
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	3308      	adds	r3, #8
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	021b      	lsls	r3, r3, #8
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	811a      	strh	r2, [r3, #8]
        break;
 800b8da:	bf00      	nop
      }
    }
  }
}
 800b8dc:	e003      	b.n	800b8e6 <USBH_HID_ParseHIDDesc+0xae>
    while (ptr < CfgDescLen)
 800b8de:	893b      	ldrh	r3, [r7, #8]
 800b8e0:	897a      	ldrh	r2, [r7, #10]
 800b8e2:	429a      	cmp	r2, r3
 800b8e4:	d8c0      	bhi.n	800b868 <USBH_HID_ParseHIDDesc+0x30>
}
 800b8e6:	bf00      	nop
 800b8e8:	3710      	adds	r7, #16
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}

0800b8ee <USBH_HID_FifoInit>:
  * @param  buf: Fifo buffer
  * @param  size: Fifo Size
  * @retval none
  */
void USBH_HID_FifoInit(FIFO_TypeDef *f, uint8_t *buf, uint16_t size)
{
 800b8ee:	b480      	push	{r7}
 800b8f0:	b085      	sub	sp, #20
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	60f8      	str	r0, [r7, #12]
 800b8f6:	60b9      	str	r1, [r7, #8]
 800b8f8:	4613      	mov	r3, r2
 800b8fa:	80fb      	strh	r3, [r7, #6]
  f->head = 0U;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2200      	movs	r2, #0
 800b900:	809a      	strh	r2, [r3, #4]
  f->tail = 0U;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	80da      	strh	r2, [r3, #6]
  f->lock = 0U;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2200      	movs	r2, #0
 800b90c:	729a      	strb	r2, [r3, #10]
  f->size = size;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	88fa      	ldrh	r2, [r7, #6]
 800b912:	811a      	strh	r2, [r3, #8]
  f->buf = buf;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	68ba      	ldr	r2, [r7, #8]
 800b918:	601a      	str	r2, [r3, #0]
}
 800b91a:	bf00      	nop
 800b91c:	3714      	adds	r7, #20
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <USBH_HID_FifoWrite>:
  * @param  buf: read buffer
  * @param  nbytes: number of item to write
  * @retval number of written items
  */
uint16_t USBH_HID_FifoWrite(FIFO_TypeDef *f, void *buf, uint16_t  nbytes)
{
 800b926:	b480      	push	{r7}
 800b928:	b087      	sub	sp, #28
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	60f8      	str	r0, [r7, #12]
 800b92e:	60b9      	str	r1, [r7, #8]
 800b930:	4613      	mov	r3, r2
 800b932:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint8_t *p;

  p = (uint8_t *) buf;
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	613b      	str	r3, [r7, #16]

  if (f->lock == 0U)
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	7a9b      	ldrb	r3, [r3, #10]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d13c      	bne.n	800b9ba <USBH_HID_FifoWrite+0x94>
  {
    f->lock = 1U;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2201      	movs	r2, #1
 800b944:	729a      	strb	r2, [r3, #10]

    for (i = 0U; i < nbytes; i++)
 800b946:	2300      	movs	r3, #0
 800b948:	82fb      	strh	r3, [r7, #22]
 800b94a:	e032      	b.n	800b9b2 <USBH_HID_FifoWrite+0x8c>
    {
      if (((f->head + 1U) == f->tail) ||
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	889b      	ldrh	r3, [r3, #4]
 800b950:	3301      	adds	r3, #1
 800b952:	68fa      	ldr	r2, [r7, #12]
 800b954:	88d2      	ldrh	r2, [r2, #6]
 800b956:	4293      	cmp	r3, r2
 800b958:	d00a      	beq.n	800b970 <USBH_HID_FifoWrite+0x4a>
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	889b      	ldrh	r3, [r3, #4]
 800b95e:	3301      	adds	r3, #1
 800b960:	68fa      	ldr	r2, [r7, #12]
 800b962:	8912      	ldrh	r2, [r2, #8]
      if (((f->head + 1U) == f->tail) ||
 800b964:	4293      	cmp	r3, r2
 800b966:	d108      	bne.n	800b97a <USBH_HID_FifoWrite+0x54>
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	88db      	ldrh	r3, [r3, #6]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d104      	bne.n	800b97a <USBH_HID_FifoWrite+0x54>
      {
        f->lock = 0U;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	729a      	strb	r2, [r3, #10]
        return i;
 800b976:	8afb      	ldrh	r3, [r7, #22]
 800b978:	e023      	b.n	800b9c2 <USBH_HID_FifoWrite+0x9c>
      }
      else
      {
        f->buf[f->head] = *p++;
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	1c5a      	adds	r2, r3, #1
 800b97e:	613a      	str	r2, [r7, #16]
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	6812      	ldr	r2, [r2, #0]
 800b984:	68f9      	ldr	r1, [r7, #12]
 800b986:	8889      	ldrh	r1, [r1, #4]
 800b988:	440a      	add	r2, r1
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	7013      	strb	r3, [r2, #0]
        f->head++;
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	889b      	ldrh	r3, [r3, #4]
 800b992:	3301      	adds	r3, #1
 800b994:	b29a      	uxth	r2, r3
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	809a      	strh	r2, [r3, #4]

        if (f->head == f->size)
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	889a      	ldrh	r2, [r3, #4]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	891b      	ldrh	r3, [r3, #8]
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d102      	bne.n	800b9ac <USBH_HID_FifoWrite+0x86>
        {
          f->head = 0U;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	809a      	strh	r2, [r3, #4]
    for (i = 0U; i < nbytes; i++)
 800b9ac:	8afb      	ldrh	r3, [r7, #22]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	82fb      	strh	r3, [r7, #22]
 800b9b2:	8afa      	ldrh	r2, [r7, #22]
 800b9b4:	88fb      	ldrh	r3, [r7, #6]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d3c8      	bcc.n	800b94c <USBH_HID_FifoWrite+0x26>
        }
      }
    }
  }

  f->lock = 0U;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	729a      	strb	r2, [r3, #10]

  return nbytes;
 800b9c0:	88fb      	ldrh	r3, [r7, #6]
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	371c      	adds	r7, #28
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr

0800b9ce <USBH_HID_EventCallback>:
  * @brief  The function is a callback about HID Data events
  *  @param  phost: Selected device
  * @retval None
  */
__weak void USBH_HID_EventCallback(USBH_HandleTypeDef *phost)
{
 800b9ce:	b480      	push	{r7}
 800b9d0:	b083      	sub	sp, #12
 800b9d2:	af00      	add	r7, sp, #0
 800b9d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b9d6:	bf00      	nop
 800b9d8:	370c      	adds	r7, #12
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e0:	4770      	bx	lr
	...

0800b9e4 <USBH_HID_KeybdInit>:
  *         The function init the HID keyboard.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_KeybdInit(USBH_HandleTypeDef *phost)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  uint32_t x;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b9f2:	69db      	ldr	r3, [r3, #28]
 800b9f4:	60bb      	str	r3, [r7, #8]

  keybd_info.lctrl = 0U;
 800b9f6:	4b22      	ldr	r3, [pc, #136]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	705a      	strb	r2, [r3, #1]
  keybd_info.lshift = 0U;
 800b9fc:	4b20      	ldr	r3, [pc, #128]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800b9fe:	2200      	movs	r2, #0
 800ba00:	709a      	strb	r2, [r3, #2]
  keybd_info.lalt = 0U;
 800ba02:	4b1f      	ldr	r3, [pc, #124]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba04:	2200      	movs	r2, #0
 800ba06:	70da      	strb	r2, [r3, #3]
  keybd_info.lgui = 0U;
 800ba08:	4b1d      	ldr	r3, [pc, #116]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	711a      	strb	r2, [r3, #4]
  keybd_info.rctrl = 0U;
 800ba0e:	4b1c      	ldr	r3, [pc, #112]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba10:	2200      	movs	r2, #0
 800ba12:	715a      	strb	r2, [r3, #5]
  keybd_info.rshift = 0U;
 800ba14:	4b1a      	ldr	r3, [pc, #104]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba16:	2200      	movs	r2, #0
 800ba18:	719a      	strb	r2, [r3, #6]
  keybd_info.ralt = 0U;
 800ba1a:	4b19      	ldr	r3, [pc, #100]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	71da      	strb	r2, [r3, #7]
  keybd_info.rgui = 0U;
 800ba20:	4b17      	ldr	r3, [pc, #92]	@ (800ba80 <USBH_HID_KeybdInit+0x9c>)
 800ba22:	2200      	movs	r2, #0
 800ba24:	721a      	strb	r2, [r3, #8]

  for (x = 0U; x < sizeof(keybd_report_data); x++)
 800ba26:	2300      	movs	r3, #0
 800ba28:	60fb      	str	r3, [r7, #12]
 800ba2a:	e00c      	b.n	800ba46 <USBH_HID_KeybdInit+0x62>
  {
    keybd_report_data[x] = 0U;
 800ba2c:	4a15      	ldr	r2, [pc, #84]	@ (800ba84 <USBH_HID_KeybdInit+0xa0>)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	4413      	add	r3, r2
 800ba32:	2200      	movs	r2, #0
 800ba34:	701a      	strb	r2, [r3, #0]
    keybd_rx_report_buf[x] = 0U;
 800ba36:	4a14      	ldr	r2, [pc, #80]	@ (800ba88 <USBH_HID_KeybdInit+0xa4>)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	4413      	add	r3, r2
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	701a      	strb	r2, [r3, #0]
  for (x = 0U; x < sizeof(keybd_report_data); x++)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	3301      	adds	r3, #1
 800ba44:	60fb      	str	r3, [r7, #12]
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2b07      	cmp	r3, #7
 800ba4a:	d9ef      	bls.n	800ba2c <USBH_HID_KeybdInit+0x48>
  }

  if (HID_Handle->length > (sizeof(keybd_report_data)))
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	8b1b      	ldrh	r3, [r3, #24]
 800ba50:	2b08      	cmp	r3, #8
 800ba52:	d902      	bls.n	800ba5a <USBH_HID_KeybdInit+0x76>
  {
    HID_Handle->length = (uint16_t)(sizeof(keybd_report_data));
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	2208      	movs	r2, #8
 800ba58:	831a      	strh	r2, [r3, #24]
  }

  HID_Handle->pData = keybd_rx_report_buf;
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	4a0a      	ldr	r2, [pc, #40]	@ (800ba88 <USBH_HID_KeybdInit+0xa4>)
 800ba5e:	615a      	str	r2, [r3, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(keybd_report_data)));
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	f103 0008 	add.w	r0, r3, #8
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ba6c:	2250      	movs	r2, #80	@ 0x50
 800ba6e:	4619      	mov	r1, r3
 800ba70:	f7ff ff3d 	bl	800b8ee <USBH_HID_FifoInit>
  }

  return USBH_OK;
 800ba74:	2300      	movs	r3, #0
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3710      	adds	r7, #16
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
 800ba7e:	bf00      	nop
 800ba80:	20000aa8 	.word	0x20000aa8
 800ba84:	20000ac0 	.word	0x20000ac0
 800ba88:	20000ab8 	.word	0x20000ab8

0800ba8c <USBH_HID_MouseInit>:
  *         The function init the HID mouse.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_MouseInit(USBH_HandleTypeDef *phost)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  uint32_t i;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba9a:	69db      	ldr	r3, [r3, #28]
 800ba9c:	60bb      	str	r3, [r7, #8]

  mouse_info.x = 0U;
 800ba9e:	4b1d      	ldr	r3, [pc, #116]	@ (800bb14 <USBH_HID_MouseInit+0x88>)
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
  mouse_info.y = 0U;
 800baa4:	4b1b      	ldr	r3, [pc, #108]	@ (800bb14 <USBH_HID_MouseInit+0x88>)
 800baa6:	2200      	movs	r2, #0
 800baa8:	705a      	strb	r2, [r3, #1]
  mouse_info.buttons[0] = 0U;
 800baaa:	4b1a      	ldr	r3, [pc, #104]	@ (800bb14 <USBH_HID_MouseInit+0x88>)
 800baac:	2200      	movs	r2, #0
 800baae:	709a      	strb	r2, [r3, #2]
  mouse_info.buttons[1] = 0U;
 800bab0:	4b18      	ldr	r3, [pc, #96]	@ (800bb14 <USBH_HID_MouseInit+0x88>)
 800bab2:	2200      	movs	r2, #0
 800bab4:	70da      	strb	r2, [r3, #3]
  mouse_info.buttons[2] = 0U;
 800bab6:	4b17      	ldr	r3, [pc, #92]	@ (800bb14 <USBH_HID_MouseInit+0x88>)
 800bab8:	2200      	movs	r2, #0
 800baba:	711a      	strb	r2, [r3, #4]

  for (i = 0U; i < sizeof(mouse_report_data); i++)
 800babc:	2300      	movs	r3, #0
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	e00c      	b.n	800badc <USBH_HID_MouseInit+0x50>
  {
    mouse_report_data[i] = 0U;
 800bac2:	4a15      	ldr	r2, [pc, #84]	@ (800bb18 <USBH_HID_MouseInit+0x8c>)
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	4413      	add	r3, r2
 800bac8:	2200      	movs	r2, #0
 800baca:	701a      	strb	r2, [r3, #0]
    mouse_rx_report_buf[i] = 0U;
 800bacc:	4a13      	ldr	r2, [pc, #76]	@ (800bb1c <USBH_HID_MouseInit+0x90>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	4413      	add	r3, r2
 800bad2:	2200      	movs	r2, #0
 800bad4:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < sizeof(mouse_report_data); i++)
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3301      	adds	r3, #1
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2b07      	cmp	r3, #7
 800bae0:	d9ef      	bls.n	800bac2 <USBH_HID_MouseInit+0x36>
  }

  if (HID_Handle->length > sizeof(mouse_report_data))
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	8b1b      	ldrh	r3, [r3, #24]
 800bae6:	2b08      	cmp	r3, #8
 800bae8:	d902      	bls.n	800baf0 <USBH_HID_MouseInit+0x64>
  {
    HID_Handle->length = (uint16_t)sizeof(mouse_report_data);
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	2208      	movs	r2, #8
 800baee:	831a      	strh	r2, [r3, #24]
  }
  HID_Handle->pData = mouse_rx_report_buf;
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	4a0a      	ldr	r2, [pc, #40]	@ (800bb1c <USBH_HID_MouseInit+0x90>)
 800baf4:	615a      	str	r2, [r3, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(mouse_report_data)));
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	f103 0008 	add.w	r0, r3, #8
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bb02:	2250      	movs	r2, #80	@ 0x50
 800bb04:	4619      	mov	r1, r3
 800bb06:	f7ff fef2 	bl	800b8ee <USBH_HID_FifoInit>
  }

  return USBH_OK;
 800bb0a:	2300      	movs	r3, #0
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3710      	adds	r7, #16
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}
 800bb14:	20000ac8 	.word	0x20000ac8
 800bb18:	20000ad0 	.word	0x20000ad0
 800bb1c:	20000ad8 	.word	0x20000ad8

0800bb20 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b084      	sub	sp, #16
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	60f8      	str	r0, [r7, #12]
 800bb28:	60b9      	str	r1, [r7, #8]
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d101      	bne.n	800bb38 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800bb34:	2302      	movs	r3, #2
 800bb36:	e029      	b.n	800bb8c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	79fa      	ldrb	r2, [r7, #7]
 800bb3c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800bb50:	68f8      	ldr	r0, [r7, #12]
 800bb52:	f000 f81f 	bl	800bb94 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2200      	movs	r2, #0
 800bb72:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d003      	beq.n	800bb84 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800bb84:	68f8      	ldr	r0, [r7, #12]
 800bb86:	f001 fd9f 	bl	800d6c8 <USBH_LL_Init>

  return USBH_OK;
 800bb8a:	2300      	movs	r3, #0
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3710      	adds	r7, #16
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bba0:	2300      	movs	r3, #0
 800bba2:	60fb      	str	r3, [r7, #12]
 800bba4:	e009      	b.n	800bbba <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	33e0      	adds	r3, #224	@ 0xe0
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	4413      	add	r3, r2
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	60fb      	str	r3, [r7, #12]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2b0f      	cmp	r3, #15
 800bbbe:	d9f2      	bls.n	800bba6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	60fb      	str	r3, [r7, #12]
 800bbc4:	e009      	b.n	800bbda <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	4413      	add	r3, r2
 800bbcc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	60fb      	str	r3, [r7, #12]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbe0:	d3f1      	bcc.n	800bbc6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2200      	movs	r2, #0
 800bbec:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2240      	movs	r2, #64	@ 0x40
 800bc06:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2200      	movs	r2, #0
 800bc22:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	331c      	adds	r3, #28
 800bc32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bc36:	2100      	movs	r1, #0
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f004 fb9c 	bl	8010376 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bc44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc48:	2100      	movs	r1, #0
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f004 fb93 	bl	8010376 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bc56:	2212      	movs	r2, #18
 800bc58:	2100      	movs	r1, #0
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f004 fb8b 	bl	8010376 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bc66:	223e      	movs	r2, #62	@ 0x3e
 800bc68:	2100      	movs	r1, #0
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f004 fb83 	bl	8010376 <memset>

  return USBH_OK;
 800bc70:	2300      	movs	r3, #0
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}

0800bc7a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800bc7a:	b480      	push	{r7}
 800bc7c:	b085      	sub	sp, #20
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	6078      	str	r0, [r7, #4]
 800bc82:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800bc84:	2300      	movs	r3, #0
 800bc86:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d016      	beq.n	800bcbc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d10e      	bne.n	800bcb6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bc9e:	1c59      	adds	r1, r3, #1
 800bca0:	687a      	ldr	r2, [r7, #4]
 800bca2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	33de      	adds	r3, #222	@ 0xde
 800bcaa:	6839      	ldr	r1, [r7, #0]
 800bcac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	73fb      	strb	r3, [r7, #15]
 800bcb4:	e004      	b.n	800bcc0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800bcb6:	2302      	movs	r3, #2
 800bcb8:	73fb      	strb	r3, [r7, #15]
 800bcba:	e001      	b.n	800bcc0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bcbc:	2302      	movs	r3, #2
 800bcbe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3714      	adds	r7, #20
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bccc:	4770      	bx	lr

0800bcce <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bcce:	b480      	push	{r7}
 800bcd0:	b085      	sub	sp, #20
 800bcd2:	af00      	add	r7, sp, #0
 800bcd4:	6078      	str	r0, [r7, #4]
 800bcd6:	460b      	mov	r3, r1
 800bcd8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800bce4:	78fa      	ldrb	r2, [r7, #3]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d204      	bcs.n	800bcf4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	78fa      	ldrb	r2, [r7, #3]
 800bcee:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800bcf2:	e001      	b.n	800bcf8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800bcf4:	2302      	movs	r3, #2
 800bcf6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bcf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3714      	adds	r7, #20
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr

0800bd06 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bd06:	b480      	push	{r7}
 800bd08:	b087      	sub	sp, #28
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
 800bd0e:	4608      	mov	r0, r1
 800bd10:	4611      	mov	r1, r2
 800bd12:	461a      	mov	r2, r3
 800bd14:	4603      	mov	r3, r0
 800bd16:	70fb      	strb	r3, [r7, #3]
 800bd18:	460b      	mov	r3, r1
 800bd1a:	70bb      	strb	r3, [r7, #2]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800bd20:	2300      	movs	r3, #0
 800bd22:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bd24:	2300      	movs	r3, #0
 800bd26:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bd2e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bd30:	e025      	b.n	800bd7e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800bd32:	7dfb      	ldrb	r3, [r7, #23]
 800bd34:	221a      	movs	r2, #26
 800bd36:	fb02 f303 	mul.w	r3, r2, r3
 800bd3a:	3308      	adds	r3, #8
 800bd3c:	68fa      	ldr	r2, [r7, #12]
 800bd3e:	4413      	add	r3, r2
 800bd40:	3302      	adds	r3, #2
 800bd42:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	795b      	ldrb	r3, [r3, #5]
 800bd48:	78fa      	ldrb	r2, [r7, #3]
 800bd4a:	429a      	cmp	r2, r3
 800bd4c:	d002      	beq.n	800bd54 <USBH_FindInterface+0x4e>
 800bd4e:	78fb      	ldrb	r3, [r7, #3]
 800bd50:	2bff      	cmp	r3, #255	@ 0xff
 800bd52:	d111      	bne.n	800bd78 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bd58:	78ba      	ldrb	r2, [r7, #2]
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	d002      	beq.n	800bd64 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bd5e:	78bb      	ldrb	r3, [r7, #2]
 800bd60:	2bff      	cmp	r3, #255	@ 0xff
 800bd62:	d109      	bne.n	800bd78 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bd68:	787a      	ldrb	r2, [r7, #1]
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d002      	beq.n	800bd74 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bd6e:	787b      	ldrb	r3, [r7, #1]
 800bd70:	2bff      	cmp	r3, #255	@ 0xff
 800bd72:	d101      	bne.n	800bd78 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800bd74:	7dfb      	ldrb	r3, [r7, #23]
 800bd76:	e006      	b.n	800bd86 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bd7e:	7dfb      	ldrb	r3, [r7, #23]
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d9d6      	bls.n	800bd32 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bd84:	23ff      	movs	r3, #255	@ 0xff
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	371c      	adds	r7, #28
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr

0800bd92 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b082      	sub	sp, #8
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f001 fcd0 	bl	800d740 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800bda0:	2101      	movs	r1, #1
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f001 fde9 	bl	800d97a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bda8:	2300      	movs	r3, #0
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3708      	adds	r7, #8
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
	...

0800bdb4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b088      	sub	sp, #32
 800bdb8:	af04      	add	r7, sp, #16
 800bdba:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800bdbc:	2302      	movs	r3, #2
 800bdbe:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	2b01      	cmp	r3, #1
 800bdce:	d102      	bne.n	800bdd6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2203      	movs	r2, #3
 800bdd4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	2b0b      	cmp	r3, #11
 800bdde:	f200 81bb 	bhi.w	800c158 <USBH_Process+0x3a4>
 800bde2:	a201      	add	r2, pc, #4	@ (adr r2, 800bde8 <USBH_Process+0x34>)
 800bde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bde8:	0800be19 	.word	0x0800be19
 800bdec:	0800be4b 	.word	0x0800be4b
 800bdf0:	0800beb3 	.word	0x0800beb3
 800bdf4:	0800c0f3 	.word	0x0800c0f3
 800bdf8:	0800c159 	.word	0x0800c159
 800bdfc:	0800bf53 	.word	0x0800bf53
 800be00:	0800c099 	.word	0x0800c099
 800be04:	0800bf89 	.word	0x0800bf89
 800be08:	0800bfa9 	.word	0x0800bfa9
 800be0c:	0800bfc7 	.word	0x0800bfc7
 800be10:	0800c00b 	.word	0x0800c00b
 800be14:	0800c0db 	.word	0x0800c0db
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	2b00      	cmp	r3, #0
 800be22:	f000 819b 	beq.w	800c15c <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2201      	movs	r2, #1
 800be2a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800be2c:	20c8      	movs	r0, #200	@ 0xc8
 800be2e:	f001 fdee 	bl	800da0e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f001 fce1 	bl	800d7fa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800be48:	e188      	b.n	800c15c <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800be50:	2b01      	cmp	r3, #1
 800be52:	d107      	bne.n	800be64 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2202      	movs	r2, #2
 800be60:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800be62:	e18a      	b.n	800c17a <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800be6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800be6e:	d914      	bls.n	800be9a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800be76:	3301      	adds	r3, #1
 800be78:	b2da      	uxtb	r2, r3
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800be86:	2b03      	cmp	r3, #3
 800be88:	d903      	bls.n	800be92 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	220d      	movs	r2, #13
 800be8e:	701a      	strb	r2, [r3, #0]
      break;
 800be90:	e173      	b.n	800c17a <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2200      	movs	r2, #0
 800be96:	701a      	strb	r2, [r3, #0]
      break;
 800be98:	e16f      	b.n	800c17a <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800bea0:	f103 020a 	add.w	r2, r3, #10
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800beaa:	200a      	movs	r0, #10
 800beac:	f001 fdaf 	bl	800da0e <USBH_Delay>
      break;
 800beb0:	e163      	b.n	800c17a <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d005      	beq.n	800bec8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bec2:	2104      	movs	r1, #4
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800bec8:	2064      	movs	r0, #100	@ 0x64
 800beca:	f001 fda0 	bl	800da0e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f001 fc6c 	bl	800d7ac <USBH_LL_GetSpeed>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2205      	movs	r2, #5
 800bee2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800bee4:	2100      	movs	r1, #0
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f001 fa77 	bl	800d3da <USBH_AllocPipe>
 800beec:	4603      	mov	r3, r0
 800beee:	461a      	mov	r2, r3
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800bef4:	2180      	movs	r1, #128	@ 0x80
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f001 fa6f 	bl	800d3da <USBH_AllocPipe>
 800befc:	4603      	mov	r3, r0
 800befe:	461a      	mov	r2, r3
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	7919      	ldrb	r1, [r3, #4]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bf18:	9202      	str	r2, [sp, #8]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	9201      	str	r2, [sp, #4]
 800bf1e:	9300      	str	r3, [sp, #0]
 800bf20:	4603      	mov	r3, r0
 800bf22:	2280      	movs	r2, #128	@ 0x80
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f001 fa29 	bl	800d37c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	7959      	ldrb	r1, [r3, #5]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800bf3e:	9202      	str	r2, [sp, #8]
 800bf40:	2200      	movs	r2, #0
 800bf42:	9201      	str	r2, [sp, #4]
 800bf44:	9300      	str	r3, [sp, #0]
 800bf46:	4603      	mov	r3, r0
 800bf48:	2200      	movs	r2, #0
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f001 fa16 	bl	800d37c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bf50:	e113      	b.n	800c17a <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f000 f916 	bl	800c184 <USBH_HandleEnum>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800bf5c:	7bbb      	ldrb	r3, [r7, #14]
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	f040 80fd 	bne.w	800c160 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800bf74:	2b01      	cmp	r3, #1
 800bf76:	d103      	bne.n	800bf80 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2208      	movs	r2, #8
 800bf7c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bf7e:	e0ef      	b.n	800c160 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2207      	movs	r2, #7
 800bf84:	701a      	strb	r2, [r3, #0]
      break;
 800bf86:	e0eb      	b.n	800c160 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f000 80e8 	beq.w	800c164 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bf9a:	2101      	movs	r1, #1
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2208      	movs	r2, #8
 800bfa4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800bfa6:	e0dd      	b.n	800c164 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800bfae:	4619      	mov	r1, r3
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 fc3a 	bl	800c82a <USBH_SetCfg>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	f040 80d5 	bne.w	800c168 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2209      	movs	r2, #9
 800bfc2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bfc4:	e0d0      	b.n	800c168 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800bfcc:	f003 0320 	and.w	r3, r3, #32
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d016      	beq.n	800c002 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800bfd4:	2101      	movs	r1, #1
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 fc4a 	bl	800c870 <USBH_SetFeature>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bfe0:	7bbb      	ldrb	r3, [r7, #14]
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d103      	bne.n	800bff0 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	220a      	movs	r2, #10
 800bfec:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bfee:	e0bd      	b.n	800c16c <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800bff0:	7bbb      	ldrb	r3, [r7, #14]
 800bff2:	b2db      	uxtb	r3, r3
 800bff4:	2b03      	cmp	r3, #3
 800bff6:	f040 80b9 	bne.w	800c16c <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	220a      	movs	r2, #10
 800bffe:	701a      	strb	r2, [r3, #0]
      break;
 800c000:	e0b4      	b.n	800c16c <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	220a      	movs	r2, #10
 800c006:	701a      	strb	r2, [r3, #0]
      break;
 800c008:	e0b0      	b.n	800c16c <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800c010:	2b00      	cmp	r3, #0
 800c012:	f000 80ad 	beq.w	800c170 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c01e:	2300      	movs	r3, #0
 800c020:	73fb      	strb	r3, [r7, #15]
 800c022:	e016      	b.n	800c052 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c024:	7bfa      	ldrb	r2, [r7, #15]
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	32de      	adds	r2, #222	@ 0xde
 800c02a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c02e:	791a      	ldrb	r2, [r3, #4]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800c036:	429a      	cmp	r2, r3
 800c038:	d108      	bne.n	800c04c <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c03a:	7bfa      	ldrb	r2, [r7, #15]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	32de      	adds	r2, #222	@ 0xde
 800c040:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800c04a:	e005      	b.n	800c058 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c04c:	7bfb      	ldrb	r3, [r7, #15]
 800c04e:	3301      	adds	r3, #1
 800c050:	73fb      	strb	r3, [r7, #15]
 800c052:	7bfb      	ldrb	r3, [r7, #15]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d0e5      	beq.n	800c024 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d016      	beq.n	800c090 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c068:	689b      	ldr	r3, [r3, #8]
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	4798      	blx	r3
 800c06e:	4603      	mov	r3, r0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d109      	bne.n	800c088 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2206      	movs	r2, #6
 800c078:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c080:	2103      	movs	r1, #3
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c086:	e073      	b.n	800c170 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	220d      	movs	r2, #13
 800c08c:	701a      	strb	r2, [r3, #0]
      break;
 800c08e:	e06f      	b.n	800c170 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	220d      	movs	r2, #13
 800c094:	701a      	strb	r2, [r3, #0]
      break;
 800c096:	e06b      	b.n	800c170 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d017      	beq.n	800c0d2 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	4798      	blx	r3
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c0b2:	7bbb      	ldrb	r3, [r7, #14]
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d103      	bne.n	800c0c2 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	220b      	movs	r2, #11
 800c0be:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c0c0:	e058      	b.n	800c174 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 800c0c2:	7bbb      	ldrb	r3, [r7, #14]
 800c0c4:	b2db      	uxtb	r3, r3
 800c0c6:	2b02      	cmp	r3, #2
 800c0c8:	d154      	bne.n	800c174 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	220d      	movs	r2, #13
 800c0ce:	701a      	strb	r2, [r3, #0]
      break;
 800c0d0:	e050      	b.n	800c174 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	220d      	movs	r2, #13
 800c0d6:	701a      	strb	r2, [r3, #0]
      break;
 800c0d8:	e04c      	b.n	800c174 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d049      	beq.n	800c178 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c0ea:	695b      	ldr	r3, [r3, #20]
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	4798      	blx	r3
      }
      break;
 800c0f0:	e042      	b.n	800c178 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f7ff fd4a 	bl	800bb94 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c106:	2b00      	cmp	r3, #0
 800c108:	d009      	beq.n	800c11e <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c110:	68db      	ldr	r3, [r3, #12]
 800c112:	6878      	ldr	r0, [r7, #4]
 800c114:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2200      	movs	r2, #0
 800c11a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c124:	2b00      	cmp	r3, #0
 800c126:	d005      	beq.n	800c134 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c12e:	2105      	movs	r1, #5
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d107      	bne.n	800c150 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2200      	movs	r2, #0
 800c144:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f7ff fe22 	bl	800bd92 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c14e:	e014      	b.n	800c17a <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f001 faf5 	bl	800d740 <USBH_LL_Start>
      break;
 800c156:	e010      	b.n	800c17a <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800c158:	bf00      	nop
 800c15a:	e00e      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c15c:	bf00      	nop
 800c15e:	e00c      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c160:	bf00      	nop
 800c162:	e00a      	b.n	800c17a <USBH_Process+0x3c6>
    break;
 800c164:	bf00      	nop
 800c166:	e008      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c168:	bf00      	nop
 800c16a:	e006      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c16c:	bf00      	nop
 800c16e:	e004      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c170:	bf00      	nop
 800c172:	e002      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c174:	bf00      	nop
 800c176:	e000      	b.n	800c17a <USBH_Process+0x3c6>
      break;
 800c178:	bf00      	nop
  }
  return USBH_OK;
 800c17a:	2300      	movs	r3, #0
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3710      	adds	r7, #16
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b088      	sub	sp, #32
 800c188:	af04      	add	r7, sp, #16
 800c18a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c18c:	2301      	movs	r3, #1
 800c18e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c190:	2301      	movs	r3, #1
 800c192:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	785b      	ldrb	r3, [r3, #1]
 800c198:	2b07      	cmp	r3, #7
 800c19a:	f200 81bd 	bhi.w	800c518 <USBH_HandleEnum+0x394>
 800c19e:	a201      	add	r2, pc, #4	@ (adr r2, 800c1a4 <USBH_HandleEnum+0x20>)
 800c1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a4:	0800c1c5 	.word	0x0800c1c5
 800c1a8:	0800c27f 	.word	0x0800c27f
 800c1ac:	0800c2e9 	.word	0x0800c2e9
 800c1b0:	0800c373 	.word	0x0800c373
 800c1b4:	0800c3dd 	.word	0x0800c3dd
 800c1b8:	0800c44d 	.word	0x0800c44d
 800c1bc:	0800c493 	.word	0x0800c493
 800c1c0:	0800c4d9 	.word	0x0800c4d9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c1c4:	2108      	movs	r1, #8
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f000 fa4c 	bl	800c664 <USBH_Get_DevDesc>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c1d0:	7bbb      	ldrb	r3, [r7, #14]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d12e      	bne.n	800c234 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	7919      	ldrb	r1, [r3, #4]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c1f6:	687a      	ldr	r2, [r7, #4]
 800c1f8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c1fa:	9202      	str	r2, [sp, #8]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	9201      	str	r2, [sp, #4]
 800c200:	9300      	str	r3, [sp, #0]
 800c202:	4603      	mov	r3, r0
 800c204:	2280      	movs	r2, #128	@ 0x80
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f001 f8b8 	bl	800d37c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	7959      	ldrb	r1, [r3, #5]
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c220:	9202      	str	r2, [sp, #8]
 800c222:	2200      	movs	r2, #0
 800c224:	9201      	str	r2, [sp, #4]
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	4603      	mov	r3, r0
 800c22a:	2200      	movs	r2, #0
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f001 f8a5 	bl	800d37c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c232:	e173      	b.n	800c51c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c234:	7bbb      	ldrb	r3, [r7, #14]
 800c236:	2b03      	cmp	r3, #3
 800c238:	f040 8170 	bne.w	800c51c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c242:	3301      	adds	r3, #1
 800c244:	b2da      	uxtb	r2, r3
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c252:	2b03      	cmp	r3, #3
 800c254:	d903      	bls.n	800c25e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	220d      	movs	r2, #13
 800c25a:	701a      	strb	r2, [r3, #0]
      break;
 800c25c:	e15e      	b.n	800c51c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	795b      	ldrb	r3, [r3, #5]
 800c262:	4619      	mov	r1, r3
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f001 f8d9 	bl	800d41c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	791b      	ldrb	r3, [r3, #4]
 800c26e:	4619      	mov	r1, r3
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f001 f8d3 	bl	800d41c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	701a      	strb	r2, [r3, #0]
      break;
 800c27c:	e14e      	b.n	800c51c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c27e:	2112      	movs	r1, #18
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f000 f9ef 	bl	800c664 <USBH_Get_DevDesc>
 800c286:	4603      	mov	r3, r0
 800c288:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c28a:	7bbb      	ldrb	r3, [r7, #14]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d103      	bne.n	800c298 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2202      	movs	r2, #2
 800c294:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c296:	e143      	b.n	800c520 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c298:	7bbb      	ldrb	r3, [r7, #14]
 800c29a:	2b03      	cmp	r3, #3
 800c29c:	f040 8140 	bne.w	800c520 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	b2da      	uxtb	r2, r3
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2b6:	2b03      	cmp	r3, #3
 800c2b8:	d903      	bls.n	800c2c2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	220d      	movs	r2, #13
 800c2be:	701a      	strb	r2, [r3, #0]
      break;
 800c2c0:	e12e      	b.n	800c520 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	795b      	ldrb	r3, [r3, #5]
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f001 f8a7 	bl	800d41c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	791b      	ldrb	r3, [r3, #4]
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f001 f8a1 	bl	800d41c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	701a      	strb	r2, [r3, #0]
      break;
 800c2e6:	e11b      	b.n	800c520 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c2e8:	2101      	movs	r1, #1
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f000 fa79 	bl	800c7e2 <USBH_SetAddress>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c2f4:	7bbb      	ldrb	r3, [r7, #14]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d130      	bne.n	800c35c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800c2fa:	2002      	movs	r0, #2
 800c2fc:	f001 fb87 	bl	800da0e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2201      	movs	r2, #1
 800c304:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2203      	movs	r2, #3
 800c30c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	7919      	ldrb	r1, [r3, #4]
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c322:	9202      	str	r2, [sp, #8]
 800c324:	2200      	movs	r2, #0
 800c326:	9201      	str	r2, [sp, #4]
 800c328:	9300      	str	r3, [sp, #0]
 800c32a:	4603      	mov	r3, r0
 800c32c:	2280      	movs	r2, #128	@ 0x80
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f001 f824 	bl	800d37c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	7959      	ldrb	r1, [r3, #5]
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c344:	687a      	ldr	r2, [r7, #4]
 800c346:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c348:	9202      	str	r2, [sp, #8]
 800c34a:	2200      	movs	r2, #0
 800c34c:	9201      	str	r2, [sp, #4]
 800c34e:	9300      	str	r3, [sp, #0]
 800c350:	4603      	mov	r3, r0
 800c352:	2200      	movs	r2, #0
 800c354:	6878      	ldr	r0, [r7, #4]
 800c356:	f001 f811 	bl	800d37c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c35a:	e0e3      	b.n	800c524 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c35c:	7bbb      	ldrb	r3, [r7, #14]
 800c35e:	2b03      	cmp	r3, #3
 800c360:	f040 80e0 	bne.w	800c524 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	220d      	movs	r2, #13
 800c368:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	705a      	strb	r2, [r3, #1]
      break;
 800c370:	e0d8      	b.n	800c524 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c372:	2109      	movs	r1, #9
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 f9a1 	bl	800c6bc <USBH_Get_CfgDesc>
 800c37a:	4603      	mov	r3, r0
 800c37c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c37e:	7bbb      	ldrb	r3, [r7, #14]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d103      	bne.n	800c38c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2204      	movs	r2, #4
 800c388:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c38a:	e0cd      	b.n	800c528 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c38c:	7bbb      	ldrb	r3, [r7, #14]
 800c38e:	2b03      	cmp	r3, #3
 800c390:	f040 80ca 	bne.w	800c528 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c39a:	3301      	adds	r3, #1
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c3aa:	2b03      	cmp	r3, #3
 800c3ac:	d903      	bls.n	800c3b6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	220d      	movs	r2, #13
 800c3b2:	701a      	strb	r2, [r3, #0]
      break;
 800c3b4:	e0b8      	b.n	800c528 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	795b      	ldrb	r3, [r3, #5]
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f001 f82d 	bl	800d41c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	791b      	ldrb	r3, [r3, #4]
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f001 f827 	bl	800d41c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	701a      	strb	r2, [r3, #0]
      break;
 800c3da:	e0a5      	b.n	800c528 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800c3e2:	4619      	mov	r1, r3
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f000 f969 	bl	800c6bc <USBH_Get_CfgDesc>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c3ee:	7bbb      	ldrb	r3, [r7, #14]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d103      	bne.n	800c3fc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2205      	movs	r2, #5
 800c3f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c3fa:	e097      	b.n	800c52c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c3fc:	7bbb      	ldrb	r3, [r7, #14]
 800c3fe:	2b03      	cmp	r3, #3
 800c400:	f040 8094 	bne.w	800c52c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c40a:	3301      	adds	r3, #1
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	d903      	bls.n	800c426 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	220d      	movs	r2, #13
 800c422:	701a      	strb	r2, [r3, #0]
      break;
 800c424:	e082      	b.n	800c52c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	795b      	ldrb	r3, [r3, #5]
 800c42a:	4619      	mov	r1, r3
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 fff5 	bl	800d41c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	791b      	ldrb	r3, [r3, #4]
 800c436:	4619      	mov	r1, r3
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 ffef 	bl	800d41c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2200      	movs	r2, #0
 800c442:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2200      	movs	r2, #0
 800c448:	701a      	strb	r2, [r3, #0]
      break;
 800c44a:	e06f      	b.n	800c52c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800c452:	2b00      	cmp	r3, #0
 800c454:	d019      	beq.n	800c48a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c462:	23ff      	movs	r3, #255	@ 0xff
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f000 f953 	bl	800c710 <USBH_Get_StringDesc>
 800c46a:	4603      	mov	r3, r0
 800c46c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c46e:	7bbb      	ldrb	r3, [r7, #14]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d103      	bne.n	800c47c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2206      	movs	r2, #6
 800c478:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c47a:	e059      	b.n	800c530 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c47c:	7bbb      	ldrb	r3, [r7, #14]
 800c47e:	2b03      	cmp	r3, #3
 800c480:	d156      	bne.n	800c530 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2206      	movs	r2, #6
 800c486:	705a      	strb	r2, [r3, #1]
      break;
 800c488:	e052      	b.n	800c530 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2206      	movs	r2, #6
 800c48e:	705a      	strb	r2, [r3, #1]
      break;
 800c490:	e04e      	b.n	800c530 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d019      	beq.n	800c4d0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c4a8:	23ff      	movs	r3, #255	@ 0xff
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	f000 f930 	bl	800c710 <USBH_Get_StringDesc>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c4b4:	7bbb      	ldrb	r3, [r7, #14]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d103      	bne.n	800c4c2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2207      	movs	r2, #7
 800c4be:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c4c0:	e038      	b.n	800c534 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c4c2:	7bbb      	ldrb	r3, [r7, #14]
 800c4c4:	2b03      	cmp	r3, #3
 800c4c6:	d135      	bne.n	800c534 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2207      	movs	r2, #7
 800c4cc:	705a      	strb	r2, [r3, #1]
      break;
 800c4ce:	e031      	b.n	800c534 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2207      	movs	r2, #7
 800c4d4:	705a      	strb	r2, [r3, #1]
      break;
 800c4d6:	e02d      	b.n	800c534 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d017      	beq.n	800c512 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c4ee:	23ff      	movs	r3, #255	@ 0xff
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f90d 	bl	800c710 <USBH_Get_StringDesc>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c4fa:	7bbb      	ldrb	r3, [r7, #14]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d102      	bne.n	800c506 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c500:	2300      	movs	r3, #0
 800c502:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c504:	e018      	b.n	800c538 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c506:	7bbb      	ldrb	r3, [r7, #14]
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d115      	bne.n	800c538 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800c50c:	2300      	movs	r3, #0
 800c50e:	73fb      	strb	r3, [r7, #15]
      break;
 800c510:	e012      	b.n	800c538 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800c512:	2300      	movs	r3, #0
 800c514:	73fb      	strb	r3, [r7, #15]
      break;
 800c516:	e00f      	b.n	800c538 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800c518:	bf00      	nop
 800c51a:	e00e      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c51c:	bf00      	nop
 800c51e:	e00c      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c520:	bf00      	nop
 800c522:	e00a      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c524:	bf00      	nop
 800c526:	e008      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c528:	bf00      	nop
 800c52a:	e006      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c52c:	bf00      	nop
 800c52e:	e004      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c530:	bf00      	nop
 800c532:	e002      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c534:	bf00      	nop
 800c536:	e000      	b.n	800c53a <USBH_HandleEnum+0x3b6>
      break;
 800c538:	bf00      	nop
  }
  return Status;
 800c53a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c53c:	4618      	mov	r0, r3
 800c53e:	3710      	adds	r7, #16
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}

0800c544 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c544:	b480      	push	{r7}
 800c546:	b083      	sub	sp, #12
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	683a      	ldr	r2, [r7, #0]
 800c552:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800c556:	bf00      	nop
 800c558:	370c      	adds	r7, #12
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr

0800c562 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c562:	b580      	push	{r7, lr}
 800c564:	b082      	sub	sp, #8
 800c566:	af00      	add	r7, sp, #0
 800c568:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c570:	1c5a      	adds	r2, r3, #1
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f000 f804 	bl	800c586 <USBH_HandleSof>
}
 800c57e:	bf00      	nop
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}

0800c586 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c586:	b580      	push	{r7, lr}
 800c588:	b082      	sub	sp, #8
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	b2db      	uxtb	r3, r3
 800c594:	2b0b      	cmp	r3, #11
 800c596:	d10a      	bne.n	800c5ae <USBH_HandleSof+0x28>
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d005      	beq.n	800c5ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c5a8:	699b      	ldr	r3, [r3, #24]
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	4798      	blx	r3
  }
}
 800c5ae:	bf00      	nop
 800c5b0:	3708      	adds	r7, #8
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c5b6:	b480      	push	{r7}
 800c5b8:	b083      	sub	sp, #12
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2201      	movs	r2, #1
 800c5c2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800c5c6:	bf00      	nop
}
 800c5c8:	370c      	adds	r7, #12
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b083      	sub	sp, #12
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2200      	movs	r2, #0
 800c5de:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800c5e2:	bf00      	nop
}
 800c5e4:	370c      	adds	r7, #12
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr

0800c5ee <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c5ee:	b480      	push	{r7}
 800c5f0:	b083      	sub	sp, #12
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2200      	movs	r2, #0
 800c60a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c60e:	2300      	movs	r3, #0
}
 800c610:	4618      	mov	r0, r3
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2201      	movs	r2, #1
 800c628:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2200      	movs	r2, #0
 800c630:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f001 f89a 	bl	800d776 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	791b      	ldrb	r3, [r3, #4]
 800c646:	4619      	mov	r1, r3
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 fee7 	bl	800d41c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	795b      	ldrb	r3, [r3, #5]
 800c652:	4619      	mov	r1, r3
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f000 fee1 	bl	800d41c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c65a:	2300      	movs	r3, #0
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3708      	adds	r7, #8
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af02      	add	r7, sp, #8
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	460b      	mov	r3, r1
 800c66e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c670:	887b      	ldrh	r3, [r7, #2]
 800c672:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c676:	d901      	bls.n	800c67c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c678:	2303      	movs	r3, #3
 800c67a:	e01b      	b.n	800c6b4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c682:	887b      	ldrh	r3, [r7, #2]
 800c684:	9300      	str	r3, [sp, #0]
 800c686:	4613      	mov	r3, r2
 800c688:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c68c:	2100      	movs	r1, #0
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 f872 	bl	800c778 <USBH_GetDescriptor>
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c698:	7bfb      	ldrb	r3, [r7, #15]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d109      	bne.n	800c6b2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c6a4:	887a      	ldrh	r2, [r7, #2]
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f000 f929 	bl	800c900 <USBH_ParseDevDesc>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c6b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3710      	adds	r7, #16
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}

0800c6bc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b086      	sub	sp, #24
 800c6c0:	af02      	add	r7, sp, #8
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	331c      	adds	r3, #28
 800c6cc:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c6ce:	887b      	ldrh	r3, [r7, #2]
 800c6d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c6d4:	d901      	bls.n	800c6da <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c6d6:	2303      	movs	r3, #3
 800c6d8:	e016      	b.n	800c708 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c6da:	887b      	ldrh	r3, [r7, #2]
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c6e4:	2100      	movs	r1, #0
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 f846 	bl	800c778 <USBH_GetDescriptor>
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c6f0:	7bfb      	ldrb	r3, [r7, #15]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d107      	bne.n	800c706 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c6f6:	887b      	ldrh	r3, [r7, #2]
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	68b9      	ldr	r1, [r7, #8]
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f000 f9af 	bl	800ca60 <USBH_ParseCfgDesc>
 800c702:	4603      	mov	r3, r0
 800c704:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c706:	7bfb      	ldrb	r3, [r7, #15]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3710      	adds	r7, #16
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}

0800c710 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b088      	sub	sp, #32
 800c714:	af02      	add	r7, sp, #8
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	607a      	str	r2, [r7, #4]
 800c71a:	461a      	mov	r2, r3
 800c71c:	460b      	mov	r3, r1
 800c71e:	72fb      	strb	r3, [r7, #11]
 800c720:	4613      	mov	r3, r2
 800c722:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800c724:	893b      	ldrh	r3, [r7, #8]
 800c726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c72a:	d802      	bhi.n	800c732 <USBH_Get_StringDesc+0x22>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d101      	bne.n	800c736 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c732:	2303      	movs	r3, #3
 800c734:	e01c      	b.n	800c770 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800c736:	7afb      	ldrb	r3, [r7, #11]
 800c738:	b29b      	uxth	r3, r3
 800c73a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800c73e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c746:	893b      	ldrh	r3, [r7, #8]
 800c748:	9300      	str	r3, [sp, #0]
 800c74a:	460b      	mov	r3, r1
 800c74c:	2100      	movs	r1, #0
 800c74e:	68f8      	ldr	r0, [r7, #12]
 800c750:	f000 f812 	bl	800c778 <USBH_GetDescriptor>
 800c754:	4603      	mov	r3, r0
 800c756:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c758:	7dfb      	ldrb	r3, [r7, #23]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d107      	bne.n	800c76e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c764:	893a      	ldrh	r2, [r7, #8]
 800c766:	6879      	ldr	r1, [r7, #4]
 800c768:	4618      	mov	r0, r3
 800c76a:	f000 fb8d 	bl	800ce88 <USBH_ParseStringDesc>
  }

  return status;
 800c76e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c770:	4618      	mov	r0, r3
 800c772:	3718      	adds	r7, #24
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}

0800c778 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	607b      	str	r3, [r7, #4]
 800c782:	460b      	mov	r3, r1
 800c784:	72fb      	strb	r3, [r7, #11]
 800c786:	4613      	mov	r3, r2
 800c788:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	789b      	ldrb	r3, [r3, #2]
 800c78e:	2b01      	cmp	r3, #1
 800c790:	d11c      	bne.n	800c7cc <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c792:	7afb      	ldrb	r3, [r7, #11]
 800c794:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c798:	b2da      	uxtb	r2, r3
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	2206      	movs	r2, #6
 800c7a2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	893a      	ldrh	r2, [r7, #8]
 800c7a8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c7aa:	893b      	ldrh	r3, [r7, #8]
 800c7ac:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c7b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7b4:	d104      	bne.n	800c7c0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f240 4209 	movw	r2, #1033	@ 0x409
 800c7bc:	829a      	strh	r2, [r3, #20]
 800c7be:	e002      	b.n	800c7c6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	8b3a      	ldrh	r2, [r7, #24]
 800c7ca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c7cc:	8b3b      	ldrh	r3, [r7, #24]
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	6879      	ldr	r1, [r7, #4]
 800c7d2:	68f8      	ldr	r0, [r7, #12]
 800c7d4:	f000 fba5 	bl	800cf22 <USBH_CtlReq>
 800c7d8:	4603      	mov	r3, r0
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3710      	adds	r7, #16
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}

0800c7e2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c7e2:	b580      	push	{r7, lr}
 800c7e4:	b082      	sub	sp, #8
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	6078      	str	r0, [r7, #4]
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	789b      	ldrb	r3, [r3, #2]
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d10f      	bne.n	800c816 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2205      	movs	r2, #5
 800c800:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c802:	78fb      	ldrb	r3, [r7, #3]
 800c804:	b29a      	uxth	r2, r3
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2200      	movs	r2, #0
 800c814:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c816:	2200      	movs	r2, #0
 800c818:	2100      	movs	r1, #0
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 fb81 	bl	800cf22 <USBH_CtlReq>
 800c820:	4603      	mov	r3, r0
}
 800c822:	4618      	mov	r0, r3
 800c824:	3708      	adds	r7, #8
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}

0800c82a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c82a:	b580      	push	{r7, lr}
 800c82c:	b082      	sub	sp, #8
 800c82e:	af00      	add	r7, sp, #0
 800c830:	6078      	str	r0, [r7, #4]
 800c832:	460b      	mov	r3, r1
 800c834:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	789b      	ldrb	r3, [r3, #2]
 800c83a:	2b01      	cmp	r3, #1
 800c83c:	d10e      	bne.n	800c85c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2200      	movs	r2, #0
 800c842:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2209      	movs	r2, #9
 800c848:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	887a      	ldrh	r2, [r7, #2]
 800c84e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2200      	movs	r2, #0
 800c854:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c85c:	2200      	movs	r2, #0
 800c85e:	2100      	movs	r1, #0
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fb5e 	bl	800cf22 <USBH_CtlReq>
 800c866:	4603      	mov	r3, r0
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3708      	adds	r7, #8
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}

0800c870 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b082      	sub	sp, #8
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
 800c878:	460b      	mov	r3, r1
 800c87a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	789b      	ldrb	r3, [r3, #2]
 800c880:	2b01      	cmp	r3, #1
 800c882:	d10f      	bne.n	800c8a4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2200      	movs	r2, #0
 800c888:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2203      	movs	r2, #3
 800c88e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c890:	78fb      	ldrb	r3, [r7, #3]
 800c892:	b29a      	uxth	r2, r3
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2200      	movs	r2, #0
 800c89c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	2100      	movs	r1, #0
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f000 fb3a 	bl	800cf22 <USBH_CtlReq>
 800c8ae:	4603      	mov	r3, r0
}
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	3708      	adds	r7, #8
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bd80      	pop	{r7, pc}

0800c8b8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
 800c8c0:	460b      	mov	r3, r1
 800c8c2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	789b      	ldrb	r3, [r3, #2]
 800c8c8:	2b01      	cmp	r3, #1
 800c8ca:	d10f      	bne.n	800c8ec <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2202      	movs	r2, #2
 800c8d0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c8de:	78fb      	ldrb	r3, [r7, #3]
 800c8e0:	b29a      	uxth	r2, r3
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	2100      	movs	r1, #0
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f000 fb16 	bl	800cf22 <USBH_CtlReq>
 800c8f6:	4603      	mov	r3, r0
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3708      	adds	r7, #8
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}

0800c900 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c900:	b480      	push	{r7}
 800c902:	b087      	sub	sp, #28
 800c904:	af00      	add	r7, sp, #0
 800c906:	60f8      	str	r0, [r7, #12]
 800c908:	60b9      	str	r1, [r7, #8]
 800c90a:	4613      	mov	r3, r2
 800c90c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800c914:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c916:	2300      	movs	r3, #0
 800c918:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d101      	bne.n	800c924 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c920:	2302      	movs	r3, #2
 800c922:	e094      	b.n	800ca4e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	781a      	ldrb	r2, [r3, #0]
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	785a      	ldrb	r2, [r3, #1]
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	3302      	adds	r3, #2
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	461a      	mov	r2, r3
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	3303      	adds	r3, #3
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	021b      	lsls	r3, r3, #8
 800c944:	b29b      	uxth	r3, r3
 800c946:	4313      	orrs	r3, r2
 800c948:	b29a      	uxth	r2, r3
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	791a      	ldrb	r2, [r3, #4]
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	795a      	ldrb	r2, [r3, #5]
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	799a      	ldrb	r2, [r3, #6]
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	79da      	ldrb	r2, [r3, #7]
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c974:	2b00      	cmp	r3, #0
 800c976:	d004      	beq.n	800c982 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d11b      	bne.n	800c9ba <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	79db      	ldrb	r3, [r3, #7]
 800c986:	2b20      	cmp	r3, #32
 800c988:	dc0f      	bgt.n	800c9aa <USBH_ParseDevDesc+0xaa>
 800c98a:	2b08      	cmp	r3, #8
 800c98c:	db0f      	blt.n	800c9ae <USBH_ParseDevDesc+0xae>
 800c98e:	3b08      	subs	r3, #8
 800c990:	4a32      	ldr	r2, [pc, #200]	@ (800ca5c <USBH_ParseDevDesc+0x15c>)
 800c992:	fa22 f303 	lsr.w	r3, r2, r3
 800c996:	f003 0301 	and.w	r3, r3, #1
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	bf14      	ite	ne
 800c99e:	2301      	movne	r3, #1
 800c9a0:	2300      	moveq	r3, #0
 800c9a2:	b2db      	uxtb	r3, r3
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d106      	bne.n	800c9b6 <USBH_ParseDevDesc+0xb6>
 800c9a8:	e001      	b.n	800c9ae <USBH_ParseDevDesc+0xae>
 800c9aa:	2b40      	cmp	r3, #64	@ 0x40
 800c9ac:	d003      	beq.n	800c9b6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	2208      	movs	r2, #8
 800c9b2:	71da      	strb	r2, [r3, #7]
        break;
 800c9b4:	e000      	b.n	800c9b8 <USBH_ParseDevDesc+0xb8>
        break;
 800c9b6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c9b8:	e00e      	b.n	800c9d8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	d107      	bne.n	800c9d4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	79db      	ldrb	r3, [r3, #7]
 800c9c8:	2b08      	cmp	r3, #8
 800c9ca:	d005      	beq.n	800c9d8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	2208      	movs	r2, #8
 800c9d0:	71da      	strb	r2, [r3, #7]
 800c9d2:	e001      	b.n	800c9d8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c9d4:	2303      	movs	r3, #3
 800c9d6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c9d8:	88fb      	ldrh	r3, [r7, #6]
 800c9da:	2b08      	cmp	r3, #8
 800c9dc:	d936      	bls.n	800ca4c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	3308      	adds	r3, #8
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	461a      	mov	r2, r3
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	3309      	adds	r3, #9
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	021b      	lsls	r3, r3, #8
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	4313      	orrs	r3, r2
 800c9f2:	b29a      	uxth	r2, r3
 800c9f4:	693b      	ldr	r3, [r7, #16]
 800c9f6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	330a      	adds	r3, #10
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	461a      	mov	r2, r3
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	330b      	adds	r3, #11
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	021b      	lsls	r3, r3, #8
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	b29a      	uxth	r2, r3
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	330c      	adds	r3, #12
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	461a      	mov	r2, r3
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	330d      	adds	r3, #13
 800ca1e:	781b      	ldrb	r3, [r3, #0]
 800ca20:	021b      	lsls	r3, r3, #8
 800ca22:	b29b      	uxth	r3, r3
 800ca24:	4313      	orrs	r3, r2
 800ca26:	b29a      	uxth	r2, r3
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	7b9a      	ldrb	r2, [r3, #14]
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	7bda      	ldrb	r2, [r3, #15]
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	7c1a      	ldrb	r2, [r3, #16]
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800ca44:	68bb      	ldr	r3, [r7, #8]
 800ca46:	7c5a      	ldrb	r2, [r3, #17]
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800ca4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	371c      	adds	r7, #28
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
 800ca5a:	bf00      	nop
 800ca5c:	01000101 	.word	0x01000101

0800ca60 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b08c      	sub	sp, #48	@ 0x30
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	60f8      	str	r0, [r7, #12]
 800ca68:	60b9      	str	r1, [r7, #8]
 800ca6a:	4613      	mov	r3, r2
 800ca6c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ca74:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ca76:	2300      	movs	r3, #0
 800ca78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800ca82:	2300      	movs	r3, #0
 800ca84:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d101      	bne.n	800ca92 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800ca8e:	2302      	movs	r3, #2
 800ca90:	e0da      	b.n	800cc48 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	781a      	ldrb	r2, [r3, #0]
 800ca9a:	6a3b      	ldr	r3, [r7, #32]
 800ca9c:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	785a      	ldrb	r2, [r3, #1]
 800caa2:	6a3b      	ldr	r3, [r7, #32]
 800caa4:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	3302      	adds	r3, #2
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	461a      	mov	r2, r3
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	3303      	adds	r3, #3
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	021b      	lsls	r3, r3, #8
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	4313      	orrs	r3, r2
 800caba:	b29b      	uxth	r3, r3
 800cabc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cac0:	bf28      	it	cs
 800cac2:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800cac6:	b29a      	uxth	r2, r3
 800cac8:	6a3b      	ldr	r3, [r7, #32]
 800caca:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	791a      	ldrb	r2, [r3, #4]
 800cad0:	6a3b      	ldr	r3, [r7, #32]
 800cad2:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	795a      	ldrb	r2, [r3, #5]
 800cad8:	6a3b      	ldr	r3, [r7, #32]
 800cada:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	799a      	ldrb	r2, [r3, #6]
 800cae0:	6a3b      	ldr	r3, [r7, #32]
 800cae2:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	79da      	ldrb	r2, [r3, #7]
 800cae8:	6a3b      	ldr	r3, [r7, #32]
 800caea:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	7a1a      	ldrb	r2, [r3, #8]
 800caf0:	6a3b      	ldr	r3, [r7, #32]
 800caf2:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800caf4:	6a3b      	ldr	r3, [r7, #32]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	2b09      	cmp	r3, #9
 800cafa:	d002      	beq.n	800cb02 <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800cafc:	6a3b      	ldr	r3, [r7, #32]
 800cafe:	2209      	movs	r2, #9
 800cb00:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800cb02:	88fb      	ldrh	r3, [r7, #6]
 800cb04:	2b09      	cmp	r3, #9
 800cb06:	f240 809d 	bls.w	800cc44 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800cb0a:	2309      	movs	r3, #9
 800cb0c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cb12:	e081      	b.n	800cc18 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cb14:	f107 0316 	add.w	r3, r7, #22
 800cb18:	4619      	mov	r1, r3
 800cb1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb1c:	f000 f9e7 	bl	800ceee <USBH_GetNextDesc>
 800cb20:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800cb22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb24:	785b      	ldrb	r3, [r3, #1]
 800cb26:	2b04      	cmp	r3, #4
 800cb28:	d176      	bne.n	800cc18 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800cb2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb2c:	781b      	ldrb	r3, [r3, #0]
 800cb2e:	2b09      	cmp	r3, #9
 800cb30:	d002      	beq.n	800cb38 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800cb32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb34:	2209      	movs	r2, #9
 800cb36:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800cb38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb3c:	221a      	movs	r2, #26
 800cb3e:	fb02 f303 	mul.w	r3, r2, r3
 800cb42:	3308      	adds	r3, #8
 800cb44:	6a3a      	ldr	r2, [r7, #32]
 800cb46:	4413      	add	r3, r2
 800cb48:	3302      	adds	r3, #2
 800cb4a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800cb4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cb4e:	69f8      	ldr	r0, [r7, #28]
 800cb50:	f000 f87e 	bl	800cc50 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800cb54:	2300      	movs	r3, #0
 800cb56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cb5e:	e043      	b.n	800cbe8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cb60:	f107 0316 	add.w	r3, r7, #22
 800cb64:	4619      	mov	r1, r3
 800cb66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb68:	f000 f9c1 	bl	800ceee <USBH_GetNextDesc>
 800cb6c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	2b05      	cmp	r3, #5
 800cb74:	d138      	bne.n	800cbe8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800cb76:	69fb      	ldr	r3, [r7, #28]
 800cb78:	795b      	ldrb	r3, [r3, #5]
 800cb7a:	2b01      	cmp	r3, #1
 800cb7c:	d113      	bne.n	800cba6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800cb7e:	69fb      	ldr	r3, [r7, #28]
 800cb80:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800cb82:	2b02      	cmp	r3, #2
 800cb84:	d003      	beq.n	800cb8e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800cb86:	69fb      	ldr	r3, [r7, #28]
 800cb88:	799b      	ldrb	r3, [r3, #6]
 800cb8a:	2b03      	cmp	r3, #3
 800cb8c:	d10b      	bne.n	800cba6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	79db      	ldrb	r3, [r3, #7]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d10b      	bne.n	800cbae <USBH_ParseCfgDesc+0x14e>
 800cb96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb98:	781b      	ldrb	r3, [r3, #0]
 800cb9a:	2b09      	cmp	r3, #9
 800cb9c:	d007      	beq.n	800cbae <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800cb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cba0:	2209      	movs	r2, #9
 800cba2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cba4:	e003      	b.n	800cbae <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800cba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cba8:	2207      	movs	r2, #7
 800cbaa:	701a      	strb	r2, [r3, #0]
 800cbac:	e000      	b.n	800cbb0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cbae:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800cbb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbb4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cbb8:	3201      	adds	r2, #1
 800cbba:	00d2      	lsls	r2, r2, #3
 800cbbc:	211a      	movs	r1, #26
 800cbbe:	fb01 f303 	mul.w	r3, r1, r3
 800cbc2:	4413      	add	r3, r2
 800cbc4:	3308      	adds	r3, #8
 800cbc6:	6a3a      	ldr	r2, [r7, #32]
 800cbc8:	4413      	add	r3, r2
 800cbca:	3304      	adds	r3, #4
 800cbcc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800cbce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbd0:	69b9      	ldr	r1, [r7, #24]
 800cbd2:	68f8      	ldr	r0, [r7, #12]
 800cbd4:	f000 f870 	bl	800ccb8 <USBH_ParseEPDesc>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800cbde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	791b      	ldrb	r3, [r3, #4]
 800cbec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d204      	bcs.n	800cbfe <USBH_ParseCfgDesc+0x19e>
 800cbf4:	6a3b      	ldr	r3, [r7, #32]
 800cbf6:	885a      	ldrh	r2, [r3, #2]
 800cbf8:	8afb      	ldrh	r3, [r7, #22]
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	d8b0      	bhi.n	800cb60 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800cbfe:	69fb      	ldr	r3, [r7, #28]
 800cc00:	791b      	ldrb	r3, [r3, #4]
 800cc02:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d201      	bcs.n	800cc0e <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800cc0a:	2303      	movs	r3, #3
 800cc0c:	e01c      	b.n	800cc48 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800cc0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc12:	3301      	adds	r3, #1
 800cc14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cc18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d805      	bhi.n	800cc2c <USBH_ParseCfgDesc+0x1cc>
 800cc20:	6a3b      	ldr	r3, [r7, #32]
 800cc22:	885a      	ldrh	r2, [r3, #2]
 800cc24:	8afb      	ldrh	r3, [r7, #22]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	f63f af74 	bhi.w	800cb14 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800cc2c:	6a3b      	ldr	r3, [r7, #32]
 800cc2e:	791b      	ldrb	r3, [r3, #4]
 800cc30:	2b02      	cmp	r3, #2
 800cc32:	bf28      	it	cs
 800cc34:	2302      	movcs	r3, #2
 800cc36:	b2db      	uxtb	r3, r3
 800cc38:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d201      	bcs.n	800cc44 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800cc40:	2303      	movs	r3, #3
 800cc42:	e001      	b.n	800cc48 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800cc44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3730      	adds	r7, #48	@ 0x30
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}

0800cc50 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b083      	sub	sp, #12
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	781a      	ldrb	r2, [r3, #0]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	785a      	ldrb	r2, [r3, #1]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	789a      	ldrb	r2, [r3, #2]
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	78da      	ldrb	r2, [r3, #3]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	3304      	adds	r3, #4
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	bf28      	it	cs
 800cc84:	2302      	movcs	r3, #2
 800cc86:	b2da      	uxtb	r2, r3
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	795a      	ldrb	r2, [r3, #5]
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	799a      	ldrb	r2, [r3, #6]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	79da      	ldrb	r2, [r3, #7]
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	7a1a      	ldrb	r2, [r3, #8]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	721a      	strb	r2, [r3, #8]
}
 800ccac:	bf00      	nop
 800ccae:	370c      	adds	r7, #12
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb6:	4770      	bx	lr

0800ccb8 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b087      	sub	sp, #28
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	60b9      	str	r1, [r7, #8]
 800ccc2:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	781a      	ldrb	r2, [r3, #0]
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	785a      	ldrb	r2, [r3, #1]
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	789a      	ldrb	r2, [r3, #2]
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	78da      	ldrb	r2, [r3, #3]
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	3304      	adds	r3, #4
 800ccec:	781b      	ldrb	r3, [r3, #0]
 800ccee:	461a      	mov	r2, r3
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	3305      	adds	r3, #5
 800ccf4:	781b      	ldrb	r3, [r3, #0]
 800ccf6:	021b      	lsls	r3, r3, #8
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	b29a      	uxth	r2, r3
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	799a      	ldrb	r2, [r3, #6]
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	889b      	ldrh	r3, [r3, #4]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d009      	beq.n	800cd26 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cd16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd1a:	d804      	bhi.n	800cd26 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cd20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd24:	d901      	bls.n	800cd2a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800cd26:	2303      	movs	r3, #3
 800cd28:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d136      	bne.n	800cda2 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	78db      	ldrb	r3, [r3, #3]
 800cd38:	f003 0303 	and.w	r3, r3, #3
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d108      	bne.n	800cd52 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	889b      	ldrh	r3, [r3, #4]
 800cd44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd48:	f240 8097 	bls.w	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd4c:	2303      	movs	r3, #3
 800cd4e:	75fb      	strb	r3, [r7, #23]
 800cd50:	e093      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	78db      	ldrb	r3, [r3, #3]
 800cd56:	f003 0303 	and.w	r3, r3, #3
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d107      	bne.n	800cd6e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	889b      	ldrh	r3, [r3, #4]
 800cd62:	2b40      	cmp	r3, #64	@ 0x40
 800cd64:	f240 8089 	bls.w	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd68:	2303      	movs	r3, #3
 800cd6a:	75fb      	strb	r3, [r7, #23]
 800cd6c:	e085      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	78db      	ldrb	r3, [r3, #3]
 800cd72:	f003 0303 	and.w	r3, r3, #3
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	d005      	beq.n	800cd86 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	78db      	ldrb	r3, [r3, #3]
 800cd7e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cd82:	2b03      	cmp	r3, #3
 800cd84:	d10a      	bne.n	800cd9c <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	799b      	ldrb	r3, [r3, #6]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d003      	beq.n	800cd96 <USBH_ParseEPDesc+0xde>
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	799b      	ldrb	r3, [r3, #6]
 800cd92:	2b10      	cmp	r3, #16
 800cd94:	d970      	bls.n	800ce78 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800cd96:	2303      	movs	r3, #3
 800cd98:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cd9a:	e06d      	b.n	800ce78 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800cd9c:	2303      	movs	r3, #3
 800cd9e:	75fb      	strb	r3, [r7, #23]
 800cda0:	e06b      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d13c      	bne.n	800ce26 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	78db      	ldrb	r3, [r3, #3]
 800cdb0:	f003 0303 	and.w	r3, r3, #3
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d005      	beq.n	800cdc4 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	78db      	ldrb	r3, [r3, #3]
 800cdbc:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d106      	bne.n	800cdd2 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	889b      	ldrh	r3, [r3, #4]
 800cdc8:	2b40      	cmp	r3, #64	@ 0x40
 800cdca:	d956      	bls.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cdcc:	2303      	movs	r3, #3
 800cdce:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cdd0:	e053      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	78db      	ldrb	r3, [r3, #3]
 800cdd6:	f003 0303 	and.w	r3, r3, #3
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	d10e      	bne.n	800cdfc <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	799b      	ldrb	r3, [r3, #6]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d007      	beq.n	800cdf6 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800cdea:	2b10      	cmp	r3, #16
 800cdec:	d803      	bhi.n	800cdf6 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800cdf2:	2b40      	cmp	r3, #64	@ 0x40
 800cdf4:	d941      	bls.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cdf6:	2303      	movs	r3, #3
 800cdf8:	75fb      	strb	r3, [r7, #23]
 800cdfa:	e03e      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	78db      	ldrb	r3, [r3, #3]
 800ce00:	f003 0303 	and.w	r3, r3, #3
 800ce04:	2b03      	cmp	r3, #3
 800ce06:	d10b      	bne.n	800ce20 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	799b      	ldrb	r3, [r3, #6]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d004      	beq.n	800ce1a <USBH_ParseEPDesc+0x162>
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	889b      	ldrh	r3, [r3, #4]
 800ce14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce18:	d32f      	bcc.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ce1a:	2303      	movs	r3, #3
 800ce1c:	75fb      	strb	r3, [r7, #23]
 800ce1e:	e02c      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ce20:	2303      	movs	r3, #3
 800ce22:	75fb      	strb	r3, [r7, #23]
 800ce24:	e029      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ce2c:	2b02      	cmp	r3, #2
 800ce2e:	d120      	bne.n	800ce72 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	78db      	ldrb	r3, [r3, #3]
 800ce34:	f003 0303 	and.w	r3, r3, #3
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d106      	bne.n	800ce4a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	889b      	ldrh	r3, [r3, #4]
 800ce40:	2b08      	cmp	r3, #8
 800ce42:	d01a      	beq.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ce44:	2303      	movs	r3, #3
 800ce46:	75fb      	strb	r3, [r7, #23]
 800ce48:	e017      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	78db      	ldrb	r3, [r3, #3]
 800ce4e:	f003 0303 	and.w	r3, r3, #3
 800ce52:	2b03      	cmp	r3, #3
 800ce54:	d10a      	bne.n	800ce6c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	799b      	ldrb	r3, [r3, #6]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d003      	beq.n	800ce66 <USBH_ParseEPDesc+0x1ae>
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	889b      	ldrh	r3, [r3, #4]
 800ce62:	2b08      	cmp	r3, #8
 800ce64:	d909      	bls.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ce66:	2303      	movs	r3, #3
 800ce68:	75fb      	strb	r3, [r7, #23]
 800ce6a:	e006      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ce6c:	2303      	movs	r3, #3
 800ce6e:	75fb      	strb	r3, [r7, #23]
 800ce70:	e003      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ce72:	2303      	movs	r3, #3
 800ce74:	75fb      	strb	r3, [r7, #23]
 800ce76:	e000      	b.n	800ce7a <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ce78:	bf00      	nop
  }

  return status;
 800ce7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	371c      	adds	r7, #28
 800ce80:	46bd      	mov	sp, r7
 800ce82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce86:	4770      	bx	lr

0800ce88 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b087      	sub	sp, #28
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	4613      	mov	r3, r2
 800ce94:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	3301      	adds	r3, #1
 800ce9a:	781b      	ldrb	r3, [r3, #0]
 800ce9c:	2b03      	cmp	r3, #3
 800ce9e:	d120      	bne.n	800cee2 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	1e9a      	subs	r2, r3, #2
 800cea6:	88fb      	ldrh	r3, [r7, #6]
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	bf28      	it	cs
 800ceac:	4613      	movcs	r3, r2
 800ceae:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	3302      	adds	r3, #2
 800ceb4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	82fb      	strh	r3, [r7, #22]
 800ceba:	e00b      	b.n	800ced4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800cebc:	8afb      	ldrh	r3, [r7, #22]
 800cebe:	68fa      	ldr	r2, [r7, #12]
 800cec0:	4413      	add	r3, r2
 800cec2:	781a      	ldrb	r2, [r3, #0]
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	701a      	strb	r2, [r3, #0]
      pdest++;
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	3301      	adds	r3, #1
 800cecc:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800cece:	8afb      	ldrh	r3, [r7, #22]
 800ced0:	3302      	adds	r3, #2
 800ced2:	82fb      	strh	r3, [r7, #22]
 800ced4:	8afa      	ldrh	r2, [r7, #22]
 800ced6:	8abb      	ldrh	r3, [r7, #20]
 800ced8:	429a      	cmp	r2, r3
 800ceda:	d3ef      	bcc.n	800cebc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	2200      	movs	r2, #0
 800cee0:	701a      	strb	r2, [r3, #0]
  }
}
 800cee2:	bf00      	nop
 800cee4:	371c      	adds	r7, #28
 800cee6:	46bd      	mov	sp, r7
 800cee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceec:	4770      	bx	lr

0800ceee <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ceee:	b480      	push	{r7}
 800cef0:	b085      	sub	sp, #20
 800cef2:	af00      	add	r7, sp, #0
 800cef4:	6078      	str	r0, [r7, #4]
 800cef6:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	881b      	ldrh	r3, [r3, #0]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	7812      	ldrb	r2, [r2, #0]
 800cf00:	4413      	add	r3, r2
 800cf02:	b29a      	uxth	r2, r3
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	4413      	add	r3, r2
 800cf12:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cf14:	68fb      	ldr	r3, [r7, #12]
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3714      	adds	r7, #20
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr

0800cf22 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b086      	sub	sp, #24
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	60f8      	str	r0, [r7, #12]
 800cf2a:	60b9      	str	r1, [r7, #8]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800cf30:	2301      	movs	r3, #1
 800cf32:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	789b      	ldrb	r3, [r3, #2]
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d002      	beq.n	800cf42 <USBH_CtlReq+0x20>
 800cf3c:	2b02      	cmp	r3, #2
 800cf3e:	d00f      	beq.n	800cf60 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800cf40:	e027      	b.n	800cf92 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	68ba      	ldr	r2, [r7, #8]
 800cf46:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	88fa      	ldrh	r2, [r7, #6]
 800cf4c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	2201      	movs	r2, #1
 800cf52:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2202      	movs	r2, #2
 800cf58:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	75fb      	strb	r3, [r7, #23]
      break;
 800cf5e:	e018      	b.n	800cf92 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 f81b 	bl	800cf9c <USBH_HandleControl>
 800cf66:	4603      	mov	r3, r0
 800cf68:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800cf6a:	7dfb      	ldrb	r3, [r7, #23]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d002      	beq.n	800cf76 <USBH_CtlReq+0x54>
 800cf70:	7dfb      	ldrb	r3, [r7, #23]
 800cf72:	2b03      	cmp	r3, #3
 800cf74:	d106      	bne.n	800cf84 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	2201      	movs	r2, #1
 800cf7a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	2200      	movs	r2, #0
 800cf80:	761a      	strb	r2, [r3, #24]
      break;
 800cf82:	e005      	b.n	800cf90 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800cf84:	7dfb      	ldrb	r3, [r7, #23]
 800cf86:	2b02      	cmp	r3, #2
 800cf88:	d102      	bne.n	800cf90 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	709a      	strb	r2, [r3, #2]
      break;
 800cf90:	bf00      	nop
  }
  return status;
 800cf92:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	3718      	adds	r7, #24
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd80      	pop	{r7, pc}

0800cf9c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b086      	sub	sp, #24
 800cfa0:	af02      	add	r7, sp, #8
 800cfa2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	7e1b      	ldrb	r3, [r3, #24]
 800cfb0:	3b01      	subs	r3, #1
 800cfb2:	2b0a      	cmp	r3, #10
 800cfb4:	f200 8156 	bhi.w	800d264 <USBH_HandleControl+0x2c8>
 800cfb8:	a201      	add	r2, pc, #4	@ (adr r2, 800cfc0 <USBH_HandleControl+0x24>)
 800cfba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfbe:	bf00      	nop
 800cfc0:	0800cfed 	.word	0x0800cfed
 800cfc4:	0800d007 	.word	0x0800d007
 800cfc8:	0800d071 	.word	0x0800d071
 800cfcc:	0800d097 	.word	0x0800d097
 800cfd0:	0800d0cf 	.word	0x0800d0cf
 800cfd4:	0800d0f9 	.word	0x0800d0f9
 800cfd8:	0800d14b 	.word	0x0800d14b
 800cfdc:	0800d16d 	.word	0x0800d16d
 800cfe0:	0800d1a9 	.word	0x0800d1a9
 800cfe4:	0800d1cf 	.word	0x0800d1cf
 800cfe8:	0800d20d 	.word	0x0800d20d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f103 0110 	add.w	r1, r3, #16
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	795b      	ldrb	r3, [r3, #5]
 800cff6:	461a      	mov	r2, r3
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 f943 	bl	800d284 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2202      	movs	r2, #2
 800d002:	761a      	strb	r2, [r3, #24]
      break;
 800d004:	e139      	b.n	800d27a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	795b      	ldrb	r3, [r3, #5]
 800d00a:	4619      	mov	r1, r3
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 fca1 	bl	800d954 <USBH_LL_GetURBState>
 800d012:	4603      	mov	r3, r0
 800d014:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d016:	7bbb      	ldrb	r3, [r7, #14]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d11e      	bne.n	800d05a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	7c1b      	ldrb	r3, [r3, #16]
 800d020:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d024:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	8adb      	ldrh	r3, [r3, #22]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00a      	beq.n	800d044 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d02e:	7b7b      	ldrb	r3, [r7, #13]
 800d030:	2b80      	cmp	r3, #128	@ 0x80
 800d032:	d103      	bne.n	800d03c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2203      	movs	r2, #3
 800d038:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d03a:	e115      	b.n	800d268 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2205      	movs	r2, #5
 800d040:	761a      	strb	r2, [r3, #24]
      break;
 800d042:	e111      	b.n	800d268 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800d044:	7b7b      	ldrb	r3, [r7, #13]
 800d046:	2b80      	cmp	r3, #128	@ 0x80
 800d048:	d103      	bne.n	800d052 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2209      	movs	r2, #9
 800d04e:	761a      	strb	r2, [r3, #24]
      break;
 800d050:	e10a      	b.n	800d268 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2207      	movs	r2, #7
 800d056:	761a      	strb	r2, [r3, #24]
      break;
 800d058:	e106      	b.n	800d268 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d05a:	7bbb      	ldrb	r3, [r7, #14]
 800d05c:	2b04      	cmp	r3, #4
 800d05e:	d003      	beq.n	800d068 <USBH_HandleControl+0xcc>
 800d060:	7bbb      	ldrb	r3, [r7, #14]
 800d062:	2b02      	cmp	r3, #2
 800d064:	f040 8100 	bne.w	800d268 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	220b      	movs	r2, #11
 800d06c:	761a      	strb	r2, [r3, #24]
      break;
 800d06e:	e0fb      	b.n	800d268 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d076:	b29a      	uxth	r2, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6899      	ldr	r1, [r3, #8]
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	899a      	ldrh	r2, [r3, #12]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	791b      	ldrb	r3, [r3, #4]
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 f93a 	bl	800d302 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2204      	movs	r2, #4
 800d092:	761a      	strb	r2, [r3, #24]
      break;
 800d094:	e0f1      	b.n	800d27a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	791b      	ldrb	r3, [r3, #4]
 800d09a:	4619      	mov	r1, r3
 800d09c:	6878      	ldr	r0, [r7, #4]
 800d09e:	f000 fc59 	bl	800d954 <USBH_LL_GetURBState>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d0a6:	7bbb      	ldrb	r3, [r7, #14]
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d102      	bne.n	800d0b2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2209      	movs	r2, #9
 800d0b0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d0b2:	7bbb      	ldrb	r3, [r7, #14]
 800d0b4:	2b05      	cmp	r3, #5
 800d0b6:	d102      	bne.n	800d0be <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d0b8:	2303      	movs	r3, #3
 800d0ba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d0bc:	e0d6      	b.n	800d26c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800d0be:	7bbb      	ldrb	r3, [r7, #14]
 800d0c0:	2b04      	cmp	r3, #4
 800d0c2:	f040 80d3 	bne.w	800d26c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	220b      	movs	r2, #11
 800d0ca:	761a      	strb	r2, [r3, #24]
      break;
 800d0cc:	e0ce      	b.n	800d26c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6899      	ldr	r1, [r3, #8]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	899a      	ldrh	r2, [r3, #12]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	795b      	ldrb	r3, [r3, #5]
 800d0da:	2001      	movs	r0, #1
 800d0dc:	9000      	str	r0, [sp, #0]
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f8ea 	bl	800d2b8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2206      	movs	r2, #6
 800d0f4:	761a      	strb	r2, [r3, #24]
      break;
 800d0f6:	e0c0      	b.n	800d27a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	795b      	ldrb	r3, [r3, #5]
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f000 fc28 	bl	800d954 <USBH_LL_GetURBState>
 800d104:	4603      	mov	r3, r0
 800d106:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d108:	7bbb      	ldrb	r3, [r7, #14]
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	d103      	bne.n	800d116 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2207      	movs	r2, #7
 800d112:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d114:	e0ac      	b.n	800d270 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800d116:	7bbb      	ldrb	r3, [r7, #14]
 800d118:	2b05      	cmp	r3, #5
 800d11a:	d105      	bne.n	800d128 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	220c      	movs	r2, #12
 800d120:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d122:	2303      	movs	r3, #3
 800d124:	73fb      	strb	r3, [r7, #15]
      break;
 800d126:	e0a3      	b.n	800d270 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d128:	7bbb      	ldrb	r3, [r7, #14]
 800d12a:	2b02      	cmp	r3, #2
 800d12c:	d103      	bne.n	800d136 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2205      	movs	r2, #5
 800d132:	761a      	strb	r2, [r3, #24]
      break;
 800d134:	e09c      	b.n	800d270 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800d136:	7bbb      	ldrb	r3, [r7, #14]
 800d138:	2b04      	cmp	r3, #4
 800d13a:	f040 8099 	bne.w	800d270 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	220b      	movs	r2, #11
 800d142:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d144:	2302      	movs	r3, #2
 800d146:	73fb      	strb	r3, [r7, #15]
      break;
 800d148:	e092      	b.n	800d270 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	791b      	ldrb	r3, [r3, #4]
 800d14e:	2200      	movs	r2, #0
 800d150:	2100      	movs	r1, #0
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 f8d5 	bl	800d302 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d15e:	b29a      	uxth	r2, r3
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2208      	movs	r2, #8
 800d168:	761a      	strb	r2, [r3, #24]

      break;
 800d16a:	e086      	b.n	800d27a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	791b      	ldrb	r3, [r3, #4]
 800d170:	4619      	mov	r1, r3
 800d172:	6878      	ldr	r0, [r7, #4]
 800d174:	f000 fbee 	bl	800d954 <USBH_LL_GetURBState>
 800d178:	4603      	mov	r3, r0
 800d17a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d17c:	7bbb      	ldrb	r3, [r7, #14]
 800d17e:	2b01      	cmp	r3, #1
 800d180:	d105      	bne.n	800d18e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	220d      	movs	r2, #13
 800d186:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d188:	2300      	movs	r3, #0
 800d18a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d18c:	e072      	b.n	800d274 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800d18e:	7bbb      	ldrb	r3, [r7, #14]
 800d190:	2b04      	cmp	r3, #4
 800d192:	d103      	bne.n	800d19c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	220b      	movs	r2, #11
 800d198:	761a      	strb	r2, [r3, #24]
      break;
 800d19a:	e06b      	b.n	800d274 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800d19c:	7bbb      	ldrb	r3, [r7, #14]
 800d19e:	2b05      	cmp	r3, #5
 800d1a0:	d168      	bne.n	800d274 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800d1a2:	2303      	movs	r3, #3
 800d1a4:	73fb      	strb	r3, [r7, #15]
      break;
 800d1a6:	e065      	b.n	800d274 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	795b      	ldrb	r3, [r3, #5]
 800d1ac:	2201      	movs	r2, #1
 800d1ae:	9200      	str	r2, [sp, #0]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	2100      	movs	r1, #0
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f000 f87f 	bl	800d2b8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d1c0:	b29a      	uxth	r2, r3
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	220a      	movs	r2, #10
 800d1ca:	761a      	strb	r2, [r3, #24]
      break;
 800d1cc:	e055      	b.n	800d27a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	795b      	ldrb	r3, [r3, #5]
 800d1d2:	4619      	mov	r1, r3
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f000 fbbd 	bl	800d954 <USBH_LL_GetURBState>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d1de:	7bbb      	ldrb	r3, [r7, #14]
 800d1e0:	2b01      	cmp	r3, #1
 800d1e2:	d105      	bne.n	800d1f0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	220d      	movs	r2, #13
 800d1ec:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d1ee:	e043      	b.n	800d278 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d1f0:	7bbb      	ldrb	r3, [r7, #14]
 800d1f2:	2b02      	cmp	r3, #2
 800d1f4:	d103      	bne.n	800d1fe <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2209      	movs	r2, #9
 800d1fa:	761a      	strb	r2, [r3, #24]
      break;
 800d1fc:	e03c      	b.n	800d278 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800d1fe:	7bbb      	ldrb	r3, [r7, #14]
 800d200:	2b04      	cmp	r3, #4
 800d202:	d139      	bne.n	800d278 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	220b      	movs	r2, #11
 800d208:	761a      	strb	r2, [r3, #24]
      break;
 800d20a:	e035      	b.n	800d278 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	7e5b      	ldrb	r3, [r3, #25]
 800d210:	3301      	adds	r3, #1
 800d212:	b2da      	uxtb	r2, r3
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	765a      	strb	r2, [r3, #25]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	7e5b      	ldrb	r3, [r3, #25]
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d806      	bhi.n	800d22e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2201      	movs	r2, #1
 800d224:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	2201      	movs	r2, #1
 800d22a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d22c:	e025      	b.n	800d27a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d234:	2106      	movs	r1, #6
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2200      	movs	r2, #0
 800d23e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	795b      	ldrb	r3, [r3, #5]
 800d244:	4619      	mov	r1, r3
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f000 f8e8 	bl	800d41c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	791b      	ldrb	r3, [r3, #4]
 800d250:	4619      	mov	r1, r3
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 f8e2 	bl	800d41c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2200      	movs	r2, #0
 800d25c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d25e:	2302      	movs	r3, #2
 800d260:	73fb      	strb	r3, [r7, #15]
      break;
 800d262:	e00a      	b.n	800d27a <USBH_HandleControl+0x2de>

    default:
      break;
 800d264:	bf00      	nop
 800d266:	e008      	b.n	800d27a <USBH_HandleControl+0x2de>
      break;
 800d268:	bf00      	nop
 800d26a:	e006      	b.n	800d27a <USBH_HandleControl+0x2de>
      break;
 800d26c:	bf00      	nop
 800d26e:	e004      	b.n	800d27a <USBH_HandleControl+0x2de>
      break;
 800d270:	bf00      	nop
 800d272:	e002      	b.n	800d27a <USBH_HandleControl+0x2de>
      break;
 800d274:	bf00      	nop
 800d276:	e000      	b.n	800d27a <USBH_HandleControl+0x2de>
      break;
 800d278:	bf00      	nop
  }

  return status;
 800d27a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3710      	adds	r7, #16
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b088      	sub	sp, #32
 800d288:	af04      	add	r7, sp, #16
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	60b9      	str	r1, [r7, #8]
 800d28e:	4613      	mov	r3, r2
 800d290:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d292:	79f9      	ldrb	r1, [r7, #7]
 800d294:	2300      	movs	r3, #0
 800d296:	9303      	str	r3, [sp, #12]
 800d298:	2308      	movs	r3, #8
 800d29a:	9302      	str	r3, [sp, #8]
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	9301      	str	r3, [sp, #4]
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	9300      	str	r3, [sp, #0]
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	68f8      	ldr	r0, [r7, #12]
 800d2aa:	f000 fb22 	bl	800d8f2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d2ae:	2300      	movs	r3, #0
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	3710      	adds	r7, #16
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd80      	pop	{r7, pc}

0800d2b8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b088      	sub	sp, #32
 800d2bc:	af04      	add	r7, sp, #16
 800d2be:	60f8      	str	r0, [r7, #12]
 800d2c0:	60b9      	str	r1, [r7, #8]
 800d2c2:	4611      	mov	r1, r2
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	80fb      	strh	r3, [r7, #6]
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d001      	beq.n	800d2dc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d2dc:	7979      	ldrb	r1, [r7, #5]
 800d2de:	7e3b      	ldrb	r3, [r7, #24]
 800d2e0:	9303      	str	r3, [sp, #12]
 800d2e2:	88fb      	ldrh	r3, [r7, #6]
 800d2e4:	9302      	str	r3, [sp, #8]
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	9301      	str	r3, [sp, #4]
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	9300      	str	r3, [sp, #0]
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	68f8      	ldr	r0, [r7, #12]
 800d2f4:	f000 fafd 	bl	800d8f2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d2f8:	2300      	movs	r3, #0
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3710      	adds	r7, #16
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}

0800d302 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d302:	b580      	push	{r7, lr}
 800d304:	b088      	sub	sp, #32
 800d306:	af04      	add	r7, sp, #16
 800d308:	60f8      	str	r0, [r7, #12]
 800d30a:	60b9      	str	r1, [r7, #8]
 800d30c:	4611      	mov	r1, r2
 800d30e:	461a      	mov	r2, r3
 800d310:	460b      	mov	r3, r1
 800d312:	80fb      	strh	r3, [r7, #6]
 800d314:	4613      	mov	r3, r2
 800d316:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d318:	7979      	ldrb	r1, [r7, #5]
 800d31a:	2300      	movs	r3, #0
 800d31c:	9303      	str	r3, [sp, #12]
 800d31e:	88fb      	ldrh	r3, [r7, #6]
 800d320:	9302      	str	r3, [sp, #8]
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	9301      	str	r3, [sp, #4]
 800d326:	2301      	movs	r3, #1
 800d328:	9300      	str	r3, [sp, #0]
 800d32a:	2300      	movs	r3, #0
 800d32c:	2201      	movs	r2, #1
 800d32e:	68f8      	ldr	r0, [r7, #12]
 800d330:	f000 fadf 	bl	800d8f2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d334:	2300      	movs	r3, #0

}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}

0800d33e <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                             uint8_t *buff,
                                             uint8_t length,
                                             uint8_t pipe_num)
{
 800d33e:	b580      	push	{r7, lr}
 800d340:	b088      	sub	sp, #32
 800d342:	af04      	add	r7, sp, #16
 800d344:	60f8      	str	r0, [r7, #12]
 800d346:	60b9      	str	r1, [r7, #8]
 800d348:	4611      	mov	r1, r2
 800d34a:	461a      	mov	r2, r3
 800d34c:	460b      	mov	r3, r1
 800d34e:	71fb      	strb	r3, [r7, #7]
 800d350:	4613      	mov	r3, r2
 800d352:	71bb      	strb	r3, [r7, #6]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d354:	79fb      	ldrb	r3, [r7, #7]
 800d356:	b29b      	uxth	r3, r3
 800d358:	79b9      	ldrb	r1, [r7, #6]
 800d35a:	2200      	movs	r2, #0
 800d35c:	9203      	str	r2, [sp, #12]
 800d35e:	9302      	str	r3, [sp, #8]
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	9301      	str	r3, [sp, #4]
 800d364:	2301      	movs	r3, #1
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	2303      	movs	r3, #3
 800d36a:	2201      	movs	r2, #1
 800d36c:	68f8      	ldr	r0, [r7, #12]
 800d36e:	f000 fac0 	bl	800d8f2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
 800d372:	2300      	movs	r3, #0
}
 800d374:	4618      	mov	r0, r3
 800d376:	3710      	adds	r7, #16
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}

0800d37c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b086      	sub	sp, #24
 800d380:	af04      	add	r7, sp, #16
 800d382:	6078      	str	r0, [r7, #4]
 800d384:	4608      	mov	r0, r1
 800d386:	4611      	mov	r1, r2
 800d388:	461a      	mov	r2, r3
 800d38a:	4603      	mov	r3, r0
 800d38c:	70fb      	strb	r3, [r7, #3]
 800d38e:	460b      	mov	r3, r1
 800d390:	70bb      	strb	r3, [r7, #2]
 800d392:	4613      	mov	r3, r2
 800d394:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d396:	7878      	ldrb	r0, [r7, #1]
 800d398:	78ba      	ldrb	r2, [r7, #2]
 800d39a:	78f9      	ldrb	r1, [r7, #3]
 800d39c:	8b3b      	ldrh	r3, [r7, #24]
 800d39e:	9302      	str	r3, [sp, #8]
 800d3a0:	7d3b      	ldrb	r3, [r7, #20]
 800d3a2:	9301      	str	r3, [sp, #4]
 800d3a4:	7c3b      	ldrb	r3, [r7, #16]
 800d3a6:	9300      	str	r3, [sp, #0]
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	f000 fa53 	bl	800d856 <USBH_LL_OpenPipe>

  return USBH_OK;
 800d3b0:	2300      	movs	r3, #0
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3708      	adds	r7, #8
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}

0800d3ba <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b082      	sub	sp, #8
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	6078      	str	r0, [r7, #4]
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d3c6:	78fb      	ldrb	r3, [r7, #3]
 800d3c8:	4619      	mov	r1, r3
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 fa72 	bl	800d8b4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3708      	adds	r7, #8
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}

0800d3da <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d3da:	b580      	push	{r7, lr}
 800d3dc:	b084      	sub	sp, #16
 800d3de:	af00      	add	r7, sp, #0
 800d3e0:	6078      	str	r0, [r7, #4]
 800d3e2:	460b      	mov	r3, r1
 800d3e4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f000 f836 	bl	800d458 <USBH_GetFreePipe>
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d3f0:	89fb      	ldrh	r3, [r7, #14]
 800d3f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d00a      	beq.n	800d410 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d3fa:	78fa      	ldrb	r2, [r7, #3]
 800d3fc:	89fb      	ldrh	r3, [r7, #14]
 800d3fe:	f003 030f 	and.w	r3, r3, #15
 800d402:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d406:	6879      	ldr	r1, [r7, #4]
 800d408:	33e0      	adds	r3, #224	@ 0xe0
 800d40a:	009b      	lsls	r3, r3, #2
 800d40c:	440b      	add	r3, r1
 800d40e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d410:	89fb      	ldrh	r3, [r7, #14]
 800d412:	b2db      	uxtb	r3, r3
}
 800d414:	4618      	mov	r0, r3
 800d416:	3710      	adds	r7, #16
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d41c:	b480      	push	{r7}
 800d41e:	b083      	sub	sp, #12
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
 800d424:	460b      	mov	r3, r1
 800d426:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d428:	78fb      	ldrb	r3, [r7, #3]
 800d42a:	2b0f      	cmp	r3, #15
 800d42c:	d80d      	bhi.n	800d44a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d42e:	78fb      	ldrb	r3, [r7, #3]
 800d430:	687a      	ldr	r2, [r7, #4]
 800d432:	33e0      	adds	r3, #224	@ 0xe0
 800d434:	009b      	lsls	r3, r3, #2
 800d436:	4413      	add	r3, r2
 800d438:	685a      	ldr	r2, [r3, #4]
 800d43a:	78fb      	ldrb	r3, [r7, #3]
 800d43c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d440:	6879      	ldr	r1, [r7, #4]
 800d442:	33e0      	adds	r3, #224	@ 0xe0
 800d444:	009b      	lsls	r3, r3, #2
 800d446:	440b      	add	r3, r1
 800d448:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d44a:	2300      	movs	r3, #0
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	370c      	adds	r7, #12
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr

0800d458 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d458:	b480      	push	{r7}
 800d45a:	b085      	sub	sp, #20
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d460:	2300      	movs	r3, #0
 800d462:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d464:	2300      	movs	r3, #0
 800d466:	73fb      	strb	r3, [r7, #15]
 800d468:	e00f      	b.n	800d48a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d46a:	7bfb      	ldrb	r3, [r7, #15]
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	33e0      	adds	r3, #224	@ 0xe0
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4413      	add	r3, r2
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d102      	bne.n	800d484 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d47e:	7bfb      	ldrb	r3, [r7, #15]
 800d480:	b29b      	uxth	r3, r3
 800d482:	e007      	b.n	800d494 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d484:	7bfb      	ldrb	r3, [r7, #15]
 800d486:	3301      	adds	r3, #1
 800d488:	73fb      	strb	r3, [r7, #15]
 800d48a:	7bfb      	ldrb	r3, [r7, #15]
 800d48c:	2b0f      	cmp	r3, #15
 800d48e:	d9ec      	bls.n	800d46a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d490:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800d494:	4618      	mov	r0, r3
 800d496:	3714      	adds	r7, #20
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	490e      	ldr	r1, [pc, #56]	@ (800d4e0 <MX_USB_HOST_Init+0x40>)
 800d4a8:	480e      	ldr	r0, [pc, #56]	@ (800d4e4 <MX_USB_HOST_Init+0x44>)
 800d4aa:	f7fe fb39 	bl	800bb20 <USBH_Init>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d001      	beq.n	800d4b8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d4b4:	f7f4 f9a2 	bl	80017fc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_HID_CLASS) != USBH_OK)
 800d4b8:	490b      	ldr	r1, [pc, #44]	@ (800d4e8 <MX_USB_HOST_Init+0x48>)
 800d4ba:	480a      	ldr	r0, [pc, #40]	@ (800d4e4 <MX_USB_HOST_Init+0x44>)
 800d4bc:	f7fe fbdd 	bl	800bc7a <USBH_RegisterClass>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d001      	beq.n	800d4ca <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d4c6:	f7f4 f999 	bl	80017fc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d4ca:	4806      	ldr	r0, [pc, #24]	@ (800d4e4 <MX_USB_HOST_Init+0x44>)
 800d4cc:	f7fe fc61 	bl	800bd92 <USBH_Start>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d001      	beq.n	800d4da <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d4d6:	f7f4 f991 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d4da:	bf00      	nop
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	0800d501 	.word	0x0800d501
 800d4e4:	20000ae0 	.word	0x20000ae0
 800d4e8:	2000000c 	.word	0x2000000c

0800d4ec <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d4f0:	4802      	ldr	r0, [pc, #8]	@ (800d4fc <MX_USB_HOST_Process+0x10>)
 800d4f2:	f7fe fc5f 	bl	800bdb4 <USBH_Process>
}
 800d4f6:	bf00      	nop
 800d4f8:	bd80      	pop	{r7, pc}
 800d4fa:	bf00      	nop
 800d4fc:	20000ae0 	.word	0x20000ae0

0800d500 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d500:	b480      	push	{r7}
 800d502:	b083      	sub	sp, #12
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	460b      	mov	r3, r1
 800d50a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d50c:	78fb      	ldrb	r3, [r7, #3]
 800d50e:	3b01      	subs	r3, #1
 800d510:	2b04      	cmp	r3, #4
 800d512:	d819      	bhi.n	800d548 <USBH_UserProcess+0x48>
 800d514:	a201      	add	r2, pc, #4	@ (adr r2, 800d51c <USBH_UserProcess+0x1c>)
 800d516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d51a:	bf00      	nop
 800d51c:	0800d549 	.word	0x0800d549
 800d520:	0800d539 	.word	0x0800d539
 800d524:	0800d549 	.word	0x0800d549
 800d528:	0800d541 	.word	0x0800d541
 800d52c:	0800d531 	.word	0x0800d531
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d530:	4b09      	ldr	r3, [pc, #36]	@ (800d558 <USBH_UserProcess+0x58>)
 800d532:	2203      	movs	r2, #3
 800d534:	701a      	strb	r2, [r3, #0]
  break;
 800d536:	e008      	b.n	800d54a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d538:	4b07      	ldr	r3, [pc, #28]	@ (800d558 <USBH_UserProcess+0x58>)
 800d53a:	2202      	movs	r2, #2
 800d53c:	701a      	strb	r2, [r3, #0]
  break;
 800d53e:	e004      	b.n	800d54a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d540:	4b05      	ldr	r3, [pc, #20]	@ (800d558 <USBH_UserProcess+0x58>)
 800d542:	2201      	movs	r2, #1
 800d544:	701a      	strb	r2, [r3, #0]
  break;
 800d546:	e000      	b.n	800d54a <USBH_UserProcess+0x4a>

  default:
  break;
 800d548:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d54a:	bf00      	nop
 800d54c:	370c      	adds	r7, #12
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	20000eb8 	.word	0x20000eb8

0800d55c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b08a      	sub	sp, #40	@ 0x28
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d564:	f107 0314 	add.w	r3, r7, #20
 800d568:	2200      	movs	r2, #0
 800d56a:	601a      	str	r2, [r3, #0]
 800d56c:	605a      	str	r2, [r3, #4]
 800d56e:	609a      	str	r2, [r3, #8]
 800d570:	60da      	str	r2, [r3, #12]
 800d572:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d57c:	d147      	bne.n	800d60e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d57e:	2300      	movs	r3, #0
 800d580:	613b      	str	r3, [r7, #16]
 800d582:	4b25      	ldr	r3, [pc, #148]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d586:	4a24      	ldr	r2, [pc, #144]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d588:	f043 0301 	orr.w	r3, r3, #1
 800d58c:	6313      	str	r3, [r2, #48]	@ 0x30
 800d58e:	4b22      	ldr	r3, [pc, #136]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d592:	f003 0301 	and.w	r3, r3, #1
 800d596:	613b      	str	r3, [r7, #16]
 800d598:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d59a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d59e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5a8:	f107 0314 	add.w	r3, r7, #20
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	481b      	ldr	r0, [pc, #108]	@ (800d61c <HAL_HCD_MspInit+0xc0>)
 800d5b0:	f7f6 fd2a 	bl	8004008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d5b4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d5b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d5ba:	2302      	movs	r3, #2
 800d5bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d5c2:	2303      	movs	r3, #3
 800d5c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d5c6:	230a      	movs	r3, #10
 800d5c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5ca:	f107 0314 	add.w	r3, r7, #20
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	4812      	ldr	r0, [pc, #72]	@ (800d61c <HAL_HCD_MspInit+0xc0>)
 800d5d2:	f7f6 fd19 	bl	8004008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d5d6:	4b10      	ldr	r3, [pc, #64]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d5d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5da:	4a0f      	ldr	r2, [pc, #60]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d5dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5e0:	6353      	str	r3, [r2, #52]	@ 0x34
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	60fb      	str	r3, [r7, #12]
 800d5e6:	4b0c      	ldr	r3, [pc, #48]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d5e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5ea:	4a0b      	ldr	r2, [pc, #44]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d5ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d5f0:	6453      	str	r3, [r2, #68]	@ 0x44
 800d5f2:	4b09      	ldr	r3, [pc, #36]	@ (800d618 <HAL_HCD_MspInit+0xbc>)
 800d5f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d5fa:	60fb      	str	r3, [r7, #12]
 800d5fc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d5fe:	2200      	movs	r2, #0
 800d600:	2100      	movs	r1, #0
 800d602:	2043      	movs	r0, #67	@ 0x43
 800d604:	f7f5 fe81 	bl	800330a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d608:	2043      	movs	r0, #67	@ 0x43
 800d60a:	f7f5 fe9a 	bl	8003342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d60e:	bf00      	nop
 800d610:	3728      	adds	r7, #40	@ 0x28
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}
 800d616:	bf00      	nop
 800d618:	40023800 	.word	0x40023800
 800d61c:	40020000 	.word	0x40020000

0800d620 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d62e:	4618      	mov	r0, r3
 800d630:	f7fe ff97 	bl	800c562 <USBH_LL_IncTimer>
}
 800d634:	bf00      	nop
 800d636:	3708      	adds	r7, #8
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d64a:	4618      	mov	r0, r3
 800d64c:	f7fe ffcf 	bl	800c5ee <USBH_LL_Connect>
}
 800d650:	bf00      	nop
 800d652:	3708      	adds	r7, #8
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d666:	4618      	mov	r0, r3
 800d668:	f7fe ffd8 	bl	800c61c <USBH_LL_Disconnect>
}
 800d66c:	bf00      	nop
 800d66e:	3708      	adds	r7, #8
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}

0800d674 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d674:	b480      	push	{r7}
 800d676:	b083      	sub	sp, #12
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	460b      	mov	r3, r1
 800d67e:	70fb      	strb	r3, [r7, #3]
 800d680:	4613      	mov	r3, r2
 800d682:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d684:	bf00      	nop
 800d686:	370c      	adds	r7, #12
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	4770      	bx	lr

0800d690 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b082      	sub	sp, #8
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7fe ff89 	bl	800c5b6 <USBH_LL_PortEnabled>
}
 800d6a4:	bf00      	nop
 800d6a6:	3708      	adds	r7, #8
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b082      	sub	sp, #8
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	f7fe ff89 	bl	800c5d2 <USBH_LL_PortDisabled>
}
 800d6c0:	bf00      	nop
 800d6c2:	3708      	adds	r7, #8
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b082      	sub	sp, #8
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d12a      	bne.n	800d730 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d6da:	4a18      	ldr	r2, [pc, #96]	@ (800d73c <USBH_LL_Init+0x74>)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	4a15      	ldr	r2, [pc, #84]	@ (800d73c <USBH_LL_Init+0x74>)
 800d6e6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d6ea:	4b14      	ldr	r3, [pc, #80]	@ (800d73c <USBH_LL_Init+0x74>)
 800d6ec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d6f0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d6f2:	4b12      	ldr	r3, [pc, #72]	@ (800d73c <USBH_LL_Init+0x74>)
 800d6f4:	2208      	movs	r2, #8
 800d6f6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d6f8:	4b10      	ldr	r3, [pc, #64]	@ (800d73c <USBH_LL_Init+0x74>)
 800d6fa:	2201      	movs	r2, #1
 800d6fc:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800d73c <USBH_LL_Init+0x74>)
 800d700:	2200      	movs	r2, #0
 800d702:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d704:	4b0d      	ldr	r3, [pc, #52]	@ (800d73c <USBH_LL_Init+0x74>)
 800d706:	2202      	movs	r2, #2
 800d708:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d70a:	4b0c      	ldr	r3, [pc, #48]	@ (800d73c <USBH_LL_Init+0x74>)
 800d70c:	2200      	movs	r2, #0
 800d70e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d710:	480a      	ldr	r0, [pc, #40]	@ (800d73c <USBH_LL_Init+0x74>)
 800d712:	f7f6 fe5f 	bl	80043d4 <HAL_HCD_Init>
 800d716:	4603      	mov	r3, r0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d001      	beq.n	800d720 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d71c:	f7f4 f86e 	bl	80017fc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d720:	4806      	ldr	r0, [pc, #24]	@ (800d73c <USBH_LL_Init+0x74>)
 800d722:	f7f7 fabf 	bl	8004ca4 <HAL_HCD_GetCurrentFrame>
 800d726:	4603      	mov	r3, r0
 800d728:	4619      	mov	r1, r3
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f7fe ff0a 	bl	800c544 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d730:	2300      	movs	r3, #0
}
 800d732:	4618      	mov	r0, r3
 800d734:	3708      	adds	r7, #8
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
 800d73a:	bf00      	nop
 800d73c:	20000ebc 	.word	0x20000ebc

0800d740 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d748:	2300      	movs	r3, #0
 800d74a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d74c:	2300      	movs	r3, #0
 800d74e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d756:	4618      	mov	r0, r3
 800d758:	f7f7 fa2c 	bl	8004bb4 <HAL_HCD_Start>
 800d75c:	4603      	mov	r3, r0
 800d75e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d760:	7bfb      	ldrb	r3, [r7, #15]
 800d762:	4618      	mov	r0, r3
 800d764:	f000 f95e 	bl	800da24 <USBH_Get_USB_Status>
 800d768:	4603      	mov	r3, r0
 800d76a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d76c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3710      	adds	r7, #16
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}

0800d776 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d776:	b580      	push	{r7, lr}
 800d778:	b084      	sub	sp, #16
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d77e:	2300      	movs	r3, #0
 800d780:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d782:	2300      	movs	r3, #0
 800d784:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d78c:	4618      	mov	r0, r3
 800d78e:	f7f7 fa34 	bl	8004bfa <HAL_HCD_Stop>
 800d792:	4603      	mov	r3, r0
 800d794:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d796:	7bfb      	ldrb	r3, [r7, #15]
 800d798:	4618      	mov	r0, r3
 800d79a:	f000 f943 	bl	800da24 <USBH_Get_USB_Status>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3710      	adds	r7, #16
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}

0800d7ac <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b084      	sub	sp, #16
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7f7 fa7e 	bl	8004cc0 <HAL_HCD_GetCurrentSpeed>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d00c      	beq.n	800d7e4 <USBH_LL_GetSpeed+0x38>
 800d7ca:	2b02      	cmp	r3, #2
 800d7cc:	d80d      	bhi.n	800d7ea <USBH_LL_GetSpeed+0x3e>
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d002      	beq.n	800d7d8 <USBH_LL_GetSpeed+0x2c>
 800d7d2:	2b01      	cmp	r3, #1
 800d7d4:	d003      	beq.n	800d7de <USBH_LL_GetSpeed+0x32>
 800d7d6:	e008      	b.n	800d7ea <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	73fb      	strb	r3, [r7, #15]
    break;
 800d7dc:	e008      	b.n	800d7f0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	73fb      	strb	r3, [r7, #15]
    break;
 800d7e2:	e005      	b.n	800d7f0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d7e4:	2302      	movs	r3, #2
 800d7e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7e8:	e002      	b.n	800d7f0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	73fb      	strb	r3, [r7, #15]
    break;
 800d7ee:	bf00      	nop
  }
  return  speed;
 800d7f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	3710      	adds	r7, #16
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}

0800d7fa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d7fa:	b580      	push	{r7, lr}
 800d7fc:	b084      	sub	sp, #16
 800d7fe:	af00      	add	r7, sp, #0
 800d800:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d802:	2300      	movs	r3, #0
 800d804:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d806:	2300      	movs	r3, #0
 800d808:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d810:	4618      	mov	r0, r3
 800d812:	f7f7 fa0f 	bl	8004c34 <HAL_HCD_ResetPort>
 800d816:	4603      	mov	r3, r0
 800d818:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d81a:	7bfb      	ldrb	r3, [r7, #15]
 800d81c:	4618      	mov	r0, r3
 800d81e:	f000 f901 	bl	800da24 <USBH_Get_USB_Status>
 800d822:	4603      	mov	r3, r0
 800d824:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d826:	7bbb      	ldrb	r3, [r7, #14]
}
 800d828:	4618      	mov	r0, r3
 800d82a:	3710      	adds	r7, #16
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}

0800d830 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	460b      	mov	r3, r1
 800d83a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d842:	78fa      	ldrb	r2, [r7, #3]
 800d844:	4611      	mov	r1, r2
 800d846:	4618      	mov	r0, r3
 800d848:	f7f7 fa17 	bl	8004c7a <HAL_HCD_HC_GetXferCount>
 800d84c:	4603      	mov	r3, r0
}
 800d84e:	4618      	mov	r0, r3
 800d850:	3708      	adds	r7, #8
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}

0800d856 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d856:	b590      	push	{r4, r7, lr}
 800d858:	b089      	sub	sp, #36	@ 0x24
 800d85a:	af04      	add	r7, sp, #16
 800d85c:	6078      	str	r0, [r7, #4]
 800d85e:	4608      	mov	r0, r1
 800d860:	4611      	mov	r1, r2
 800d862:	461a      	mov	r2, r3
 800d864:	4603      	mov	r3, r0
 800d866:	70fb      	strb	r3, [r7, #3]
 800d868:	460b      	mov	r3, r1
 800d86a:	70bb      	strb	r3, [r7, #2]
 800d86c:	4613      	mov	r3, r2
 800d86e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d870:	2300      	movs	r3, #0
 800d872:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d874:	2300      	movs	r3, #0
 800d876:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d87e:	787c      	ldrb	r4, [r7, #1]
 800d880:	78ba      	ldrb	r2, [r7, #2]
 800d882:	78f9      	ldrb	r1, [r7, #3]
 800d884:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d886:	9302      	str	r3, [sp, #8]
 800d888:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d88c:	9301      	str	r3, [sp, #4]
 800d88e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d892:	9300      	str	r3, [sp, #0]
 800d894:	4623      	mov	r3, r4
 800d896:	f7f6 fe04 	bl	80044a2 <HAL_HCD_HC_Init>
 800d89a:	4603      	mov	r3, r0
 800d89c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d89e:	7bfb      	ldrb	r3, [r7, #15]
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f000 f8bf 	bl	800da24 <USBH_Get_USB_Status>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3714      	adds	r7, #20
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd90      	pop	{r4, r7, pc}

0800d8b4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b084      	sub	sp, #16
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d8ce:	78fa      	ldrb	r2, [r7, #3]
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7f6 fe9d 	bl	8004612 <HAL_HCD_HC_Halt>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d8dc:	7bfb      	ldrb	r3, [r7, #15]
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f000 f8a0 	bl	800da24 <USBH_Get_USB_Status>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3710      	adds	r7, #16
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}

0800d8f2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d8f2:	b590      	push	{r4, r7, lr}
 800d8f4:	b089      	sub	sp, #36	@ 0x24
 800d8f6:	af04      	add	r7, sp, #16
 800d8f8:	6078      	str	r0, [r7, #4]
 800d8fa:	4608      	mov	r0, r1
 800d8fc:	4611      	mov	r1, r2
 800d8fe:	461a      	mov	r2, r3
 800d900:	4603      	mov	r3, r0
 800d902:	70fb      	strb	r3, [r7, #3]
 800d904:	460b      	mov	r3, r1
 800d906:	70bb      	strb	r3, [r7, #2]
 800d908:	4613      	mov	r3, r2
 800d90a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d90c:	2300      	movs	r3, #0
 800d90e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d910:	2300      	movs	r3, #0
 800d912:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d91a:	787c      	ldrb	r4, [r7, #1]
 800d91c:	78ba      	ldrb	r2, [r7, #2]
 800d91e:	78f9      	ldrb	r1, [r7, #3]
 800d920:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d924:	9303      	str	r3, [sp, #12]
 800d926:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d928:	9302      	str	r3, [sp, #8]
 800d92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92c:	9301      	str	r3, [sp, #4]
 800d92e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d932:	9300      	str	r3, [sp, #0]
 800d934:	4623      	mov	r3, r4
 800d936:	f7f6 fe8f 	bl	8004658 <HAL_HCD_HC_SubmitRequest>
 800d93a:	4603      	mov	r3, r0
 800d93c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d93e:	7bfb      	ldrb	r3, [r7, #15]
 800d940:	4618      	mov	r0, r3
 800d942:	f000 f86f 	bl	800da24 <USBH_Get_USB_Status>
 800d946:	4603      	mov	r3, r0
 800d948:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d94a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3714      	adds	r7, #20
 800d950:	46bd      	mov	sp, r7
 800d952:	bd90      	pop	{r4, r7, pc}

0800d954 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	460b      	mov	r3, r1
 800d95e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d966:	78fa      	ldrb	r2, [r7, #3]
 800d968:	4611      	mov	r1, r2
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7f7 f970 	bl	8004c50 <HAL_HCD_HC_GetURBState>
 800d970:	4603      	mov	r3, r0
}
 800d972:	4618      	mov	r0, r3
 800d974:	3708      	adds	r7, #8
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}

0800d97a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d97a:	b580      	push	{r7, lr}
 800d97c:	b082      	sub	sp, #8
 800d97e:	af00      	add	r7, sp, #0
 800d980:	6078      	str	r0, [r7, #4]
 800d982:	460b      	mov	r3, r1
 800d984:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d98c:	2b01      	cmp	r3, #1
 800d98e:	d103      	bne.n	800d998 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d990:	78fb      	ldrb	r3, [r7, #3]
 800d992:	4618      	mov	r0, r3
 800d994:	f000 f872 	bl	800da7c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d998:	20c8      	movs	r0, #200	@ 0xc8
 800d99a:	f7f4 ffa5 	bl	80028e8 <HAL_Delay>
  return USBH_OK;
 800d99e:	2300      	movs	r3, #0
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3708      	adds	r7, #8
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}

0800d9a8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
 800d9b0:	460b      	mov	r3, r1
 800d9b2:	70fb      	strb	r3, [r7, #3]
 800d9b4:	4613      	mov	r3, r2
 800d9b6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d9be:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d9c0:	78fa      	ldrb	r2, [r7, #3]
 800d9c2:	68f9      	ldr	r1, [r7, #12]
 800d9c4:	4613      	mov	r3, r2
 800d9c6:	011b      	lsls	r3, r3, #4
 800d9c8:	1a9b      	subs	r3, r3, r2
 800d9ca:	009b      	lsls	r3, r3, #2
 800d9cc:	440b      	add	r3, r1
 800d9ce:	3317      	adds	r3, #23
 800d9d0:	781b      	ldrb	r3, [r3, #0]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d00a      	beq.n	800d9ec <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d9d6:	78fa      	ldrb	r2, [r7, #3]
 800d9d8:	68f9      	ldr	r1, [r7, #12]
 800d9da:	4613      	mov	r3, r2
 800d9dc:	011b      	lsls	r3, r3, #4
 800d9de:	1a9b      	subs	r3, r3, r2
 800d9e0:	009b      	lsls	r3, r3, #2
 800d9e2:	440b      	add	r3, r1
 800d9e4:	333c      	adds	r3, #60	@ 0x3c
 800d9e6:	78ba      	ldrb	r2, [r7, #2]
 800d9e8:	701a      	strb	r2, [r3, #0]
 800d9ea:	e009      	b.n	800da00 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d9ec:	78fa      	ldrb	r2, [r7, #3]
 800d9ee:	68f9      	ldr	r1, [r7, #12]
 800d9f0:	4613      	mov	r3, r2
 800d9f2:	011b      	lsls	r3, r3, #4
 800d9f4:	1a9b      	subs	r3, r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	440b      	add	r3, r1
 800d9fa:	333d      	adds	r3, #61	@ 0x3d
 800d9fc:	78ba      	ldrb	r2, [r7, #2]
 800d9fe:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800da00:	2300      	movs	r3, #0
}
 800da02:	4618      	mov	r0, r3
 800da04:	3714      	adds	r7, #20
 800da06:	46bd      	mov	sp, r7
 800da08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0c:	4770      	bx	lr

0800da0e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800da0e:	b580      	push	{r7, lr}
 800da10:	b082      	sub	sp, #8
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f7f4 ff66 	bl	80028e8 <HAL_Delay>
}
 800da1c:	bf00      	nop
 800da1e:	3708      	adds	r7, #8
 800da20:	46bd      	mov	sp, r7
 800da22:	bd80      	pop	{r7, pc}

0800da24 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da24:	b480      	push	{r7}
 800da26:	b085      	sub	sp, #20
 800da28:	af00      	add	r7, sp, #0
 800da2a:	4603      	mov	r3, r0
 800da2c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da2e:	2300      	movs	r3, #0
 800da30:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800da32:	79fb      	ldrb	r3, [r7, #7]
 800da34:	2b03      	cmp	r3, #3
 800da36:	d817      	bhi.n	800da68 <USBH_Get_USB_Status+0x44>
 800da38:	a201      	add	r2, pc, #4	@ (adr r2, 800da40 <USBH_Get_USB_Status+0x1c>)
 800da3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da3e:	bf00      	nop
 800da40:	0800da51 	.word	0x0800da51
 800da44:	0800da57 	.word	0x0800da57
 800da48:	0800da5d 	.word	0x0800da5d
 800da4c:	0800da63 	.word	0x0800da63
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800da50:	2300      	movs	r3, #0
 800da52:	73fb      	strb	r3, [r7, #15]
    break;
 800da54:	e00b      	b.n	800da6e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800da56:	2302      	movs	r3, #2
 800da58:	73fb      	strb	r3, [r7, #15]
    break;
 800da5a:	e008      	b.n	800da6e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800da5c:	2301      	movs	r3, #1
 800da5e:	73fb      	strb	r3, [r7, #15]
    break;
 800da60:	e005      	b.n	800da6e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800da62:	2302      	movs	r3, #2
 800da64:	73fb      	strb	r3, [r7, #15]
    break;
 800da66:	e002      	b.n	800da6e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800da68:	2302      	movs	r3, #2
 800da6a:	73fb      	strb	r3, [r7, #15]
    break;
 800da6c:	bf00      	nop
  }
  return usb_status;
 800da6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da70:	4618      	mov	r0, r3
 800da72:	3714      	adds	r7, #20
 800da74:	46bd      	mov	sp, r7
 800da76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7a:	4770      	bx	lr

0800da7c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b084      	sub	sp, #16
 800da80:	af00      	add	r7, sp, #0
 800da82:	4603      	mov	r3, r0
 800da84:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800da86:	79fb      	ldrb	r3, [r7, #7]
 800da88:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800da8a:	79fb      	ldrb	r3, [r7, #7]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d102      	bne.n	800da96 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800da90:	2300      	movs	r3, #0
 800da92:	73fb      	strb	r3, [r7, #15]
 800da94:	e001      	b.n	800da9a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800da96:	2301      	movs	r3, #1
 800da98:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800da9a:	7bfb      	ldrb	r3, [r7, #15]
 800da9c:	461a      	mov	r2, r3
 800da9e:	2101      	movs	r1, #1
 800daa0:	4803      	ldr	r0, [pc, #12]	@ (800dab0 <MX_DriverVbusFS+0x34>)
 800daa2:	f7f6 fc65 	bl	8004370 <HAL_GPIO_WritePin>
}
 800daa6:	bf00      	nop
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
 800daae:	bf00      	nop
 800dab0:	40020800 	.word	0x40020800
 800dab4:	00000000 	.word	0x00000000

0800dab8 <capture_and_send_data>:
float Bil=0;
float BilResult=0.0;
//uint32_t BilResult =1;

void capture_and_send_data(void)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0

    for ( i = 0; i < NUM_WAVELENGTHS*2; i++)
 800dabe:	4b4a      	ldr	r3, [pc, #296]	@ (800dbe8 <capture_and_send_data+0x130>)
 800dac0:	2200      	movs	r2, #0
 800dac2:	601a      	str	r2, [r3, #0]
 800dac4:	e020      	b.n	800db08 <capture_and_send_data+0x50>
    {
        HAL_ADC_Start_DMA(&hadc3, &adc_value, 1);
 800dac6:	2201      	movs	r2, #1
 800dac8:	4948      	ldr	r1, [pc, #288]	@ (800dbec <capture_and_send_data+0x134>)
 800daca:	4849      	ldr	r0, [pc, #292]	@ (800dbf0 <capture_and_send_data+0x138>)
 800dacc:	f7f4 ff74 	bl	80029b8 <HAL_ADC_Start_DMA>
        //HAL_Delay(1);
        DWT_Delay(9);
 800dad0:	2009      	movs	r0, #9
 800dad2:	f001 fc77 	bl	800f3c4 <DWT_Delay>
        // Store the adc_value in spectral_data
        spectral_data[idx++] = adc_value;
 800dad6:	4b47      	ldr	r3, [pc, #284]	@ (800dbf4 <capture_and_send_data+0x13c>)
 800dad8:	881b      	ldrh	r3, [r3, #0]
 800dada:	1c5a      	adds	r2, r3, #1
 800dadc:	b291      	uxth	r1, r2
 800dade:	4a45      	ldr	r2, [pc, #276]	@ (800dbf4 <capture_and_send_data+0x13c>)
 800dae0:	8011      	strh	r1, [r2, #0]
 800dae2:	4619      	mov	r1, r3
 800dae4:	4b41      	ldr	r3, [pc, #260]	@ (800dbec <capture_and_send_data+0x134>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a43      	ldr	r2, [pc, #268]	@ (800dbf8 <capture_and_send_data+0x140>)
 800daea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (idx >= NUM_WAVELENGTHS*2) idx=0;
 800daee:	4b41      	ldr	r3, [pc, #260]	@ (800dbf4 <capture_and_send_data+0x13c>)
 800daf0:	881b      	ldrh	r3, [r3, #0]
 800daf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daf6:	d302      	bcc.n	800dafe <capture_and_send_data+0x46>
 800daf8:	4b3e      	ldr	r3, [pc, #248]	@ (800dbf4 <capture_and_send_data+0x13c>)
 800dafa:	2200      	movs	r2, #0
 800dafc:	801a      	strh	r2, [r3, #0]
    for ( i = 0; i < NUM_WAVELENGTHS*2; i++)
 800dafe:	4b3a      	ldr	r3, [pc, #232]	@ (800dbe8 <capture_and_send_data+0x130>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	3301      	adds	r3, #1
 800db04:	4a38      	ldr	r2, [pc, #224]	@ (800dbe8 <capture_and_send_data+0x130>)
 800db06:	6013      	str	r3, [r2, #0]
 800db08:	4b37      	ldr	r3, [pc, #220]	@ (800dbe8 <capture_and_send_data+0x130>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db10:	dbd9      	blt.n	800dac6 <capture_and_send_data+0xe>
			spectral_data_256[index2++] = curr_value;
			if (index2 >= Filtered_Spec_Len) index2=0;
		}
	}*/

	sum_filtered_data=0;
 800db12:	4b3a      	ldr	r3, [pc, #232]	@ (800dbfc <capture_and_send_data+0x144>)
 800db14:	2200      	movs	r2, #0
 800db16:	601a      	str	r2, [r3, #0]
	average_filtered_data=0;
 800db18:	4b39      	ldr	r3, [pc, #228]	@ (800dc00 <capture_and_send_data+0x148>)
 800db1a:	f04f 0200 	mov.w	r2, #0
 800db1e:	601a      	str	r2, [r3, #0]
	// Calculate the average of the filtered data
	for (int i = main_spec_start; i < main_spec_end; i++)
 800db20:	2363      	movs	r3, #99	@ 0x63
 800db22:	607b      	str	r3, [r7, #4]
 800db24:	e00b      	b.n	800db3e <capture_and_send_data+0x86>
	{   //45 main samples
		sum_filtered_data += spectral_data[i];
 800db26:	4a34      	ldr	r2, [pc, #208]	@ (800dbf8 <capture_and_send_data+0x140>)
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800db2e:	4b33      	ldr	r3, [pc, #204]	@ (800dbfc <capture_and_send_data+0x144>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4413      	add	r3, r2
 800db34:	4a31      	ldr	r2, [pc, #196]	@ (800dbfc <capture_and_send_data+0x144>)
 800db36:	6013      	str	r3, [r2, #0]
	for (int i = main_spec_start; i < main_spec_end; i++)
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	3301      	adds	r3, #1
 800db3c:	607b      	str	r3, [r7, #4]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2b90      	cmp	r3, #144	@ 0x90
 800db42:	ddf0      	ble.n	800db26 <capture_and_send_data+0x6e>
	}
	//if (index2 > 0)
	{
		average_filtered_data = (float)sum_filtered_data / (main_spec_end-main_spec_start);
 800db44:	4b2d      	ldr	r3, [pc, #180]	@ (800dbfc <capture_and_send_data+0x144>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	ee07 3a90 	vmov	s15, r3
 800db4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db50:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800dc04 <capture_and_send_data+0x14c>
 800db54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db58:	4b29      	ldr	r3, [pc, #164]	@ (800dc00 <capture_and_send_data+0x148>)
 800db5a:	edc3 7a00 	vstr	s15, [r3]
		 average_Reflectance = (float)sum_Reflectance / (main_spec_end-main_spec_start);
	}*/

	//BilResult[0] = average_Reflectance*3;
	//BilResult[0]=(1.7016*average_Reflectance*average_Reflectance)-(20.6755*average_Reflectance)+(66.9023);
	 BilResult = (average_filtered_data-478)/120;     //avgSpecAtBlank_Ref = 478   //CalFactor=56;//80
 800db5e:	4b28      	ldr	r3, [pc, #160]	@ (800dc00 <capture_and_send_data+0x148>)
 800db60:	edd3 7a00 	vldr	s15, [r3]
 800db64:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800dc08 <capture_and_send_data+0x150>
 800db68:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800db6c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800dc0c <capture_and_send_data+0x154>
 800db70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db74:	4b26      	ldr	r3, [pc, #152]	@ (800dc10 <capture_and_send_data+0x158>)
 800db76:	edc3 7a00 	vstr	s15, [r3]
	 if(BilResult<=0.1) {
 800db7a:	4b25      	ldr	r3, [pc, #148]	@ (800dc10 <capture_and_send_data+0x158>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4618      	mov	r0, r3
 800db80:	f7f2 fcf2 	bl	8000568 <__aeabi_f2d>
 800db84:	a316      	add	r3, pc, #88	@ (adr r3, 800dbe0 <capture_and_send_data+0x128>)
 800db86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8a:	f7f2 ffc1 	bl	8000b10 <__aeabi_dcmple>
 800db8e:	4603      	mov	r3, r0
 800db90:	2b00      	cmp	r3, #0
 800db92:	d01b      	beq.n	800dbcc <capture_and_send_data+0x114>
		 HAL_GPIO_WritePin(GPIOA, SPEC_LED_Pin, GPIO_PIN_RESET);
 800db94:	2200      	movs	r2, #0
 800db96:	2180      	movs	r1, #128	@ 0x80
 800db98:	481e      	ldr	r0, [pc, #120]	@ (800dc14 <capture_and_send_data+0x15c>)
 800db9a:	f7f6 fbe9 	bl	8004370 <HAL_GPIO_WritePin>
		 testDone = 0;
 800db9e:	4b1e      	ldr	r3, [pc, #120]	@ (800dc18 <capture_and_send_data+0x160>)
 800dba0:	2200      	movs	r2, #0
 800dba2:	701a      	strb	r2, [r3, #0]
		 BilResult=0;
 800dba4:	4b1a      	ldr	r3, [pc, #104]	@ (800dc10 <capture_and_send_data+0x158>)
 800dba6:	f04f 0200 	mov.w	r2, #0
 800dbaa:	601a      	str	r2, [r3, #0]
		 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_SET);   // ***** ERROR Buzzer ***//
 800dbac:	2201      	movs	r2, #1
 800dbae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800dbb2:	481a      	ldr	r0, [pc, #104]	@ (800dc1c <capture_and_send_data+0x164>)
 800dbb4:	f7f6 fbdc 	bl	8004370 <HAL_GPIO_WritePin>
		 HAL_Delay(200);
 800dbb8:	20c8      	movs	r0, #200	@ 0xc8
 800dbba:	f7f4 fe95 	bl	80028e8 <HAL_Delay>
		 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_RESET); // ***** ERROR Buzzer ***//
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800dbc4:	4815      	ldr	r0, [pc, #84]	@ (800dc1c <capture_and_send_data+0x164>)
 800dbc6:	f7f6 fbd3 	bl	8004370 <HAL_GPIO_WritePin>
      //len = sizeof(spectral_data[j]);

      HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(spectral_data[j]), HAL_MAX_DELAY);    //to ESP

    }*/
}
 800dbca:	e002      	b.n	800dbd2 <capture_and_send_data+0x11a>
	 testDone = 1;
 800dbcc:	4b12      	ldr	r3, [pc, #72]	@ (800dc18 <capture_and_send_data+0x160>)
 800dbce:	2201      	movs	r2, #1
 800dbd0:	701a      	strb	r2, [r3, #0]
}
 800dbd2:	bf00      	nop
 800dbd4:	3708      	adds	r7, #8
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	f3af 8000 	nop.w
 800dbe0:	9999999a 	.word	0x9999999a
 800dbe4:	3fb99999 	.word	0x3fb99999
 800dbe8:	20001aa4 	.word	0x20001aa4
 800dbec:	20001a9c 	.word	0x20001a9c
 800dbf0:	20000284 	.word	0x20000284
 800dbf4:	20001aa0 	.word	0x20001aa0
 800dbf8:	2000129c 	.word	0x2000129c
 800dbfc:	20001aa8 	.word	0x20001aa8
 800dc00:	20001aac 	.word	0x20001aac
 800dc04:	42380000 	.word	0x42380000
 800dc08:	43ef0000 	.word	0x43ef0000
 800dc0c:	42f00000 	.word	0x42f00000
 800dc10:	20001ab0 	.word	0x20001ab0
 800dc14:	40020000 	.word	0x40020000
 800dc18:	20001aa2 	.word	0x20001aa2
 800dc1c:	40021000 	.word	0x40021000

0800dc20 <FindLastBilResultIndex>:

// Internal variables
static uint32_t flash_index = 0;  // Index for the circular buffer

// Function to find the last valid BIL reading index across multiple sectors
void FindLastBilResultIndex(void) {
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b084      	sub	sp, #16
 800dc24:	af00      	add	r7, sp, #0
	flash_index = 0;
 800dc26:	4b15      	ldr	r3, [pc, #84]	@ (800dc7c <FindLastBilResultIndex+0x5c>)
 800dc28:	2200      	movs	r2, #0
 800dc2a:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < MAX_BIL_READINGS; i++) {
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	60fb      	str	r3, [r7, #12]
 800dc30:	e014      	b.n	800dc5c <FindLastBilResultIndex+0x3c>
        uint32_t sectorBaseAddress = GetSectorAddress(i + FLASH_START_SECTOR);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	3305      	adds	r3, #5
 800dc36:	4618      	mov	r0, r3
 800dc38:	f000 f88c 	bl	800dd54 <GetSectorAddress>
 800dc3c:	60b8      	str	r0, [r7, #8]
        FlashEntry* entry = (FlashEntry*)sectorBaseAddress;
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	607b      	str	r3, [r7, #4]

        if (entry->magic != MAGIC_NUMBER) {
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	f1b3 3fa5 	cmp.w	r3, #2779096485	@ 0xa5a5a5a5
 800dc4a:	d10b      	bne.n	800dc64 <FindLastBilResultIndex+0x44>
            break;
        }

        flash_index++;
 800dc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800dc7c <FindLastBilResultIndex+0x5c>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	3301      	adds	r3, #1
 800dc52:	4a0a      	ldr	r2, [pc, #40]	@ (800dc7c <FindLastBilResultIndex+0x5c>)
 800dc54:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < MAX_BIL_READINGS; i++) {
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	3301      	adds	r3, #1
 800dc5a:	60fb      	str	r3, [r7, #12]
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	2b06      	cmp	r3, #6
 800dc60:	dde7      	ble.n	800dc32 <FindLastBilResultIndex+0x12>
 800dc62:	e000      	b.n	800dc66 <FindLastBilResultIndex+0x46>
            break;
 800dc64:	bf00      	nop
    }

    if (flash_index >= MAX_BIL_READINGS) {
 800dc66:	4b05      	ldr	r3, [pc, #20]	@ (800dc7c <FindLastBilResultIndex+0x5c>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	2b06      	cmp	r3, #6
 800dc6c:	d902      	bls.n	800dc74 <FindLastBilResultIndex+0x54>
    	flash_index = 0;  // Circular buffer wrap-around
 800dc6e:	4b03      	ldr	r3, [pc, #12]	@ (800dc7c <FindLastBilResultIndex+0x5c>)
 800dc70:	2200      	movs	r2, #0
 800dc72:	601a      	str	r2, [r3, #0]
    }
}
 800dc74:	bf00      	nop
 800dc76:	3710      	adds	r7, #16
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}
 800dc7c:	20001ab4 	.word	0x20001ab4

0800dc80 <SaveBilResultToFlash>:

// Function to save BIL result to flash at the next sector
void SaveBilResultToFlash(void) {
 800dc80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800dc84:	b084      	sub	sp, #16
 800dc86:	af00      	add	r7, sp, #0
    uint32_t sector = FLASH_START_SECTOR + flash_index;
 800dc88:	4b20      	ldr	r3, [pc, #128]	@ (800dd0c <SaveBilResultToFlash+0x8c>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	3305      	adds	r3, #5
 800dc8e:	60fb      	str	r3, [r7, #12]

    // Erase the current sector before writing
    EraseFlashSector(sector);
 800dc90:	68f8      	ldr	r0, [r7, #12]
 800dc92:	f000 f841 	bl	800dd18 <EraseFlashSector>

    FlashEntry entry;
    entry.magic = MAGIC_NUMBER;
 800dc96:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800dc9a:	603b      	str	r3, [r7, #0]
    entry.bilValue = BilResult;
 800dc9c:	4b1c      	ldr	r3, [pc, #112]	@ (800dd10 <SaveBilResultToFlash+0x90>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	607b      	str	r3, [r7, #4]

    uint32_t sectorBaseAddress = GetSectorAddress(sector);
 800dca2:	68f8      	ldr	r0, [r7, #12]
 800dca4:	f000 f856 	bl	800dd54 <GetSectorAddress>
 800dca8:	60b8      	str	r0, [r7, #8]

    // Write the new BIL result to the current sector
    HAL_FLASH_Unlock();
 800dcaa:	f7f5 ff29 	bl	8003b00 <HAL_FLASH_Unlock>

    // Write the magic number and float value as 32-bit words
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, sectorBaseAddress, entry.magic);
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	4698      	mov	r8, r3
 800dcb4:	4691      	mov	r9, r2
 800dcb6:	4642      	mov	r2, r8
 800dcb8:	464b      	mov	r3, r9
 800dcba:	68b9      	ldr	r1, [r7, #8]
 800dcbc:	2002      	movs	r0, #2
 800dcbe:	f7f5 fecb 	bl	8003a58 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, sectorBaseAddress + 4, *(uint32_t*)&entry.bilValue);
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	1d19      	adds	r1, r3, #4
 800dcc6:	463b      	mov	r3, r7
 800dcc8:	3304      	adds	r3, #4
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	2200      	movs	r2, #0
 800dcce:	461c      	mov	r4, r3
 800dcd0:	4615      	mov	r5, r2
 800dcd2:	4622      	mov	r2, r4
 800dcd4:	462b      	mov	r3, r5
 800dcd6:	2002      	movs	r0, #2
 800dcd8:	f7f5 febe 	bl	8003a58 <HAL_FLASH_Program>

    HAL_FLASH_Lock();
 800dcdc:	f7f5 ff32 	bl	8003b44 <HAL_FLASH_Lock>

    // Update index for the next write
    flash_index = (flash_index + 1) % MAX_BIL_READINGS;
 800dce0:	4b0a      	ldr	r3, [pc, #40]	@ (800dd0c <SaveBilResultToFlash+0x8c>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	1c59      	adds	r1, r3, #1
 800dce6:	4b0b      	ldr	r3, [pc, #44]	@ (800dd14 <SaveBilResultToFlash+0x94>)
 800dce8:	fba3 2301 	umull	r2, r3, r3, r1
 800dcec:	1aca      	subs	r2, r1, r3
 800dcee:	0852      	lsrs	r2, r2, #1
 800dcf0:	4413      	add	r3, r2
 800dcf2:	089a      	lsrs	r2, r3, #2
 800dcf4:	4613      	mov	r3, r2
 800dcf6:	00db      	lsls	r3, r3, #3
 800dcf8:	1a9b      	subs	r3, r3, r2
 800dcfa:	1aca      	subs	r2, r1, r3
 800dcfc:	4b03      	ldr	r3, [pc, #12]	@ (800dd0c <SaveBilResultToFlash+0x8c>)
 800dcfe:	601a      	str	r2, [r3, #0]
}
 800dd00:	bf00      	nop
 800dd02:	3710      	adds	r7, #16
 800dd04:	46bd      	mov	sp, r7
 800dd06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800dd0a:	bf00      	nop
 800dd0c:	20001ab4 	.word	0x20001ab4
 800dd10:	20001ab0 	.word	0x20001ab0
 800dd14:	24924925 	.word	0x24924925

0800dd18 <EraseFlashSector>:
        readings[i] = entry->bilValue;
    }
}

// Function to erase a specific flash sector
void EraseFlashSector(uint32_t sector) {
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b088      	sub	sp, #32
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 800dd20:	f7f5 feee 	bl	8003b00 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef eraseInitStruct;
    uint32_t SectorError = 0;
 800dd24:	2300      	movs	r3, #0
 800dd26:	60bb      	str	r3, [r7, #8]

    eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	60fb      	str	r3, [r7, #12]
    eraseInitStruct.Sector = sector;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	617b      	str	r3, [r7, #20]
    eraseInitStruct.NbSectors = 1;
 800dd30:	2301      	movs	r3, #1
 800dd32:	61bb      	str	r3, [r7, #24]
    eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800dd34:	2302      	movs	r3, #2
 800dd36:	61fb      	str	r3, [r7, #28]

    if (HAL_FLASHEx_Erase(&eraseInitStruct, &SectorError) != HAL_OK) {
 800dd38:	f107 0208 	add.w	r2, r7, #8
 800dd3c:	f107 030c 	add.w	r3, r7, #12
 800dd40:	4611      	mov	r1, r2
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7f6 f83e 	bl	8003dc4 <HAL_FLASHEx_Erase>
        // Handle error
    }

    HAL_FLASH_Lock();
 800dd48:	f7f5 fefc 	bl	8003b44 <HAL_FLASH_Lock>
}
 800dd4c:	bf00      	nop
 800dd4e:	3720      	adds	r7, #32
 800dd50:	46bd      	mov	sp, r7
 800dd52:	bd80      	pop	{r7, pc}

0800dd54 <GetSectorAddress>:

// Function to get the base address of a given sector
uint32_t GetSectorAddress(uint32_t sector) {
 800dd54:	b480      	push	{r7}
 800dd56:	b083      	sub	sp, #12
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
    switch (sector) {
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	3b05      	subs	r3, #5
 800dd60:	2b06      	cmp	r3, #6
 800dd62:	d81f      	bhi.n	800dda4 <GetSectorAddress+0x50>
 800dd64:	a201      	add	r2, pc, #4	@ (adr r2, 800dd6c <GetSectorAddress+0x18>)
 800dd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd6a:	bf00      	nop
 800dd6c:	0800dd89 	.word	0x0800dd89
 800dd70:	0800dd8d 	.word	0x0800dd8d
 800dd74:	0800dd91 	.word	0x0800dd91
 800dd78:	0800dd95 	.word	0x0800dd95
 800dd7c:	0800dd99 	.word	0x0800dd99
 800dd80:	0800dd9d 	.word	0x0800dd9d
 800dd84:	0800dda1 	.word	0x0800dda1
		//case FLASH_SECTOR_1: return 0x08004001;  // Sector 1 (16 KB)
		//case FLASH_SECTOR_2: return 0x08008001;  // Sector 2 (16 KB)
		//case FLASH_SECTOR_3: return 0x0800C000;  // Sector 3 (16 KB)
		//case FLASH_SECTOR_4: return 0x08010000;  // Sector 4 (64 KB)
	    case FLASH_SECTOR_5: return 0x08020000;  // Sector 5 (128 KB)
 800dd88:	4b09      	ldr	r3, [pc, #36]	@ (800ddb0 <GetSectorAddress+0x5c>)
 800dd8a:	e00b      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_6: return 0x08040000;  // Sector 6 (128 KB)
 800dd8c:	4b09      	ldr	r3, [pc, #36]	@ (800ddb4 <GetSectorAddress+0x60>)
 800dd8e:	e009      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_7: return 0x08060000;  // Sector 6 (128 KB)
 800dd90:	4b09      	ldr	r3, [pc, #36]	@ (800ddb8 <GetSectorAddress+0x64>)
 800dd92:	e007      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_8: return 0x08080000;  // Sector 6 (128 KB)
 800dd94:	4b09      	ldr	r3, [pc, #36]	@ (800ddbc <GetSectorAddress+0x68>)
 800dd96:	e005      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_9: return 0x080A0000;  // Sector 6 (128 KB)
 800dd98:	4b09      	ldr	r3, [pc, #36]	@ (800ddc0 <GetSectorAddress+0x6c>)
 800dd9a:	e003      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_10: return 0x080C0000;  // Sector 6 (128 KB)
 800dd9c:	4b09      	ldr	r3, [pc, #36]	@ (800ddc4 <GetSectorAddress+0x70>)
 800dd9e:	e001      	b.n	800dda4 <GetSectorAddress+0x50>
		case FLASH_SECTOR_11: return 0x080E0000;  // Sector 6 (128 KB)
 800dda0:	4b09      	ldr	r3, [pc, #36]	@ (800ddc8 <GetSectorAddress+0x74>)
 800dda2:	e7ff      	b.n	800dda4 <GetSectorAddress+0x50>
		// Add more sectors based on your memory layout
		//default: return 0xFFFFFFFF;  // Invalid sector
    }
}
 800dda4:	4618      	mov	r0, r3
 800dda6:	370c      	adds	r7, #12
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr
 800ddb0:	08020000 	.word	0x08020000
 800ddb4:	08040000 	.word	0x08040000
 800ddb8:	08060000 	.word	0x08060000
 800ddbc:	08080000 	.word	0x08080000
 800ddc0:	080a0000 	.word	0x080a0000
 800ddc4:	080c0000 	.word	0x080c0000
 800ddc8:	080e0000 	.word	0x080e0000

0800ddcc <LCD>:
uint8_t filterIndex = 0;       			 // Current index in the filter array
float filteredVoltage = 0.0;    		 // Filtered voltage value
int displayPercFlag = 0;

void LCD(void)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	af00      	add	r7, sp, #0
	LCD_DisplayMenu();
 800ddd0:	f000 f804 	bl	800dddc <LCD_DisplayMenu>
    LCD_HandleButtonPress();
 800ddd4:	f000 fa46 	bl	800e264 <LCD_HandleButtonPress>
}
 800ddd8:	bf00      	nop
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <LCD_DisplayMenu>:


// Function to display the current menu
void LCD_DisplayMenu(void) {
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b092      	sub	sp, #72	@ 0x48
 800dde0:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 800dde2:	2000      	movs	r0, #0
 800dde4:	f7f3 fdde 	bl	80019a4 <ssd1306_Fill>
    HAL_GPIO_WritePin(GPIOE, READY_LED_Pin, GPIO_PIN_RESET); // Turn off Indication LED
 800dde8:	2200      	movs	r2, #0
 800ddea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ddee:	4884      	ldr	r0, [pc, #528]	@ (800e000 <LCD_DisplayMenu+0x224>)
 800ddf0:	f7f6 fabe 	bl	8004370 <HAL_GPIO_WritePin>
    DisplayPercentage();
 800ddf4:	f000 fef2 	bl	800ebdc <DisplayPercentage>
    RTC_DisplayTime();
 800ddf8:	f001 f9a0 	bl	800f13c <RTC_DisplayTime>
    TimeSetDone=0;
 800ddfc:	4b81      	ldr	r3, [pc, #516]	@ (800e004 <LCD_DisplayMenu+0x228>)
 800ddfe:	2200      	movs	r2, #0
 800de00:	601a      	str	r2, [r3, #0]

    switch (currentMenu)
 800de02:	4b81      	ldr	r3, [pc, #516]	@ (800e008 <LCD_DisplayMenu+0x22c>)
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	2b03      	cmp	r3, #3
 800de08:	f200 81fc 	bhi.w	800e204 <LCD_DisplayMenu+0x428>
 800de0c:	a201      	add	r2, pc, #4	@ (adr r2, 800de14 <LCD_DisplayMenu+0x38>)
 800de0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de12:	bf00      	nop
 800de14:	0800de25 	.word	0x0800de25
 800de18:	0800df2f 	.word	0x0800df2f
 800de1c:	0800e049 	.word	0x0800e049
 800de20:	0800e0e9 	.word	0x0800e0e9
    {
        case MENU_SET_AVG:
        	//ssd1306_FillRectangle(126, 0, 128, 128, Black);
        	DisplayPercentage();
 800de24:	f000 feda 	bl	800ebdc <DisplayPercentage>
        	RTC_DisplayTime();
 800de28:	f001 f988 	bl	800f13c <RTC_DisplayTime>
        	testDone=0;                       // Do not read any result here
 800de2c:	4b77      	ldr	r3, [pc, #476]	@ (800e00c <LCD_DisplayMenu+0x230>)
 800de2e:	2200      	movs	r2, #0
 800de30:	701a      	strb	r2, [r3, #0]
        	StartTestMenuFlag = 2;            // Not in StartMenu ==> Don't init Spectrometer
 800de32:	4b77      	ldr	r3, [pc, #476]	@ (800e010 <LCD_DisplayMenu+0x234>)
 800de34:	2202      	movs	r2, #2
 800de36:	601a      	str	r2, [r3, #0]

        	if (currentCursor == CURSOR_ON_MENU) {
 800de38:	4b76      	ldr	r3, [pc, #472]	@ (800e014 <LCD_DisplayMenu+0x238>)
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d121      	bne.n	800de84 <LCD_DisplayMenu+0xa8>
				ssd1306_FillRectangle(menu_line_X-5, menu_line_Y-5, 90, 35, White);
 800de40:	4b75      	ldr	r3, [pc, #468]	@ (800e018 <LCD_DisplayMenu+0x23c>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	b2db      	uxtb	r3, r3
 800de46:	3b05      	subs	r3, #5
 800de48:	b2d8      	uxtb	r0, r3
 800de4a:	4b74      	ldr	r3, [pc, #464]	@ (800e01c <LCD_DisplayMenu+0x240>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	3b05      	subs	r3, #5
 800de52:	b2d9      	uxtb	r1, r3
 800de54:	2301      	movs	r3, #1
 800de56:	9300      	str	r3, [sp, #0]
 800de58:	2323      	movs	r3, #35	@ 0x23
 800de5a:	225a      	movs	r2, #90	@ 0x5a
 800de5c:	f7f3 ff04 	bl	8001c68 <ssd1306_FillRectangle>
				ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800de60:	4b6d      	ldr	r3, [pc, #436]	@ (800e018 <LCD_DisplayMenu+0x23c>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	b2db      	uxtb	r3, r3
 800de66:	4a6d      	ldr	r2, [pc, #436]	@ (800e01c <LCD_DisplayMenu+0x240>)
 800de68:	6812      	ldr	r2, [r2, #0]
 800de6a:	b2d2      	uxtb	r2, r2
 800de6c:	4611      	mov	r1, r2
 800de6e:	4618      	mov	r0, r3
 800de70:	f7f3 fee2 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("Set AVG", Font_7x10, Black);
 800de74:	4b6a      	ldr	r3, [pc, #424]	@ (800e020 <LCD_DisplayMenu+0x244>)
 800de76:	2200      	movs	r2, #0
 800de78:	9200      	str	r2, [sp, #0]
 800de7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de7c:	4869      	ldr	r0, [pc, #420]	@ (800e024 <LCD_DisplayMenu+0x248>)
 800de7e:	f7f3 feb5 	bl	8001bec <ssd1306_WriteString>
 800de82:	e010      	b.n	800dea6 <LCD_DisplayMenu+0xca>
        	}else{
				ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800de84:	4b64      	ldr	r3, [pc, #400]	@ (800e018 <LCD_DisplayMenu+0x23c>)
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	b2db      	uxtb	r3, r3
 800de8a:	4a64      	ldr	r2, [pc, #400]	@ (800e01c <LCD_DisplayMenu+0x240>)
 800de8c:	6812      	ldr	r2, [r2, #0]
 800de8e:	b2d2      	uxtb	r2, r2
 800de90:	4611      	mov	r1, r2
 800de92:	4618      	mov	r0, r3
 800de94:	f7f3 fed0 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("Set AVG", Font_7x10, White);
 800de98:	4b61      	ldr	r3, [pc, #388]	@ (800e020 <LCD_DisplayMenu+0x244>)
 800de9a:	2201      	movs	r2, #1
 800de9c:	9200      	str	r2, [sp, #0]
 800de9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dea0:	4860      	ldr	r0, [pc, #384]	@ (800e024 <LCD_DisplayMenu+0x248>)
 800dea2:	f7f3 fea3 	bl	8001bec <ssd1306_WriteString>
        	}


            if (currentCursor == CURSOR_ON_VALUE) {
 800dea6:	4b5b      	ldr	r3, [pc, #364]	@ (800e014 <LCD_DisplayMenu+0x238>)
 800dea8:	781b      	ldrb	r3, [r3, #0]
 800deaa:	2b01      	cmp	r3, #1
 800deac:	d126      	bne.n	800defc <LCD_DisplayMenu+0x120>
            	ssd1306_FillRectangle(set_line_X, set_line_Y, 72, 52, White);
 800deae:	4b5e      	ldr	r3, [pc, #376]	@ (800e028 <LCD_DisplayMenu+0x24c>)
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	b2d8      	uxtb	r0, r3
 800deb4:	4b5d      	ldr	r3, [pc, #372]	@ (800e02c <LCD_DisplayMenu+0x250>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	b2d9      	uxtb	r1, r3
 800deba:	2301      	movs	r3, #1
 800debc:	9300      	str	r3, [sp, #0]
 800debe:	2334      	movs	r3, #52	@ 0x34
 800dec0:	2248      	movs	r2, #72	@ 0x48
 800dec2:	f7f3 fed1 	bl	8001c68 <ssd1306_FillRectangle>
            	ssd1306_SetCursor(set_line_X , set_line_Y);
 800dec6:	4b58      	ldr	r3, [pc, #352]	@ (800e028 <LCD_DisplayMenu+0x24c>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	b2db      	uxtb	r3, r3
 800decc:	4a57      	ldr	r2, [pc, #348]	@ (800e02c <LCD_DisplayMenu+0x250>)
 800dece:	6812      	ldr	r2, [r2, #0]
 800ded0:	b2d2      	uxtb	r2, r2
 800ded2:	4611      	mov	r1, r2
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7f3 feaf 	bl	8001c38 <ssd1306_SetCursor>
            	 char avgStr[10];
				 snprintf(avgStr, sizeof(avgStr), "-%d-", avgValue);
 800deda:	4b55      	ldr	r3, [pc, #340]	@ (800e030 <LCD_DisplayMenu+0x254>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	f107 000c 	add.w	r0, r7, #12
 800dee2:	4a54      	ldr	r2, [pc, #336]	@ (800e034 <LCD_DisplayMenu+0x258>)
 800dee4:	210a      	movs	r1, #10
 800dee6:	f002 f9b5 	bl	8010254 <sniprintf>
				 ssd1306_WriteString(avgStr, Font_11x18, Black);
 800deea:	4b53      	ldr	r3, [pc, #332]	@ (800e038 <LCD_DisplayMenu+0x25c>)
 800deec:	f107 000c 	add.w	r0, r7, #12
 800def0:	2200      	movs	r2, #0
 800def2:	9200      	str	r2, [sp, #0]
 800def4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800def6:	f7f3 fe79 	bl	8001bec <ssd1306_WriteString>
            	char avgStr[10];
				snprintf(avgStr, sizeof(avgStr), "-%d-", avgValue);
				ssd1306_WriteString(avgStr, Font_11x18, White);
            }

            break;
 800defa:	e183      	b.n	800e204 <LCD_DisplayMenu+0x428>
            	ssd1306_SetCursor(set_line_X , set_line_Y);
 800defc:	4b4a      	ldr	r3, [pc, #296]	@ (800e028 <LCD_DisplayMenu+0x24c>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	b2db      	uxtb	r3, r3
 800df02:	4a4a      	ldr	r2, [pc, #296]	@ (800e02c <LCD_DisplayMenu+0x250>)
 800df04:	6812      	ldr	r2, [r2, #0]
 800df06:	b2d2      	uxtb	r2, r2
 800df08:	4611      	mov	r1, r2
 800df0a:	4618      	mov	r0, r3
 800df0c:	f7f3 fe94 	bl	8001c38 <ssd1306_SetCursor>
				snprintf(avgStr, sizeof(avgStr), "-%d-", avgValue);
 800df10:	4b47      	ldr	r3, [pc, #284]	@ (800e030 <LCD_DisplayMenu+0x254>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4638      	mov	r0, r7
 800df16:	4a47      	ldr	r2, [pc, #284]	@ (800e034 <LCD_DisplayMenu+0x258>)
 800df18:	210a      	movs	r1, #10
 800df1a:	f002 f99b 	bl	8010254 <sniprintf>
				ssd1306_WriteString(avgStr, Font_11x18, White);
 800df1e:	4b46      	ldr	r3, [pc, #280]	@ (800e038 <LCD_DisplayMenu+0x25c>)
 800df20:	4638      	mov	r0, r7
 800df22:	2201      	movs	r2, #1
 800df24:	9200      	str	r2, [sp, #0]
 800df26:	cb0e      	ldmia	r3, {r1, r2, r3}
 800df28:	f7f3 fe60 	bl	8001bec <ssd1306_WriteString>
            break;
 800df2c:	e16a      	b.n	800e204 <LCD_DisplayMenu+0x428>

        case MENU_START_TEST:
        	DisplayPercentage();
 800df2e:	f000 fe55 	bl	800ebdc <DisplayPercentage>
        	RTC_DisplayTime();
 800df32:	f001 f903 	bl	800f13c <RTC_DisplayTime>
        	StartTestMenuFlag = 1;						//  in StartMenu
 800df36:	4b36      	ldr	r3, [pc, #216]	@ (800e010 <LCD_DisplayMenu+0x234>)
 800df38:	2201      	movs	r2, #1
 800df3a:	601a      	str	r2, [r3, #0]

            if (currentCursor == CURSOR_ON_MENU){
 800df3c:	4b35      	ldr	r3, [pc, #212]	@ (800e014 <LCD_DisplayMenu+0x238>)
 800df3e:	781b      	ldrb	r3, [r3, #0]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d120      	bne.n	800df86 <LCD_DisplayMenu+0x1aa>
            	ssd1306_FillRectangle(menu_line_X-5, menu_line_Y-5, 100, 35, White);
 800df44:	4b34      	ldr	r3, [pc, #208]	@ (800e018 <LCD_DisplayMenu+0x23c>)
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	3b05      	subs	r3, #5
 800df4c:	b2d8      	uxtb	r0, r3
 800df4e:	4b33      	ldr	r3, [pc, #204]	@ (800e01c <LCD_DisplayMenu+0x240>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	b2db      	uxtb	r3, r3
 800df54:	3b05      	subs	r3, #5
 800df56:	b2d9      	uxtb	r1, r3
 800df58:	2301      	movs	r3, #1
 800df5a:	9300      	str	r3, [sp, #0]
 800df5c:	2323      	movs	r3, #35	@ 0x23
 800df5e:	2264      	movs	r2, #100	@ 0x64
 800df60:	f7f3 fe82 	bl	8001c68 <ssd1306_FillRectangle>
            	ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800df64:	4b2c      	ldr	r3, [pc, #176]	@ (800e018 <LCD_DisplayMenu+0x23c>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	b2db      	uxtb	r3, r3
 800df6a:	4a2c      	ldr	r2, [pc, #176]	@ (800e01c <LCD_DisplayMenu+0x240>)
 800df6c:	6812      	ldr	r2, [r2, #0]
 800df6e:	b2d2      	uxtb	r2, r2
 800df70:	4611      	mov	r1, r2
 800df72:	4618      	mov	r0, r3
 800df74:	f7f3 fe60 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("StartTest", Font_7x10, Black);
 800df78:	4b29      	ldr	r3, [pc, #164]	@ (800e020 <LCD_DisplayMenu+0x244>)
 800df7a:	2200      	movs	r2, #0
 800df7c:	9200      	str	r2, [sp, #0]
 800df7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800df80:	482e      	ldr	r0, [pc, #184]	@ (800e03c <LCD_DisplayMenu+0x260>)
 800df82:	f7f3 fe33 	bl	8001bec <ssd1306_WriteString>
			}

            ssd1306_SetCursor(set_line_X - 10, set_line_Y);
 800df86:	4b28      	ldr	r3, [pc, #160]	@ (800e028 <LCD_DisplayMenu+0x24c>)
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	b2db      	uxtb	r3, r3
 800df8c:	3b0a      	subs	r3, #10
 800df8e:	b2db      	uxtb	r3, r3
 800df90:	4a26      	ldr	r2, [pc, #152]	@ (800e02c <LCD_DisplayMenu+0x250>)
 800df92:	6812      	ldr	r2, [r2, #0]
 800df94:	b2d2      	uxtb	r2, r2
 800df96:	4611      	mov	r1, r2
 800df98:	4618      	mov	r0, r3
 800df9a:	f7f3 fe4d 	bl	8001c38 <ssd1306_SetCursor>
            char testStr[20];
            snprintf(testStr, sizeof(testStr), "%d of %d", currentTest, avgValue);
 800df9e:	4b28      	ldr	r3, [pc, #160]	@ (800e040 <LCD_DisplayMenu+0x264>)
 800dfa0:	681a      	ldr	r2, [r3, #0]
 800dfa2:	4b23      	ldr	r3, [pc, #140]	@ (800e030 <LCD_DisplayMenu+0x254>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 800dfaa:	9300      	str	r3, [sp, #0]
 800dfac:	4613      	mov	r3, r2
 800dfae:	4a25      	ldr	r2, [pc, #148]	@ (800e044 <LCD_DisplayMenu+0x268>)
 800dfb0:	2114      	movs	r1, #20
 800dfb2:	f002 f94f 	bl	8010254 <sniprintf>
            ssd1306_WriteString(testStr, Font_11x18, White);
 800dfb6:	4b20      	ldr	r3, [pc, #128]	@ (800e038 <LCD_DisplayMenu+0x25c>)
 800dfb8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 800dfbc:	2201      	movs	r2, #1
 800dfbe:	9200      	str	r2, [sp, #0]
 800dfc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dfc2:	f7f3 fe13 	bl	8001bec <ssd1306_WriteString>

            DoesTestComplete();            			    // if test btn pressed ==> ++currentTest
 800dfc6:	f000 ff79 	bl	800eebc <DoesTestComplete>

            if (currentTest > avgValue){
 800dfca:	4b1d      	ldr	r3, [pc, #116]	@ (800e040 <LCD_DisplayMenu+0x264>)
 800dfcc:	681a      	ldr	r2, [r3, #0]
 800dfce:	4b18      	ldr	r3, [pc, #96]	@ (800e030 <LCD_DisplayMenu+0x254>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	dd0c      	ble.n	800dff0 <LCD_DisplayMenu+0x214>
            	currentTest = 1;
 800dfd6:	4b1a      	ldr	r3, [pc, #104]	@ (800e040 <LCD_DisplayMenu+0x264>)
 800dfd8:	2201      	movs	r2, #1
 800dfda:	601a      	str	r2, [r3, #0]
            	//*********Bil_AVG and FlashWrite***********//
            	MeasureAverage(); //HAL_Delay(10);
 800dfdc:	f000 fee6 	bl	800edac <MeasureAverage>
            	SaveBilResultToFlash();
 800dfe0:	f7ff fe4e 	bl	800dc80 <SaveBilResultToFlash>
            	//***********************//
                currentMenu = MENU_SHOW_RESULT;
 800dfe4:	4b08      	ldr	r3, [pc, #32]	@ (800e008 <LCD_DisplayMenu+0x22c>)
 800dfe6:	2202      	movs	r2, #2
 800dfe8:	701a      	strb	r2, [r3, #0]
                LCD_DisplayMenu();
 800dfea:	f7ff fef7 	bl	800dddc <LCD_DisplayMenu>
            } else {
                // Turn on the indication LED (READY)
                HAL_GPIO_WritePin(GPIOE, READY_LED_Pin, GPIO_PIN_SET); 			// IND LED
            }
            break;
 800dfee:	e109      	b.n	800e204 <LCD_DisplayMenu+0x428>
                HAL_GPIO_WritePin(GPIOE, READY_LED_Pin, GPIO_PIN_SET); 			// IND LED
 800dff0:	2201      	movs	r2, #1
 800dff2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800dff6:	4802      	ldr	r0, [pc, #8]	@ (800e000 <LCD_DisplayMenu+0x224>)
 800dff8:	f7f6 f9ba 	bl	8004370 <HAL_GPIO_WritePin>
            break;
 800dffc:	e102      	b.n	800e204 <LCD_DisplayMenu+0x428>
 800dffe:	bf00      	nop
 800e000:	40021000 	.word	0x40021000
 800e004:	20001af8 	.word	0x20001af8
 800e008:	20001ab8 	.word	0x20001ab8
 800e00c:	20001aa2 	.word	0x20001aa2
 800e010:	20001af4 	.word	0x20001af4
 800e014:	20001ab9 	.word	0x20001ab9
 800e018:	2000003c 	.word	0x2000003c
 800e01c:	20000040 	.word	0x20000040
 800e020:	08013f1c 	.word	0x08013f1c
 800e024:	0801239c 	.word	0x0801239c
 800e028:	20000044 	.word	0x20000044
 800e02c:	20000048 	.word	0x20000048
 800e030:	2000002c 	.word	0x2000002c
 800e034:	080123a4 	.word	0x080123a4
 800e038:	08013f28 	.word	0x08013f28
 800e03c:	080123ac 	.word	0x080123ac
 800e040:	20000030 	.word	0x20000030
 800e044:	080123b8 	.word	0x080123b8

        case MENU_SHOW_RESULT:
        	DisplayPercentage();
 800e048:	f000 fdc8 	bl	800ebdc <DisplayPercentage>
        	RTC_DisplayTime();
 800e04c:	f001 f876 	bl	800f13c <RTC_DisplayTime>
        	StartTestMenuFlag = 2;						// Not in StartMenu ==> Don't init Spectrometer
 800e050:	4b6f      	ldr	r3, [pc, #444]	@ (800e210 <LCD_DisplayMenu+0x434>)
 800e052:	2202      	movs	r2, #2
 800e054:	601a      	str	r2, [r3, #0]

            if (currentCursor == CURSOR_ON_MENU){
 800e056:	4b6f      	ldr	r3, [pc, #444]	@ (800e214 <LCD_DisplayMenu+0x438>)
 800e058:	781b      	ldrb	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d120      	bne.n	800e0a0 <LCD_DisplayMenu+0x2c4>
				ssd1306_FillRectangle(menu_line_X-5, menu_line_Y-5, 90, 35, White);
 800e05e:	4b6e      	ldr	r3, [pc, #440]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	b2db      	uxtb	r3, r3
 800e064:	3b05      	subs	r3, #5
 800e066:	b2d8      	uxtb	r0, r3
 800e068:	4b6c      	ldr	r3, [pc, #432]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	b2db      	uxtb	r3, r3
 800e06e:	3b05      	subs	r3, #5
 800e070:	b2d9      	uxtb	r1, r3
 800e072:	2301      	movs	r3, #1
 800e074:	9300      	str	r3, [sp, #0]
 800e076:	2323      	movs	r3, #35	@ 0x23
 800e078:	225a      	movs	r2, #90	@ 0x5a
 800e07a:	f7f3 fdf5 	bl	8001c68 <ssd1306_FillRectangle>
				ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800e07e:	4b66      	ldr	r3, [pc, #408]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	b2db      	uxtb	r3, r3
 800e084:	4a65      	ldr	r2, [pc, #404]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e086:	6812      	ldr	r2, [r2, #0]
 800e088:	b2d2      	uxtb	r2, r2
 800e08a:	4611      	mov	r1, r2
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7f3 fdd3 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString(" Result", Font_7x10, Black);
 800e092:	4b63      	ldr	r3, [pc, #396]	@ (800e220 <LCD_DisplayMenu+0x444>)
 800e094:	2200      	movs	r2, #0
 800e096:	9200      	str	r2, [sp, #0]
 800e098:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e09a:	4862      	ldr	r0, [pc, #392]	@ (800e224 <LCD_DisplayMenu+0x448>)
 800e09c:	f7f3 fda6 	bl	8001bec <ssd1306_WriteString>
			}

            ssd1306_SetCursor(set_line_X - 25, set_line_Y);
 800e0a0:	4b61      	ldr	r3, [pc, #388]	@ (800e228 <LCD_DisplayMenu+0x44c>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	b2db      	uxtb	r3, r3
 800e0a6:	3b19      	subs	r3, #25
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	4a60      	ldr	r2, [pc, #384]	@ (800e22c <LCD_DisplayMenu+0x450>)
 800e0ac:	6812      	ldr	r2, [r2, #0]
 800e0ae:	b2d2      	uxtb	r2, r2
 800e0b0:	4611      	mov	r1, r2
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f7f3 fdc0 	bl	8001c38 <ssd1306_SetCursor>
            char bilStr[20];
            snprintf(bilStr, sizeof(bilStr), "%.2f mg/dL", AveragedBil);
 800e0b8:	4b5d      	ldr	r3, [pc, #372]	@ (800e230 <LCD_DisplayMenu+0x454>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f7f2 fa53 	bl	8000568 <__aeabi_f2d>
 800e0c2:	4602      	mov	r2, r0
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	f107 0018 	add.w	r0, r7, #24
 800e0ca:	e9cd 2300 	strd	r2, r3, [sp]
 800e0ce:	4a59      	ldr	r2, [pc, #356]	@ (800e234 <LCD_DisplayMenu+0x458>)
 800e0d0:	2114      	movs	r1, #20
 800e0d2:	f002 f8bf 	bl	8010254 <sniprintf>
            ssd1306_WriteString(bilStr, Font_11x18, White);
 800e0d6:	4b58      	ldr	r3, [pc, #352]	@ (800e238 <LCD_DisplayMenu+0x45c>)
 800e0d8:	f107 0018 	add.w	r0, r7, #24
 800e0dc:	2201      	movs	r2, #1
 800e0de:	9200      	str	r2, [sp, #0]
 800e0e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e0e2:	f7f3 fd83 	bl	8001bec <ssd1306_WriteString>
            break;
 800e0e6:	e08d      	b.n	800e204 <LCD_DisplayMenu+0x428>

        case MENU_EDIT_RTC:
        	DisplayPercentage();
 800e0e8:	f000 fd78 	bl	800ebdc <DisplayPercentage>
        	RTC_DisplayTime();
 800e0ec:	f001 f826 	bl	800f13c <RTC_DisplayTime>
        	StartTestMenuFlag = 2;						// Not in StartMenu ==> Don't init Spectrometer
 800e0f0:	4b47      	ldr	r3, [pc, #284]	@ (800e210 <LCD_DisplayMenu+0x434>)
 800e0f2:	2202      	movs	r2, #2
 800e0f4:	601a      	str	r2, [r3, #0]
        	if (currentCursor == CURSOR_ON_MENU){
 800e0f6:	4b47      	ldr	r3, [pc, #284]	@ (800e214 <LCD_DisplayMenu+0x438>)
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d167      	bne.n	800e1ce <LCD_DisplayMenu+0x3f2>

				ssd1306_FillRectangle(menu_line_X-5, menu_line_Y-5, 90, 34, White);
 800e0fe:	4b46      	ldr	r3, [pc, #280]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	b2db      	uxtb	r3, r3
 800e104:	3b05      	subs	r3, #5
 800e106:	b2d8      	uxtb	r0, r3
 800e108:	4b44      	ldr	r3, [pc, #272]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	b2db      	uxtb	r3, r3
 800e10e:	3b05      	subs	r3, #5
 800e110:	b2d9      	uxtb	r1, r3
 800e112:	2301      	movs	r3, #1
 800e114:	9300      	str	r3, [sp, #0]
 800e116:	2322      	movs	r3, #34	@ 0x22
 800e118:	225a      	movs	r2, #90	@ 0x5a
 800e11a:	f7f3 fda5 	bl	8001c68 <ssd1306_FillRectangle>

				ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800e11e:	4b3e      	ldr	r3, [pc, #248]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	b2db      	uxtb	r3, r3
 800e124:	4a3d      	ldr	r2, [pc, #244]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e126:	6812      	ldr	r2, [r2, #0]
 800e128:	b2d2      	uxtb	r2, r2
 800e12a:	4611      	mov	r1, r2
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7f3 fd83 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("Edit RTC", Font_7x10, Black);
 800e132:	4b3b      	ldr	r3, [pc, #236]	@ (800e220 <LCD_DisplayMenu+0x444>)
 800e134:	2200      	movs	r2, #0
 800e136:	9200      	str	r2, [sp, #0]
 800e138:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e13a:	4840      	ldr	r0, [pc, #256]	@ (800e23c <LCD_DisplayMenu+0x460>)
 800e13c:	f7f3 fd56 	bl	8001bec <ssd1306_WriteString>
				//*****************************************//
			    ssd1306_SetCursor(menu_line_X, menu_line_Y+16);
 800e140:	4b35      	ldr	r3, [pc, #212]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	b2da      	uxtb	r2, r3
 800e146:	4b35      	ldr	r3, [pc, #212]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	b2db      	uxtb	r3, r3
 800e14c:	3310      	adds	r3, #16
 800e14e:	b2db      	uxtb	r3, r3
 800e150:	4619      	mov	r1, r3
 800e152:	4610      	mov	r0, r2
 800e154:	f7f3 fd70 	bl	8001c38 <ssd1306_SetCursor>
			    snprintf(buffer, sizeof(buffer), "%02d:%02d:%02d", hours, minutes, seconds);
 800e158:	4b39      	ldr	r3, [pc, #228]	@ (800e240 <LCD_DisplayMenu+0x464>)
 800e15a:	781b      	ldrb	r3, [r3, #0]
 800e15c:	4619      	mov	r1, r3
 800e15e:	4b39      	ldr	r3, [pc, #228]	@ (800e244 <LCD_DisplayMenu+0x468>)
 800e160:	781b      	ldrb	r3, [r3, #0]
 800e162:	461a      	mov	r2, r3
 800e164:	4b38      	ldr	r3, [pc, #224]	@ (800e248 <LCD_DisplayMenu+0x46c>)
 800e166:	781b      	ldrb	r3, [r3, #0]
 800e168:	9301      	str	r3, [sp, #4]
 800e16a:	9200      	str	r2, [sp, #0]
 800e16c:	460b      	mov	r3, r1
 800e16e:	4a37      	ldr	r2, [pc, #220]	@ (800e24c <LCD_DisplayMenu+0x470>)
 800e170:	2114      	movs	r1, #20
 800e172:	4837      	ldr	r0, [pc, #220]	@ (800e250 <LCD_DisplayMenu+0x474>)
 800e174:	f002 f86e 	bl	8010254 <sniprintf>
			    ssd1306_WriteString(buffer, Font_7x10, White);
 800e178:	4b29      	ldr	r3, [pc, #164]	@ (800e220 <LCD_DisplayMenu+0x444>)
 800e17a:	2201      	movs	r2, #1
 800e17c:	9200      	str	r2, [sp, #0]
 800e17e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e180:	4833      	ldr	r0, [pc, #204]	@ (800e250 <LCD_DisplayMenu+0x474>)
 800e182:	f7f3 fd33 	bl	8001bec <ssd1306_WriteString>

			    ssd1306_SetCursor(menu_line_X, menu_line_Y+32);
 800e186:	4b24      	ldr	r3, [pc, #144]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	b2da      	uxtb	r2, r3
 800e18c:	4b23      	ldr	r3, [pc, #140]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	b2db      	uxtb	r3, r3
 800e192:	3320      	adds	r3, #32
 800e194:	b2db      	uxtb	r3, r3
 800e196:	4619      	mov	r1, r3
 800e198:	4610      	mov	r0, r2
 800e19a:	f7f3 fd4d 	bl	8001c38 <ssd1306_SetCursor>
			    snprintf(buffer, sizeof(buffer), "%02d/%02d/%02d", day, month, year);
 800e19e:	4b2d      	ldr	r3, [pc, #180]	@ (800e254 <LCD_DisplayMenu+0x478>)
 800e1a0:	781b      	ldrb	r3, [r3, #0]
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	4b2c      	ldr	r3, [pc, #176]	@ (800e258 <LCD_DisplayMenu+0x47c>)
 800e1a6:	781b      	ldrb	r3, [r3, #0]
 800e1a8:	461a      	mov	r2, r3
 800e1aa:	4b2c      	ldr	r3, [pc, #176]	@ (800e25c <LCD_DisplayMenu+0x480>)
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	9301      	str	r3, [sp, #4]
 800e1b0:	9200      	str	r2, [sp, #0]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	4a2a      	ldr	r2, [pc, #168]	@ (800e260 <LCD_DisplayMenu+0x484>)
 800e1b6:	2114      	movs	r1, #20
 800e1b8:	4825      	ldr	r0, [pc, #148]	@ (800e250 <LCD_DisplayMenu+0x474>)
 800e1ba:	f002 f84b 	bl	8010254 <sniprintf>
			    ssd1306_WriteString(buffer, Font_7x10, White);
 800e1be:	4b18      	ldr	r3, [pc, #96]	@ (800e220 <LCD_DisplayMenu+0x444>)
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	9200      	str	r2, [sp, #0]
 800e1c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e1c6:	4822      	ldr	r0, [pc, #136]	@ (800e250 <LCD_DisplayMenu+0x474>)
 800e1c8:	f7f3 fd10 	bl	8001bec <ssd1306_WriteString>
 800e1cc:	e010      	b.n	800e1f0 <LCD_DisplayMenu+0x414>
				//*****************************************//
			}else{
				ssd1306_SetCursor(menu_line_X, menu_line_Y);
 800e1ce:	4b12      	ldr	r3, [pc, #72]	@ (800e218 <LCD_DisplayMenu+0x43c>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	b2db      	uxtb	r3, r3
 800e1d4:	4a11      	ldr	r2, [pc, #68]	@ (800e21c <LCD_DisplayMenu+0x440>)
 800e1d6:	6812      	ldr	r2, [r2, #0]
 800e1d8:	b2d2      	uxtb	r2, r2
 800e1da:	4611      	mov	r1, r2
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f7f3 fd2b 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("Edit RTC", Font_7x10, White);
 800e1e2:	4b0f      	ldr	r3, [pc, #60]	@ (800e220 <LCD_DisplayMenu+0x444>)
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	9200      	str	r2, [sp, #0]
 800e1e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e1ea:	4814      	ldr	r0, [pc, #80]	@ (800e23c <LCD_DisplayMenu+0x460>)
 800e1ec:	f7f3 fcfe 	bl	8001bec <ssd1306_WriteString>
        	}

        	if (currentCursor == CURSOR_ON_VALUE){
 800e1f0:	4b08      	ldr	r3, [pc, #32]	@ (800e214 <LCD_DisplayMenu+0x438>)
 800e1f2:	781b      	ldrb	r3, [r3, #0]
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d104      	bne.n	800e202 <LCD_DisplayMenu+0x426>
        		EditRTC();
 800e1f8:	f000 f96a 	bl	800e4d0 <EditRTC>
        		currentCursor = CURSOR_ON_MENU;
 800e1fc:	4b05      	ldr	r3, [pc, #20]	@ (800e214 <LCD_DisplayMenu+0x438>)
 800e1fe:	2200      	movs	r2, #0
 800e200:	701a      	strb	r2, [r3, #0]
        	}

			break;
 800e202:	bf00      	nop
    }

    ssd1306_UpdateScreen();
 800e204:	f7f3 fbe6 	bl	80019d4 <ssd1306_UpdateScreen>
}
 800e208:	bf00      	nop
 800e20a:	3740      	adds	r7, #64	@ 0x40
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	20001af4 	.word	0x20001af4
 800e214:	20001ab9 	.word	0x20001ab9
 800e218:	2000003c 	.word	0x2000003c
 800e21c:	20000040 	.word	0x20000040
 800e220:	08013f1c 	.word	0x08013f1c
 800e224:	080123c4 	.word	0x080123c4
 800e228:	20000044 	.word	0x20000044
 800e22c:	20000048 	.word	0x20000048
 800e230:	20001aec 	.word	0x20001aec
 800e234:	080123cc 	.word	0x080123cc
 800e238:	08013f28 	.word	0x08013f28
 800e23c:	080123d8 	.word	0x080123d8
 800e240:	20001afc 	.word	0x20001afc
 800e244:	20001afd 	.word	0x20001afd
 800e248:	20001afe 	.word	0x20001afe
 800e24c:	080123e4 	.word	0x080123e4
 800e250:	20001b00 	.word	0x20001b00
 800e254:	2000004d 	.word	0x2000004d
 800e258:	2000004e 	.word	0x2000004e
 800e25c:	2000004f 	.word	0x2000004f
 800e260:	080123f4 	.word	0x080123f4

0800e264 <LCD_HandleButtonPress>:

// Function to handle button presses
void LCD_HandleButtonPress(void) {
 800e264:	b580      	push	{r7, lr}
 800e266:	af00      	add	r7, sp, #0
    // Assume button GPIOs are connected and configured
    if ((HAL_GPIO_ReadPin(GPIOB, NAVIGATE_BTN_Pin) == GPIO_PIN_RESET)) { // Navigate Button
 800e268:	2102      	movs	r1, #2
 800e26a:	4874      	ldr	r0, [pc, #464]	@ (800e43c <LCD_HandleButtonPress+0x1d8>)
 800e26c:	f7f6 f868 	bl	8004340 <HAL_GPIO_ReadPin>
 800e270:	4603      	mov	r3, r0
 800e272:	2b00      	cmp	r3, #0
 800e274:	d155      	bne.n	800e322 <LCD_HandleButtonPress+0xbe>
    	RTC_DisplayTime();
 800e276:	f000 ff61 	bl	800f13c <RTC_DisplayTime>
        holdNavigateBtn++;
 800e27a:	4b71      	ldr	r3, [pc, #452]	@ (800e440 <LCD_HandleButtonPress+0x1dc>)
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	3301      	adds	r3, #1
 800e280:	b2da      	uxtb	r2, r3
 800e282:	4b6f      	ldr	r3, [pc, #444]	@ (800e440 <LCD_HandleButtonPress+0x1dc>)
 800e284:	701a      	strb	r2, [r3, #0]
        HAL_Delay(Debounce_Delay); // Debounce delay
 800e286:	4b6f      	ldr	r3, [pc, #444]	@ (800e444 <LCD_HandleButtonPress+0x1e0>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7f4 fb2c 	bl	80028e8 <HAL_Delay>

        if (holdNavigateBtn >= 12) { // Assuming hold for 2000 ms
 800e290:	4b6b      	ldr	r3, [pc, #428]	@ (800e440 <LCD_HandleButtonPress+0x1dc>)
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	2b0b      	cmp	r3, #11
 800e296:	d902      	bls.n	800e29e <LCD_HandleButtonPress+0x3a>
            LCD_Reset();
 800e298:	f000 fdc2 	bl	800ee20 <LCD_Reset>
        }

    } else {
        holdNavigateBtn = 0; // Reset hold counter if no button is pressed
    }
}
 800e29c:	e0cb      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
        	 if (currentMenu == MENU_SET_AVG)
 800e29e:	4b6a      	ldr	r3, [pc, #424]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d11b      	bne.n	800e2de <LCD_HandleButtonPress+0x7a>
				currentCursor = (currentCursor + 1) % CURSOR_TOTAL;
 800e2a6:	4b69      	ldr	r3, [pc, #420]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	f003 0301 	and.w	r3, r3, #1
 800e2b2:	bfb8      	it	lt
 800e2b4:	425b      	neglt	r3, r3
 800e2b6:	b2da      	uxtb	r2, r3
 800e2b8:	4b64      	ldr	r3, [pc, #400]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2ba:	701a      	strb	r2, [r3, #0]
				if(currentCursor>=2)  currentCursor = (currentCursor - 1) % CURSOR_TOTAL;
 800e2bc:	4b63      	ldr	r3, [pc, #396]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	2b01      	cmp	r3, #1
 800e2c2:	d90a      	bls.n	800e2da <LCD_HandleButtonPress+0x76>
 800e2c4:	4b61      	ldr	r3, [pc, #388]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2c6:	781b      	ldrb	r3, [r3, #0]
 800e2c8:	3b01      	subs	r3, #1
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	f003 0301 	and.w	r3, r3, #1
 800e2d0:	bfb8      	it	lt
 800e2d2:	425b      	neglt	r3, r3
 800e2d4:	b2da      	uxtb	r2, r3
 800e2d6:	4b5d      	ldr	r3, [pc, #372]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2d8:	701a      	strb	r2, [r3, #0]
				LCD_UpdateMenu();
 800e2da:	f000 fd61 	bl	800eda0 <LCD_UpdateMenu>
        	 if (currentMenu == MENU_EDIT_RTC)
 800e2de:	4b5a      	ldr	r3, [pc, #360]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e2e0:	781b      	ldrb	r3, [r3, #0]
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	f040 80a7 	bne.w	800e436 <LCD_HandleButtonPress+0x1d2>
				currentCursor = (currentCursor + 1) % CURSOR_TOTAL;
 800e2e8:	4b58      	ldr	r3, [pc, #352]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	3301      	adds	r3, #1
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f003 0301 	and.w	r3, r3, #1
 800e2f4:	bfb8      	it	lt
 800e2f6:	425b      	neglt	r3, r3
 800e2f8:	b2da      	uxtb	r2, r3
 800e2fa:	4b54      	ldr	r3, [pc, #336]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e2fc:	701a      	strb	r2, [r3, #0]
				if(currentCursor>=2)  currentCursor = (currentCursor - 1) % CURSOR_TOTAL;
 800e2fe:	4b53      	ldr	r3, [pc, #332]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e300:	781b      	ldrb	r3, [r3, #0]
 800e302:	2b01      	cmp	r3, #1
 800e304:	d90a      	bls.n	800e31c <LCD_HandleButtonPress+0xb8>
 800e306:	4b51      	ldr	r3, [pc, #324]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	3b01      	subs	r3, #1
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	f003 0301 	and.w	r3, r3, #1
 800e312:	bfb8      	it	lt
 800e314:	425b      	neglt	r3, r3
 800e316:	b2da      	uxtb	r2, r3
 800e318:	4b4c      	ldr	r3, [pc, #304]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e31a:	701a      	strb	r2, [r3, #0]
				LCD_UpdateMenu();
 800e31c:	f000 fd40 	bl	800eda0 <LCD_UpdateMenu>
}
 800e320:	e089      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
    } else if (HAL_GPIO_ReadPin(GPIOE, NEXT_BTN_Pin) == GPIO_PIN_RESET) { // Next Button
 800e322:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800e326:	484a      	ldr	r0, [pc, #296]	@ (800e450 <LCD_HandleButtonPress+0x1ec>)
 800e328:	f7f6 f80a 	bl	8004340 <HAL_GPIO_ReadPin>
 800e32c:	4603      	mov	r3, r0
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d131      	bne.n	800e396 <LCD_HandleButtonPress+0x132>
    	RTC_DisplayTime();
 800e332:	f000 ff03 	bl	800f13c <RTC_DisplayTime>
        HAL_Delay(Debounce_Delay); // Debounce delay
 800e336:	4b43      	ldr	r3, [pc, #268]	@ (800e444 <LCD_HandleButtonPress+0x1e0>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	4618      	mov	r0, r3
 800e33c:	f7f4 fad4 	bl	80028e8 <HAL_Delay>
        if (currentCursor == CURSOR_ON_MENU) {
 800e340:	4b42      	ldr	r3, [pc, #264]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d10f      	bne.n	800e368 <LCD_HandleButtonPress+0x104>
            currentMenu = (currentMenu + 1) % MENU_TOTAL;
 800e348:	4b3f      	ldr	r3, [pc, #252]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	3301      	adds	r3, #1
 800e34e:	425a      	negs	r2, r3
 800e350:	f003 0303 	and.w	r3, r3, #3
 800e354:	f002 0203 	and.w	r2, r2, #3
 800e358:	bf58      	it	pl
 800e35a:	4253      	negpl	r3, r2
 800e35c:	b2da      	uxtb	r2, r3
 800e35e:	4b3a      	ldr	r3, [pc, #232]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e360:	701a      	strb	r2, [r3, #0]
            LCD_UpdateMenu();
 800e362:	f000 fd1d 	bl	800eda0 <LCD_UpdateMenu>
}
 800e366:	e066      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
        } else if (currentCursor == CURSOR_ON_VALUE) {
 800e368:	4b38      	ldr	r3, [pc, #224]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	2b01      	cmp	r3, #1
 800e36e:	d162      	bne.n	800e436 <LCD_HandleButtonPress+0x1d2>
            if (currentMenu == MENU_SET_AVG) {
 800e370:	4b35      	ldr	r3, [pc, #212]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e372:	781b      	ldrb	r3, [r3, #0]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d15e      	bne.n	800e436 <LCD_HandleButtonPress+0x1d2>
                avgValue++;
 800e378:	4b36      	ldr	r3, [pc, #216]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	3301      	adds	r3, #1
 800e37e:	4a35      	ldr	r2, [pc, #212]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e380:	6013      	str	r3, [r2, #0]
                if (avgValue > 9) avgValue = 9; // Max AVG value
 800e382:	4b34      	ldr	r3, [pc, #208]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	2b09      	cmp	r3, #9
 800e388:	dd02      	ble.n	800e390 <LCD_HandleButtonPress+0x12c>
 800e38a:	4b32      	ldr	r3, [pc, #200]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e38c:	2209      	movs	r2, #9
 800e38e:	601a      	str	r2, [r3, #0]
                LCD_UpdateMenu();
 800e390:	f000 fd06 	bl	800eda0 <LCD_UpdateMenu>
}
 800e394:	e04f      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
    } else if (HAL_GPIO_ReadPin(GPIOE, PREV_BTN_Pin) == GPIO_PIN_RESET) { // Prev Button
 800e396:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e39a:	482d      	ldr	r0, [pc, #180]	@ (800e450 <LCD_HandleButtonPress+0x1ec>)
 800e39c:	f7f5 ffd0 	bl	8004340 <HAL_GPIO_ReadPin>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d144      	bne.n	800e430 <LCD_HandleButtonPress+0x1cc>
    	RTC_DisplayTime();
 800e3a6:	f000 fec9 	bl	800f13c <RTC_DisplayTime>
        HAL_Delay(Debounce_Delay); // Debounce delay
 800e3aa:	4b26      	ldr	r3, [pc, #152]	@ (800e444 <LCD_HandleButtonPress+0x1e0>)
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7f4 fa9a 	bl	80028e8 <HAL_Delay>
        if (currentMenu == MENU_SHOW_RESULT) {SumBil = 0;AveragedBil = 0;BilResult=0;testDone=0;}  //*//
 800e3b4:	4b24      	ldr	r3, [pc, #144]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e3b6:	781b      	ldrb	r3, [r3, #0]
 800e3b8:	2b02      	cmp	r3, #2
 800e3ba:	d10e      	bne.n	800e3da <LCD_HandleButtonPress+0x176>
 800e3bc:	4b26      	ldr	r3, [pc, #152]	@ (800e458 <LCD_HandleButtonPress+0x1f4>)
 800e3be:	f04f 0200 	mov.w	r2, #0
 800e3c2:	601a      	str	r2, [r3, #0]
 800e3c4:	4b25      	ldr	r3, [pc, #148]	@ (800e45c <LCD_HandleButtonPress+0x1f8>)
 800e3c6:	f04f 0200 	mov.w	r2, #0
 800e3ca:	601a      	str	r2, [r3, #0]
 800e3cc:	4b24      	ldr	r3, [pc, #144]	@ (800e460 <LCD_HandleButtonPress+0x1fc>)
 800e3ce:	f04f 0200 	mov.w	r2, #0
 800e3d2:	601a      	str	r2, [r3, #0]
 800e3d4:	4b23      	ldr	r3, [pc, #140]	@ (800e464 <LCD_HandleButtonPress+0x200>)
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	701a      	strb	r2, [r3, #0]
        if (currentCursor == CURSOR_ON_MENU) {
 800e3da:	4b1c      	ldr	r3, [pc, #112]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e3dc:	781b      	ldrb	r3, [r3, #0]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d10f      	bne.n	800e402 <LCD_HandleButtonPress+0x19e>
            currentMenu = (currentMenu - 1 + MENU_TOTAL) % MENU_TOTAL;
 800e3e2:	4b19      	ldr	r3, [pc, #100]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e3e4:	781b      	ldrb	r3, [r3, #0]
 800e3e6:	3303      	adds	r3, #3
 800e3e8:	425a      	negs	r2, r3
 800e3ea:	f003 0303 	and.w	r3, r3, #3
 800e3ee:	f002 0203 	and.w	r2, r2, #3
 800e3f2:	bf58      	it	pl
 800e3f4:	4253      	negpl	r3, r2
 800e3f6:	b2da      	uxtb	r2, r3
 800e3f8:	4b13      	ldr	r3, [pc, #76]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e3fa:	701a      	strb	r2, [r3, #0]
            LCD_UpdateMenu();
 800e3fc:	f000 fcd0 	bl	800eda0 <LCD_UpdateMenu>
}
 800e400:	e019      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
        } else if (currentCursor == CURSOR_ON_VALUE) {
 800e402:	4b12      	ldr	r3, [pc, #72]	@ (800e44c <LCD_HandleButtonPress+0x1e8>)
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	2b01      	cmp	r3, #1
 800e408:	d115      	bne.n	800e436 <LCD_HandleButtonPress+0x1d2>
            if (currentMenu == MENU_SET_AVG) {
 800e40a:	4b0f      	ldr	r3, [pc, #60]	@ (800e448 <LCD_HandleButtonPress+0x1e4>)
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d111      	bne.n	800e436 <LCD_HandleButtonPress+0x1d2>
                avgValue--;
 800e412:	4b10      	ldr	r3, [pc, #64]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	3b01      	subs	r3, #1
 800e418:	4a0e      	ldr	r2, [pc, #56]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e41a:	6013      	str	r3, [r2, #0]
                if (avgValue < 1) avgValue = 1; // Min AVG value
 800e41c:	4b0d      	ldr	r3, [pc, #52]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	dc02      	bgt.n	800e42a <LCD_HandleButtonPress+0x1c6>
 800e424:	4b0b      	ldr	r3, [pc, #44]	@ (800e454 <LCD_HandleButtonPress+0x1f0>)
 800e426:	2201      	movs	r2, #1
 800e428:	601a      	str	r2, [r3, #0]
                LCD_UpdateMenu();
 800e42a:	f000 fcb9 	bl	800eda0 <LCD_UpdateMenu>
}
 800e42e:	e002      	b.n	800e436 <LCD_HandleButtonPress+0x1d2>
        holdNavigateBtn = 0; // Reset hold counter if no button is pressed
 800e430:	4b03      	ldr	r3, [pc, #12]	@ (800e440 <LCD_HandleButtonPress+0x1dc>)
 800e432:	2200      	movs	r2, #0
 800e434:	701a      	strb	r2, [r3, #0]
}
 800e436:	bf00      	nop
 800e438:	bd80      	pop	{r7, pc}
 800e43a:	bf00      	nop
 800e43c:	40020400 	.word	0x40020400
 800e440:	20001aba 	.word	0x20001aba
 800e444:	20000034 	.word	0x20000034
 800e448:	20001ab8 	.word	0x20001ab8
 800e44c:	20001ab9 	.word	0x20001ab9
 800e450:	40021000 	.word	0x40021000
 800e454:	2000002c 	.word	0x2000002c
 800e458:	20001af0 	.word	0x20001af0
 800e45c:	20001aec 	.word	0x20001aec
 800e460:	20001ab0 	.word	0x20001ab0
 800e464:	20001aa2 	.word	0x20001aa2

0800e468 <HighlightNumber>:

//##############################################################################################################

void HighlightNumber(int x, int y, const char* format, int value) {
 800e468:	b590      	push	{r4, r7, lr}
 800e46a:	b08b      	sub	sp, #44	@ 0x2c
 800e46c:	af02      	add	r7, sp, #8
 800e46e:	60f8      	str	r0, [r7, #12]
 800e470:	60b9      	str	r1, [r7, #8]
 800e472:	607a      	str	r2, [r7, #4]
 800e474:	603b      	str	r3, [r7, #0]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), format, value);
 800e476:	f107 0014 	add.w	r0, r7, #20
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	687a      	ldr	r2, [r7, #4]
 800e47e:	210a      	movs	r1, #10
 800e480:	f001 fee8 	bl	8010254 <sniprintf>
    ssd1306_SetCursor(x, y);
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	b2db      	uxtb	r3, r3
 800e488:	68ba      	ldr	r2, [r7, #8]
 800e48a:	b2d2      	uxtb	r2, r2
 800e48c:	4611      	mov	r1, r2
 800e48e:	4618      	mov	r0, r3
 800e490:	f7f3 fbd2 	bl	8001c38 <ssd1306_SetCursor>
    ssd1306_FillRectangle(x, y, x+8 , y+8 , White);
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	b2d8      	uxtb	r0, r3
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	b2d9      	uxtb	r1, r3
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	b2db      	uxtb	r3, r3
 800e4a0:	3308      	adds	r3, #8
 800e4a2:	b2da      	uxtb	r2, r3
 800e4a4:	68bb      	ldr	r3, [r7, #8]
 800e4a6:	b2db      	uxtb	r3, r3
 800e4a8:	3308      	adds	r3, #8
 800e4aa:	b2db      	uxtb	r3, r3
 800e4ac:	2401      	movs	r4, #1
 800e4ae:	9400      	str	r4, [sp, #0]
 800e4b0:	f7f3 fbda 	bl	8001c68 <ssd1306_FillRectangle>
    ssd1306_WriteString(buffer, Font_7x10, Black); // Write black text on white background
 800e4b4:	4b05      	ldr	r3, [pc, #20]	@ (800e4cc <HighlightNumber+0x64>)
 800e4b6:	f107 0014 	add.w	r0, r7, #20
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	9200      	str	r2, [sp, #0]
 800e4be:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e4c0:	f7f3 fb94 	bl	8001bec <ssd1306_WriteString>
}
 800e4c4:	bf00      	nop
 800e4c6:	3724      	adds	r7, #36	@ 0x24
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd90      	pop	{r4, r7, pc}
 800e4cc:	08013f1c 	.word	0x08013f1c

0800e4d0 <EditRTC>:

void EditRTC() {
 800e4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4d2:	b085      	sub	sp, #20
 800e4d4:	af04      	add	r7, sp, #16
    // Variables to store user input for the RTC
    static int editIndex = 0; // Index to navigate through time and date components

	while(editIndex<6 && !TimeSetDone)  // && !TimeSetDone
 800e4d6:	e236      	b.n	800e946 <EditRTC+0x476>
	{
		    // Display and highlight the component being edited
		    ssd1306_SetCursor(menu_line_X, menu_line_Y+16);
 800e4d8:	4bad      	ldr	r3, [pc, #692]	@ (800e790 <EditRTC+0x2c0>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	b2da      	uxtb	r2, r3
 800e4de:	4bad      	ldr	r3, [pc, #692]	@ (800e794 <EditRTC+0x2c4>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	b2db      	uxtb	r3, r3
 800e4e4:	3310      	adds	r3, #16
 800e4e6:	b2db      	uxtb	r3, r3
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	f7f3 fba4 	bl	8001c38 <ssd1306_SetCursor>
		    snprintf(buffer, sizeof(buffer), "%02d:%02d:%02d", hours, minutes, seconds);
 800e4f0:	4ba9      	ldr	r3, [pc, #676]	@ (800e798 <EditRTC+0x2c8>)
 800e4f2:	781b      	ldrb	r3, [r3, #0]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	4ba9      	ldr	r3, [pc, #676]	@ (800e79c <EditRTC+0x2cc>)
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	461a      	mov	r2, r3
 800e4fc:	4ba8      	ldr	r3, [pc, #672]	@ (800e7a0 <EditRTC+0x2d0>)
 800e4fe:	781b      	ldrb	r3, [r3, #0]
 800e500:	9301      	str	r3, [sp, #4]
 800e502:	9200      	str	r2, [sp, #0]
 800e504:	460b      	mov	r3, r1
 800e506:	4aa7      	ldr	r2, [pc, #668]	@ (800e7a4 <EditRTC+0x2d4>)
 800e508:	2114      	movs	r1, #20
 800e50a:	48a7      	ldr	r0, [pc, #668]	@ (800e7a8 <EditRTC+0x2d8>)
 800e50c:	f001 fea2 	bl	8010254 <sniprintf>
		    ssd1306_WriteString(buffer, Font_7x10, White);
 800e510:	4ba6      	ldr	r3, [pc, #664]	@ (800e7ac <EditRTC+0x2dc>)
 800e512:	2201      	movs	r2, #1
 800e514:	9200      	str	r2, [sp, #0]
 800e516:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e518:	48a3      	ldr	r0, [pc, #652]	@ (800e7a8 <EditRTC+0x2d8>)
 800e51a:	f7f3 fb67 	bl	8001bec <ssd1306_WriteString>

		    ssd1306_SetCursor(menu_line_X, menu_line_Y+32);
 800e51e:	4b9c      	ldr	r3, [pc, #624]	@ (800e790 <EditRTC+0x2c0>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	b2da      	uxtb	r2, r3
 800e524:	4b9b      	ldr	r3, [pc, #620]	@ (800e794 <EditRTC+0x2c4>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	b2db      	uxtb	r3, r3
 800e52a:	3320      	adds	r3, #32
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	4619      	mov	r1, r3
 800e530:	4610      	mov	r0, r2
 800e532:	f7f3 fb81 	bl	8001c38 <ssd1306_SetCursor>
		    snprintf(buffer, sizeof(buffer), "%02d/%02d/%02d", day, month, year);
 800e536:	4b9e      	ldr	r3, [pc, #632]	@ (800e7b0 <EditRTC+0x2e0>)
 800e538:	781b      	ldrb	r3, [r3, #0]
 800e53a:	4619      	mov	r1, r3
 800e53c:	4b9d      	ldr	r3, [pc, #628]	@ (800e7b4 <EditRTC+0x2e4>)
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	461a      	mov	r2, r3
 800e542:	4b9d      	ldr	r3, [pc, #628]	@ (800e7b8 <EditRTC+0x2e8>)
 800e544:	781b      	ldrb	r3, [r3, #0]
 800e546:	9301      	str	r3, [sp, #4]
 800e548:	9200      	str	r2, [sp, #0]
 800e54a:	460b      	mov	r3, r1
 800e54c:	4a9b      	ldr	r2, [pc, #620]	@ (800e7bc <EditRTC+0x2ec>)
 800e54e:	2114      	movs	r1, #20
 800e550:	4895      	ldr	r0, [pc, #596]	@ (800e7a8 <EditRTC+0x2d8>)
 800e552:	f001 fe7f 	bl	8010254 <sniprintf>
		    ssd1306_WriteString(buffer, Font_7x10, White);
 800e556:	4b95      	ldr	r3, [pc, #596]	@ (800e7ac <EditRTC+0x2dc>)
 800e558:	2201      	movs	r2, #1
 800e55a:	9200      	str	r2, [sp, #0]
 800e55c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e55e:	4892      	ldr	r0, [pc, #584]	@ (800e7a8 <EditRTC+0x2d8>)
 800e560:	f7f3 fb44 	bl	8001bec <ssd1306_WriteString>


		// Highlight the specific component being edited
		    switch (editIndex) {
 800e564:	4b96      	ldr	r3, [pc, #600]	@ (800e7c0 <EditRTC+0x2f0>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2b05      	cmp	r3, #5
 800e56a:	d85f      	bhi.n	800e62c <EditRTC+0x15c>
 800e56c:	a201      	add	r2, pc, #4	@ (adr r2, 800e574 <EditRTC+0xa4>)
 800e56e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e572:	bf00      	nop
 800e574:	0800e58d 	.word	0x0800e58d
 800e578:	0800e5a5 	.word	0x0800e5a5
 800e57c:	0800e5c1 	.word	0x0800e5c1
 800e580:	0800e5dd 	.word	0x0800e5dd
 800e584:	0800e5f5 	.word	0x0800e5f5
 800e588:	0800e611 	.word	0x0800e611
		        case 0:
		            HighlightNumber(menu_line_X, menu_line_Y+16, "%02d", hours);
 800e58c:	4b80      	ldr	r3, [pc, #512]	@ (800e790 <EditRTC+0x2c0>)
 800e58e:	6818      	ldr	r0, [r3, #0]
 800e590:	4b80      	ldr	r3, [pc, #512]	@ (800e794 <EditRTC+0x2c4>)
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f103 0110 	add.w	r1, r3, #16
 800e598:	4b7f      	ldr	r3, [pc, #508]	@ (800e798 <EditRTC+0x2c8>)
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	4a89      	ldr	r2, [pc, #548]	@ (800e7c4 <EditRTC+0x2f4>)
 800e59e:	f7ff ff63 	bl	800e468 <HighlightNumber>
		            break;
 800e5a2:	e043      	b.n	800e62c <EditRTC+0x15c>
		        case 1:
		            HighlightNumber(menu_line_X+22, menu_line_Y+16, "%02d", minutes);
 800e5a4:	4b7a      	ldr	r3, [pc, #488]	@ (800e790 <EditRTC+0x2c0>)
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f103 0016 	add.w	r0, r3, #22
 800e5ac:	4b79      	ldr	r3, [pc, #484]	@ (800e794 <EditRTC+0x2c4>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	f103 0110 	add.w	r1, r3, #16
 800e5b4:	4b79      	ldr	r3, [pc, #484]	@ (800e79c <EditRTC+0x2cc>)
 800e5b6:	781b      	ldrb	r3, [r3, #0]
 800e5b8:	4a82      	ldr	r2, [pc, #520]	@ (800e7c4 <EditRTC+0x2f4>)
 800e5ba:	f7ff ff55 	bl	800e468 <HighlightNumber>
		            break;
 800e5be:	e035      	b.n	800e62c <EditRTC+0x15c>
		        case 2:
		            HighlightNumber(menu_line_X+44-2, menu_line_Y+16, "%02d", seconds);
 800e5c0:	4b73      	ldr	r3, [pc, #460]	@ (800e790 <EditRTC+0x2c0>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 800e5c8:	4b72      	ldr	r3, [pc, #456]	@ (800e794 <EditRTC+0x2c4>)
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	f103 0110 	add.w	r1, r3, #16
 800e5d0:	4b73      	ldr	r3, [pc, #460]	@ (800e7a0 <EditRTC+0x2d0>)
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	4a7b      	ldr	r2, [pc, #492]	@ (800e7c4 <EditRTC+0x2f4>)
 800e5d6:	f7ff ff47 	bl	800e468 <HighlightNumber>
		            break;
 800e5da:	e027      	b.n	800e62c <EditRTC+0x15c>
		        case 3:
		            HighlightNumber(menu_line_X, menu_line_Y+32, "%02d", day);
 800e5dc:	4b6c      	ldr	r3, [pc, #432]	@ (800e790 <EditRTC+0x2c0>)
 800e5de:	6818      	ldr	r0, [r3, #0]
 800e5e0:	4b6c      	ldr	r3, [pc, #432]	@ (800e794 <EditRTC+0x2c4>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	f103 0120 	add.w	r1, r3, #32
 800e5e8:	4b71      	ldr	r3, [pc, #452]	@ (800e7b0 <EditRTC+0x2e0>)
 800e5ea:	781b      	ldrb	r3, [r3, #0]
 800e5ec:	4a75      	ldr	r2, [pc, #468]	@ (800e7c4 <EditRTC+0x2f4>)
 800e5ee:	f7ff ff3b 	bl	800e468 <HighlightNumber>
		            break;
 800e5f2:	e01b      	b.n	800e62c <EditRTC+0x15c>
		        case 4:
		            HighlightNumber(menu_line_X+22, menu_line_Y+32, "%02d", month);
 800e5f4:	4b66      	ldr	r3, [pc, #408]	@ (800e790 <EditRTC+0x2c0>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f103 0016 	add.w	r0, r3, #22
 800e5fc:	4b65      	ldr	r3, [pc, #404]	@ (800e794 <EditRTC+0x2c4>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f103 0120 	add.w	r1, r3, #32
 800e604:	4b6b      	ldr	r3, [pc, #428]	@ (800e7b4 <EditRTC+0x2e4>)
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	4a6e      	ldr	r2, [pc, #440]	@ (800e7c4 <EditRTC+0x2f4>)
 800e60a:	f7ff ff2d 	bl	800e468 <HighlightNumber>
		            break;
 800e60e:	e00d      	b.n	800e62c <EditRTC+0x15c>
		        case 5:
		            HighlightNumber(menu_line_X+44-2, menu_line_Y+32, "%02d", year);
 800e610:	4b5f      	ldr	r3, [pc, #380]	@ (800e790 <EditRTC+0x2c0>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 800e618:	4b5e      	ldr	r3, [pc, #376]	@ (800e794 <EditRTC+0x2c4>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f103 0120 	add.w	r1, r3, #32
 800e620:	4b65      	ldr	r3, [pc, #404]	@ (800e7b8 <EditRTC+0x2e8>)
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	4a67      	ldr	r2, [pc, #412]	@ (800e7c4 <EditRTC+0x2f4>)
 800e626:	f7ff ff1f 	bl	800e468 <HighlightNumber>
		            break;
 800e62a:	bf00      	nop
		    }

		// Handle button presses for editing
		if (HAL_GPIO_ReadPin(GPIOE, NEXT_BTN_Pin) == GPIO_PIN_RESET) {
 800e62c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800e630:	4865      	ldr	r0, [pc, #404]	@ (800e7c8 <EditRTC+0x2f8>)
 800e632:	f7f5 fe85 	bl	8004340 <HAL_GPIO_ReadPin>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	f040 8086 	bne.w	800e74a <EditRTC+0x27a>
			HAL_Delay(Debounce_Delay); // Debounce delay
 800e63e:	4b63      	ldr	r3, [pc, #396]	@ (800e7cc <EditRTC+0x2fc>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4618      	mov	r0, r3
 800e644:	f7f4 f950 	bl	80028e8 <HAL_Delay>
			switch (editIndex) {
 800e648:	4b5d      	ldr	r3, [pc, #372]	@ (800e7c0 <EditRTC+0x2f0>)
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	2b05      	cmp	r3, #5
 800e64e:	f200 8178 	bhi.w	800e942 <EditRTC+0x472>
 800e652:	a201      	add	r2, pc, #4	@ (adr r2, 800e658 <EditRTC+0x188>)
 800e654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e658:	0800e671 	.word	0x0800e671
 800e65c:	0800e695 	.word	0x0800e695
 800e660:	0800e6bb 	.word	0x0800e6bb
 800e664:	0800e6e1 	.word	0x0800e6e1
 800e668:	0800e707 	.word	0x0800e707
 800e66c:	0800e729 	.word	0x0800e729
				case 0: hours = (hours + 1) % 24; break;
 800e670:	4b49      	ldr	r3, [pc, #292]	@ (800e798 <EditRTC+0x2c8>)
 800e672:	781b      	ldrb	r3, [r3, #0]
 800e674:	1c5a      	adds	r2, r3, #1
 800e676:	4b56      	ldr	r3, [pc, #344]	@ (800e7d0 <EditRTC+0x300>)
 800e678:	fb83 1302 	smull	r1, r3, r3, r2
 800e67c:	1099      	asrs	r1, r3, #2
 800e67e:	17d3      	asrs	r3, r2, #31
 800e680:	1ac9      	subs	r1, r1, r3
 800e682:	460b      	mov	r3, r1
 800e684:	005b      	lsls	r3, r3, #1
 800e686:	440b      	add	r3, r1
 800e688:	00db      	lsls	r3, r3, #3
 800e68a:	1ad1      	subs	r1, r2, r3
 800e68c:	b2ca      	uxtb	r2, r1
 800e68e:	4b42      	ldr	r3, [pc, #264]	@ (800e798 <EditRTC+0x2c8>)
 800e690:	701a      	strb	r2, [r3, #0]
 800e692:	e156      	b.n	800e942 <EditRTC+0x472>
				case 1: minutes = (minutes + 1) % 60; break;
 800e694:	4b41      	ldr	r3, [pc, #260]	@ (800e79c <EditRTC+0x2cc>)
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	1c5a      	adds	r2, r3, #1
 800e69a:	4b4e      	ldr	r3, [pc, #312]	@ (800e7d4 <EditRTC+0x304>)
 800e69c:	fb83 1302 	smull	r1, r3, r3, r2
 800e6a0:	4413      	add	r3, r2
 800e6a2:	1159      	asrs	r1, r3, #5
 800e6a4:	17d3      	asrs	r3, r2, #31
 800e6a6:	1ac9      	subs	r1, r1, r3
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	011b      	lsls	r3, r3, #4
 800e6ac:	1a5b      	subs	r3, r3, r1
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	1ad1      	subs	r1, r2, r3
 800e6b2:	b2ca      	uxtb	r2, r1
 800e6b4:	4b39      	ldr	r3, [pc, #228]	@ (800e79c <EditRTC+0x2cc>)
 800e6b6:	701a      	strb	r2, [r3, #0]
 800e6b8:	e143      	b.n	800e942 <EditRTC+0x472>
				case 2: seconds = (seconds + 1) % 60; break;
 800e6ba:	4b39      	ldr	r3, [pc, #228]	@ (800e7a0 <EditRTC+0x2d0>)
 800e6bc:	781b      	ldrb	r3, [r3, #0]
 800e6be:	1c5a      	adds	r2, r3, #1
 800e6c0:	4b44      	ldr	r3, [pc, #272]	@ (800e7d4 <EditRTC+0x304>)
 800e6c2:	fb83 1302 	smull	r1, r3, r3, r2
 800e6c6:	4413      	add	r3, r2
 800e6c8:	1159      	asrs	r1, r3, #5
 800e6ca:	17d3      	asrs	r3, r2, #31
 800e6cc:	1ac9      	subs	r1, r1, r3
 800e6ce:	460b      	mov	r3, r1
 800e6d0:	011b      	lsls	r3, r3, #4
 800e6d2:	1a5b      	subs	r3, r3, r1
 800e6d4:	009b      	lsls	r3, r3, #2
 800e6d6:	1ad1      	subs	r1, r2, r3
 800e6d8:	b2ca      	uxtb	r2, r1
 800e6da:	4b31      	ldr	r3, [pc, #196]	@ (800e7a0 <EditRTC+0x2d0>)
 800e6dc:	701a      	strb	r2, [r3, #0]
 800e6de:	e130      	b.n	800e942 <EditRTC+0x472>
				case 3: day = (day % 31) + 1; break;
 800e6e0:	4b33      	ldr	r3, [pc, #204]	@ (800e7b0 <EditRTC+0x2e0>)
 800e6e2:	781a      	ldrb	r2, [r3, #0]
 800e6e4:	4b3c      	ldr	r3, [pc, #240]	@ (800e7d8 <EditRTC+0x308>)
 800e6e6:	fba3 1302 	umull	r1, r3, r3, r2
 800e6ea:	1ad1      	subs	r1, r2, r3
 800e6ec:	0849      	lsrs	r1, r1, #1
 800e6ee:	440b      	add	r3, r1
 800e6f0:	0919      	lsrs	r1, r3, #4
 800e6f2:	460b      	mov	r3, r1
 800e6f4:	015b      	lsls	r3, r3, #5
 800e6f6:	1a5b      	subs	r3, r3, r1
 800e6f8:	1ad3      	subs	r3, r2, r3
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	3301      	adds	r3, #1
 800e6fe:	b2da      	uxtb	r2, r3
 800e700:	4b2b      	ldr	r3, [pc, #172]	@ (800e7b0 <EditRTC+0x2e0>)
 800e702:	701a      	strb	r2, [r3, #0]
 800e704:	e11d      	b.n	800e942 <EditRTC+0x472>
				case 4: month = (month % 12) + 1; break;
 800e706:	4b2b      	ldr	r3, [pc, #172]	@ (800e7b4 <EditRTC+0x2e4>)
 800e708:	781a      	ldrb	r2, [r3, #0]
 800e70a:	4b34      	ldr	r3, [pc, #208]	@ (800e7dc <EditRTC+0x30c>)
 800e70c:	fba3 1302 	umull	r1, r3, r3, r2
 800e710:	08d9      	lsrs	r1, r3, #3
 800e712:	460b      	mov	r3, r1
 800e714:	005b      	lsls	r3, r3, #1
 800e716:	440b      	add	r3, r1
 800e718:	009b      	lsls	r3, r3, #2
 800e71a:	1ad3      	subs	r3, r2, r3
 800e71c:	b2db      	uxtb	r3, r3
 800e71e:	3301      	adds	r3, #1
 800e720:	b2da      	uxtb	r2, r3
 800e722:	4b24      	ldr	r3, [pc, #144]	@ (800e7b4 <EditRTC+0x2e4>)
 800e724:	701a      	strb	r2, [r3, #0]
 800e726:	e10c      	b.n	800e942 <EditRTC+0x472>
				case 5: year = (year + 1) % 100; break;
 800e728:	4b23      	ldr	r3, [pc, #140]	@ (800e7b8 <EditRTC+0x2e8>)
 800e72a:	781b      	ldrb	r3, [r3, #0]
 800e72c:	3301      	adds	r3, #1
 800e72e:	4a2c      	ldr	r2, [pc, #176]	@ (800e7e0 <EditRTC+0x310>)
 800e730:	fb82 1203 	smull	r1, r2, r2, r3
 800e734:	1151      	asrs	r1, r2, #5
 800e736:	17da      	asrs	r2, r3, #31
 800e738:	1a8a      	subs	r2, r1, r2
 800e73a:	2164      	movs	r1, #100	@ 0x64
 800e73c:	fb01 f202 	mul.w	r2, r1, r2
 800e740:	1a9a      	subs	r2, r3, r2
 800e742:	b2d2      	uxtb	r2, r2
 800e744:	4b1c      	ldr	r3, [pc, #112]	@ (800e7b8 <EditRTC+0x2e8>)
 800e746:	701a      	strb	r2, [r3, #0]
 800e748:	e0fb      	b.n	800e942 <EditRTC+0x472>
			}
		} else if (HAL_GPIO_ReadPin(GPIOE, PREV_BTN_Pin) == GPIO_PIN_RESET) {
 800e74a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e74e:	481e      	ldr	r0, [pc, #120]	@ (800e7c8 <EditRTC+0x2f8>)
 800e750:	f7f5 fdf6 	bl	8004340 <HAL_GPIO_ReadPin>
 800e754:	4603      	mov	r3, r0
 800e756:	2b00      	cmp	r3, #0
 800e758:	f040 8092 	bne.w	800e880 <EditRTC+0x3b0>
			HAL_Delay(Debounce_Delay); // Debounce delay
 800e75c:	4b1b      	ldr	r3, [pc, #108]	@ (800e7cc <EditRTC+0x2fc>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4618      	mov	r0, r3
 800e762:	f7f4 f8c1 	bl	80028e8 <HAL_Delay>
			switch (editIndex) {
 800e766:	4b16      	ldr	r3, [pc, #88]	@ (800e7c0 <EditRTC+0x2f0>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	2b05      	cmp	r3, #5
 800e76c:	f200 80e9 	bhi.w	800e942 <EditRTC+0x472>
 800e770:	a201      	add	r2, pc, #4	@ (adr r2, 800e778 <EditRTC+0x2a8>)
 800e772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e776:	bf00      	nop
 800e778:	0800e7e5 	.word	0x0800e7e5
 800e77c:	0800e7ff 	.word	0x0800e7ff
 800e780:	0800e819 	.word	0x0800e819
 800e784:	0800e833 	.word	0x0800e833
 800e788:	0800e84d 	.word	0x0800e84d
 800e78c:	0800e867 	.word	0x0800e867
 800e790:	2000003c 	.word	0x2000003c
 800e794:	20000040 	.word	0x20000040
 800e798:	20001afc 	.word	0x20001afc
 800e79c:	20001afd 	.word	0x20001afd
 800e7a0:	20001afe 	.word	0x20001afe
 800e7a4:	080123e4 	.word	0x080123e4
 800e7a8:	20001b00 	.word	0x20001b00
 800e7ac:	08013f1c 	.word	0x08013f1c
 800e7b0:	2000004d 	.word	0x2000004d
 800e7b4:	2000004e 	.word	0x2000004e
 800e7b8:	2000004f 	.word	0x2000004f
 800e7bc:	080123f4 	.word	0x080123f4
 800e7c0:	20001b28 	.word	0x20001b28
 800e7c4:	08012404 	.word	0x08012404
 800e7c8:	40021000 	.word	0x40021000
 800e7cc:	20000034 	.word	0x20000034
 800e7d0:	2aaaaaab 	.word	0x2aaaaaab
 800e7d4:	88888889 	.word	0x88888889
 800e7d8:	08421085 	.word	0x08421085
 800e7dc:	aaaaaaab 	.word	0xaaaaaaab
 800e7e0:	51eb851f 	.word	0x51eb851f
				case 0: hours = (hours == 0) ? 23 : hours - 1; break;
 800e7e4:	4b61      	ldr	r3, [pc, #388]	@ (800e96c <EditRTC+0x49c>)
 800e7e6:	781b      	ldrb	r3, [r3, #0]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d004      	beq.n	800e7f6 <EditRTC+0x326>
 800e7ec:	4b5f      	ldr	r3, [pc, #380]	@ (800e96c <EditRTC+0x49c>)
 800e7ee:	781b      	ldrb	r3, [r3, #0]
 800e7f0:	3b01      	subs	r3, #1
 800e7f2:	b2db      	uxtb	r3, r3
 800e7f4:	e000      	b.n	800e7f8 <EditRTC+0x328>
 800e7f6:	2317      	movs	r3, #23
 800e7f8:	4a5c      	ldr	r2, [pc, #368]	@ (800e96c <EditRTC+0x49c>)
 800e7fa:	7013      	strb	r3, [r2, #0]
 800e7fc:	e0a1      	b.n	800e942 <EditRTC+0x472>
				case 1: minutes = (minutes == 0) ? 59 : minutes - 1; break;
 800e7fe:	4b5c      	ldr	r3, [pc, #368]	@ (800e970 <EditRTC+0x4a0>)
 800e800:	781b      	ldrb	r3, [r3, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d004      	beq.n	800e810 <EditRTC+0x340>
 800e806:	4b5a      	ldr	r3, [pc, #360]	@ (800e970 <EditRTC+0x4a0>)
 800e808:	781b      	ldrb	r3, [r3, #0]
 800e80a:	3b01      	subs	r3, #1
 800e80c:	b2db      	uxtb	r3, r3
 800e80e:	e000      	b.n	800e812 <EditRTC+0x342>
 800e810:	233b      	movs	r3, #59	@ 0x3b
 800e812:	4a57      	ldr	r2, [pc, #348]	@ (800e970 <EditRTC+0x4a0>)
 800e814:	7013      	strb	r3, [r2, #0]
 800e816:	e094      	b.n	800e942 <EditRTC+0x472>
				case 2: seconds = (seconds == 0) ? 59 : seconds - 1; break;
 800e818:	4b56      	ldr	r3, [pc, #344]	@ (800e974 <EditRTC+0x4a4>)
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d004      	beq.n	800e82a <EditRTC+0x35a>
 800e820:	4b54      	ldr	r3, [pc, #336]	@ (800e974 <EditRTC+0x4a4>)
 800e822:	781b      	ldrb	r3, [r3, #0]
 800e824:	3b01      	subs	r3, #1
 800e826:	b2db      	uxtb	r3, r3
 800e828:	e000      	b.n	800e82c <EditRTC+0x35c>
 800e82a:	233b      	movs	r3, #59	@ 0x3b
 800e82c:	4a51      	ldr	r2, [pc, #324]	@ (800e974 <EditRTC+0x4a4>)
 800e82e:	7013      	strb	r3, [r2, #0]
 800e830:	e087      	b.n	800e942 <EditRTC+0x472>
				case 3: day = (day == 1) ? 31 : day - 1; break;
 800e832:	4b51      	ldr	r3, [pc, #324]	@ (800e978 <EditRTC+0x4a8>)
 800e834:	781b      	ldrb	r3, [r3, #0]
 800e836:	2b01      	cmp	r3, #1
 800e838:	d004      	beq.n	800e844 <EditRTC+0x374>
 800e83a:	4b4f      	ldr	r3, [pc, #316]	@ (800e978 <EditRTC+0x4a8>)
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	3b01      	subs	r3, #1
 800e840:	b2db      	uxtb	r3, r3
 800e842:	e000      	b.n	800e846 <EditRTC+0x376>
 800e844:	231f      	movs	r3, #31
 800e846:	4a4c      	ldr	r2, [pc, #304]	@ (800e978 <EditRTC+0x4a8>)
 800e848:	7013      	strb	r3, [r2, #0]
 800e84a:	e07a      	b.n	800e942 <EditRTC+0x472>
				case 4: month = (month == 1) ? 12 : month - 1; break;
 800e84c:	4b4b      	ldr	r3, [pc, #300]	@ (800e97c <EditRTC+0x4ac>)
 800e84e:	781b      	ldrb	r3, [r3, #0]
 800e850:	2b01      	cmp	r3, #1
 800e852:	d004      	beq.n	800e85e <EditRTC+0x38e>
 800e854:	4b49      	ldr	r3, [pc, #292]	@ (800e97c <EditRTC+0x4ac>)
 800e856:	781b      	ldrb	r3, [r3, #0]
 800e858:	3b01      	subs	r3, #1
 800e85a:	b2db      	uxtb	r3, r3
 800e85c:	e000      	b.n	800e860 <EditRTC+0x390>
 800e85e:	230c      	movs	r3, #12
 800e860:	4a46      	ldr	r2, [pc, #280]	@ (800e97c <EditRTC+0x4ac>)
 800e862:	7013      	strb	r3, [r2, #0]
 800e864:	e06d      	b.n	800e942 <EditRTC+0x472>
				case 5: year = (year == 0) ? 99 : year - 1; break;
 800e866:	4b46      	ldr	r3, [pc, #280]	@ (800e980 <EditRTC+0x4b0>)
 800e868:	781b      	ldrb	r3, [r3, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d004      	beq.n	800e878 <EditRTC+0x3a8>
 800e86e:	4b44      	ldr	r3, [pc, #272]	@ (800e980 <EditRTC+0x4b0>)
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	3b01      	subs	r3, #1
 800e874:	b2db      	uxtb	r3, r3
 800e876:	e000      	b.n	800e87a <EditRTC+0x3aa>
 800e878:	2363      	movs	r3, #99	@ 0x63
 800e87a:	4a41      	ldr	r2, [pc, #260]	@ (800e980 <EditRTC+0x4b0>)
 800e87c:	7013      	strb	r3, [r2, #0]
 800e87e:	e060      	b.n	800e942 <EditRTC+0x472>
			}
		} else if (HAL_GPIO_ReadPin(GPIOB, NAVIGATE_BTN_Pin) == GPIO_PIN_RESET) {
 800e880:	2102      	movs	r1, #2
 800e882:	4840      	ldr	r0, [pc, #256]	@ (800e984 <EditRTC+0x4b4>)
 800e884:	f7f5 fd5c 	bl	8004340 <HAL_GPIO_ReadPin>
 800e888:	4603      	mov	r3, r0
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d159      	bne.n	800e942 <EditRTC+0x472>
			HAL_Delay(Debounce_Delay); // Debounce delay
 800e88e:	4b3e      	ldr	r3, [pc, #248]	@ (800e988 <EditRTC+0x4b8>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4618      	mov	r0, r3
 800e894:	f7f4 f828 	bl	80028e8 <HAL_Delay>
			editIndex = (editIndex + 1) % 6;
 800e898:	4b3c      	ldr	r3, [pc, #240]	@ (800e98c <EditRTC+0x4bc>)
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	1c59      	adds	r1, r3, #1
 800e89e:	4b3c      	ldr	r3, [pc, #240]	@ (800e990 <EditRTC+0x4c0>)
 800e8a0:	fb83 3201 	smull	r3, r2, r3, r1
 800e8a4:	17cb      	asrs	r3, r1, #31
 800e8a6:	1ad2      	subs	r2, r2, r3
 800e8a8:	4613      	mov	r3, r2
 800e8aa:	005b      	lsls	r3, r3, #1
 800e8ac:	4413      	add	r3, r2
 800e8ae:	005b      	lsls	r3, r3, #1
 800e8b0:	1aca      	subs	r2, r1, r3
 800e8b2:	4b36      	ldr	r3, [pc, #216]	@ (800e98c <EditRTC+0x4bc>)
 800e8b4:	601a      	str	r2, [r3, #0]
			holdNavigateBtn++;
 800e8b6:	4b37      	ldr	r3, [pc, #220]	@ (800e994 <EditRTC+0x4c4>)
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	b2da      	uxtb	r2, r3
 800e8be:	4b35      	ldr	r3, [pc, #212]	@ (800e994 <EditRTC+0x4c4>)
 800e8c0:	701a      	strb	r2, [r3, #0]
			ssd1306_UpdateScreen();
 800e8c2:	f7f3 f887 	bl	80019d4 <ssd1306_UpdateScreen>


			if (editIndex == 0) { // Completed editing all components
 800e8c6:	4b31      	ldr	r3, [pc, #196]	@ (800e98c <EditRTC+0x4bc>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d139      	bne.n	800e942 <EditRTC+0x472>
				RTC_SetTime(hours, minutes, seconds, date, day, month, year);
 800e8ce:	4b27      	ldr	r3, [pc, #156]	@ (800e96c <EditRTC+0x49c>)
 800e8d0:	7818      	ldrb	r0, [r3, #0]
 800e8d2:	4b27      	ldr	r3, [pc, #156]	@ (800e970 <EditRTC+0x4a0>)
 800e8d4:	781c      	ldrb	r4, [r3, #0]
 800e8d6:	4b27      	ldr	r3, [pc, #156]	@ (800e974 <EditRTC+0x4a4>)
 800e8d8:	781d      	ldrb	r5, [r3, #0]
 800e8da:	4b2f      	ldr	r3, [pc, #188]	@ (800e998 <EditRTC+0x4c8>)
 800e8dc:	781e      	ldrb	r6, [r3, #0]
 800e8de:	4b26      	ldr	r3, [pc, #152]	@ (800e978 <EditRTC+0x4a8>)
 800e8e0:	781b      	ldrb	r3, [r3, #0]
 800e8e2:	4a26      	ldr	r2, [pc, #152]	@ (800e97c <EditRTC+0x4ac>)
 800e8e4:	7812      	ldrb	r2, [r2, #0]
 800e8e6:	4926      	ldr	r1, [pc, #152]	@ (800e980 <EditRTC+0x4b0>)
 800e8e8:	7809      	ldrb	r1, [r1, #0]
 800e8ea:	9102      	str	r1, [sp, #8]
 800e8ec:	9201      	str	r2, [sp, #4]
 800e8ee:	9300      	str	r3, [sp, #0]
 800e8f0:	4633      	mov	r3, r6
 800e8f2:	462a      	mov	r2, r5
 800e8f4:	4621      	mov	r1, r4
 800e8f6:	f000 fb71 	bl	800efdc <RTC_SetTime>

				HAL_Delay(10);
 800e8fa:	200a      	movs	r0, #10
 800e8fc:	f7f3 fff4 	bl	80028e8 <HAL_Delay>
				ssd1306_Fill(Black);
 800e900:	2000      	movs	r0, #0
 800e902:	f7f3 f84f 	bl	80019a4 <ssd1306_Fill>
				ssd1306_SetCursor(menu_line_X+5, menu_line_Y+5);
 800e906:	4b25      	ldr	r3, [pc, #148]	@ (800e99c <EditRTC+0x4cc>)
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	b2db      	uxtb	r3, r3
 800e90c:	3305      	adds	r3, #5
 800e90e:	b2da      	uxtb	r2, r3
 800e910:	4b23      	ldr	r3, [pc, #140]	@ (800e9a0 <EditRTC+0x4d0>)
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	b2db      	uxtb	r3, r3
 800e916:	3305      	adds	r3, #5
 800e918:	b2db      	uxtb	r3, r3
 800e91a:	4619      	mov	r1, r3
 800e91c:	4610      	mov	r0, r2
 800e91e:	f7f3 f98b 	bl	8001c38 <ssd1306_SetCursor>
				ssd1306_WriteString("DONE", Font_11x18, White);
 800e922:	4b20      	ldr	r3, [pc, #128]	@ (800e9a4 <EditRTC+0x4d4>)
 800e924:	2201      	movs	r2, #1
 800e926:	9200      	str	r2, [sp, #0]
 800e928:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e92a:	481f      	ldr	r0, [pc, #124]	@ (800e9a8 <EditRTC+0x4d8>)
 800e92c:	f7f3 f95e 	bl	8001bec <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 800e930:	f7f3 f850 	bl	80019d4 <ssd1306_UpdateScreen>
				HAL_Delay(2000);
 800e934:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800e938:	f7f3 ffd6 	bl	80028e8 <HAL_Delay>

				TimeSetDone=1;
 800e93c:	4b1b      	ldr	r3, [pc, #108]	@ (800e9ac <EditRTC+0x4dc>)
 800e93e:	2201      	movs	r2, #1
 800e940:	601a      	str	r2, [r3, #0]
			}
		}

		ssd1306_UpdateScreen();
 800e942:	f7f3 f847 	bl	80019d4 <ssd1306_UpdateScreen>
	while(editIndex<6 && !TimeSetDone)  // && !TimeSetDone
 800e946:	4b11      	ldr	r3, [pc, #68]	@ (800e98c <EditRTC+0x4bc>)
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	2b05      	cmp	r3, #5
 800e94c:	dc04      	bgt.n	800e958 <EditRTC+0x488>
 800e94e:	4b17      	ldr	r3, [pc, #92]	@ (800e9ac <EditRTC+0x4dc>)
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	2b00      	cmp	r3, #0
 800e954:	f43f adc0 	beq.w	800e4d8 <EditRTC+0x8>
	}  //while

    currentMenu = MENU_SET_AVG;
 800e958:	4b15      	ldr	r3, [pc, #84]	@ (800e9b0 <EditRTC+0x4e0>)
 800e95a:	2200      	movs	r2, #0
 800e95c:	701a      	strb	r2, [r3, #0]
	LCD();
 800e95e:	f7ff fa35 	bl	800ddcc <LCD>
}
 800e962:	bf00      	nop
 800e964:	3704      	adds	r7, #4
 800e966:	46bd      	mov	sp, r7
 800e968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e96a:	bf00      	nop
 800e96c:	20001afc 	.word	0x20001afc
 800e970:	20001afd 	.word	0x20001afd
 800e974:	20001afe 	.word	0x20001afe
 800e978:	2000004d 	.word	0x2000004d
 800e97c:	2000004e 	.word	0x2000004e
 800e980:	2000004f 	.word	0x2000004f
 800e984:	40020400 	.word	0x40020400
 800e988:	20000034 	.word	0x20000034
 800e98c:	20001b28 	.word	0x20001b28
 800e990:	2aaaaaab 	.word	0x2aaaaaab
 800e994:	20001aba 	.word	0x20001aba
 800e998:	2000004c 	.word	0x2000004c
 800e99c:	2000003c 	.word	0x2000003c
 800e9a0:	20000040 	.word	0x20000040
 800e9a4:	08013f28 	.word	0x08013f28
 800e9a8:	0801240c 	.word	0x0801240c
 800e9ac:	20001af8 	.word	0x20001af8
 800e9b0:	20001ab8 	.word	0x20001ab8
 800e9b4:	00000000 	.word	0x00000000

0800e9b8 <BatteryPercentage>:


// Function to calculate battery percentage
void BatteryPercentage(void) {                  //NOTE: With TMR: Calculate Percenatge Every 5 sec & Filter Window = 5 & UPDATE_THRESHOLD = 5
 800e9b8:	b580      	push	{r7, lr}
 800e9ba:	af00      	add	r7, sp, #0

	//HAL_ADC_Start(&hadc1);
	//HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
	//adcValue1 = HAL_ADC_GetValue(&hadc1);

    HAL_ADC_Start_DMA(&hadc1, &adcValue1, 1);
 800e9bc:	2201      	movs	r2, #1
 800e9be:	4938      	ldr	r1, [pc, #224]	@ (800eaa0 <BatteryPercentage+0xe8>)
 800e9c0:	4838      	ldr	r0, [pc, #224]	@ (800eaa4 <BatteryPercentage+0xec>)
 800e9c2:	f7f3 fff9 	bl	80029b8 <HAL_ADC_Start_DMA>

	batteryVoltage = (adcValue1 / 4575.0) * 3.3; //4095.0 // Convert ADC value to voltage
 800e9c6:	4b36      	ldr	r3, [pc, #216]	@ (800eaa0 <BatteryPercentage+0xe8>)
 800e9c8:	881b      	ldrh	r3, [r3, #0]
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7f1 fdba 	bl	8000544 <__aeabi_i2d>
 800e9d0:	a32d      	add	r3, pc, #180	@ (adr r3, 800ea88 <BatteryPercentage+0xd0>)
 800e9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d6:	f7f1 ff49 	bl	800086c <__aeabi_ddiv>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	4610      	mov	r0, r2
 800e9e0:	4619      	mov	r1, r3
 800e9e2:	a32b      	add	r3, pc, #172	@ (adr r3, 800ea90 <BatteryPercentage+0xd8>)
 800e9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e8:	f7f1 fe16 	bl	8000618 <__aeabi_dmul>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4610      	mov	r0, r2
 800e9f2:	4619      	mov	r1, r3
 800e9f4:	f7f2 f8e8 	bl	8000bc8 <__aeabi_d2f>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	4a2b      	ldr	r2, [pc, #172]	@ (800eaa8 <BatteryPercentage+0xf0>)
 800e9fc:	6013      	str	r3, [r2, #0]
	batteryVoltage *= 1.67;       						//1.68	//2	 //  = (R1 + R2) / R2 = 2
 800e9fe:	4b2a      	ldr	r3, [pc, #168]	@ (800eaa8 <BatteryPercentage+0xf0>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7f1 fdb0 	bl	8000568 <__aeabi_f2d>
 800ea08:	a323      	add	r3, pc, #140	@ (adr r3, 800ea98 <BatteryPercentage+0xe0>)
 800ea0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0e:	f7f1 fe03 	bl	8000618 <__aeabi_dmul>
 800ea12:	4602      	mov	r2, r0
 800ea14:	460b      	mov	r3, r1
 800ea16:	4610      	mov	r0, r2
 800ea18:	4619      	mov	r1, r3
 800ea1a:	f7f2 f8d5 	bl	8000bc8 <__aeabi_d2f>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	4a21      	ldr	r2, [pc, #132]	@ (800eaa8 <BatteryPercentage+0xf0>)
 800ea22:	6013      	str	r3, [r2, #0]

	// Update the filter array with the new reading
	adcReadings[filterIndex] = batteryVoltage;
 800ea24:	4b21      	ldr	r3, [pc, #132]	@ (800eaac <BatteryPercentage+0xf4>)
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	4618      	mov	r0, r3
 800ea2a:	4b1f      	ldr	r3, [pc, #124]	@ (800eaa8 <BatteryPercentage+0xf0>)
 800ea2c:	681a      	ldr	r2, [r3, #0]
 800ea2e:	4920      	ldr	r1, [pc, #128]	@ (800eab0 <BatteryPercentage+0xf8>)
 800ea30:	0083      	lsls	r3, r0, #2
 800ea32:	440b      	add	r3, r1
 800ea34:	601a      	str	r2, [r3, #0]
	filterIndex = (filterIndex + 1) % FILTER_SIZE; // Circular buffer index
 800ea36:	4b1d      	ldr	r3, [pc, #116]	@ (800eaac <BatteryPercentage+0xf4>)
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	1c5a      	adds	r2, r3, #1
 800ea3c:	4b1d      	ldr	r3, [pc, #116]	@ (800eab4 <BatteryPercentage+0xfc>)
 800ea3e:	fb83 1302 	smull	r1, r3, r3, r2
 800ea42:	1059      	asrs	r1, r3, #1
 800ea44:	17d3      	asrs	r3, r2, #31
 800ea46:	1ac9      	subs	r1, r1, r3
 800ea48:	460b      	mov	r3, r1
 800ea4a:	009b      	lsls	r3, r3, #2
 800ea4c:	440b      	add	r3, r1
 800ea4e:	1ad1      	subs	r1, r2, r3
 800ea50:	b2ca      	uxtb	r2, r1
 800ea52:	4b16      	ldr	r3, [pc, #88]	@ (800eaac <BatteryPercentage+0xf4>)
 800ea54:	701a      	strb	r2, [r3, #0]

	// Calculate the filtered voltage using the moving average
	filteredVoltage = CalculateAverage(adcReadings, FILTER_SIZE);
 800ea56:	2105      	movs	r1, #5
 800ea58:	4815      	ldr	r0, [pc, #84]	@ (800eab0 <BatteryPercentage+0xf8>)
 800ea5a:	f000 f88d 	bl	800eb78 <CalculateAverage>
 800ea5e:	eef0 7a40 	vmov.f32	s15, s0
 800ea62:	4b15      	ldr	r3, [pc, #84]	@ (800eab8 <BatteryPercentage+0x100>)
 800ea64:	edc3 7a00 	vstr	s15, [r3]

    // Calculate battery percentage based on filtered voltage
	percentage = CalculateBatteryPercentage(filteredVoltage);
 800ea68:	4b13      	ldr	r3, [pc, #76]	@ (800eab8 <BatteryPercentage+0x100>)
 800ea6a:	edd3 7a00 	vldr	s15, [r3]
 800ea6e:	eeb0 0a67 	vmov.f32	s0, s15
 800ea72:	f000 f825 	bl	800eac0 <CalculateBatteryPercentage>
 800ea76:	eef0 7a40 	vmov.f32	s15, s0
 800ea7a:	4b10      	ldr	r3, [pc, #64]	@ (800eabc <BatteryPercentage+0x104>)
 800ea7c:	edc3 7a00 	vstr	s15, [r3]

}
 800ea80:	bf00      	nop
 800ea82:	bd80      	pop	{r7, pc}
 800ea84:	f3af 8000 	nop.w
 800ea88:	00000000 	.word	0x00000000
 800ea8c:	40b1df00 	.word	0x40b1df00
 800ea90:	66666666 	.word	0x66666666
 800ea94:	400a6666 	.word	0x400a6666
 800ea98:	eb851eb8 	.word	0xeb851eb8
 800ea9c:	3ffab851 	.word	0x3ffab851
 800eaa0:	20001b14 	.word	0x20001b14
 800eaa4:	2000023c 	.word	0x2000023c
 800eaa8:	20001b1c 	.word	0x20001b1c
 800eaac:	20001b20 	.word	0x20001b20
 800eab0:	20001b44 	.word	0x20001b44
 800eab4:	66666667 	.word	0x66666667
 800eab8:	20001b24 	.word	0x20001b24
 800eabc:	20001b18 	.word	0x20001b18

0800eac0 <CalculateBatteryPercentage>:


float CalculateBatteryPercentage(float batteryVoltage) {
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b084      	sub	sp, #16
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	ed87 0a01 	vstr	s0, [r7, #4]
    float percentage;

    if (batteryVoltage >= 4.15) {
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f7f1 fd4c 	bl	8000568 <__aeabi_f2d>
 800ead0:	a327      	add	r3, pc, #156	@ (adr r3, 800eb70 <CalculateBatteryPercentage+0xb0>)
 800ead2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead6:	f7f2 f825 	bl	8000b24 <__aeabi_dcmpge>
 800eada:	4603      	mov	r3, r0
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d002      	beq.n	800eae6 <CalculateBatteryPercentage+0x26>
        percentage = 99.0;
 800eae0:	4b21      	ldr	r3, [pc, #132]	@ (800eb68 <CalculateBatteryPercentage+0xa8>)
 800eae2:	60fb      	str	r3, [r7, #12]
 800eae4:	e030      	b.n	800eb48 <CalculateBatteryPercentage+0x88>
    } else if (batteryVoltage <= 3.6) {
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f7f1 fd3e 	bl	8000568 <__aeabi_f2d>
 800eaec:	a31a      	add	r3, pc, #104	@ (adr r3, 800eb58 <CalculateBatteryPercentage+0x98>)
 800eaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf2:	f7f2 f80d 	bl	8000b10 <__aeabi_dcmple>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d003      	beq.n	800eb04 <CalculateBatteryPercentage+0x44>
        percentage = 0.0;
 800eafc:	f04f 0300 	mov.w	r3, #0
 800eb00:	60fb      	str	r3, [r7, #12]
 800eb02:	e021      	b.n	800eb48 <CalculateBatteryPercentage+0x88>
    } else {
        percentage = (batteryVoltage - 3.6) / (4.15 - 3.6) * 100;
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f7f1 fd2f 	bl	8000568 <__aeabi_f2d>
 800eb0a:	a313      	add	r3, pc, #76	@ (adr r3, 800eb58 <CalculateBatteryPercentage+0x98>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	f7f1 fbca 	bl	80002a8 <__aeabi_dsub>
 800eb14:	4602      	mov	r2, r0
 800eb16:	460b      	mov	r3, r1
 800eb18:	4610      	mov	r0, r2
 800eb1a:	4619      	mov	r1, r3
 800eb1c:	a310      	add	r3, pc, #64	@ (adr r3, 800eb60 <CalculateBatteryPercentage+0xa0>)
 800eb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb22:	f7f1 fea3 	bl	800086c <__aeabi_ddiv>
 800eb26:	4602      	mov	r2, r0
 800eb28:	460b      	mov	r3, r1
 800eb2a:	4610      	mov	r0, r2
 800eb2c:	4619      	mov	r1, r3
 800eb2e:	f04f 0200 	mov.w	r2, #0
 800eb32:	4b0e      	ldr	r3, [pc, #56]	@ (800eb6c <CalculateBatteryPercentage+0xac>)
 800eb34:	f7f1 fd70 	bl	8000618 <__aeabi_dmul>
 800eb38:	4602      	mov	r2, r0
 800eb3a:	460b      	mov	r3, r1
 800eb3c:	4610      	mov	r0, r2
 800eb3e:	4619      	mov	r1, r3
 800eb40:	f7f2 f842 	bl	8000bc8 <__aeabi_d2f>
 800eb44:	4603      	mov	r3, r0
 800eb46:	60fb      	str	r3, [r7, #12]
    }

    return percentage;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	ee07 3a90 	vmov	s15, r3
}
 800eb4e:	eeb0 0a67 	vmov.f32	s0, s15
 800eb52:	3710      	adds	r7, #16
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}
 800eb58:	cccccccd 	.word	0xcccccccd
 800eb5c:	400ccccc 	.word	0x400ccccc
 800eb60:	9999999c 	.word	0x9999999c
 800eb64:	3fe19999 	.word	0x3fe19999
 800eb68:	42c60000 	.word	0x42c60000
 800eb6c:	40590000 	.word	0x40590000
 800eb70:	9999999a 	.word	0x9999999a
 800eb74:	40109999 	.word	0x40109999

0800eb78 <CalculateAverage>:

// Function to calculate the average of an array
float CalculateAverage(float *array, uint8_t size) {
 800eb78:	b480      	push	{r7}
 800eb7a:	b085      	sub	sp, #20
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
 800eb80:	460b      	mov	r3, r1
 800eb82:	70fb      	strb	r3, [r7, #3]
    float sum = 0.0;
 800eb84:	f04f 0300 	mov.w	r3, #0
 800eb88:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < size; i++) {
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	72fb      	strb	r3, [r7, #11]
 800eb8e:	e00e      	b.n	800ebae <CalculateAverage+0x36>
        sum += array[i];
 800eb90:	7afb      	ldrb	r3, [r7, #11]
 800eb92:	009b      	lsls	r3, r3, #2
 800eb94:	687a      	ldr	r2, [r7, #4]
 800eb96:	4413      	add	r3, r2
 800eb98:	edd3 7a00 	vldr	s15, [r3]
 800eb9c:	ed97 7a03 	vldr	s14, [r7, #12]
 800eba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eba4:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < size; i++) {
 800eba8:	7afb      	ldrb	r3, [r7, #11]
 800ebaa:	3301      	adds	r3, #1
 800ebac:	72fb      	strb	r3, [r7, #11]
 800ebae:	7afa      	ldrb	r2, [r7, #11]
 800ebb0:	78fb      	ldrb	r3, [r7, #3]
 800ebb2:	429a      	cmp	r2, r3
 800ebb4:	d3ec      	bcc.n	800eb90 <CalculateAverage+0x18>
    }
    return sum / size;
 800ebb6:	78fb      	ldrb	r3, [r7, #3]
 800ebb8:	ee07 3a90 	vmov	s15, r3
 800ebbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebc0:	ed97 7a03 	vldr	s14, [r7, #12]
 800ebc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ebc8:	eef0 7a66 	vmov.f32	s15, s13
}
 800ebcc:	eeb0 0a67 	vmov.f32	s0, s15
 800ebd0:	3714      	adds	r7, #20
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd8:	4770      	bx	lr
	...

0800ebdc <DisplayPercentage>:

void DisplayPercentage(void) {
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b08e      	sub	sp, #56	@ 0x38
 800ebe0:	af02      	add	r7, sp, #8

	// Update the display only if there is a significant change in percentage
	if (fabs(percentage - lastPercentage) >= UPDATE_THRESHOLD){
 800ebe2:	4b42      	ldr	r3, [pc, #264]	@ (800ecec <DisplayPercentage+0x110>)
 800ebe4:	ed93 7a00 	vldr	s14, [r3]
 800ebe8:	4b41      	ldr	r3, [pc, #260]	@ (800ecf0 <DisplayPercentage+0x114>)
 800ebea:	edd3 7a00 	vldr	s15, [r3]
 800ebee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ebf2:	eef0 7ae7 	vabs.f32	s15, s15
 800ebf6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800ebfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ebfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec02:	db2f      	blt.n	800ec64 <DisplayPercentage+0x88>
		char buffer1[20];
		snprintf(buffer1, sizeof(buffer1), "%.0f", percentage);
 800ec04:	4b39      	ldr	r3, [pc, #228]	@ (800ecec <DisplayPercentage+0x110>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f7f1 fcad 	bl	8000568 <__aeabi_f2d>
 800ec0e:	4602      	mov	r2, r0
 800ec10:	460b      	mov	r3, r1
 800ec12:	f107 0014 	add.w	r0, r7, #20
 800ec16:	e9cd 2300 	strd	r2, r3, [sp]
 800ec1a:	4a36      	ldr	r2, [pc, #216]	@ (800ecf4 <DisplayPercentage+0x118>)
 800ec1c:	2114      	movs	r1, #20
 800ec1e:	f001 fb19 	bl	8010254 <sniprintf>
		ssd1306_SetCursor(107, 12);
 800ec22:	210c      	movs	r1, #12
 800ec24:	206b      	movs	r0, #107	@ 0x6b
 800ec26:	f7f3 f807 	bl	8001c38 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer1, Font_7x10, White);
 800ec2a:	4b33      	ldr	r3, [pc, #204]	@ (800ecf8 <DisplayPercentage+0x11c>)
 800ec2c:	f107 0014 	add.w	r0, r7, #20
 800ec30:	2201      	movs	r2, #1
 800ec32:	9200      	str	r2, [sp, #0]
 800ec34:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ec36:	f7f2 ffd9 	bl	8001bec <ssd1306_WriteString>
		//ssd1306_UpdateScreen();
		lastPercentage = percentage;           // Update the last percentage value
 800ec3a:	4b2c      	ldr	r3, [pc, #176]	@ (800ecec <DisplayPercentage+0x110>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4a2c      	ldr	r2, [pc, #176]	@ (800ecf0 <DisplayPercentage+0x114>)
 800ec40:	6013      	str	r3, [r2, #0]
		//***************** BATT ICON *******************************************//
		const uint8_t* batteryIcon = GetBatteryIcon(percentage);
 800ec42:	4b2a      	ldr	r3, [pc, #168]	@ (800ecec <DisplayPercentage+0x110>)
 800ec44:	edd3 7a00 	vldr	s15, [r3]
 800ec48:	eeb0 0a67 	vmov.f32	s0, s15
 800ec4c:	f000 f85a 	bl	800ed04 <GetBatteryIcon>
 800ec50:	62b8      	str	r0, [r7, #40]	@ 0x28
		OLED_DrawBitmap(122, 12, batteryIcon, 16, 8);
 800ec52:	2308      	movs	r3, #8
 800ec54:	9300      	str	r3, [sp, #0]
 800ec56:	2310      	movs	r3, #16
 800ec58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec5a:	210c      	movs	r1, #12
 800ec5c:	207a      	movs	r0, #122	@ 0x7a
 800ec5e:	f7f3 f8dd 	bl	8001e1c <OLED_DrawBitmap>
 800ec62:	e028      	b.n	800ecb6 <DisplayPercentage+0xda>
	}
	else{
		char buffer1[20];
		snprintf(buffer1, sizeof(buffer1), "%.0f", lastPercentage);
 800ec64:	4b22      	ldr	r3, [pc, #136]	@ (800ecf0 <DisplayPercentage+0x114>)
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f7f1 fc7d 	bl	8000568 <__aeabi_f2d>
 800ec6e:	4602      	mov	r2, r0
 800ec70:	460b      	mov	r3, r1
 800ec72:	4638      	mov	r0, r7
 800ec74:	e9cd 2300 	strd	r2, r3, [sp]
 800ec78:	4a1e      	ldr	r2, [pc, #120]	@ (800ecf4 <DisplayPercentage+0x118>)
 800ec7a:	2114      	movs	r1, #20
 800ec7c:	f001 faea 	bl	8010254 <sniprintf>
		ssd1306_SetCursor(107, 12);
 800ec80:	210c      	movs	r1, #12
 800ec82:	206b      	movs	r0, #107	@ 0x6b
 800ec84:	f7f2 ffd8 	bl	8001c38 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer1, Font_7x10, White);
 800ec88:	4b1b      	ldr	r3, [pc, #108]	@ (800ecf8 <DisplayPercentage+0x11c>)
 800ec8a:	4638      	mov	r0, r7
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	9200      	str	r2, [sp, #0]
 800ec90:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ec92:	f7f2 ffab 	bl	8001bec <ssd1306_WriteString>
		//***********************************************************************//
		const uint8_t* batteryIcon = GetBatteryIcon(lastPercentage);
 800ec96:	4b16      	ldr	r3, [pc, #88]	@ (800ecf0 <DisplayPercentage+0x114>)
 800ec98:	edd3 7a00 	vldr	s15, [r3]
 800ec9c:	eeb0 0a67 	vmov.f32	s0, s15
 800eca0:	f000 f830 	bl	800ed04 <GetBatteryIcon>
 800eca4:	62f8      	str	r0, [r7, #44]	@ 0x2c
		OLED_DrawBitmap(122, 12, batteryIcon, 16, 8);
 800eca6:	2308      	movs	r3, #8
 800eca8:	9300      	str	r3, [sp, #0]
 800ecaa:	2310      	movs	r3, #16
 800ecac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecae:	210c      	movs	r1, #12
 800ecb0:	207a      	movs	r0, #122	@ 0x7a
 800ecb2:	f7f3 f8b3 	bl	8001e1c <OLED_DrawBitmap>
	}

	if(isCharging){
 800ecb6:	4b11      	ldr	r3, [pc, #68]	@ (800ecfc <DisplayPercentage+0x120>)
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d00a      	beq.n	800ecd4 <DisplayPercentage+0xf8>
		// Show charging symbol next to battery icon
		ssd1306_DrawBitmap(99, 12, charging_symbol, 8, 8, White);
 800ecbe:	2301      	movs	r3, #1
 800ecc0:	9301      	str	r3, [sp, #4]
 800ecc2:	2308      	movs	r3, #8
 800ecc4:	9300      	str	r3, [sp, #0]
 800ecc6:	2308      	movs	r3, #8
 800ecc8:	4a0d      	ldr	r2, [pc, #52]	@ (800ed00 <DisplayPercentage+0x124>)
 800ecca:	210c      	movs	r1, #12
 800eccc:	2063      	movs	r0, #99	@ 0x63
 800ecce:	f7f3 f819 	bl	8001d04 <ssd1306_DrawBitmap>
	else{
		// Clear the area where the charging symbol would be
		ssd1306_FillRectangle(99, 12, 106, 20, Black);                 //ssd1306_ClearArea
	}

}
 800ecd2:	e007      	b.n	800ece4 <DisplayPercentage+0x108>
		ssd1306_FillRectangle(99, 12, 106, 20, Black);                 //ssd1306_ClearArea
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	9300      	str	r3, [sp, #0]
 800ecd8:	2314      	movs	r3, #20
 800ecda:	226a      	movs	r2, #106	@ 0x6a
 800ecdc:	210c      	movs	r1, #12
 800ecde:	2063      	movs	r0, #99	@ 0x63
 800ece0:	f7f2 ffc2 	bl	8001c68 <ssd1306_FillRectangle>
}
 800ece4:	bf00      	nop
 800ece6:	3730      	adds	r7, #48	@ 0x30
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}
 800ecec:	20001b18 	.word	0x20001b18
 800ecf0:	20001b58 	.word	0x20001b58
 800ecf4:	08012414 	.word	0x08012414
 800ecf8:	08013f1c 	.word	0x08013f1c
 800ecfc:	20001b5c 	.word	0x20001b5c
 800ed00:	08013f94 	.word	0x08013f94

0800ed04 <GetBatteryIcon>:


const uint8_t* GetBatteryIcon(float percentage) {
 800ed04:	b480      	push	{r7}
 800ed06:	b083      	sub	sp, #12
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (percentage >= 75.0) {
 800ed0e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed12:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800ed60 <GetBatteryIcon+0x5c>
 800ed16:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ed1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed1e:	db01      	blt.n	800ed24 <GetBatteryIcon+0x20>
        return battery_full;
 800ed20:	4b10      	ldr	r3, [pc, #64]	@ (800ed64 <GetBatteryIcon+0x60>)
 800ed22:	e016      	b.n	800ed52 <GetBatteryIcon+0x4e>
    } else if (percentage >= 50.0) {
 800ed24:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed28:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800ed68 <GetBatteryIcon+0x64>
 800ed2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ed30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed34:	db01      	blt.n	800ed3a <GetBatteryIcon+0x36>
        return battery_half;
 800ed36:	4b0d      	ldr	r3, [pc, #52]	@ (800ed6c <GetBatteryIcon+0x68>)
 800ed38:	e00b      	b.n	800ed52 <GetBatteryIcon+0x4e>
    } else if (percentage >= 25.0) {
 800ed3a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed3e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800ed42:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ed46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed4a:	db01      	blt.n	800ed50 <GetBatteryIcon+0x4c>
        return battery_low;
 800ed4c:	4b08      	ldr	r3, [pc, #32]	@ (800ed70 <GetBatteryIcon+0x6c>)
 800ed4e:	e000      	b.n	800ed52 <GetBatteryIcon+0x4e>
    } else {
        return battery_empty;
 800ed50:	4b08      	ldr	r3, [pc, #32]	@ (800ed74 <GetBatteryIcon+0x70>)
    }
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	370c      	adds	r7, #12
 800ed56:	46bd      	mov	sp, r7
 800ed58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5c:	4770      	bx	lr
 800ed5e:	bf00      	nop
 800ed60:	42960000 	.word	0x42960000
 800ed64:	08013f84 	.word	0x08013f84
 800ed68:	42480000 	.word	0x42480000
 800ed6c:	08013f74 	.word	0x08013f74
 800ed70:	08013f64 	.word	0x08013f64
 800ed74:	08013f54 	.word	0x08013f54

0800ed78 <TIM1_TRG_COM_TIM11_IRQHandler>:


void TIM1_TRG_COM_TIM11_IRQHandler(void) {
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	af00      	add	r7, sp, #0
	if (TIM11->SR & TIM_SR_UIF) { // Check interrupt flag
 800ed7c:	4b07      	ldr	r3, [pc, #28]	@ (800ed9c <TIM1_TRG_COM_TIM11_IRQHandler+0x24>)
 800ed7e:	691b      	ldr	r3, [r3, #16]
 800ed80:	f003 0301 	and.w	r3, r3, #1
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d007      	beq.n	800ed98 <TIM1_TRG_COM_TIM11_IRQHandler+0x20>
		TIM11->SR &= ~TIM_SR_UIF; // Clear interrupt flag
 800ed88:	4b04      	ldr	r3, [pc, #16]	@ (800ed9c <TIM1_TRG_COM_TIM11_IRQHandler+0x24>)
 800ed8a:	691b      	ldr	r3, [r3, #16]
 800ed8c:	4a03      	ldr	r2, [pc, #12]	@ (800ed9c <TIM1_TRG_COM_TIM11_IRQHandler+0x24>)
 800ed8e:	f023 0301 	bic.w	r3, r3, #1
 800ed92:	6113      	str	r3, [r2, #16]
		BatteryPercentage();      //calculate batt percentage , Every 5 second
 800ed94:	f7ff fe10 	bl	800e9b8 <BatteryPercentage>
	}
}
 800ed98:	bf00      	nop
 800ed9a:	bd80      	pop	{r7, pc}
 800ed9c:	40014800 	.word	0x40014800

0800eda0 <LCD_UpdateMenu>:

//#######################################################################################################################


// Function to handle menu updates
void LCD_UpdateMenu(void) {
 800eda0:	b580      	push	{r7, lr}
 800eda2:	af00      	add	r7, sp, #0
    LCD_DisplayMenu();
 800eda4:	f7ff f81a 	bl	800dddc <LCD_DisplayMenu>
}
 800eda8:	bf00      	nop
 800edaa:	bd80      	pop	{r7, pc}

0800edac <MeasureAverage>:

void MeasureAverage(void) {
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
for (int var = 1; var <= avgValue+1; var++)
 800edb2:	2301      	movs	r3, #1
 800edb4:	607b      	str	r3, [r7, #4]
 800edb6:	e010      	b.n	800edda <MeasureAverage+0x2e>
{
	SumBil += BilArray[var];
 800edb8:	4a15      	ldr	r2, [pc, #84]	@ (800ee10 <MeasureAverage+0x64>)
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	009b      	lsls	r3, r3, #2
 800edbe:	4413      	add	r3, r2
 800edc0:	ed93 7a00 	vldr	s14, [r3]
 800edc4:	4b13      	ldr	r3, [pc, #76]	@ (800ee14 <MeasureAverage+0x68>)
 800edc6:	edd3 7a00 	vldr	s15, [r3]
 800edca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800edce:	4b11      	ldr	r3, [pc, #68]	@ (800ee14 <MeasureAverage+0x68>)
 800edd0:	edc3 7a00 	vstr	s15, [r3]
for (int var = 1; var <= avgValue+1; var++)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	3301      	adds	r3, #1
 800edd8:	607b      	str	r3, [r7, #4]
 800edda:	4b0f      	ldr	r3, [pc, #60]	@ (800ee18 <MeasureAverage+0x6c>)
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	3301      	adds	r3, #1
 800ede0:	687a      	ldr	r2, [r7, #4]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	dde8      	ble.n	800edb8 <MeasureAverage+0xc>
}
AveragedBil = SumBil / avgValue;
 800ede6:	4b0b      	ldr	r3, [pc, #44]	@ (800ee14 <MeasureAverage+0x68>)
 800ede8:	edd3 6a00 	vldr	s13, [r3]
 800edec:	4b0a      	ldr	r3, [pc, #40]	@ (800ee18 <MeasureAverage+0x6c>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	ee07 3a90 	vmov	s15, r3
 800edf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800edf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800edfc:	4b07      	ldr	r3, [pc, #28]	@ (800ee1c <MeasureAverage+0x70>)
 800edfe:	edc3 7a00 	vstr	s15, [r3]
}
 800ee02:	bf00      	nop
 800ee04:	370c      	adds	r7, #12
 800ee06:	46bd      	mov	sp, r7
 800ee08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0c:	4770      	bx	lr
 800ee0e:	bf00      	nop
 800ee10:	20001abc 	.word	0x20001abc
 800ee14:	20001af0 	.word	0x20001af0
 800ee18:	2000002c 	.word	0x2000002c
 800ee1c:	20001aec 	.word	0x20001aec

0800ee20 <LCD_Reset>:

// Function to reset the menu to the initial state
void LCD_Reset(void) {
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b082      	sub	sp, #8
 800ee24:	af00      	add	r7, sp, #0
    currentMenu = MENU_SET_AVG;
 800ee26:	4b1b      	ldr	r3, [pc, #108]	@ (800ee94 <LCD_Reset+0x74>)
 800ee28:	2200      	movs	r2, #0
 800ee2a:	701a      	strb	r2, [r3, #0]
    currentCursor = CURSOR_ON_MENU;
 800ee2c:	4b1a      	ldr	r3, [pc, #104]	@ (800ee98 <LCD_Reset+0x78>)
 800ee2e:	2200      	movs	r2, #0
 800ee30:	701a      	strb	r2, [r3, #0]
    avgValue = 1;
 800ee32:	4b1a      	ldr	r3, [pc, #104]	@ (800ee9c <LCD_Reset+0x7c>)
 800ee34:	2201      	movs	r2, #1
 800ee36:	601a      	str	r2, [r3, #0]
    currentTest = 1;
 800ee38:	4b19      	ldr	r3, [pc, #100]	@ (800eea0 <LCD_Reset+0x80>)
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	601a      	str	r2, [r3, #0]
    //************************************//
    for (int i = 0; i <= 12-1; i++) BilArray[i]=0;
 800ee3e:	2300      	movs	r3, #0
 800ee40:	607b      	str	r3, [r7, #4]
 800ee42:	e009      	b.n	800ee58 <LCD_Reset+0x38>
 800ee44:	4a17      	ldr	r2, [pc, #92]	@ (800eea4 <LCD_Reset+0x84>)
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	4413      	add	r3, r2
 800ee4c:	f04f 0200 	mov.w	r2, #0
 800ee50:	601a      	str	r2, [r3, #0]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	3301      	adds	r3, #1
 800ee56:	607b      	str	r3, [r7, #4]
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2b0b      	cmp	r3, #11
 800ee5c:	ddf2      	ble.n	800ee44 <LCD_Reset+0x24>
    SumBil = 0;
 800ee5e:	4b12      	ldr	r3, [pc, #72]	@ (800eea8 <LCD_Reset+0x88>)
 800ee60:	f04f 0200 	mov.w	r2, #0
 800ee64:	601a      	str	r2, [r3, #0]
    AveragedBil = 0;
 800ee66:	4b11      	ldr	r3, [pc, #68]	@ (800eeac <LCD_Reset+0x8c>)
 800ee68:	f04f 0200 	mov.w	r2, #0
 800ee6c:	601a      	str	r2, [r3, #0]
    BilResult=0;
 800ee6e:	4b10      	ldr	r3, [pc, #64]	@ (800eeb0 <LCD_Reset+0x90>)
 800ee70:	f04f 0200 	mov.w	r2, #0
 800ee74:	601a      	str	r2, [r3, #0]
    testDone=0;
 800ee76:	4b0f      	ldr	r3, [pc, #60]	@ (800eeb4 <LCD_Reset+0x94>)
 800ee78:	2200      	movs	r2, #0
 800ee7a:	701a      	strb	r2, [r3, #0]
    //***********************************//
    HAL_GPIO_WritePin(GPIOE, READY_LED_Pin, GPIO_PIN_RESET); // Turn off the LED
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ee82:	480d      	ldr	r0, [pc, #52]	@ (800eeb8 <LCD_Reset+0x98>)
 800ee84:	f7f5 fa74 	bl	8004370 <HAL_GPIO_WritePin>
    LCD_UpdateMenu();
 800ee88:	f7ff ff8a 	bl	800eda0 <LCD_UpdateMenu>
}
 800ee8c:	bf00      	nop
 800ee8e:	3708      	adds	r7, #8
 800ee90:	46bd      	mov	sp, r7
 800ee92:	bd80      	pop	{r7, pc}
 800ee94:	20001ab8 	.word	0x20001ab8
 800ee98:	20001ab9 	.word	0x20001ab9
 800ee9c:	2000002c 	.word	0x2000002c
 800eea0:	20000030 	.word	0x20000030
 800eea4:	20001abc 	.word	0x20001abc
 800eea8:	20001af0 	.word	0x20001af0
 800eeac:	20001aec 	.word	0x20001aec
 800eeb0:	20001ab0 	.word	0x20001ab0
 800eeb4:	20001aa2 	.word	0x20001aa2
 800eeb8:	40021000 	.word	0x40021000

0800eebc <DoesTestComplete>:

// Call this function after each test
void DoesTestComplete(void) {
 800eebc:	b580      	push	{r7, lr}
 800eebe:	af00      	add	r7, sp, #0

	if (testDone)    				 // if test btn pressed
 800eec0:	4b15      	ldr	r3, [pc, #84]	@ (800ef18 <DoesTestComplete+0x5c>)
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d025      	beq.n	800ef14 <DoesTestComplete+0x58>
	{
		testDone=0;
 800eec8:	4b13      	ldr	r3, [pc, #76]	@ (800ef18 <DoesTestComplete+0x5c>)
 800eeca:	2200      	movs	r2, #0
 800eecc:	701a      	strb	r2, [r3, #0]
		BilArray[currentTest]=BilResult;
 800eece:	4b13      	ldr	r3, [pc, #76]	@ (800ef1c <DoesTestComplete+0x60>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	4a13      	ldr	r2, [pc, #76]	@ (800ef20 <DoesTestComplete+0x64>)
 800eed4:	6812      	ldr	r2, [r2, #0]
 800eed6:	4913      	ldr	r1, [pc, #76]	@ (800ef24 <DoesTestComplete+0x68>)
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	440b      	add	r3, r1
 800eedc:	601a      	str	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOE, READY_LED_Pin, GPIO_PIN_RESET);
 800eede:	2200      	movs	r2, #0
 800eee0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800eee4:	4810      	ldr	r0, [pc, #64]	@ (800ef28 <DoesTestComplete+0x6c>)
 800eee6:	f7f5 fa43 	bl	8004370 <HAL_GPIO_WritePin>
		HAL_Delay(Tests_Intratime);     // Time between Tests
 800eeea:	4b10      	ldr	r3, [pc, #64]	@ (800ef2c <DoesTestComplete+0x70>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	4618      	mov	r0, r3
 800eef0:	f7f3 fcfa 	bl	80028e8 <HAL_Delay>

		currentTest++;
 800eef4:	4b09      	ldr	r3, [pc, #36]	@ (800ef1c <DoesTestComplete+0x60>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	3301      	adds	r3, #1
 800eefa:	4a08      	ldr	r2, [pc, #32]	@ (800ef1c <DoesTestComplete+0x60>)
 800eefc:	6013      	str	r3, [r2, #0]
		if (currentTest > avgValue)  currentMenu = MENU_SHOW_RESULT;
 800eefe:	4b07      	ldr	r3, [pc, #28]	@ (800ef1c <DoesTestComplete+0x60>)
 800ef00:	681a      	ldr	r2, [r3, #0]
 800ef02:	4b0b      	ldr	r3, [pc, #44]	@ (800ef30 <DoesTestComplete+0x74>)
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	dd02      	ble.n	800ef10 <DoesTestComplete+0x54>
 800ef0a:	4b0a      	ldr	r3, [pc, #40]	@ (800ef34 <DoesTestComplete+0x78>)
 800ef0c:	2202      	movs	r2, #2
 800ef0e:	701a      	strb	r2, [r3, #0]
		LCD_UpdateMenu();
 800ef10:	f7ff ff46 	bl	800eda0 <LCD_UpdateMenu>
	}
}
 800ef14:	bf00      	nop
 800ef16:	bd80      	pop	{r7, pc}
 800ef18:	20001aa2 	.word	0x20001aa2
 800ef1c:	20000030 	.word	0x20000030
 800ef20:	20001ab0 	.word	0x20001ab0
 800ef24:	20001abc 	.word	0x20001abc
 800ef28:	40021000 	.word	0x40021000
 800ef2c:	20000038 	.word	0x20000038
 800ef30:	2000002c 	.word	0x2000002c
 800ef34:	20001ab8 	.word	0x20001ab8

0800ef38 <decToBcd>:


#define DS1307_ADDRESS 0x68  // DS1307 I2C address

// BCD conversion helper functions
uint8_t decToBcd(int val) {
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
    return (uint8_t)((val / 10 * 16) + (val % 10));
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	4a0f      	ldr	r2, [pc, #60]	@ (800ef80 <decToBcd+0x48>)
 800ef44:	fb82 1203 	smull	r1, r2, r2, r3
 800ef48:	1092      	asrs	r2, r2, #2
 800ef4a:	17db      	asrs	r3, r3, #31
 800ef4c:	1ad3      	subs	r3, r2, r3
 800ef4e:	b2db      	uxtb	r3, r3
 800ef50:	011b      	lsls	r3, r3, #4
 800ef52:	b2d8      	uxtb	r0, r3
 800ef54:	687a      	ldr	r2, [r7, #4]
 800ef56:	4b0a      	ldr	r3, [pc, #40]	@ (800ef80 <decToBcd+0x48>)
 800ef58:	fb83 1302 	smull	r1, r3, r3, r2
 800ef5c:	1099      	asrs	r1, r3, #2
 800ef5e:	17d3      	asrs	r3, r2, #31
 800ef60:	1ac9      	subs	r1, r1, r3
 800ef62:	460b      	mov	r3, r1
 800ef64:	009b      	lsls	r3, r3, #2
 800ef66:	440b      	add	r3, r1
 800ef68:	005b      	lsls	r3, r3, #1
 800ef6a:	1ad1      	subs	r1, r2, r3
 800ef6c:	b2cb      	uxtb	r3, r1
 800ef6e:	4403      	add	r3, r0
 800ef70:	b2db      	uxtb	r3, r3
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	370c      	adds	r7, #12
 800ef76:	46bd      	mov	sp, r7
 800ef78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7c:	4770      	bx	lr
 800ef7e:	bf00      	nop
 800ef80:	66666667 	.word	0x66666667

0800ef84 <bcdToDec>:

int bcdToDec(uint8_t val) {
 800ef84:	b480      	push	{r7}
 800ef86:	b083      	sub	sp, #12
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	71fb      	strb	r3, [r7, #7]
    return (int)((val / 16 * 10) + (val % 16));
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	091b      	lsrs	r3, r3, #4
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	461a      	mov	r2, r3
 800ef96:	4613      	mov	r3, r2
 800ef98:	009b      	lsls	r3, r3, #2
 800ef9a:	4413      	add	r3, r2
 800ef9c:	005b      	lsls	r3, r3, #1
 800ef9e:	461a      	mov	r2, r3
 800efa0:	79fb      	ldrb	r3, [r7, #7]
 800efa2:	f003 030f 	and.w	r3, r3, #15
 800efa6:	4413      	add	r3, r2
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	370c      	adds	r7, #12
 800efac:	46bd      	mov	sp, r7
 800efae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb2:	4770      	bx	lr

0800efb4 <RTC_Init>:

// Function to initialize the DS1307 RTC
void RTC_Init(void) {
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af02      	add	r7, sp, #8
    // Ensure the RTC is started by setting the CH (Clock Halt) bit to 0
    uint8_t initData[2] = {0x00, 0x00};
 800efba:	2300      	movs	r3, #0
 800efbc:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&hi2c3, DS1307_ADDRESS << 1, initData, 2, HAL_MAX_DELAY);
 800efbe:	1d3a      	adds	r2, r7, #4
 800efc0:	f04f 33ff 	mov.w	r3, #4294967295
 800efc4:	9300      	str	r3, [sp, #0]
 800efc6:	2302      	movs	r3, #2
 800efc8:	21d0      	movs	r1, #208	@ 0xd0
 800efca:	4803      	ldr	r0, [pc, #12]	@ (800efd8 <RTC_Init+0x24>)
 800efcc:	f7f7 fc60 	bl	8006890 <HAL_I2C_Master_Transmit>
}
 800efd0:	bf00      	nop
 800efd2:	3708      	adds	r7, #8
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}
 800efd8:	2000038c 	.word	0x2000038c

0800efdc <RTC_SetTime>:

// Function to set the time and date on the DS1307
void RTC_SetTime(uint8_t hours, uint8_t minutes, uint8_t seconds, uint8_t day, uint8_t date, uint8_t month, uint8_t year) {
 800efdc:	b590      	push	{r4, r7, lr}
 800efde:	b087      	sub	sp, #28
 800efe0:	af02      	add	r7, sp, #8
 800efe2:	4604      	mov	r4, r0
 800efe4:	4608      	mov	r0, r1
 800efe6:	4611      	mov	r1, r2
 800efe8:	461a      	mov	r2, r3
 800efea:	4623      	mov	r3, r4
 800efec:	71fb      	strb	r3, [r7, #7]
 800efee:	4603      	mov	r3, r0
 800eff0:	71bb      	strb	r3, [r7, #6]
 800eff2:	460b      	mov	r3, r1
 800eff4:	717b      	strb	r3, [r7, #5]
 800eff6:	4613      	mov	r3, r2
 800eff8:	713b      	strb	r3, [r7, #4]
    uint8_t setData[8];
    setData[0] = 0x00;  // Register address to start with
 800effa:	2300      	movs	r3, #0
 800effc:	723b      	strb	r3, [r7, #8]
    setData[1] = decToBcd(seconds);
 800effe:	797b      	ldrb	r3, [r7, #5]
 800f000:	4618      	mov	r0, r3
 800f002:	f7ff ff99 	bl	800ef38 <decToBcd>
 800f006:	4603      	mov	r3, r0
 800f008:	727b      	strb	r3, [r7, #9]
    setData[2] = decToBcd(minutes);
 800f00a:	79bb      	ldrb	r3, [r7, #6]
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7ff ff93 	bl	800ef38 <decToBcd>
 800f012:	4603      	mov	r3, r0
 800f014:	72bb      	strb	r3, [r7, #10]
    setData[3] = decToBcd(hours);
 800f016:	79fb      	ldrb	r3, [r7, #7]
 800f018:	4618      	mov	r0, r3
 800f01a:	f7ff ff8d 	bl	800ef38 <decToBcd>
 800f01e:	4603      	mov	r3, r0
 800f020:	72fb      	strb	r3, [r7, #11]
    setData[4] = decToBcd(day);
 800f022:	793b      	ldrb	r3, [r7, #4]
 800f024:	4618      	mov	r0, r3
 800f026:	f7ff ff87 	bl	800ef38 <decToBcd>
 800f02a:	4603      	mov	r3, r0
 800f02c:	733b      	strb	r3, [r7, #12]
    setData[5] = decToBcd(date);
 800f02e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f032:	4618      	mov	r0, r3
 800f034:	f7ff ff80 	bl	800ef38 <decToBcd>
 800f038:	4603      	mov	r3, r0
 800f03a:	737b      	strb	r3, [r7, #13]
    setData[6] = decToBcd(month);
 800f03c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f040:	4618      	mov	r0, r3
 800f042:	f7ff ff79 	bl	800ef38 <decToBcd>
 800f046:	4603      	mov	r3, r0
 800f048:	73bb      	strb	r3, [r7, #14]
    setData[7] = decToBcd(year);
 800f04a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f04e:	4618      	mov	r0, r3
 800f050:	f7ff ff72 	bl	800ef38 <decToBcd>
 800f054:	4603      	mov	r3, r0
 800f056:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(&hi2c3, DS1307_ADDRESS << 1, setData, 8, HAL_MAX_DELAY);
 800f058:	f107 0208 	add.w	r2, r7, #8
 800f05c:	f04f 33ff 	mov.w	r3, #4294967295
 800f060:	9300      	str	r3, [sp, #0]
 800f062:	2308      	movs	r3, #8
 800f064:	21d0      	movs	r1, #208	@ 0xd0
 800f066:	4803      	ldr	r0, [pc, #12]	@ (800f074 <RTC_SetTime+0x98>)
 800f068:	f7f7 fc12 	bl	8006890 <HAL_I2C_Master_Transmit>
}
 800f06c:	bf00      	nop
 800f06e:	3714      	adds	r7, #20
 800f070:	46bd      	mov	sp, r7
 800f072:	bd90      	pop	{r4, r7, pc}
 800f074:	2000038c 	.word	0x2000038c

0800f078 <RTC_GetTime>:

// Function to read the current time and date from the DS1307
void RTC_GetTime(uint8_t* hours, uint8_t* minutes, uint8_t* seconds, uint8_t* day, uint8_t* date, uint8_t* month, uint8_t* year) {
 800f078:	b580      	push	{r7, lr}
 800f07a:	b08a      	sub	sp, #40	@ 0x28
 800f07c:	af02      	add	r7, sp, #8
 800f07e:	60f8      	str	r0, [r7, #12]
 800f080:	60b9      	str	r1, [r7, #8]
 800f082:	607a      	str	r2, [r7, #4]
 800f084:	603b      	str	r3, [r7, #0]
    uint8_t readData[7];
    uint8_t startAddr = 0x00;
 800f086:	2300      	movs	r3, #0
 800f088:	75fb      	strb	r3, [r7, #23]
    HAL_I2C_Master_Transmit(&hi2c3, DS1307_ADDRESS << 1, &startAddr, 1, HAL_MAX_DELAY);
 800f08a:	f107 0217 	add.w	r2, r7, #23
 800f08e:	f04f 33ff 	mov.w	r3, #4294967295
 800f092:	9300      	str	r3, [sp, #0]
 800f094:	2301      	movs	r3, #1
 800f096:	21d0      	movs	r1, #208	@ 0xd0
 800f098:	4827      	ldr	r0, [pc, #156]	@ (800f138 <RTC_GetTime+0xc0>)
 800f09a:	f7f7 fbf9 	bl	8006890 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c3, DS1307_ADDRESS << 1, readData, 7, HAL_MAX_DELAY);
 800f09e:	f107 0218 	add.w	r2, r7, #24
 800f0a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f0a6:	9300      	str	r3, [sp, #0]
 800f0a8:	2307      	movs	r3, #7
 800f0aa:	21d0      	movs	r1, #208	@ 0xd0
 800f0ac:	4822      	ldr	r0, [pc, #136]	@ (800f138 <RTC_GetTime+0xc0>)
 800f0ae:	f7f7 fced 	bl	8006a8c <HAL_I2C_Master_Receive>

    *seconds = bcdToDec(readData[0] & 0x7F);  // Mask to ignore CH bit
 800f0b2:	7e3b      	ldrb	r3, [r7, #24]
 800f0b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f0b8:	b2db      	uxtb	r3, r3
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f7ff ff62 	bl	800ef84 <bcdToDec>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	b2da      	uxtb	r2, r3
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	701a      	strb	r2, [r3, #0]
    *minutes = bcdToDec(readData[1]);
 800f0c8:	7e7b      	ldrb	r3, [r7, #25]
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7ff ff5a 	bl	800ef84 <bcdToDec>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	b2da      	uxtb	r2, r3
 800f0d4:	68bb      	ldr	r3, [r7, #8]
 800f0d6:	701a      	strb	r2, [r3, #0]
    *hours = bcdToDec(readData[2] & 0x3F);  // 24-hour format
 800f0d8:	7ebb      	ldrb	r3, [r7, #26]
 800f0da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f0de:	b2db      	uxtb	r3, r3
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f7ff ff4f 	bl	800ef84 <bcdToDec>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	b2da      	uxtb	r2, r3
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	701a      	strb	r2, [r3, #0]
    *day = bcdToDec(readData[3]);
 800f0ee:	7efb      	ldrb	r3, [r7, #27]
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	f7ff ff47 	bl	800ef84 <bcdToDec>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	b2da      	uxtb	r2, r3
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	701a      	strb	r2, [r3, #0]
    *date = bcdToDec(readData[4]);
 800f0fe:	7f3b      	ldrb	r3, [r7, #28]
 800f100:	4618      	mov	r0, r3
 800f102:	f7ff ff3f 	bl	800ef84 <bcdToDec>
 800f106:	4603      	mov	r3, r0
 800f108:	b2da      	uxtb	r2, r3
 800f10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f10c:	701a      	strb	r2, [r3, #0]
    *month = bcdToDec(readData[5]);
 800f10e:	7f7b      	ldrb	r3, [r7, #29]
 800f110:	4618      	mov	r0, r3
 800f112:	f7ff ff37 	bl	800ef84 <bcdToDec>
 800f116:	4603      	mov	r3, r0
 800f118:	b2da      	uxtb	r2, r3
 800f11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f11c:	701a      	strb	r2, [r3, #0]
    *year = bcdToDec(readData[6]);
 800f11e:	7fbb      	ldrb	r3, [r7, #30]
 800f120:	4618      	mov	r0, r3
 800f122:	f7ff ff2f 	bl	800ef84 <bcdToDec>
 800f126:	4603      	mov	r3, r0
 800f128:	b2da      	uxtb	r2, r3
 800f12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f12c:	701a      	strb	r2, [r3, #0]
}
 800f12e:	bf00      	nop
 800f130:	3720      	adds	r7, #32
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	2000038c 	.word	0x2000038c

0800f13c <RTC_DisplayTime>:

// Function to display the time and date on the OLED
void RTC_DisplayTime(void) {
 800f13c:	b590      	push	{r4, r7, lr}
 800f13e:	b08d      	sub	sp, #52	@ 0x34
 800f140:	af04      	add	r7, sp, #16
	static char prevBuffer[20] = {0};
    uint8_t hours, minutes, seconds, day, date, month, year;
    char buffer[20];

    RTC_GetTime(&hours, &minutes, &seconds, &day, &date, &month, &year);
 800f142:	f107 041c 	add.w	r4, r7, #28
 800f146:	f107 021d 	add.w	r2, r7, #29
 800f14a:	f107 011e 	add.w	r1, r7, #30
 800f14e:	f107 001f 	add.w	r0, r7, #31
 800f152:	f107 0319 	add.w	r3, r7, #25
 800f156:	9302      	str	r3, [sp, #8]
 800f158:	f107 031a 	add.w	r3, r7, #26
 800f15c:	9301      	str	r3, [sp, #4]
 800f15e:	f107 031b 	add.w	r3, r7, #27
 800f162:	9300      	str	r3, [sp, #0]
 800f164:	4623      	mov	r3, r4
 800f166:	f7ff ff87 	bl	800f078 <RTC_GetTime>

    //ssd1306_Fill(Black);

    // Format time
    snprintf(buffer, sizeof(buffer), "%02d:%02d:%02d", hours, minutes, seconds);
 800f16a:	7ffb      	ldrb	r3, [r7, #31]
 800f16c:	4619      	mov	r1, r3
 800f16e:	7fbb      	ldrb	r3, [r7, #30]
 800f170:	7f7a      	ldrb	r2, [r7, #29]
 800f172:	1d38      	adds	r0, r7, #4
 800f174:	9201      	str	r2, [sp, #4]
 800f176:	9300      	str	r3, [sp, #0]
 800f178:	460b      	mov	r3, r1
 800f17a:	4a22      	ldr	r2, [pc, #136]	@ (800f204 <RTC_DisplayTime+0xc8>)
 800f17c:	2114      	movs	r1, #20
 800f17e:	f001 f869 	bl	8010254 <sniprintf>
    if (strcmp(buffer, prevBuffer) != 0) {
 800f182:	1d3b      	adds	r3, r7, #4
 800f184:	4920      	ldr	r1, [pc, #128]	@ (800f208 <RTC_DisplayTime+0xcc>)
 800f186:	4618      	mov	r0, r3
 800f188:	f7f1 f822 	bl	80001d0 <strcmp>
 800f18c:	4603      	mov	r3, r0
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d00f      	beq.n	800f1b2 <RTC_DisplayTime+0x76>
		ssd1306_SetCursor(2, 0);
 800f192:	2100      	movs	r1, #0
 800f194:	2002      	movs	r0, #2
 800f196:	f7f2 fd4f 	bl	8001c38 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_6x8 ,White);
 800f19a:	4b1c      	ldr	r3, [pc, #112]	@ (800f20c <RTC_DisplayTime+0xd0>)
 800f19c:	1d38      	adds	r0, r7, #4
 800f19e:	2201      	movs	r2, #1
 800f1a0:	9200      	str	r2, [sp, #0]
 800f1a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f1a4:	f7f2 fd22 	bl	8001bec <ssd1306_WriteString>
		strcpy(prevBuffer, buffer);
 800f1a8:	1d3b      	adds	r3, r7, #4
 800f1aa:	4619      	mov	r1, r3
 800f1ac:	4816      	ldr	r0, [pc, #88]	@ (800f208 <RTC_DisplayTime+0xcc>)
 800f1ae:	f001 f972 	bl	8010496 <strcpy>
	}
    //ssd1306_SetCursor(2, 0);
    //ssd1306_WriteString(buffer, Font_6x8 ,White);

    // Format date
    snprintf(buffer, sizeof(buffer), "%02d/%02d/%02d", date, month, year);
 800f1b2:	7efb      	ldrb	r3, [r7, #27]
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	7ebb      	ldrb	r3, [r7, #26]
 800f1b8:	7e7a      	ldrb	r2, [r7, #25]
 800f1ba:	1d38      	adds	r0, r7, #4
 800f1bc:	9201      	str	r2, [sp, #4]
 800f1be:	9300      	str	r3, [sp, #0]
 800f1c0:	460b      	mov	r3, r1
 800f1c2:	4a13      	ldr	r2, [pc, #76]	@ (800f210 <RTC_DisplayTime+0xd4>)
 800f1c4:	2114      	movs	r1, #20
 800f1c6:	f001 f845 	bl	8010254 <sniprintf>
    if (strcmp(buffer, prevBuffer) != 0) {
 800f1ca:	1d3b      	adds	r3, r7, #4
 800f1cc:	490e      	ldr	r1, [pc, #56]	@ (800f208 <RTC_DisplayTime+0xcc>)
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7f0 fffe 	bl	80001d0 <strcmp>
 800f1d4:	4603      	mov	r3, r0
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d00f      	beq.n	800f1fa <RTC_DisplayTime+0xbe>
	   ssd1306_SetCursor(80, 0);
 800f1da:	2100      	movs	r1, #0
 800f1dc:	2050      	movs	r0, #80	@ 0x50
 800f1de:	f7f2 fd2b 	bl	8001c38 <ssd1306_SetCursor>
	   ssd1306_WriteString(buffer, Font_6x8, White);
 800f1e2:	4b0a      	ldr	r3, [pc, #40]	@ (800f20c <RTC_DisplayTime+0xd0>)
 800f1e4:	1d38      	adds	r0, r7, #4
 800f1e6:	2201      	movs	r2, #1
 800f1e8:	9200      	str	r2, [sp, #0]
 800f1ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f1ec:	f7f2 fcfe 	bl	8001bec <ssd1306_WriteString>
	   strcpy(prevBuffer, buffer);
 800f1f0:	1d3b      	adds	r3, r7, #4
 800f1f2:	4619      	mov	r1, r3
 800f1f4:	4804      	ldr	r0, [pc, #16]	@ (800f208 <RTC_DisplayTime+0xcc>)
 800f1f6:	f001 f94e 	bl	8010496 <strcpy>
   }
    //ssd1306_SetCursor(68, 0);
    //ssd1306_WriteString(buffer,Font_6x8, White);

    //ssd1306_UpdateScreen();
}
 800f1fa:	bf00      	nop
 800f1fc:	3724      	adds	r7, #36	@ 0x24
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd90      	pop	{r4, r7, pc}
 800f202:	bf00      	nop
 800f204:	0801241c 	.word	0x0801241c
 800f208:	20001b2c 	.word	0x20001b2c
 800f20c:	08013f10 	.word	0x08013f10
 800f210:	0801242c 	.word	0x0801242c

0800f214 <spectrometer>:
#include "../INC/generalHeaders.h"

  uint8_t eos_received = 0;  //volatile


void spectrometer(void){
 800f214:	b580      	push	{r7, lr}
 800f216:	af00      	add	r7, sp, #0
	if ((HAL_GPIO_ReadPin(GPIOA, StartTest_BTN_Pin) == GPIO_PIN_RESET) )
 800f218:	2120      	movs	r1, #32
 800f21a:	4812      	ldr	r0, [pc, #72]	@ (800f264 <spectrometer+0x50>)
 800f21c:	f7f5 f890 	bl	8004340 <HAL_GPIO_ReadPin>
 800f220:	4603      	mov	r3, r0
 800f222:	2b00      	cmp	r3, #0
 800f224:	d11c      	bne.n	800f260 <spectrometer+0x4c>
	{
		if(StartTestMenuFlag==1){
 800f226:	4b10      	ldr	r3, [pc, #64]	@ (800f268 <spectrometer+0x54>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	d104      	bne.n	800f238 <spectrometer+0x24>
			generate_spectrometer_signals();
 800f22e:	f000 f81f 	bl	800f270 <generate_spectrometer_signals>
			Send_UART_BLE();
 800f232:	f000 f857 	bl	800f2e4 <Send_UART_BLE>
			 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_SET);   // ***** ERROR Buzzer ***//
			 HAL_Delay(500);
			 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_RESET); // ***** ERROR Buzzer ***//
		}
	}
}
 800f236:	e013      	b.n	800f260 <spectrometer+0x4c>
		}else if (StartTestMenuFlag==2) {                               // if current menu != StartTest
 800f238:	4b0b      	ldr	r3, [pc, #44]	@ (800f268 <spectrometer+0x54>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	2b02      	cmp	r3, #2
 800f23e:	d10f      	bne.n	800f260 <spectrometer+0x4c>
			 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_SET);   // ***** ERROR Buzzer ***//
 800f240:	2201      	movs	r2, #1
 800f242:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f246:	4809      	ldr	r0, [pc, #36]	@ (800f26c <spectrometer+0x58>)
 800f248:	f7f5 f892 	bl	8004370 <HAL_GPIO_WritePin>
			 HAL_Delay(500);
 800f24c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800f250:	f7f3 fb4a 	bl	80028e8 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOE, ERR_BUZZER_Pin, GPIO_PIN_RESET); // ***** ERROR Buzzer ***//
 800f254:	2200      	movs	r2, #0
 800f256:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f25a:	4804      	ldr	r0, [pc, #16]	@ (800f26c <spectrometer+0x58>)
 800f25c:	f7f5 f888 	bl	8004370 <HAL_GPIO_WritePin>
}
 800f260:	bf00      	nop
 800f262:	bd80      	pop	{r7, pc}
 800f264:	40020000 	.word	0x40020000
 800f268:	20001af4 	.word	0x20001af4
 800f26c:	40021000 	.word	0x40021000

0800f270 <generate_spectrometer_signals>:

void generate_spectrometer_signals(void){
 800f270:	b580      	push	{r7, lr}
 800f272:	af00      	add	r7, sp, #0

	// Button is pressed
	HAL_GPIO_WritePin(GPIOA, SPEC_LED_Pin, GPIO_PIN_SET); 				// Turn on the LED
 800f274:	2201      	movs	r2, #1
 800f276:	2180      	movs	r1, #128	@ 0x80
 800f278:	4817      	ldr	r0, [pc, #92]	@ (800f2d8 <generate_spectrometer_signals+0x68>)
 800f27a:	f7f5 f879 	bl	8004370 <HAL_GPIO_WritePin>
	HAL_Delay(1); // Wait for stabilization
 800f27e:	2001      	movs	r0, #1
 800f280:	f7f3 fb32 	bl	80028e8 <HAL_Delay>

	// Generate start signal for the spectrometer
	HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin, GPIO_PIN_RESET);
 800f284:	2200      	movs	r2, #0
 800f286:	2120      	movs	r1, #32
 800f288:	4814      	ldr	r0, [pc, #80]	@ (800f2dc <generate_spectrometer_signals+0x6c>)
 800f28a:	f7f5 f871 	bl	8004370 <HAL_GPIO_WritePin>
	//DWT_Delay(1);
	HAL_Delay(1);
 800f28e:	2001      	movs	r0, #1
 800f290:	f7f3 fb2a 	bl	80028e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin, GPIO_PIN_SET);
 800f294:	2201      	movs	r2, #1
 800f296:	2120      	movs	r1, #32
 800f298:	4810      	ldr	r0, [pc, #64]	@ (800f2dc <generate_spectrometer_signals+0x6c>)
 800f29a:	f7f5 f869 	bl	8004370 <HAL_GPIO_WritePin>
	HAL_Delay(20); //8//500 									// Higher integration time Higher Spectrum Amplitude
 800f29e:	2014      	movs	r0, #20
 800f2a0:	f7f3 fb22 	bl	80028e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin, GPIO_PIN_RESET);
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	2120      	movs	r1, #32
 800f2a8:	480c      	ldr	r0, [pc, #48]	@ (800f2dc <generate_spectrometer_signals+0x6c>)
 800f2aa:	f7f5 f861 	bl	8004370 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800f2ae:	2001      	movs	r0, #1
 800f2b0:	f7f3 fb1a 	bl	80028e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin, GPIO_PIN_SET);
 800f2b4:	2201      	movs	r2, #1
 800f2b6:	2120      	movs	r1, #32
 800f2b8:	4808      	ldr	r0, [pc, #32]	@ (800f2dc <generate_spectrometer_signals+0x6c>)
 800f2ba:	f7f5 f859 	bl	8004370 <HAL_GPIO_WritePin>

	// Wait for EOS signal
	//while (!eos_received) {}
	capture_and_send_data();
 800f2be:	f7fe fbfb 	bl	800dab8 <capture_and_send_data>
	HAL_GPIO_WritePin(GPIOA, SPEC_LED_Pin, GPIO_PIN_RESET); 			// Turn off the LED
 800f2c2:	2200      	movs	r2, #0
 800f2c4:	2180      	movs	r1, #128	@ 0x80
 800f2c6:	4804      	ldr	r0, [pc, #16]	@ (800f2d8 <generate_spectrometer_signals+0x68>)
 800f2c8:	f7f5 f852 	bl	8004370 <HAL_GPIO_WritePin>
	eos_received = 0;
 800f2cc:	4b04      	ldr	r3, [pc, #16]	@ (800f2e0 <generate_spectrometer_signals+0x70>)
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	701a      	strb	r2, [r3, #0]

}
 800f2d2:	bf00      	nop
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop
 800f2d8:	40020000 	.word	0x40020000
 800f2dc:	40020400 	.word	0x40020400
 800f2e0:	20001b40 	.word	0x20001b40

0800f2e4 <Send_UART_BLE>:


void Send_UART_BLE(void){
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b08a      	sub	sp, #40	@ 0x28
 800f2e8:	af02      	add	r7, sp, #8
	// Format the concentration values as a string
	char message[12];            					//Spectrum to be sent to UART
	for (int j = 0; j < NUM_WAVELENGTHS*2; j++){
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	61fb      	str	r3, [r7, #28]
 800f2ee:	e014      	b.n	800f31a <Send_UART_BLE+0x36>
	  //printf("%lu\n", spectral_data_256[j]);
	  snprintf(message, sizeof(message), "%lu\n",spectral_data[j]);
 800f2f0:	4a18      	ldr	r2, [pc, #96]	@ (800f354 <Send_UART_BLE+0x70>)
 800f2f2:	69fb      	ldr	r3, [r7, #28]
 800f2f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2f8:	f107 0010 	add.w	r0, r7, #16
 800f2fc:	4a16      	ldr	r2, [pc, #88]	@ (800f358 <Send_UART_BLE+0x74>)
 800f2fe:	210c      	movs	r1, #12
 800f300:	f000 ffa8 	bl	8010254 <sniprintf>
	  // Send the concentration values via UART
	  HAL_UART_Transmit(&huart2, (uint8_t *)message, sizeof(spectral_data[j]), HAL_MAX_DELAY);    //to PC
 800f304:	f107 0110 	add.w	r1, r7, #16
 800f308:	f04f 33ff 	mov.w	r3, #4294967295
 800f30c:	2204      	movs	r2, #4
 800f30e:	4813      	ldr	r0, [pc, #76]	@ (800f35c <Send_UART_BLE+0x78>)
 800f310:	f7fa f9d4 	bl	80096bc <HAL_UART_Transmit>
	for (int j = 0; j < NUM_WAVELENGTHS*2; j++){
 800f314:	69fb      	ldr	r3, [r7, #28]
 800f316:	3301      	adds	r3, #1
 800f318:	61fb      	str	r3, [r7, #28]
 800f31a:	69fb      	ldr	r3, [r7, #28]
 800f31c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f320:	dbe6      	blt.n	800f2f0 <Send_UART_BLE+0xc>
	  //len = sizeof(spectral_data[j]);
	  //HAL_UART_Transmit(&huart3, (uint8_t *)message, sizeof(spectral_data[j]), HAL_MAX_DELAY);    //to ESP
	}
	char Bil_message[12];
	snprintf(Bil_message, sizeof(Bil_message), "%.2f\n",BilResult);
 800f322:	4b0f      	ldr	r3, [pc, #60]	@ (800f360 <Send_UART_BLE+0x7c>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	4618      	mov	r0, r3
 800f328:	f7f1 f91e 	bl	8000568 <__aeabi_f2d>
 800f32c:	4602      	mov	r2, r0
 800f32e:	460b      	mov	r3, r1
 800f330:	1d38      	adds	r0, r7, #4
 800f332:	e9cd 2300 	strd	r2, r3, [sp]
 800f336:	4a0b      	ldr	r2, [pc, #44]	@ (800f364 <Send_UART_BLE+0x80>)
 800f338:	210c      	movs	r1, #12
 800f33a:	f000 ff8b 	bl	8010254 <sniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *)Bil_message, sizeof(Bil_message), HAL_MAX_DELAY);    //BilResult to ESP
 800f33e:	1d39      	adds	r1, r7, #4
 800f340:	f04f 33ff 	mov.w	r3, #4294967295
 800f344:	220c      	movs	r2, #12
 800f346:	4808      	ldr	r0, [pc, #32]	@ (800f368 <Send_UART_BLE+0x84>)
 800f348:	f7fa f9b8 	bl	80096bc <HAL_UART_Transmit>
}
 800f34c:	bf00      	nop
 800f34e:	3720      	adds	r7, #32
 800f350:	46bd      	mov	sp, r7
 800f352:	bd80      	pop	{r7, pc}
 800f354:	2000129c 	.word	0x2000129c
 800f358:	0801243c 	.word	0x0801243c
 800f35c:	20000528 	.word	0x20000528
 800f360:	20001ab0 	.word	0x20001ab0
 800f364:	08012444 	.word	0x08012444
 800f368:	20000570 	.word	0x20000570

0800f36c <EXTI4_IRQHandler>:

/////////////////////////////////////// EOS Interrupt ///////////////////////////////////////////
/* EXTI4 IRQ Handler */
void EXTI4_IRQHandler(void){
 800f36c:	b580      	push	{r7, lr}
 800f36e:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800f370:	2010      	movs	r0, #16
 800f372:	f7f5 f817 	bl	80043a4 <HAL_GPIO_EXTI_IRQHandler>
}
 800f376:	bf00      	nop
 800f378:	bd80      	pop	{r7, pc}
	...

0800f37c <DWT_Init>:
        eos_received = 1;
    }
}*/
/////////////////////////////////////// us Delay Timer ///////////////////////////////////////////
// Function to initialize the DWT unit
void DWT_Init(void) {
 800f37c:	b480      	push	{r7}
 800f37e:	af00      	add	r7, sp, #0
    // Enable TRC
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800f380:	4b08      	ldr	r3, [pc, #32]	@ (800f3a4 <DWT_Init+0x28>)
 800f382:	68db      	ldr	r3, [r3, #12]
 800f384:	4a07      	ldr	r2, [pc, #28]	@ (800f3a4 <DWT_Init+0x28>)
 800f386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f38a:	60d3      	str	r3, [r2, #12]
    // Unlock DWT access
    //DWT->LAR = 0xC5ACCE55;
    // Enable the cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800f38c:	4b06      	ldr	r3, [pc, #24]	@ (800f3a8 <DWT_Init+0x2c>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	4a05      	ldr	r2, [pc, #20]	@ (800f3a8 <DWT_Init+0x2c>)
 800f392:	f043 0301 	orr.w	r3, r3, #1
 800f396:	6013      	str	r3, [r2, #0]
}
 800f398:	bf00      	nop
 800f39a:	46bd      	mov	sp, r7
 800f39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a0:	4770      	bx	lr
 800f3a2:	bf00      	nop
 800f3a4:	e000edf0 	.word	0xe000edf0
 800f3a8:	e0001000 	.word	0xe0001000

0800f3ac <DWT_GetSysClockFreq>:
// Function to get the system clock frequency
uint32_t DWT_GetSysClockFreq(void) {
 800f3ac:	b480      	push	{r7}
 800f3ae:	af00      	add	r7, sp, #0
    return SystemCoreClock;
 800f3b0:	4b03      	ldr	r3, [pc, #12]	@ (800f3c0 <DWT_GetSysClockFreq+0x14>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
}
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3bc:	4770      	bx	lr
 800f3be:	bf00      	nop
 800f3c0:	20000000 	.word	0x20000000

0800f3c4 <DWT_Delay>:

// Function to create a microsecond delay
void DWT_Delay(uint32_t us) {
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b084      	sub	sp, #16
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT;
 800f3cc:	4b0d      	ldr	r3, [pc, #52]	@ (800f404 <DWT_Delay+0x40>)
 800f3ce:	685b      	ldr	r3, [r3, #4]
 800f3d0:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = us * (DWT_GetSysClockFreq() / 1000000);
 800f3d2:	f7ff ffeb 	bl	800f3ac <DWT_GetSysClockFreq>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	4a0b      	ldr	r2, [pc, #44]	@ (800f408 <DWT_Delay+0x44>)
 800f3da:	fba2 2303 	umull	r2, r3, r2, r3
 800f3de:	0c9a      	lsrs	r2, r3, #18
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	fb02 f303 	mul.w	r3, r2, r3
 800f3e6:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - startTick) < delayTicks);
 800f3e8:	bf00      	nop
 800f3ea:	4b06      	ldr	r3, [pc, #24]	@ (800f404 <DWT_Delay+0x40>)
 800f3ec:	685a      	ldr	r2, [r3, #4]
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	1ad3      	subs	r3, r2, r3
 800f3f2:	68ba      	ldr	r2, [r7, #8]
 800f3f4:	429a      	cmp	r2, r3
 800f3f6:	d8f8      	bhi.n	800f3ea <DWT_Delay+0x26>
}
 800f3f8:	bf00      	nop
 800f3fa:	bf00      	nop
 800f3fc:	3710      	adds	r7, #16
 800f3fe:	46bd      	mov	sp, r7
 800f400:	bd80      	pop	{r7, pc}
 800f402:	bf00      	nop
 800f404:	e0001000 	.word	0xe0001000
 800f408:	431bde83 	.word	0x431bde83

0800f40c <__NVIC_EnableIRQ>:
{
 800f40c:	b480      	push	{r7}
 800f40e:	b083      	sub	sp, #12
 800f410:	af00      	add	r7, sp, #0
 800f412:	4603      	mov	r3, r0
 800f414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	db0b      	blt.n	800f436 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f41e:	79fb      	ldrb	r3, [r7, #7]
 800f420:	f003 021f 	and.w	r2, r3, #31
 800f424:	4907      	ldr	r1, [pc, #28]	@ (800f444 <__NVIC_EnableIRQ+0x38>)
 800f426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f42a:	095b      	lsrs	r3, r3, #5
 800f42c:	2001      	movs	r0, #1
 800f42e:	fa00 f202 	lsl.w	r2, r0, r2
 800f432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f436:	bf00      	nop
 800f438:	370c      	adds	r7, #12
 800f43a:	46bd      	mov	sp, r7
 800f43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f440:	4770      	bx	lr
 800f442:	bf00      	nop
 800f444:	e000e100 	.word	0xe000e100

0800f448 <systemLoop>:
float lastPercentage;           // Initialize last percentage to an invalid value

bool isCharging = false;

void systemLoop(void)
{
 800f448:	b580      	push	{r7, lr}
 800f44a:	af00      	add	r7, sp, #0
	  spectrometer();
 800f44c:	f7ff fee2 	bl	800f214 <spectrometer>
	  LCD();
 800f450:	f7fe fcbc 	bl	800ddcc <LCD>
	  RTC_DisplayTime();
 800f454:	f7ff fe72 	bl	800f13c <RTC_DisplayTime>
}
 800f458:	bf00      	nop
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <systemSetup>:

void systemSetup(void)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	af00      	add	r7, sp, #0
	  //EraseAllBilFlashSectors();            // to reset flash

	  SpectrometerSetup();
 800f460:	f000 f806 	bl	800f470 <SpectrometerSetup>
	  LCD_Setup();
 800f464:	f000 f828 	bl	800f4b8 <LCD_Setup>
	  RTC_Init();
 800f468:	f7ff fda4 	bl	800efb4 <RTC_Init>
}
 800f46c:	bf00      	nop
 800f46e:	bd80      	pop	{r7, pc}

0800f470 <SpectrometerSetup>:

//################################################################################################//

void SpectrometerSetup(void)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	af00      	add	r7, sp, #0
	  TIM1->CCR1=5;  //50   50% Duty Cycle ==> to generate 135khz
 800f474:	4b0c      	ldr	r3, [pc, #48]	@ (800f4a8 <SpectrometerSetup+0x38>)
 800f476:	2205      	movs	r2, #5
 800f478:	635a      	str	r2, [r3, #52]	@ 0x34
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800f47a:	2100      	movs	r1, #0
 800f47c:	480b      	ldr	r0, [pc, #44]	@ (800f4ac <SpectrometerSetup+0x3c>)
 800f47e:	f7f9 f8ff 	bl	8008680 <HAL_TIM_PWM_Start>

	  HAL_GPIO_WritePin(GPIOB, SPEC_START_Pin, GPIO_PIN_SET);
 800f482:	2201      	movs	r2, #1
 800f484:	2120      	movs	r1, #32
 800f486:	480a      	ldr	r0, [pc, #40]	@ (800f4b0 <SpectrometerSetup+0x40>)
 800f488:	f7f4 ff72 	bl	8004370 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, SPEC_CLK_Pin|SPEC_EOS_Pin|SPEC_GAIN_Pin, GPIO_PIN_RESET);
 800f48c:	2200      	movs	r2, #0
 800f48e:	f44f 7144 	mov.w	r1, #784	@ 0x310
 800f492:	4807      	ldr	r0, [pc, #28]	@ (800f4b0 <SpectrometerSetup+0x40>)
 800f494:	f7f4 ff6c 	bl	8004370 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, SPEC_LED_Pin, GPIO_PIN_RESET); // Turn off the SPEC LED
 800f498:	2200      	movs	r2, #0
 800f49a:	2180      	movs	r1, #128	@ 0x80
 800f49c:	4805      	ldr	r0, [pc, #20]	@ (800f4b4 <SpectrometerSetup+0x44>)
 800f49e:	f7f4 ff67 	bl	8004370 <HAL_GPIO_WritePin>
}
 800f4a2:	bf00      	nop
 800f4a4:	bd80      	pop	{r7, pc}
 800f4a6:	bf00      	nop
 800f4a8:	40010000 	.word	0x40010000
 800f4ac:	20000438 	.word	0x20000438
 800f4b0:	40020400 	.word	0x40020400
 800f4b4:	40020000 	.word	0x40020000

0800f4b8 <LCD_Setup>:

void LCD_Setup(void)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b082      	sub	sp, #8
 800f4bc:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOA, SPEC_LED_Pin, GPIO_PIN_RESET); // Turn off the SPEC LED
 800f4be:	2200      	movs	r2, #0
 800f4c0:	2180      	movs	r1, #128	@ 0x80
 800f4c2:	480e      	ldr	r0, [pc, #56]	@ (800f4fc <LCD_Setup+0x44>)
 800f4c4:	f7f4 ff54 	bl	8004370 <HAL_GPIO_WritePin>
	  ssd1306_Init();
 800f4c8:	f7f2 fa02 	bl	80018d0 <ssd1306_Init>

	  BatteryLevelFilterInit();
 800f4cc:	f000 f86c 	bl	800f5a8 <BatteryLevelFilterInit>
	  TIM11_Init(); 			// Initialize the timer for interrupts ==> for batt level percentage calculation
 800f4d0:	f000 f88e 	bl	800f5f0 <TIM11_Init>
	  for (int var = 0; var < 5; ++var)  BatteryPercentage();
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	607b      	str	r3, [r7, #4]
 800f4d8:	e004      	b.n	800f4e4 <LCD_Setup+0x2c>
 800f4da:	f7ff fa6d 	bl	800e9b8 <BatteryPercentage>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	3301      	adds	r3, #1
 800f4e2:	607b      	str	r3, [r7, #4]
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2b04      	cmp	r3, #4
 800f4e8:	ddf7      	ble.n	800f4da <LCD_Setup+0x22>

	  //ChargerDetect_Init();

	  Aymed_Logo();
 800f4ea:	f000 f809 	bl	800f500 <Aymed_Logo>
	  Aymed_Text();
 800f4ee:	f000 f829 	bl	800f544 <Aymed_Text>
}
 800f4f2:	bf00      	nop
 800f4f4:	3708      	adds	r7, #8
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	bd80      	pop	{r7, pc}
 800f4fa:	bf00      	nop
 800f4fc:	40020000 	.word	0x40020000

0800f500 <Aymed_Logo>:

void Aymed_Logo(void)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af02      	add	r7, sp, #8
	 ssd1306_Fill(Black);
 800f506:	2000      	movs	r0, #0
 800f508:	f7f2 fa4c 	bl	80019a4 <ssd1306_Fill>
	 ssd1306_SetCursor(0, 0);
 800f50c:	2100      	movs	r1, #0
 800f50e:	2000      	movs	r0, #0
 800f510:	f7f2 fb92 	bl	8001c38 <ssd1306_SetCursor>
     ssd1306_DrawBitmap(0,0,image_data_ss,128,64, White );
 800f514:	2301      	movs	r3, #1
 800f516:	9301      	str	r3, [sp, #4]
 800f518:	2340      	movs	r3, #64	@ 0x40
 800f51a:	9300      	str	r3, [sp, #0]
 800f51c:	2380      	movs	r3, #128	@ 0x80
 800f51e:	4a07      	ldr	r2, [pc, #28]	@ (800f53c <Aymed_Logo+0x3c>)
 800f520:	2100      	movs	r1, #0
 800f522:	2000      	movs	r0, #0
 800f524:	f7f2 fbee 	bl	8001d04 <ssd1306_DrawBitmap>
     ssd1306_UpdateScreen();
 800f528:	f7f2 fa54 	bl	80019d4 <ssd1306_UpdateScreen>
     HAL_Delay(logo_time);
 800f52c:	4b04      	ldr	r3, [pc, #16]	@ (800f540 <Aymed_Logo+0x40>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	4618      	mov	r0, r3
 800f532:	f7f3 f9d9 	bl	80028e8 <HAL_Delay>
}
 800f536:	bf00      	nop
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}
 800f53c:	08013f9c 	.word	0x08013f9c
 800f540:	20000050 	.word	0x20000050

0800f544 <Aymed_Text>:

void Aymed_Text(void)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	b082      	sub	sp, #8
 800f548:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800f54a:	2000      	movs	r0, #0
 800f54c:	f7f2 fa2a 	bl	80019a4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 800f550:	2100      	movs	r1, #0
 800f552:	2000      	movs	r0, #0
 800f554:	f7f2 fb70 	bl	8001c38 <ssd1306_SetCursor>
    ssd1306_DrawBitmap(0,0,image_data_logo_text,128,32, White );          //AYMED text
 800f558:	2301      	movs	r3, #1
 800f55a:	9301      	str	r3, [sp, #4]
 800f55c:	2320      	movs	r3, #32
 800f55e:	9300      	str	r3, [sp, #0]
 800f560:	2380      	movs	r3, #128	@ 0x80
 800f562:	4a0d      	ldr	r2, [pc, #52]	@ (800f598 <Aymed_Text+0x54>)
 800f564:	2100      	movs	r1, #0
 800f566:	2000      	movs	r0, #0
 800f568:	f7f2 fbcc 	bl	8001d04 <ssd1306_DrawBitmap>
    //---------------------------------------------------//
    ssd1306_SetCursor(34, 48);
 800f56c:	2130      	movs	r1, #48	@ 0x30
 800f56e:	2022      	movs	r0, #34	@ 0x22
 800f570:	f7f2 fb62 	bl	8001c38 <ssd1306_SetCursor>
    ssd1306_WriteString("VISHNE v4", Font_7x10, White);					  //Device's Version
 800f574:	4b09      	ldr	r3, [pc, #36]	@ (800f59c <Aymed_Text+0x58>)
 800f576:	2201      	movs	r2, #1
 800f578:	9200      	str	r2, [sp, #0]
 800f57a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f57c:	4808      	ldr	r0, [pc, #32]	@ (800f5a0 <Aymed_Text+0x5c>)
 800f57e:	f7f2 fb35 	bl	8001bec <ssd1306_WriteString>
    //---------------------------------------------------//
    ssd1306_UpdateScreen();
 800f582:	f7f2 fa27 	bl	80019d4 <ssd1306_UpdateScreen>

    HAL_Delay(text_time);
 800f586:	4b07      	ldr	r3, [pc, #28]	@ (800f5a4 <Aymed_Text+0x60>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	4618      	mov	r0, r3
 800f58c:	f7f3 f9ac 	bl	80028e8 <HAL_Delay>
}
 800f590:	bf00      	nop
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}
 800f596:	bf00      	nop
 800f598:	0801439c 	.word	0x0801439c
 800f59c:	08013f1c 	.word	0x08013f1c
 800f5a0:	0801244c 	.word	0x0801244c
 800f5a4:	20000054 	.word	0x20000054

0800f5a8 <BatteryLevelFilterInit>:

void BatteryLevelFilterInit(void)
{
 800f5a8:	b480      	push	{r7}
 800f5aa:	b083      	sub	sp, #12
 800f5ac:	af00      	add	r7, sp, #0
	 lastPercentage = -1.0; // Initialize last percentage to an invalid value
 800f5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e4 <BatteryLevelFilterInit+0x3c>)
 800f5b0:	4a0d      	ldr	r2, [pc, #52]	@ (800f5e8 <BatteryLevelFilterInit+0x40>)
 800f5b2:	601a      	str	r2, [r3, #0]
	  // Initialize the filter array with initial readings
	  for (int i = 0; i < FILTER_SIZE; i++) {
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	607b      	str	r3, [r7, #4]
 800f5b8:	e009      	b.n	800f5ce <BatteryLevelFilterInit+0x26>
		  adcReadings[i] = 0;
 800f5ba:	4a0c      	ldr	r2, [pc, #48]	@ (800f5ec <BatteryLevelFilterInit+0x44>)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	009b      	lsls	r3, r3, #2
 800f5c0:	4413      	add	r3, r2
 800f5c2:	f04f 0200 	mov.w	r2, #0
 800f5c6:	601a      	str	r2, [r3, #0]
	  for (int i = 0; i < FILTER_SIZE; i++) {
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	607b      	str	r3, [r7, #4]
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2b04      	cmp	r3, #4
 800f5d2:	ddf2      	ble.n	800f5ba <BatteryLevelFilterInit+0x12>
	  }
}
 800f5d4:	bf00      	nop
 800f5d6:	bf00      	nop
 800f5d8:	370c      	adds	r7, #12
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	20001b58 	.word	0x20001b58
 800f5e8:	bf800000 	.word	0xbf800000
 800f5ec:	20001b44 	.word	0x20001b44

0800f5f0 <TIM11_Init>:

// Timer Interrupt Initialization
void TIM11_Init(void) {
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim11);
 800f5f4:	4810      	ldr	r0, [pc, #64]	@ (800f638 <TIM11_Init+0x48>)
 800f5f6:	f7f9 f90b 	bl	8008810 <HAL_TIM_IRQHandler>
    // Enable clock for TIM2
    RCC->AHB2ENR |= RCC_APB2ENR_TIM11EN;
 800f5fa:	4b10      	ldr	r3, [pc, #64]	@ (800f63c <TIM11_Init+0x4c>)
 800f5fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f5fe:	4a0f      	ldr	r2, [pc, #60]	@ (800f63c <TIM11_Init+0x4c>)
 800f600:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f604:	6353      	str	r3, [r2, #52]	@ 0x34

    // Configure TIM2: 1 tick per millisecond (assuming 16 MHz clock with APB1 prescaler 4)
    TIM11->PSC = 36000 - 1;      // Prescaler: 16 MHz / 16000 = 1 kHz (1 ms period)
 800f606:	4b0e      	ldr	r3, [pc, #56]	@ (800f640 <TIM11_Init+0x50>)
 800f608:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 800f60c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM11->ARR = 14000 - 1;      //4000=2 sec // Auto-reload: 1 kHz / 30000 = 0.033 Hz (30 second period)  10000 = 5 sec
 800f60e:	4b0c      	ldr	r3, [pc, #48]	@ (800f640 <TIM11_Init+0x50>)
 800f610:	f243 62af 	movw	r2, #13999	@ 0x36af
 800f614:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM11->CR1 |= TIM_CR1_CEN;   // Enable counter
 800f616:	4b0a      	ldr	r3, [pc, #40]	@ (800f640 <TIM11_Init+0x50>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	4a09      	ldr	r2, [pc, #36]	@ (800f640 <TIM11_Init+0x50>)
 800f61c:	f043 0301 	orr.w	r3, r3, #1
 800f620:	6013      	str	r3, [r2, #0]

    // Enable TIM2 interrupt
    TIM11->DIER |= TIM_DIER_UIE;
 800f622:	4b07      	ldr	r3, [pc, #28]	@ (800f640 <TIM11_Init+0x50>)
 800f624:	68db      	ldr	r3, [r3, #12]
 800f626:	4a06      	ldr	r2, [pc, #24]	@ (800f640 <TIM11_Init+0x50>)
 800f628:	f043 0301 	orr.w	r3, r3, #1
 800f62c:	60d3      	str	r3, [r2, #12]
    NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800f62e:	201a      	movs	r0, #26
 800f630:	f7ff feec 	bl	800f40c <__NVIC_EnableIRQ>
}
 800f634:	bf00      	nop
 800f636:	bd80      	pop	{r7, pc}
 800f638:	20000480 	.word	0x20000480
 800f63c:	40023800 	.word	0x40023800
 800f640:	40014800 	.word	0x40014800

0800f644 <EXTI9_5_IRQHandler>:

// ################################################# INTERRUPTS ######################################## //
/* EXTI4 IRQ Handler */

void EXTI9_5_IRQHandler(void)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800f648:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f64c:	f7f4 feaa 	bl	80043a4 <HAL_GPIO_EXTI_IRQHandler>
}
 800f650:	bf00      	nop
 800f652:	bd80      	pop	{r7, pc}

0800f654 <HAL_GPIO_EXTI_Callback>:

// Callback for System interrupts
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800f654:	b580      	push	{r7, lr}
 800f656:	b082      	sub	sp, #8
 800f658:	af00      	add	r7, sp, #0
 800f65a:	4603      	mov	r3, r0
 800f65c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_8) {									// Callback for BattCharger interrupt
 800f65e:	88fb      	ldrh	r3, [r7, #6]
 800f660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f664:	d10e      	bne.n	800f684 <HAL_GPIO_EXTI_Callback+0x30>
        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8) == GPIO_PIN_SET) {
 800f666:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f66a:	480b      	ldr	r0, [pc, #44]	@ (800f698 <HAL_GPIO_EXTI_Callback+0x44>)
 800f66c:	f7f4 fe68 	bl	8004340 <HAL_GPIO_ReadPin>
 800f670:	4603      	mov	r3, r0
 800f672:	2b01      	cmp	r3, #1
 800f674:	d103      	bne.n	800f67e <HAL_GPIO_EXTI_Callback+0x2a>
			// Charger connected (e.g., voltage detected > threshold)
        	isCharging = true;
 800f676:	4b09      	ldr	r3, [pc, #36]	@ (800f69c <HAL_GPIO_EXTI_Callback+0x48>)
 800f678:	2201      	movs	r2, #1
 800f67a:	701a      	strb	r2, [r3, #0]
 800f67c:	e002      	b.n	800f684 <HAL_GPIO_EXTI_Callback+0x30>
		} else {
			// Charger disconnected (e.g., voltage detected < threshold)
			isCharging = false;
 800f67e:	4b07      	ldr	r3, [pc, #28]	@ (800f69c <HAL_GPIO_EXTI_Callback+0x48>)
 800f680:	2200      	movs	r2, #0
 800f682:	701a      	strb	r2, [r3, #0]
		}
    }

    if (GPIO_Pin == GPIO_PIN_4) {         							  // Callback for SPEC_EOS interrupt
 800f684:	88fb      	ldrh	r3, [r7, #6]
 800f686:	2b10      	cmp	r3, #16
 800f688:	d102      	bne.n	800f690 <HAL_GPIO_EXTI_Callback+0x3c>
        eos_received = 1;
 800f68a:	4b05      	ldr	r3, [pc, #20]	@ (800f6a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800f68c:	2201      	movs	r2, #1
 800f68e:	701a      	strb	r2, [r3, #0]
    }
}
 800f690:	bf00      	nop
 800f692:	3708      	adds	r7, #8
 800f694:	46bd      	mov	sp, r7
 800f696:	bd80      	pop	{r7, pc}
 800f698:	40020c00 	.word	0x40020c00
 800f69c:	20001b5c 	.word	0x20001b5c
 800f6a0:	20001b40 	.word	0x20001b40

0800f6a4 <malloc>:
 800f6a4:	4b02      	ldr	r3, [pc, #8]	@ (800f6b0 <malloc+0xc>)
 800f6a6:	4601      	mov	r1, r0
 800f6a8:	6818      	ldr	r0, [r3, #0]
 800f6aa:	f000 b82d 	b.w	800f708 <_malloc_r>
 800f6ae:	bf00      	nop
 800f6b0:	20000064 	.word	0x20000064

0800f6b4 <free>:
 800f6b4:	4b02      	ldr	r3, [pc, #8]	@ (800f6c0 <free+0xc>)
 800f6b6:	4601      	mov	r1, r0
 800f6b8:	6818      	ldr	r0, [r3, #0]
 800f6ba:	f001 bd51 	b.w	8011160 <_free_r>
 800f6be:	bf00      	nop
 800f6c0:	20000064 	.word	0x20000064

0800f6c4 <sbrk_aligned>:
 800f6c4:	b570      	push	{r4, r5, r6, lr}
 800f6c6:	4e0f      	ldr	r6, [pc, #60]	@ (800f704 <sbrk_aligned+0x40>)
 800f6c8:	460c      	mov	r4, r1
 800f6ca:	6831      	ldr	r1, [r6, #0]
 800f6cc:	4605      	mov	r5, r0
 800f6ce:	b911      	cbnz	r1, 800f6d6 <sbrk_aligned+0x12>
 800f6d0:	f000 fe92 	bl	80103f8 <_sbrk_r>
 800f6d4:	6030      	str	r0, [r6, #0]
 800f6d6:	4621      	mov	r1, r4
 800f6d8:	4628      	mov	r0, r5
 800f6da:	f000 fe8d 	bl	80103f8 <_sbrk_r>
 800f6de:	1c43      	adds	r3, r0, #1
 800f6e0:	d103      	bne.n	800f6ea <sbrk_aligned+0x26>
 800f6e2:	f04f 34ff 	mov.w	r4, #4294967295
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	bd70      	pop	{r4, r5, r6, pc}
 800f6ea:	1cc4      	adds	r4, r0, #3
 800f6ec:	f024 0403 	bic.w	r4, r4, #3
 800f6f0:	42a0      	cmp	r0, r4
 800f6f2:	d0f8      	beq.n	800f6e6 <sbrk_aligned+0x22>
 800f6f4:	1a21      	subs	r1, r4, r0
 800f6f6:	4628      	mov	r0, r5
 800f6f8:	f000 fe7e 	bl	80103f8 <_sbrk_r>
 800f6fc:	3001      	adds	r0, #1
 800f6fe:	d1f2      	bne.n	800f6e6 <sbrk_aligned+0x22>
 800f700:	e7ef      	b.n	800f6e2 <sbrk_aligned+0x1e>
 800f702:	bf00      	nop
 800f704:	20001b60 	.word	0x20001b60

0800f708 <_malloc_r>:
 800f708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f70c:	1ccd      	adds	r5, r1, #3
 800f70e:	f025 0503 	bic.w	r5, r5, #3
 800f712:	3508      	adds	r5, #8
 800f714:	2d0c      	cmp	r5, #12
 800f716:	bf38      	it	cc
 800f718:	250c      	movcc	r5, #12
 800f71a:	2d00      	cmp	r5, #0
 800f71c:	4606      	mov	r6, r0
 800f71e:	db01      	blt.n	800f724 <_malloc_r+0x1c>
 800f720:	42a9      	cmp	r1, r5
 800f722:	d904      	bls.n	800f72e <_malloc_r+0x26>
 800f724:	230c      	movs	r3, #12
 800f726:	6033      	str	r3, [r6, #0]
 800f728:	2000      	movs	r0, #0
 800f72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f72e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f804 <_malloc_r+0xfc>
 800f732:	f000 f869 	bl	800f808 <__malloc_lock>
 800f736:	f8d8 3000 	ldr.w	r3, [r8]
 800f73a:	461c      	mov	r4, r3
 800f73c:	bb44      	cbnz	r4, 800f790 <_malloc_r+0x88>
 800f73e:	4629      	mov	r1, r5
 800f740:	4630      	mov	r0, r6
 800f742:	f7ff ffbf 	bl	800f6c4 <sbrk_aligned>
 800f746:	1c43      	adds	r3, r0, #1
 800f748:	4604      	mov	r4, r0
 800f74a:	d158      	bne.n	800f7fe <_malloc_r+0xf6>
 800f74c:	f8d8 4000 	ldr.w	r4, [r8]
 800f750:	4627      	mov	r7, r4
 800f752:	2f00      	cmp	r7, #0
 800f754:	d143      	bne.n	800f7de <_malloc_r+0xd6>
 800f756:	2c00      	cmp	r4, #0
 800f758:	d04b      	beq.n	800f7f2 <_malloc_r+0xea>
 800f75a:	6823      	ldr	r3, [r4, #0]
 800f75c:	4639      	mov	r1, r7
 800f75e:	4630      	mov	r0, r6
 800f760:	eb04 0903 	add.w	r9, r4, r3
 800f764:	f000 fe48 	bl	80103f8 <_sbrk_r>
 800f768:	4581      	cmp	r9, r0
 800f76a:	d142      	bne.n	800f7f2 <_malloc_r+0xea>
 800f76c:	6821      	ldr	r1, [r4, #0]
 800f76e:	1a6d      	subs	r5, r5, r1
 800f770:	4629      	mov	r1, r5
 800f772:	4630      	mov	r0, r6
 800f774:	f7ff ffa6 	bl	800f6c4 <sbrk_aligned>
 800f778:	3001      	adds	r0, #1
 800f77a:	d03a      	beq.n	800f7f2 <_malloc_r+0xea>
 800f77c:	6823      	ldr	r3, [r4, #0]
 800f77e:	442b      	add	r3, r5
 800f780:	6023      	str	r3, [r4, #0]
 800f782:	f8d8 3000 	ldr.w	r3, [r8]
 800f786:	685a      	ldr	r2, [r3, #4]
 800f788:	bb62      	cbnz	r2, 800f7e4 <_malloc_r+0xdc>
 800f78a:	f8c8 7000 	str.w	r7, [r8]
 800f78e:	e00f      	b.n	800f7b0 <_malloc_r+0xa8>
 800f790:	6822      	ldr	r2, [r4, #0]
 800f792:	1b52      	subs	r2, r2, r5
 800f794:	d420      	bmi.n	800f7d8 <_malloc_r+0xd0>
 800f796:	2a0b      	cmp	r2, #11
 800f798:	d917      	bls.n	800f7ca <_malloc_r+0xc2>
 800f79a:	1961      	adds	r1, r4, r5
 800f79c:	42a3      	cmp	r3, r4
 800f79e:	6025      	str	r5, [r4, #0]
 800f7a0:	bf18      	it	ne
 800f7a2:	6059      	strne	r1, [r3, #4]
 800f7a4:	6863      	ldr	r3, [r4, #4]
 800f7a6:	bf08      	it	eq
 800f7a8:	f8c8 1000 	streq.w	r1, [r8]
 800f7ac:	5162      	str	r2, [r4, r5]
 800f7ae:	604b      	str	r3, [r1, #4]
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	f000 f82f 	bl	800f814 <__malloc_unlock>
 800f7b6:	f104 000b 	add.w	r0, r4, #11
 800f7ba:	1d23      	adds	r3, r4, #4
 800f7bc:	f020 0007 	bic.w	r0, r0, #7
 800f7c0:	1ac2      	subs	r2, r0, r3
 800f7c2:	bf1c      	itt	ne
 800f7c4:	1a1b      	subne	r3, r3, r0
 800f7c6:	50a3      	strne	r3, [r4, r2]
 800f7c8:	e7af      	b.n	800f72a <_malloc_r+0x22>
 800f7ca:	6862      	ldr	r2, [r4, #4]
 800f7cc:	42a3      	cmp	r3, r4
 800f7ce:	bf0c      	ite	eq
 800f7d0:	f8c8 2000 	streq.w	r2, [r8]
 800f7d4:	605a      	strne	r2, [r3, #4]
 800f7d6:	e7eb      	b.n	800f7b0 <_malloc_r+0xa8>
 800f7d8:	4623      	mov	r3, r4
 800f7da:	6864      	ldr	r4, [r4, #4]
 800f7dc:	e7ae      	b.n	800f73c <_malloc_r+0x34>
 800f7de:	463c      	mov	r4, r7
 800f7e0:	687f      	ldr	r7, [r7, #4]
 800f7e2:	e7b6      	b.n	800f752 <_malloc_r+0x4a>
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	685b      	ldr	r3, [r3, #4]
 800f7e8:	42a3      	cmp	r3, r4
 800f7ea:	d1fb      	bne.n	800f7e4 <_malloc_r+0xdc>
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	6053      	str	r3, [r2, #4]
 800f7f0:	e7de      	b.n	800f7b0 <_malloc_r+0xa8>
 800f7f2:	230c      	movs	r3, #12
 800f7f4:	6033      	str	r3, [r6, #0]
 800f7f6:	4630      	mov	r0, r6
 800f7f8:	f000 f80c 	bl	800f814 <__malloc_unlock>
 800f7fc:	e794      	b.n	800f728 <_malloc_r+0x20>
 800f7fe:	6005      	str	r5, [r0, #0]
 800f800:	e7d6      	b.n	800f7b0 <_malloc_r+0xa8>
 800f802:	bf00      	nop
 800f804:	20001b64 	.word	0x20001b64

0800f808 <__malloc_lock>:
 800f808:	4801      	ldr	r0, [pc, #4]	@ (800f810 <__malloc_lock+0x8>)
 800f80a:	f000 be42 	b.w	8010492 <__retarget_lock_acquire_recursive>
 800f80e:	bf00      	nop
 800f810:	20001ca8 	.word	0x20001ca8

0800f814 <__malloc_unlock>:
 800f814:	4801      	ldr	r0, [pc, #4]	@ (800f81c <__malloc_unlock+0x8>)
 800f816:	f000 be3d 	b.w	8010494 <__retarget_lock_release_recursive>
 800f81a:	bf00      	nop
 800f81c:	20001ca8 	.word	0x20001ca8

0800f820 <__cvt>:
 800f820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f824:	ec57 6b10 	vmov	r6, r7, d0
 800f828:	2f00      	cmp	r7, #0
 800f82a:	460c      	mov	r4, r1
 800f82c:	4619      	mov	r1, r3
 800f82e:	463b      	mov	r3, r7
 800f830:	bfbb      	ittet	lt
 800f832:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f836:	461f      	movlt	r7, r3
 800f838:	2300      	movge	r3, #0
 800f83a:	232d      	movlt	r3, #45	@ 0x2d
 800f83c:	700b      	strb	r3, [r1, #0]
 800f83e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f840:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f844:	4691      	mov	r9, r2
 800f846:	f023 0820 	bic.w	r8, r3, #32
 800f84a:	bfbc      	itt	lt
 800f84c:	4632      	movlt	r2, r6
 800f84e:	4616      	movlt	r6, r2
 800f850:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f854:	d005      	beq.n	800f862 <__cvt+0x42>
 800f856:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f85a:	d100      	bne.n	800f85e <__cvt+0x3e>
 800f85c:	3401      	adds	r4, #1
 800f85e:	2102      	movs	r1, #2
 800f860:	e000      	b.n	800f864 <__cvt+0x44>
 800f862:	2103      	movs	r1, #3
 800f864:	ab03      	add	r3, sp, #12
 800f866:	9301      	str	r3, [sp, #4]
 800f868:	ab02      	add	r3, sp, #8
 800f86a:	9300      	str	r3, [sp, #0]
 800f86c:	ec47 6b10 	vmov	d0, r6, r7
 800f870:	4653      	mov	r3, sl
 800f872:	4622      	mov	r2, r4
 800f874:	f000 feb0 	bl	80105d8 <_dtoa_r>
 800f878:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f87c:	4605      	mov	r5, r0
 800f87e:	d119      	bne.n	800f8b4 <__cvt+0x94>
 800f880:	f019 0f01 	tst.w	r9, #1
 800f884:	d00e      	beq.n	800f8a4 <__cvt+0x84>
 800f886:	eb00 0904 	add.w	r9, r0, r4
 800f88a:	2200      	movs	r2, #0
 800f88c:	2300      	movs	r3, #0
 800f88e:	4630      	mov	r0, r6
 800f890:	4639      	mov	r1, r7
 800f892:	f7f1 f929 	bl	8000ae8 <__aeabi_dcmpeq>
 800f896:	b108      	cbz	r0, 800f89c <__cvt+0x7c>
 800f898:	f8cd 900c 	str.w	r9, [sp, #12]
 800f89c:	2230      	movs	r2, #48	@ 0x30
 800f89e:	9b03      	ldr	r3, [sp, #12]
 800f8a0:	454b      	cmp	r3, r9
 800f8a2:	d31e      	bcc.n	800f8e2 <__cvt+0xc2>
 800f8a4:	9b03      	ldr	r3, [sp, #12]
 800f8a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f8a8:	1b5b      	subs	r3, r3, r5
 800f8aa:	4628      	mov	r0, r5
 800f8ac:	6013      	str	r3, [r2, #0]
 800f8ae:	b004      	add	sp, #16
 800f8b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f8b8:	eb00 0904 	add.w	r9, r0, r4
 800f8bc:	d1e5      	bne.n	800f88a <__cvt+0x6a>
 800f8be:	7803      	ldrb	r3, [r0, #0]
 800f8c0:	2b30      	cmp	r3, #48	@ 0x30
 800f8c2:	d10a      	bne.n	800f8da <__cvt+0xba>
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	4630      	mov	r0, r6
 800f8ca:	4639      	mov	r1, r7
 800f8cc:	f7f1 f90c 	bl	8000ae8 <__aeabi_dcmpeq>
 800f8d0:	b918      	cbnz	r0, 800f8da <__cvt+0xba>
 800f8d2:	f1c4 0401 	rsb	r4, r4, #1
 800f8d6:	f8ca 4000 	str.w	r4, [sl]
 800f8da:	f8da 3000 	ldr.w	r3, [sl]
 800f8de:	4499      	add	r9, r3
 800f8e0:	e7d3      	b.n	800f88a <__cvt+0x6a>
 800f8e2:	1c59      	adds	r1, r3, #1
 800f8e4:	9103      	str	r1, [sp, #12]
 800f8e6:	701a      	strb	r2, [r3, #0]
 800f8e8:	e7d9      	b.n	800f89e <__cvt+0x7e>

0800f8ea <__exponent>:
 800f8ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f8ec:	2900      	cmp	r1, #0
 800f8ee:	bfba      	itte	lt
 800f8f0:	4249      	neglt	r1, r1
 800f8f2:	232d      	movlt	r3, #45	@ 0x2d
 800f8f4:	232b      	movge	r3, #43	@ 0x2b
 800f8f6:	2909      	cmp	r1, #9
 800f8f8:	7002      	strb	r2, [r0, #0]
 800f8fa:	7043      	strb	r3, [r0, #1]
 800f8fc:	dd29      	ble.n	800f952 <__exponent+0x68>
 800f8fe:	f10d 0307 	add.w	r3, sp, #7
 800f902:	461d      	mov	r5, r3
 800f904:	270a      	movs	r7, #10
 800f906:	461a      	mov	r2, r3
 800f908:	fbb1 f6f7 	udiv	r6, r1, r7
 800f90c:	fb07 1416 	mls	r4, r7, r6, r1
 800f910:	3430      	adds	r4, #48	@ 0x30
 800f912:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f916:	460c      	mov	r4, r1
 800f918:	2c63      	cmp	r4, #99	@ 0x63
 800f91a:	f103 33ff 	add.w	r3, r3, #4294967295
 800f91e:	4631      	mov	r1, r6
 800f920:	dcf1      	bgt.n	800f906 <__exponent+0x1c>
 800f922:	3130      	adds	r1, #48	@ 0x30
 800f924:	1e94      	subs	r4, r2, #2
 800f926:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f92a:	1c41      	adds	r1, r0, #1
 800f92c:	4623      	mov	r3, r4
 800f92e:	42ab      	cmp	r3, r5
 800f930:	d30a      	bcc.n	800f948 <__exponent+0x5e>
 800f932:	f10d 0309 	add.w	r3, sp, #9
 800f936:	1a9b      	subs	r3, r3, r2
 800f938:	42ac      	cmp	r4, r5
 800f93a:	bf88      	it	hi
 800f93c:	2300      	movhi	r3, #0
 800f93e:	3302      	adds	r3, #2
 800f940:	4403      	add	r3, r0
 800f942:	1a18      	subs	r0, r3, r0
 800f944:	b003      	add	sp, #12
 800f946:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f948:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f94c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f950:	e7ed      	b.n	800f92e <__exponent+0x44>
 800f952:	2330      	movs	r3, #48	@ 0x30
 800f954:	3130      	adds	r1, #48	@ 0x30
 800f956:	7083      	strb	r3, [r0, #2]
 800f958:	70c1      	strb	r1, [r0, #3]
 800f95a:	1d03      	adds	r3, r0, #4
 800f95c:	e7f1      	b.n	800f942 <__exponent+0x58>
	...

0800f960 <_printf_float>:
 800f960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f964:	b08d      	sub	sp, #52	@ 0x34
 800f966:	460c      	mov	r4, r1
 800f968:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f96c:	4616      	mov	r6, r2
 800f96e:	461f      	mov	r7, r3
 800f970:	4605      	mov	r5, r0
 800f972:	f000 fd09 	bl	8010388 <_localeconv_r>
 800f976:	6803      	ldr	r3, [r0, #0]
 800f978:	9304      	str	r3, [sp, #16]
 800f97a:	4618      	mov	r0, r3
 800f97c:	f7f0 fc88 	bl	8000290 <strlen>
 800f980:	2300      	movs	r3, #0
 800f982:	930a      	str	r3, [sp, #40]	@ 0x28
 800f984:	f8d8 3000 	ldr.w	r3, [r8]
 800f988:	9005      	str	r0, [sp, #20]
 800f98a:	3307      	adds	r3, #7
 800f98c:	f023 0307 	bic.w	r3, r3, #7
 800f990:	f103 0208 	add.w	r2, r3, #8
 800f994:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f998:	f8d4 b000 	ldr.w	fp, [r4]
 800f99c:	f8c8 2000 	str.w	r2, [r8]
 800f9a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f9a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f9a8:	9307      	str	r3, [sp, #28]
 800f9aa:	f8cd 8018 	str.w	r8, [sp, #24]
 800f9ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f9b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f9b6:	4b9c      	ldr	r3, [pc, #624]	@ (800fc28 <_printf_float+0x2c8>)
 800f9b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f9bc:	f7f1 f8c6 	bl	8000b4c <__aeabi_dcmpun>
 800f9c0:	bb70      	cbnz	r0, 800fa20 <_printf_float+0xc0>
 800f9c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f9c6:	4b98      	ldr	r3, [pc, #608]	@ (800fc28 <_printf_float+0x2c8>)
 800f9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800f9cc:	f7f1 f8a0 	bl	8000b10 <__aeabi_dcmple>
 800f9d0:	bb30      	cbnz	r0, 800fa20 <_printf_float+0xc0>
 800f9d2:	2200      	movs	r2, #0
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	4640      	mov	r0, r8
 800f9d8:	4649      	mov	r1, r9
 800f9da:	f7f1 f88f 	bl	8000afc <__aeabi_dcmplt>
 800f9de:	b110      	cbz	r0, 800f9e6 <_printf_float+0x86>
 800f9e0:	232d      	movs	r3, #45	@ 0x2d
 800f9e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f9e6:	4a91      	ldr	r2, [pc, #580]	@ (800fc2c <_printf_float+0x2cc>)
 800f9e8:	4b91      	ldr	r3, [pc, #580]	@ (800fc30 <_printf_float+0x2d0>)
 800f9ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f9ee:	bf94      	ite	ls
 800f9f0:	4690      	movls	r8, r2
 800f9f2:	4698      	movhi	r8, r3
 800f9f4:	2303      	movs	r3, #3
 800f9f6:	6123      	str	r3, [r4, #16]
 800f9f8:	f02b 0304 	bic.w	r3, fp, #4
 800f9fc:	6023      	str	r3, [r4, #0]
 800f9fe:	f04f 0900 	mov.w	r9, #0
 800fa02:	9700      	str	r7, [sp, #0]
 800fa04:	4633      	mov	r3, r6
 800fa06:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fa08:	4621      	mov	r1, r4
 800fa0a:	4628      	mov	r0, r5
 800fa0c:	f000 f9d2 	bl	800fdb4 <_printf_common>
 800fa10:	3001      	adds	r0, #1
 800fa12:	f040 808d 	bne.w	800fb30 <_printf_float+0x1d0>
 800fa16:	f04f 30ff 	mov.w	r0, #4294967295
 800fa1a:	b00d      	add	sp, #52	@ 0x34
 800fa1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa20:	4642      	mov	r2, r8
 800fa22:	464b      	mov	r3, r9
 800fa24:	4640      	mov	r0, r8
 800fa26:	4649      	mov	r1, r9
 800fa28:	f7f1 f890 	bl	8000b4c <__aeabi_dcmpun>
 800fa2c:	b140      	cbz	r0, 800fa40 <_printf_float+0xe0>
 800fa2e:	464b      	mov	r3, r9
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	bfbc      	itt	lt
 800fa34:	232d      	movlt	r3, #45	@ 0x2d
 800fa36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fa3a:	4a7e      	ldr	r2, [pc, #504]	@ (800fc34 <_printf_float+0x2d4>)
 800fa3c:	4b7e      	ldr	r3, [pc, #504]	@ (800fc38 <_printf_float+0x2d8>)
 800fa3e:	e7d4      	b.n	800f9ea <_printf_float+0x8a>
 800fa40:	6863      	ldr	r3, [r4, #4]
 800fa42:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fa46:	9206      	str	r2, [sp, #24]
 800fa48:	1c5a      	adds	r2, r3, #1
 800fa4a:	d13b      	bne.n	800fac4 <_printf_float+0x164>
 800fa4c:	2306      	movs	r3, #6
 800fa4e:	6063      	str	r3, [r4, #4]
 800fa50:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fa54:	2300      	movs	r3, #0
 800fa56:	6022      	str	r2, [r4, #0]
 800fa58:	9303      	str	r3, [sp, #12]
 800fa5a:	ab0a      	add	r3, sp, #40	@ 0x28
 800fa5c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fa60:	ab09      	add	r3, sp, #36	@ 0x24
 800fa62:	9300      	str	r3, [sp, #0]
 800fa64:	6861      	ldr	r1, [r4, #4]
 800fa66:	ec49 8b10 	vmov	d0, r8, r9
 800fa6a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fa6e:	4628      	mov	r0, r5
 800fa70:	f7ff fed6 	bl	800f820 <__cvt>
 800fa74:	9b06      	ldr	r3, [sp, #24]
 800fa76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fa78:	2b47      	cmp	r3, #71	@ 0x47
 800fa7a:	4680      	mov	r8, r0
 800fa7c:	d129      	bne.n	800fad2 <_printf_float+0x172>
 800fa7e:	1cc8      	adds	r0, r1, #3
 800fa80:	db02      	blt.n	800fa88 <_printf_float+0x128>
 800fa82:	6863      	ldr	r3, [r4, #4]
 800fa84:	4299      	cmp	r1, r3
 800fa86:	dd41      	ble.n	800fb0c <_printf_float+0x1ac>
 800fa88:	f1aa 0a02 	sub.w	sl, sl, #2
 800fa8c:	fa5f fa8a 	uxtb.w	sl, sl
 800fa90:	3901      	subs	r1, #1
 800fa92:	4652      	mov	r2, sl
 800fa94:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fa98:	9109      	str	r1, [sp, #36]	@ 0x24
 800fa9a:	f7ff ff26 	bl	800f8ea <__exponent>
 800fa9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800faa0:	1813      	adds	r3, r2, r0
 800faa2:	2a01      	cmp	r2, #1
 800faa4:	4681      	mov	r9, r0
 800faa6:	6123      	str	r3, [r4, #16]
 800faa8:	dc02      	bgt.n	800fab0 <_printf_float+0x150>
 800faaa:	6822      	ldr	r2, [r4, #0]
 800faac:	07d2      	lsls	r2, r2, #31
 800faae:	d501      	bpl.n	800fab4 <_printf_float+0x154>
 800fab0:	3301      	adds	r3, #1
 800fab2:	6123      	str	r3, [r4, #16]
 800fab4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d0a2      	beq.n	800fa02 <_printf_float+0xa2>
 800fabc:	232d      	movs	r3, #45	@ 0x2d
 800fabe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fac2:	e79e      	b.n	800fa02 <_printf_float+0xa2>
 800fac4:	9a06      	ldr	r2, [sp, #24]
 800fac6:	2a47      	cmp	r2, #71	@ 0x47
 800fac8:	d1c2      	bne.n	800fa50 <_printf_float+0xf0>
 800faca:	2b00      	cmp	r3, #0
 800facc:	d1c0      	bne.n	800fa50 <_printf_float+0xf0>
 800face:	2301      	movs	r3, #1
 800fad0:	e7bd      	b.n	800fa4e <_printf_float+0xee>
 800fad2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fad6:	d9db      	bls.n	800fa90 <_printf_float+0x130>
 800fad8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fadc:	d118      	bne.n	800fb10 <_printf_float+0x1b0>
 800fade:	2900      	cmp	r1, #0
 800fae0:	6863      	ldr	r3, [r4, #4]
 800fae2:	dd0b      	ble.n	800fafc <_printf_float+0x19c>
 800fae4:	6121      	str	r1, [r4, #16]
 800fae6:	b913      	cbnz	r3, 800faee <_printf_float+0x18e>
 800fae8:	6822      	ldr	r2, [r4, #0]
 800faea:	07d0      	lsls	r0, r2, #31
 800faec:	d502      	bpl.n	800faf4 <_printf_float+0x194>
 800faee:	3301      	adds	r3, #1
 800faf0:	440b      	add	r3, r1
 800faf2:	6123      	str	r3, [r4, #16]
 800faf4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800faf6:	f04f 0900 	mov.w	r9, #0
 800fafa:	e7db      	b.n	800fab4 <_printf_float+0x154>
 800fafc:	b913      	cbnz	r3, 800fb04 <_printf_float+0x1a4>
 800fafe:	6822      	ldr	r2, [r4, #0]
 800fb00:	07d2      	lsls	r2, r2, #31
 800fb02:	d501      	bpl.n	800fb08 <_printf_float+0x1a8>
 800fb04:	3302      	adds	r3, #2
 800fb06:	e7f4      	b.n	800faf2 <_printf_float+0x192>
 800fb08:	2301      	movs	r3, #1
 800fb0a:	e7f2      	b.n	800faf2 <_printf_float+0x192>
 800fb0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fb10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb12:	4299      	cmp	r1, r3
 800fb14:	db05      	blt.n	800fb22 <_printf_float+0x1c2>
 800fb16:	6823      	ldr	r3, [r4, #0]
 800fb18:	6121      	str	r1, [r4, #16]
 800fb1a:	07d8      	lsls	r0, r3, #31
 800fb1c:	d5ea      	bpl.n	800faf4 <_printf_float+0x194>
 800fb1e:	1c4b      	adds	r3, r1, #1
 800fb20:	e7e7      	b.n	800faf2 <_printf_float+0x192>
 800fb22:	2900      	cmp	r1, #0
 800fb24:	bfd4      	ite	le
 800fb26:	f1c1 0202 	rsble	r2, r1, #2
 800fb2a:	2201      	movgt	r2, #1
 800fb2c:	4413      	add	r3, r2
 800fb2e:	e7e0      	b.n	800faf2 <_printf_float+0x192>
 800fb30:	6823      	ldr	r3, [r4, #0]
 800fb32:	055a      	lsls	r2, r3, #21
 800fb34:	d407      	bmi.n	800fb46 <_printf_float+0x1e6>
 800fb36:	6923      	ldr	r3, [r4, #16]
 800fb38:	4642      	mov	r2, r8
 800fb3a:	4631      	mov	r1, r6
 800fb3c:	4628      	mov	r0, r5
 800fb3e:	47b8      	blx	r7
 800fb40:	3001      	adds	r0, #1
 800fb42:	d12b      	bne.n	800fb9c <_printf_float+0x23c>
 800fb44:	e767      	b.n	800fa16 <_printf_float+0xb6>
 800fb46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fb4a:	f240 80dd 	bls.w	800fd08 <_printf_float+0x3a8>
 800fb4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fb52:	2200      	movs	r2, #0
 800fb54:	2300      	movs	r3, #0
 800fb56:	f7f0 ffc7 	bl	8000ae8 <__aeabi_dcmpeq>
 800fb5a:	2800      	cmp	r0, #0
 800fb5c:	d033      	beq.n	800fbc6 <_printf_float+0x266>
 800fb5e:	4a37      	ldr	r2, [pc, #220]	@ (800fc3c <_printf_float+0x2dc>)
 800fb60:	2301      	movs	r3, #1
 800fb62:	4631      	mov	r1, r6
 800fb64:	4628      	mov	r0, r5
 800fb66:	47b8      	blx	r7
 800fb68:	3001      	adds	r0, #1
 800fb6a:	f43f af54 	beq.w	800fa16 <_printf_float+0xb6>
 800fb6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fb72:	4543      	cmp	r3, r8
 800fb74:	db02      	blt.n	800fb7c <_printf_float+0x21c>
 800fb76:	6823      	ldr	r3, [r4, #0]
 800fb78:	07d8      	lsls	r0, r3, #31
 800fb7a:	d50f      	bpl.n	800fb9c <_printf_float+0x23c>
 800fb7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb80:	4631      	mov	r1, r6
 800fb82:	4628      	mov	r0, r5
 800fb84:	47b8      	blx	r7
 800fb86:	3001      	adds	r0, #1
 800fb88:	f43f af45 	beq.w	800fa16 <_printf_float+0xb6>
 800fb8c:	f04f 0900 	mov.w	r9, #0
 800fb90:	f108 38ff 	add.w	r8, r8, #4294967295
 800fb94:	f104 0a1a 	add.w	sl, r4, #26
 800fb98:	45c8      	cmp	r8, r9
 800fb9a:	dc09      	bgt.n	800fbb0 <_printf_float+0x250>
 800fb9c:	6823      	ldr	r3, [r4, #0]
 800fb9e:	079b      	lsls	r3, r3, #30
 800fba0:	f100 8103 	bmi.w	800fdaa <_printf_float+0x44a>
 800fba4:	68e0      	ldr	r0, [r4, #12]
 800fba6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fba8:	4298      	cmp	r0, r3
 800fbaa:	bfb8      	it	lt
 800fbac:	4618      	movlt	r0, r3
 800fbae:	e734      	b.n	800fa1a <_printf_float+0xba>
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	4652      	mov	r2, sl
 800fbb4:	4631      	mov	r1, r6
 800fbb6:	4628      	mov	r0, r5
 800fbb8:	47b8      	blx	r7
 800fbba:	3001      	adds	r0, #1
 800fbbc:	f43f af2b 	beq.w	800fa16 <_printf_float+0xb6>
 800fbc0:	f109 0901 	add.w	r9, r9, #1
 800fbc4:	e7e8      	b.n	800fb98 <_printf_float+0x238>
 800fbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	dc39      	bgt.n	800fc40 <_printf_float+0x2e0>
 800fbcc:	4a1b      	ldr	r2, [pc, #108]	@ (800fc3c <_printf_float+0x2dc>)
 800fbce:	2301      	movs	r3, #1
 800fbd0:	4631      	mov	r1, r6
 800fbd2:	4628      	mov	r0, r5
 800fbd4:	47b8      	blx	r7
 800fbd6:	3001      	adds	r0, #1
 800fbd8:	f43f af1d 	beq.w	800fa16 <_printf_float+0xb6>
 800fbdc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fbe0:	ea59 0303 	orrs.w	r3, r9, r3
 800fbe4:	d102      	bne.n	800fbec <_printf_float+0x28c>
 800fbe6:	6823      	ldr	r3, [r4, #0]
 800fbe8:	07d9      	lsls	r1, r3, #31
 800fbea:	d5d7      	bpl.n	800fb9c <_printf_float+0x23c>
 800fbec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fbf0:	4631      	mov	r1, r6
 800fbf2:	4628      	mov	r0, r5
 800fbf4:	47b8      	blx	r7
 800fbf6:	3001      	adds	r0, #1
 800fbf8:	f43f af0d 	beq.w	800fa16 <_printf_float+0xb6>
 800fbfc:	f04f 0a00 	mov.w	sl, #0
 800fc00:	f104 0b1a 	add.w	fp, r4, #26
 800fc04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc06:	425b      	negs	r3, r3
 800fc08:	4553      	cmp	r3, sl
 800fc0a:	dc01      	bgt.n	800fc10 <_printf_float+0x2b0>
 800fc0c:	464b      	mov	r3, r9
 800fc0e:	e793      	b.n	800fb38 <_printf_float+0x1d8>
 800fc10:	2301      	movs	r3, #1
 800fc12:	465a      	mov	r2, fp
 800fc14:	4631      	mov	r1, r6
 800fc16:	4628      	mov	r0, r5
 800fc18:	47b8      	blx	r7
 800fc1a:	3001      	adds	r0, #1
 800fc1c:	f43f aefb 	beq.w	800fa16 <_printf_float+0xb6>
 800fc20:	f10a 0a01 	add.w	sl, sl, #1
 800fc24:	e7ee      	b.n	800fc04 <_printf_float+0x2a4>
 800fc26:	bf00      	nop
 800fc28:	7fefffff 	.word	0x7fefffff
 800fc2c:	0801459c 	.word	0x0801459c
 800fc30:	080145a0 	.word	0x080145a0
 800fc34:	080145a4 	.word	0x080145a4
 800fc38:	080145a8 	.word	0x080145a8
 800fc3c:	080145ac 	.word	0x080145ac
 800fc40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fc46:	4553      	cmp	r3, sl
 800fc48:	bfa8      	it	ge
 800fc4a:	4653      	movge	r3, sl
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	4699      	mov	r9, r3
 800fc50:	dc36      	bgt.n	800fcc0 <_printf_float+0x360>
 800fc52:	f04f 0b00 	mov.w	fp, #0
 800fc56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc5a:	f104 021a 	add.w	r2, r4, #26
 800fc5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc60:	9306      	str	r3, [sp, #24]
 800fc62:	eba3 0309 	sub.w	r3, r3, r9
 800fc66:	455b      	cmp	r3, fp
 800fc68:	dc31      	bgt.n	800fcce <_printf_float+0x36e>
 800fc6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc6c:	459a      	cmp	sl, r3
 800fc6e:	dc3a      	bgt.n	800fce6 <_printf_float+0x386>
 800fc70:	6823      	ldr	r3, [r4, #0]
 800fc72:	07da      	lsls	r2, r3, #31
 800fc74:	d437      	bmi.n	800fce6 <_printf_float+0x386>
 800fc76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc78:	ebaa 0903 	sub.w	r9, sl, r3
 800fc7c:	9b06      	ldr	r3, [sp, #24]
 800fc7e:	ebaa 0303 	sub.w	r3, sl, r3
 800fc82:	4599      	cmp	r9, r3
 800fc84:	bfa8      	it	ge
 800fc86:	4699      	movge	r9, r3
 800fc88:	f1b9 0f00 	cmp.w	r9, #0
 800fc8c:	dc33      	bgt.n	800fcf6 <_printf_float+0x396>
 800fc8e:	f04f 0800 	mov.w	r8, #0
 800fc92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc96:	f104 0b1a 	add.w	fp, r4, #26
 800fc9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc9c:	ebaa 0303 	sub.w	r3, sl, r3
 800fca0:	eba3 0309 	sub.w	r3, r3, r9
 800fca4:	4543      	cmp	r3, r8
 800fca6:	f77f af79 	ble.w	800fb9c <_printf_float+0x23c>
 800fcaa:	2301      	movs	r3, #1
 800fcac:	465a      	mov	r2, fp
 800fcae:	4631      	mov	r1, r6
 800fcb0:	4628      	mov	r0, r5
 800fcb2:	47b8      	blx	r7
 800fcb4:	3001      	adds	r0, #1
 800fcb6:	f43f aeae 	beq.w	800fa16 <_printf_float+0xb6>
 800fcba:	f108 0801 	add.w	r8, r8, #1
 800fcbe:	e7ec      	b.n	800fc9a <_printf_float+0x33a>
 800fcc0:	4642      	mov	r2, r8
 800fcc2:	4631      	mov	r1, r6
 800fcc4:	4628      	mov	r0, r5
 800fcc6:	47b8      	blx	r7
 800fcc8:	3001      	adds	r0, #1
 800fcca:	d1c2      	bne.n	800fc52 <_printf_float+0x2f2>
 800fccc:	e6a3      	b.n	800fa16 <_printf_float+0xb6>
 800fcce:	2301      	movs	r3, #1
 800fcd0:	4631      	mov	r1, r6
 800fcd2:	4628      	mov	r0, r5
 800fcd4:	9206      	str	r2, [sp, #24]
 800fcd6:	47b8      	blx	r7
 800fcd8:	3001      	adds	r0, #1
 800fcda:	f43f ae9c 	beq.w	800fa16 <_printf_float+0xb6>
 800fcde:	9a06      	ldr	r2, [sp, #24]
 800fce0:	f10b 0b01 	add.w	fp, fp, #1
 800fce4:	e7bb      	b.n	800fc5e <_printf_float+0x2fe>
 800fce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fcea:	4631      	mov	r1, r6
 800fcec:	4628      	mov	r0, r5
 800fcee:	47b8      	blx	r7
 800fcf0:	3001      	adds	r0, #1
 800fcf2:	d1c0      	bne.n	800fc76 <_printf_float+0x316>
 800fcf4:	e68f      	b.n	800fa16 <_printf_float+0xb6>
 800fcf6:	9a06      	ldr	r2, [sp, #24]
 800fcf8:	464b      	mov	r3, r9
 800fcfa:	4442      	add	r2, r8
 800fcfc:	4631      	mov	r1, r6
 800fcfe:	4628      	mov	r0, r5
 800fd00:	47b8      	blx	r7
 800fd02:	3001      	adds	r0, #1
 800fd04:	d1c3      	bne.n	800fc8e <_printf_float+0x32e>
 800fd06:	e686      	b.n	800fa16 <_printf_float+0xb6>
 800fd08:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fd0c:	f1ba 0f01 	cmp.w	sl, #1
 800fd10:	dc01      	bgt.n	800fd16 <_printf_float+0x3b6>
 800fd12:	07db      	lsls	r3, r3, #31
 800fd14:	d536      	bpl.n	800fd84 <_printf_float+0x424>
 800fd16:	2301      	movs	r3, #1
 800fd18:	4642      	mov	r2, r8
 800fd1a:	4631      	mov	r1, r6
 800fd1c:	4628      	mov	r0, r5
 800fd1e:	47b8      	blx	r7
 800fd20:	3001      	adds	r0, #1
 800fd22:	f43f ae78 	beq.w	800fa16 <_printf_float+0xb6>
 800fd26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd2a:	4631      	mov	r1, r6
 800fd2c:	4628      	mov	r0, r5
 800fd2e:	47b8      	blx	r7
 800fd30:	3001      	adds	r0, #1
 800fd32:	f43f ae70 	beq.w	800fa16 <_printf_float+0xb6>
 800fd36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd42:	f7f0 fed1 	bl	8000ae8 <__aeabi_dcmpeq>
 800fd46:	b9c0      	cbnz	r0, 800fd7a <_printf_float+0x41a>
 800fd48:	4653      	mov	r3, sl
 800fd4a:	f108 0201 	add.w	r2, r8, #1
 800fd4e:	4631      	mov	r1, r6
 800fd50:	4628      	mov	r0, r5
 800fd52:	47b8      	blx	r7
 800fd54:	3001      	adds	r0, #1
 800fd56:	d10c      	bne.n	800fd72 <_printf_float+0x412>
 800fd58:	e65d      	b.n	800fa16 <_printf_float+0xb6>
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	465a      	mov	r2, fp
 800fd5e:	4631      	mov	r1, r6
 800fd60:	4628      	mov	r0, r5
 800fd62:	47b8      	blx	r7
 800fd64:	3001      	adds	r0, #1
 800fd66:	f43f ae56 	beq.w	800fa16 <_printf_float+0xb6>
 800fd6a:	f108 0801 	add.w	r8, r8, #1
 800fd6e:	45d0      	cmp	r8, sl
 800fd70:	dbf3      	blt.n	800fd5a <_printf_float+0x3fa>
 800fd72:	464b      	mov	r3, r9
 800fd74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fd78:	e6df      	b.n	800fb3a <_printf_float+0x1da>
 800fd7a:	f04f 0800 	mov.w	r8, #0
 800fd7e:	f104 0b1a 	add.w	fp, r4, #26
 800fd82:	e7f4      	b.n	800fd6e <_printf_float+0x40e>
 800fd84:	2301      	movs	r3, #1
 800fd86:	4642      	mov	r2, r8
 800fd88:	e7e1      	b.n	800fd4e <_printf_float+0x3ee>
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	464a      	mov	r2, r9
 800fd8e:	4631      	mov	r1, r6
 800fd90:	4628      	mov	r0, r5
 800fd92:	47b8      	blx	r7
 800fd94:	3001      	adds	r0, #1
 800fd96:	f43f ae3e 	beq.w	800fa16 <_printf_float+0xb6>
 800fd9a:	f108 0801 	add.w	r8, r8, #1
 800fd9e:	68e3      	ldr	r3, [r4, #12]
 800fda0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fda2:	1a5b      	subs	r3, r3, r1
 800fda4:	4543      	cmp	r3, r8
 800fda6:	dcf0      	bgt.n	800fd8a <_printf_float+0x42a>
 800fda8:	e6fc      	b.n	800fba4 <_printf_float+0x244>
 800fdaa:	f04f 0800 	mov.w	r8, #0
 800fdae:	f104 0919 	add.w	r9, r4, #25
 800fdb2:	e7f4      	b.n	800fd9e <_printf_float+0x43e>

0800fdb4 <_printf_common>:
 800fdb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdb8:	4616      	mov	r6, r2
 800fdba:	4698      	mov	r8, r3
 800fdbc:	688a      	ldr	r2, [r1, #8]
 800fdbe:	690b      	ldr	r3, [r1, #16]
 800fdc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fdc4:	4293      	cmp	r3, r2
 800fdc6:	bfb8      	it	lt
 800fdc8:	4613      	movlt	r3, r2
 800fdca:	6033      	str	r3, [r6, #0]
 800fdcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fdd0:	4607      	mov	r7, r0
 800fdd2:	460c      	mov	r4, r1
 800fdd4:	b10a      	cbz	r2, 800fdda <_printf_common+0x26>
 800fdd6:	3301      	adds	r3, #1
 800fdd8:	6033      	str	r3, [r6, #0]
 800fdda:	6823      	ldr	r3, [r4, #0]
 800fddc:	0699      	lsls	r1, r3, #26
 800fdde:	bf42      	ittt	mi
 800fde0:	6833      	ldrmi	r3, [r6, #0]
 800fde2:	3302      	addmi	r3, #2
 800fde4:	6033      	strmi	r3, [r6, #0]
 800fde6:	6825      	ldr	r5, [r4, #0]
 800fde8:	f015 0506 	ands.w	r5, r5, #6
 800fdec:	d106      	bne.n	800fdfc <_printf_common+0x48>
 800fdee:	f104 0a19 	add.w	sl, r4, #25
 800fdf2:	68e3      	ldr	r3, [r4, #12]
 800fdf4:	6832      	ldr	r2, [r6, #0]
 800fdf6:	1a9b      	subs	r3, r3, r2
 800fdf8:	42ab      	cmp	r3, r5
 800fdfa:	dc26      	bgt.n	800fe4a <_printf_common+0x96>
 800fdfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fe00:	6822      	ldr	r2, [r4, #0]
 800fe02:	3b00      	subs	r3, #0
 800fe04:	bf18      	it	ne
 800fe06:	2301      	movne	r3, #1
 800fe08:	0692      	lsls	r2, r2, #26
 800fe0a:	d42b      	bmi.n	800fe64 <_printf_common+0xb0>
 800fe0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fe10:	4641      	mov	r1, r8
 800fe12:	4638      	mov	r0, r7
 800fe14:	47c8      	blx	r9
 800fe16:	3001      	adds	r0, #1
 800fe18:	d01e      	beq.n	800fe58 <_printf_common+0xa4>
 800fe1a:	6823      	ldr	r3, [r4, #0]
 800fe1c:	6922      	ldr	r2, [r4, #16]
 800fe1e:	f003 0306 	and.w	r3, r3, #6
 800fe22:	2b04      	cmp	r3, #4
 800fe24:	bf02      	ittt	eq
 800fe26:	68e5      	ldreq	r5, [r4, #12]
 800fe28:	6833      	ldreq	r3, [r6, #0]
 800fe2a:	1aed      	subeq	r5, r5, r3
 800fe2c:	68a3      	ldr	r3, [r4, #8]
 800fe2e:	bf0c      	ite	eq
 800fe30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fe34:	2500      	movne	r5, #0
 800fe36:	4293      	cmp	r3, r2
 800fe38:	bfc4      	itt	gt
 800fe3a:	1a9b      	subgt	r3, r3, r2
 800fe3c:	18ed      	addgt	r5, r5, r3
 800fe3e:	2600      	movs	r6, #0
 800fe40:	341a      	adds	r4, #26
 800fe42:	42b5      	cmp	r5, r6
 800fe44:	d11a      	bne.n	800fe7c <_printf_common+0xc8>
 800fe46:	2000      	movs	r0, #0
 800fe48:	e008      	b.n	800fe5c <_printf_common+0xa8>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	4652      	mov	r2, sl
 800fe4e:	4641      	mov	r1, r8
 800fe50:	4638      	mov	r0, r7
 800fe52:	47c8      	blx	r9
 800fe54:	3001      	adds	r0, #1
 800fe56:	d103      	bne.n	800fe60 <_printf_common+0xac>
 800fe58:	f04f 30ff 	mov.w	r0, #4294967295
 800fe5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe60:	3501      	adds	r5, #1
 800fe62:	e7c6      	b.n	800fdf2 <_printf_common+0x3e>
 800fe64:	18e1      	adds	r1, r4, r3
 800fe66:	1c5a      	adds	r2, r3, #1
 800fe68:	2030      	movs	r0, #48	@ 0x30
 800fe6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fe6e:	4422      	add	r2, r4
 800fe70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe78:	3302      	adds	r3, #2
 800fe7a:	e7c7      	b.n	800fe0c <_printf_common+0x58>
 800fe7c:	2301      	movs	r3, #1
 800fe7e:	4622      	mov	r2, r4
 800fe80:	4641      	mov	r1, r8
 800fe82:	4638      	mov	r0, r7
 800fe84:	47c8      	blx	r9
 800fe86:	3001      	adds	r0, #1
 800fe88:	d0e6      	beq.n	800fe58 <_printf_common+0xa4>
 800fe8a:	3601      	adds	r6, #1
 800fe8c:	e7d9      	b.n	800fe42 <_printf_common+0x8e>
	...

0800fe90 <_printf_i>:
 800fe90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe94:	7e0f      	ldrb	r7, [r1, #24]
 800fe96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fe98:	2f78      	cmp	r7, #120	@ 0x78
 800fe9a:	4691      	mov	r9, r2
 800fe9c:	4680      	mov	r8, r0
 800fe9e:	460c      	mov	r4, r1
 800fea0:	469a      	mov	sl, r3
 800fea2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fea6:	d807      	bhi.n	800feb8 <_printf_i+0x28>
 800fea8:	2f62      	cmp	r7, #98	@ 0x62
 800feaa:	d80a      	bhi.n	800fec2 <_printf_i+0x32>
 800feac:	2f00      	cmp	r7, #0
 800feae:	f000 80d2 	beq.w	8010056 <_printf_i+0x1c6>
 800feb2:	2f58      	cmp	r7, #88	@ 0x58
 800feb4:	f000 80b9 	beq.w	801002a <_printf_i+0x19a>
 800feb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800febc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fec0:	e03a      	b.n	800ff38 <_printf_i+0xa8>
 800fec2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fec6:	2b15      	cmp	r3, #21
 800fec8:	d8f6      	bhi.n	800feb8 <_printf_i+0x28>
 800feca:	a101      	add	r1, pc, #4	@ (adr r1, 800fed0 <_printf_i+0x40>)
 800fecc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fed0:	0800ff29 	.word	0x0800ff29
 800fed4:	0800ff3d 	.word	0x0800ff3d
 800fed8:	0800feb9 	.word	0x0800feb9
 800fedc:	0800feb9 	.word	0x0800feb9
 800fee0:	0800feb9 	.word	0x0800feb9
 800fee4:	0800feb9 	.word	0x0800feb9
 800fee8:	0800ff3d 	.word	0x0800ff3d
 800feec:	0800feb9 	.word	0x0800feb9
 800fef0:	0800feb9 	.word	0x0800feb9
 800fef4:	0800feb9 	.word	0x0800feb9
 800fef8:	0800feb9 	.word	0x0800feb9
 800fefc:	0801003d 	.word	0x0801003d
 800ff00:	0800ff67 	.word	0x0800ff67
 800ff04:	0800fff7 	.word	0x0800fff7
 800ff08:	0800feb9 	.word	0x0800feb9
 800ff0c:	0800feb9 	.word	0x0800feb9
 800ff10:	0801005f 	.word	0x0801005f
 800ff14:	0800feb9 	.word	0x0800feb9
 800ff18:	0800ff67 	.word	0x0800ff67
 800ff1c:	0800feb9 	.word	0x0800feb9
 800ff20:	0800feb9 	.word	0x0800feb9
 800ff24:	0800ffff 	.word	0x0800ffff
 800ff28:	6833      	ldr	r3, [r6, #0]
 800ff2a:	1d1a      	adds	r2, r3, #4
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	6032      	str	r2, [r6, #0]
 800ff30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ff34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ff38:	2301      	movs	r3, #1
 800ff3a:	e09d      	b.n	8010078 <_printf_i+0x1e8>
 800ff3c:	6833      	ldr	r3, [r6, #0]
 800ff3e:	6820      	ldr	r0, [r4, #0]
 800ff40:	1d19      	adds	r1, r3, #4
 800ff42:	6031      	str	r1, [r6, #0]
 800ff44:	0606      	lsls	r6, r0, #24
 800ff46:	d501      	bpl.n	800ff4c <_printf_i+0xbc>
 800ff48:	681d      	ldr	r5, [r3, #0]
 800ff4a:	e003      	b.n	800ff54 <_printf_i+0xc4>
 800ff4c:	0645      	lsls	r5, r0, #25
 800ff4e:	d5fb      	bpl.n	800ff48 <_printf_i+0xb8>
 800ff50:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ff54:	2d00      	cmp	r5, #0
 800ff56:	da03      	bge.n	800ff60 <_printf_i+0xd0>
 800ff58:	232d      	movs	r3, #45	@ 0x2d
 800ff5a:	426d      	negs	r5, r5
 800ff5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff60:	4859      	ldr	r0, [pc, #356]	@ (80100c8 <_printf_i+0x238>)
 800ff62:	230a      	movs	r3, #10
 800ff64:	e011      	b.n	800ff8a <_printf_i+0xfa>
 800ff66:	6821      	ldr	r1, [r4, #0]
 800ff68:	6833      	ldr	r3, [r6, #0]
 800ff6a:	0608      	lsls	r0, r1, #24
 800ff6c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff70:	d402      	bmi.n	800ff78 <_printf_i+0xe8>
 800ff72:	0649      	lsls	r1, r1, #25
 800ff74:	bf48      	it	mi
 800ff76:	b2ad      	uxthmi	r5, r5
 800ff78:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff7a:	4853      	ldr	r0, [pc, #332]	@ (80100c8 <_printf_i+0x238>)
 800ff7c:	6033      	str	r3, [r6, #0]
 800ff7e:	bf14      	ite	ne
 800ff80:	230a      	movne	r3, #10
 800ff82:	2308      	moveq	r3, #8
 800ff84:	2100      	movs	r1, #0
 800ff86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ff8a:	6866      	ldr	r6, [r4, #4]
 800ff8c:	60a6      	str	r6, [r4, #8]
 800ff8e:	2e00      	cmp	r6, #0
 800ff90:	bfa2      	ittt	ge
 800ff92:	6821      	ldrge	r1, [r4, #0]
 800ff94:	f021 0104 	bicge.w	r1, r1, #4
 800ff98:	6021      	strge	r1, [r4, #0]
 800ff9a:	b90d      	cbnz	r5, 800ffa0 <_printf_i+0x110>
 800ff9c:	2e00      	cmp	r6, #0
 800ff9e:	d04b      	beq.n	8010038 <_printf_i+0x1a8>
 800ffa0:	4616      	mov	r6, r2
 800ffa2:	fbb5 f1f3 	udiv	r1, r5, r3
 800ffa6:	fb03 5711 	mls	r7, r3, r1, r5
 800ffaa:	5dc7      	ldrb	r7, [r0, r7]
 800ffac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ffb0:	462f      	mov	r7, r5
 800ffb2:	42bb      	cmp	r3, r7
 800ffb4:	460d      	mov	r5, r1
 800ffb6:	d9f4      	bls.n	800ffa2 <_printf_i+0x112>
 800ffb8:	2b08      	cmp	r3, #8
 800ffba:	d10b      	bne.n	800ffd4 <_printf_i+0x144>
 800ffbc:	6823      	ldr	r3, [r4, #0]
 800ffbe:	07df      	lsls	r7, r3, #31
 800ffc0:	d508      	bpl.n	800ffd4 <_printf_i+0x144>
 800ffc2:	6923      	ldr	r3, [r4, #16]
 800ffc4:	6861      	ldr	r1, [r4, #4]
 800ffc6:	4299      	cmp	r1, r3
 800ffc8:	bfde      	ittt	le
 800ffca:	2330      	movle	r3, #48	@ 0x30
 800ffcc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ffd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ffd4:	1b92      	subs	r2, r2, r6
 800ffd6:	6122      	str	r2, [r4, #16]
 800ffd8:	f8cd a000 	str.w	sl, [sp]
 800ffdc:	464b      	mov	r3, r9
 800ffde:	aa03      	add	r2, sp, #12
 800ffe0:	4621      	mov	r1, r4
 800ffe2:	4640      	mov	r0, r8
 800ffe4:	f7ff fee6 	bl	800fdb4 <_printf_common>
 800ffe8:	3001      	adds	r0, #1
 800ffea:	d14a      	bne.n	8010082 <_printf_i+0x1f2>
 800ffec:	f04f 30ff 	mov.w	r0, #4294967295
 800fff0:	b004      	add	sp, #16
 800fff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fff6:	6823      	ldr	r3, [r4, #0]
 800fff8:	f043 0320 	orr.w	r3, r3, #32
 800fffc:	6023      	str	r3, [r4, #0]
 800fffe:	4833      	ldr	r0, [pc, #204]	@ (80100cc <_printf_i+0x23c>)
 8010000:	2778      	movs	r7, #120	@ 0x78
 8010002:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010006:	6823      	ldr	r3, [r4, #0]
 8010008:	6831      	ldr	r1, [r6, #0]
 801000a:	061f      	lsls	r7, r3, #24
 801000c:	f851 5b04 	ldr.w	r5, [r1], #4
 8010010:	d402      	bmi.n	8010018 <_printf_i+0x188>
 8010012:	065f      	lsls	r7, r3, #25
 8010014:	bf48      	it	mi
 8010016:	b2ad      	uxthmi	r5, r5
 8010018:	6031      	str	r1, [r6, #0]
 801001a:	07d9      	lsls	r1, r3, #31
 801001c:	bf44      	itt	mi
 801001e:	f043 0320 	orrmi.w	r3, r3, #32
 8010022:	6023      	strmi	r3, [r4, #0]
 8010024:	b11d      	cbz	r5, 801002e <_printf_i+0x19e>
 8010026:	2310      	movs	r3, #16
 8010028:	e7ac      	b.n	800ff84 <_printf_i+0xf4>
 801002a:	4827      	ldr	r0, [pc, #156]	@ (80100c8 <_printf_i+0x238>)
 801002c:	e7e9      	b.n	8010002 <_printf_i+0x172>
 801002e:	6823      	ldr	r3, [r4, #0]
 8010030:	f023 0320 	bic.w	r3, r3, #32
 8010034:	6023      	str	r3, [r4, #0]
 8010036:	e7f6      	b.n	8010026 <_printf_i+0x196>
 8010038:	4616      	mov	r6, r2
 801003a:	e7bd      	b.n	800ffb8 <_printf_i+0x128>
 801003c:	6833      	ldr	r3, [r6, #0]
 801003e:	6825      	ldr	r5, [r4, #0]
 8010040:	6961      	ldr	r1, [r4, #20]
 8010042:	1d18      	adds	r0, r3, #4
 8010044:	6030      	str	r0, [r6, #0]
 8010046:	062e      	lsls	r6, r5, #24
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	d501      	bpl.n	8010050 <_printf_i+0x1c0>
 801004c:	6019      	str	r1, [r3, #0]
 801004e:	e002      	b.n	8010056 <_printf_i+0x1c6>
 8010050:	0668      	lsls	r0, r5, #25
 8010052:	d5fb      	bpl.n	801004c <_printf_i+0x1bc>
 8010054:	8019      	strh	r1, [r3, #0]
 8010056:	2300      	movs	r3, #0
 8010058:	6123      	str	r3, [r4, #16]
 801005a:	4616      	mov	r6, r2
 801005c:	e7bc      	b.n	800ffd8 <_printf_i+0x148>
 801005e:	6833      	ldr	r3, [r6, #0]
 8010060:	1d1a      	adds	r2, r3, #4
 8010062:	6032      	str	r2, [r6, #0]
 8010064:	681e      	ldr	r6, [r3, #0]
 8010066:	6862      	ldr	r2, [r4, #4]
 8010068:	2100      	movs	r1, #0
 801006a:	4630      	mov	r0, r6
 801006c:	f7f0 f8c0 	bl	80001f0 <memchr>
 8010070:	b108      	cbz	r0, 8010076 <_printf_i+0x1e6>
 8010072:	1b80      	subs	r0, r0, r6
 8010074:	6060      	str	r0, [r4, #4]
 8010076:	6863      	ldr	r3, [r4, #4]
 8010078:	6123      	str	r3, [r4, #16]
 801007a:	2300      	movs	r3, #0
 801007c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010080:	e7aa      	b.n	800ffd8 <_printf_i+0x148>
 8010082:	6923      	ldr	r3, [r4, #16]
 8010084:	4632      	mov	r2, r6
 8010086:	4649      	mov	r1, r9
 8010088:	4640      	mov	r0, r8
 801008a:	47d0      	blx	sl
 801008c:	3001      	adds	r0, #1
 801008e:	d0ad      	beq.n	800ffec <_printf_i+0x15c>
 8010090:	6823      	ldr	r3, [r4, #0]
 8010092:	079b      	lsls	r3, r3, #30
 8010094:	d413      	bmi.n	80100be <_printf_i+0x22e>
 8010096:	68e0      	ldr	r0, [r4, #12]
 8010098:	9b03      	ldr	r3, [sp, #12]
 801009a:	4298      	cmp	r0, r3
 801009c:	bfb8      	it	lt
 801009e:	4618      	movlt	r0, r3
 80100a0:	e7a6      	b.n	800fff0 <_printf_i+0x160>
 80100a2:	2301      	movs	r3, #1
 80100a4:	4632      	mov	r2, r6
 80100a6:	4649      	mov	r1, r9
 80100a8:	4640      	mov	r0, r8
 80100aa:	47d0      	blx	sl
 80100ac:	3001      	adds	r0, #1
 80100ae:	d09d      	beq.n	800ffec <_printf_i+0x15c>
 80100b0:	3501      	adds	r5, #1
 80100b2:	68e3      	ldr	r3, [r4, #12]
 80100b4:	9903      	ldr	r1, [sp, #12]
 80100b6:	1a5b      	subs	r3, r3, r1
 80100b8:	42ab      	cmp	r3, r5
 80100ba:	dcf2      	bgt.n	80100a2 <_printf_i+0x212>
 80100bc:	e7eb      	b.n	8010096 <_printf_i+0x206>
 80100be:	2500      	movs	r5, #0
 80100c0:	f104 0619 	add.w	r6, r4, #25
 80100c4:	e7f5      	b.n	80100b2 <_printf_i+0x222>
 80100c6:	bf00      	nop
 80100c8:	080145ae 	.word	0x080145ae
 80100cc:	080145bf 	.word	0x080145bf

080100d0 <std>:
 80100d0:	2300      	movs	r3, #0
 80100d2:	b510      	push	{r4, lr}
 80100d4:	4604      	mov	r4, r0
 80100d6:	e9c0 3300 	strd	r3, r3, [r0]
 80100da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80100de:	6083      	str	r3, [r0, #8]
 80100e0:	8181      	strh	r1, [r0, #12]
 80100e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80100e4:	81c2      	strh	r2, [r0, #14]
 80100e6:	6183      	str	r3, [r0, #24]
 80100e8:	4619      	mov	r1, r3
 80100ea:	2208      	movs	r2, #8
 80100ec:	305c      	adds	r0, #92	@ 0x5c
 80100ee:	f000 f942 	bl	8010376 <memset>
 80100f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010128 <std+0x58>)
 80100f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80100f6:	4b0d      	ldr	r3, [pc, #52]	@ (801012c <std+0x5c>)
 80100f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80100fa:	4b0d      	ldr	r3, [pc, #52]	@ (8010130 <std+0x60>)
 80100fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80100fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010134 <std+0x64>)
 8010100:	6323      	str	r3, [r4, #48]	@ 0x30
 8010102:	4b0d      	ldr	r3, [pc, #52]	@ (8010138 <std+0x68>)
 8010104:	6224      	str	r4, [r4, #32]
 8010106:	429c      	cmp	r4, r3
 8010108:	d006      	beq.n	8010118 <std+0x48>
 801010a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801010e:	4294      	cmp	r4, r2
 8010110:	d002      	beq.n	8010118 <std+0x48>
 8010112:	33d0      	adds	r3, #208	@ 0xd0
 8010114:	429c      	cmp	r4, r3
 8010116:	d105      	bne.n	8010124 <std+0x54>
 8010118:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801011c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010120:	f000 b9b6 	b.w	8010490 <__retarget_lock_init_recursive>
 8010124:	bd10      	pop	{r4, pc}
 8010126:	bf00      	nop
 8010128:	080102bd 	.word	0x080102bd
 801012c:	080102df 	.word	0x080102df
 8010130:	08010317 	.word	0x08010317
 8010134:	0801033b 	.word	0x0801033b
 8010138:	20001b68 	.word	0x20001b68

0801013c <stdio_exit_handler>:
 801013c:	4a02      	ldr	r2, [pc, #8]	@ (8010148 <stdio_exit_handler+0xc>)
 801013e:	4903      	ldr	r1, [pc, #12]	@ (801014c <stdio_exit_handler+0x10>)
 8010140:	4803      	ldr	r0, [pc, #12]	@ (8010150 <stdio_exit_handler+0x14>)
 8010142:	f000 b869 	b.w	8010218 <_fwalk_sglue>
 8010146:	bf00      	nop
 8010148:	20000058 	.word	0x20000058
 801014c:	08011cb1 	.word	0x08011cb1
 8010150:	20000068 	.word	0x20000068

08010154 <cleanup_stdio>:
 8010154:	6841      	ldr	r1, [r0, #4]
 8010156:	4b0c      	ldr	r3, [pc, #48]	@ (8010188 <cleanup_stdio+0x34>)
 8010158:	4299      	cmp	r1, r3
 801015a:	b510      	push	{r4, lr}
 801015c:	4604      	mov	r4, r0
 801015e:	d001      	beq.n	8010164 <cleanup_stdio+0x10>
 8010160:	f001 fda6 	bl	8011cb0 <_fflush_r>
 8010164:	68a1      	ldr	r1, [r4, #8]
 8010166:	4b09      	ldr	r3, [pc, #36]	@ (801018c <cleanup_stdio+0x38>)
 8010168:	4299      	cmp	r1, r3
 801016a:	d002      	beq.n	8010172 <cleanup_stdio+0x1e>
 801016c:	4620      	mov	r0, r4
 801016e:	f001 fd9f 	bl	8011cb0 <_fflush_r>
 8010172:	68e1      	ldr	r1, [r4, #12]
 8010174:	4b06      	ldr	r3, [pc, #24]	@ (8010190 <cleanup_stdio+0x3c>)
 8010176:	4299      	cmp	r1, r3
 8010178:	d004      	beq.n	8010184 <cleanup_stdio+0x30>
 801017a:	4620      	mov	r0, r4
 801017c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010180:	f001 bd96 	b.w	8011cb0 <_fflush_r>
 8010184:	bd10      	pop	{r4, pc}
 8010186:	bf00      	nop
 8010188:	20001b68 	.word	0x20001b68
 801018c:	20001bd0 	.word	0x20001bd0
 8010190:	20001c38 	.word	0x20001c38

08010194 <global_stdio_init.part.0>:
 8010194:	b510      	push	{r4, lr}
 8010196:	4b0b      	ldr	r3, [pc, #44]	@ (80101c4 <global_stdio_init.part.0+0x30>)
 8010198:	4c0b      	ldr	r4, [pc, #44]	@ (80101c8 <global_stdio_init.part.0+0x34>)
 801019a:	4a0c      	ldr	r2, [pc, #48]	@ (80101cc <global_stdio_init.part.0+0x38>)
 801019c:	601a      	str	r2, [r3, #0]
 801019e:	4620      	mov	r0, r4
 80101a0:	2200      	movs	r2, #0
 80101a2:	2104      	movs	r1, #4
 80101a4:	f7ff ff94 	bl	80100d0 <std>
 80101a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80101ac:	2201      	movs	r2, #1
 80101ae:	2109      	movs	r1, #9
 80101b0:	f7ff ff8e 	bl	80100d0 <std>
 80101b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80101b8:	2202      	movs	r2, #2
 80101ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101be:	2112      	movs	r1, #18
 80101c0:	f7ff bf86 	b.w	80100d0 <std>
 80101c4:	20001ca0 	.word	0x20001ca0
 80101c8:	20001b68 	.word	0x20001b68
 80101cc:	0801013d 	.word	0x0801013d

080101d0 <__sfp_lock_acquire>:
 80101d0:	4801      	ldr	r0, [pc, #4]	@ (80101d8 <__sfp_lock_acquire+0x8>)
 80101d2:	f000 b95e 	b.w	8010492 <__retarget_lock_acquire_recursive>
 80101d6:	bf00      	nop
 80101d8:	20001ca9 	.word	0x20001ca9

080101dc <__sfp_lock_release>:
 80101dc:	4801      	ldr	r0, [pc, #4]	@ (80101e4 <__sfp_lock_release+0x8>)
 80101de:	f000 b959 	b.w	8010494 <__retarget_lock_release_recursive>
 80101e2:	bf00      	nop
 80101e4:	20001ca9 	.word	0x20001ca9

080101e8 <__sinit>:
 80101e8:	b510      	push	{r4, lr}
 80101ea:	4604      	mov	r4, r0
 80101ec:	f7ff fff0 	bl	80101d0 <__sfp_lock_acquire>
 80101f0:	6a23      	ldr	r3, [r4, #32]
 80101f2:	b11b      	cbz	r3, 80101fc <__sinit+0x14>
 80101f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101f8:	f7ff bff0 	b.w	80101dc <__sfp_lock_release>
 80101fc:	4b04      	ldr	r3, [pc, #16]	@ (8010210 <__sinit+0x28>)
 80101fe:	6223      	str	r3, [r4, #32]
 8010200:	4b04      	ldr	r3, [pc, #16]	@ (8010214 <__sinit+0x2c>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d1f5      	bne.n	80101f4 <__sinit+0xc>
 8010208:	f7ff ffc4 	bl	8010194 <global_stdio_init.part.0>
 801020c:	e7f2      	b.n	80101f4 <__sinit+0xc>
 801020e:	bf00      	nop
 8010210:	08010155 	.word	0x08010155
 8010214:	20001ca0 	.word	0x20001ca0

08010218 <_fwalk_sglue>:
 8010218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801021c:	4607      	mov	r7, r0
 801021e:	4688      	mov	r8, r1
 8010220:	4614      	mov	r4, r2
 8010222:	2600      	movs	r6, #0
 8010224:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010228:	f1b9 0901 	subs.w	r9, r9, #1
 801022c:	d505      	bpl.n	801023a <_fwalk_sglue+0x22>
 801022e:	6824      	ldr	r4, [r4, #0]
 8010230:	2c00      	cmp	r4, #0
 8010232:	d1f7      	bne.n	8010224 <_fwalk_sglue+0xc>
 8010234:	4630      	mov	r0, r6
 8010236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801023a:	89ab      	ldrh	r3, [r5, #12]
 801023c:	2b01      	cmp	r3, #1
 801023e:	d907      	bls.n	8010250 <_fwalk_sglue+0x38>
 8010240:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010244:	3301      	adds	r3, #1
 8010246:	d003      	beq.n	8010250 <_fwalk_sglue+0x38>
 8010248:	4629      	mov	r1, r5
 801024a:	4638      	mov	r0, r7
 801024c:	47c0      	blx	r8
 801024e:	4306      	orrs	r6, r0
 8010250:	3568      	adds	r5, #104	@ 0x68
 8010252:	e7e9      	b.n	8010228 <_fwalk_sglue+0x10>

08010254 <sniprintf>:
 8010254:	b40c      	push	{r2, r3}
 8010256:	b530      	push	{r4, r5, lr}
 8010258:	4b17      	ldr	r3, [pc, #92]	@ (80102b8 <sniprintf+0x64>)
 801025a:	1e0c      	subs	r4, r1, #0
 801025c:	681d      	ldr	r5, [r3, #0]
 801025e:	b09d      	sub	sp, #116	@ 0x74
 8010260:	da08      	bge.n	8010274 <sniprintf+0x20>
 8010262:	238b      	movs	r3, #139	@ 0x8b
 8010264:	602b      	str	r3, [r5, #0]
 8010266:	f04f 30ff 	mov.w	r0, #4294967295
 801026a:	b01d      	add	sp, #116	@ 0x74
 801026c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010270:	b002      	add	sp, #8
 8010272:	4770      	bx	lr
 8010274:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010278:	f8ad 3014 	strh.w	r3, [sp, #20]
 801027c:	bf14      	ite	ne
 801027e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010282:	4623      	moveq	r3, r4
 8010284:	9304      	str	r3, [sp, #16]
 8010286:	9307      	str	r3, [sp, #28]
 8010288:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801028c:	9002      	str	r0, [sp, #8]
 801028e:	9006      	str	r0, [sp, #24]
 8010290:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010294:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010296:	ab21      	add	r3, sp, #132	@ 0x84
 8010298:	a902      	add	r1, sp, #8
 801029a:	4628      	mov	r0, r5
 801029c:	9301      	str	r3, [sp, #4]
 801029e:	f001 fb87 	bl	80119b0 <_svfiprintf_r>
 80102a2:	1c43      	adds	r3, r0, #1
 80102a4:	bfbc      	itt	lt
 80102a6:	238b      	movlt	r3, #139	@ 0x8b
 80102a8:	602b      	strlt	r3, [r5, #0]
 80102aa:	2c00      	cmp	r4, #0
 80102ac:	d0dd      	beq.n	801026a <sniprintf+0x16>
 80102ae:	9b02      	ldr	r3, [sp, #8]
 80102b0:	2200      	movs	r2, #0
 80102b2:	701a      	strb	r2, [r3, #0]
 80102b4:	e7d9      	b.n	801026a <sniprintf+0x16>
 80102b6:	bf00      	nop
 80102b8:	20000064 	.word	0x20000064

080102bc <__sread>:
 80102bc:	b510      	push	{r4, lr}
 80102be:	460c      	mov	r4, r1
 80102c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102c4:	f000 f886 	bl	80103d4 <_read_r>
 80102c8:	2800      	cmp	r0, #0
 80102ca:	bfab      	itete	ge
 80102cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80102ce:	89a3      	ldrhlt	r3, [r4, #12]
 80102d0:	181b      	addge	r3, r3, r0
 80102d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80102d6:	bfac      	ite	ge
 80102d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80102da:	81a3      	strhlt	r3, [r4, #12]
 80102dc:	bd10      	pop	{r4, pc}

080102de <__swrite>:
 80102de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102e2:	461f      	mov	r7, r3
 80102e4:	898b      	ldrh	r3, [r1, #12]
 80102e6:	05db      	lsls	r3, r3, #23
 80102e8:	4605      	mov	r5, r0
 80102ea:	460c      	mov	r4, r1
 80102ec:	4616      	mov	r6, r2
 80102ee:	d505      	bpl.n	80102fc <__swrite+0x1e>
 80102f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102f4:	2302      	movs	r3, #2
 80102f6:	2200      	movs	r2, #0
 80102f8:	f000 f85a 	bl	80103b0 <_lseek_r>
 80102fc:	89a3      	ldrh	r3, [r4, #12]
 80102fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010302:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010306:	81a3      	strh	r3, [r4, #12]
 8010308:	4632      	mov	r2, r6
 801030a:	463b      	mov	r3, r7
 801030c:	4628      	mov	r0, r5
 801030e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010312:	f000 b881 	b.w	8010418 <_write_r>

08010316 <__sseek>:
 8010316:	b510      	push	{r4, lr}
 8010318:	460c      	mov	r4, r1
 801031a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801031e:	f000 f847 	bl	80103b0 <_lseek_r>
 8010322:	1c43      	adds	r3, r0, #1
 8010324:	89a3      	ldrh	r3, [r4, #12]
 8010326:	bf15      	itete	ne
 8010328:	6560      	strne	r0, [r4, #84]	@ 0x54
 801032a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801032e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010332:	81a3      	strheq	r3, [r4, #12]
 8010334:	bf18      	it	ne
 8010336:	81a3      	strhne	r3, [r4, #12]
 8010338:	bd10      	pop	{r4, pc}

0801033a <__sclose>:
 801033a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801033e:	f000 b827 	b.w	8010390 <_close_r>

08010342 <memmove>:
 8010342:	4288      	cmp	r0, r1
 8010344:	b510      	push	{r4, lr}
 8010346:	eb01 0402 	add.w	r4, r1, r2
 801034a:	d902      	bls.n	8010352 <memmove+0x10>
 801034c:	4284      	cmp	r4, r0
 801034e:	4623      	mov	r3, r4
 8010350:	d807      	bhi.n	8010362 <memmove+0x20>
 8010352:	1e43      	subs	r3, r0, #1
 8010354:	42a1      	cmp	r1, r4
 8010356:	d008      	beq.n	801036a <memmove+0x28>
 8010358:	f811 2b01 	ldrb.w	r2, [r1], #1
 801035c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010360:	e7f8      	b.n	8010354 <memmove+0x12>
 8010362:	4402      	add	r2, r0
 8010364:	4601      	mov	r1, r0
 8010366:	428a      	cmp	r2, r1
 8010368:	d100      	bne.n	801036c <memmove+0x2a>
 801036a:	bd10      	pop	{r4, pc}
 801036c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010370:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010374:	e7f7      	b.n	8010366 <memmove+0x24>

08010376 <memset>:
 8010376:	4402      	add	r2, r0
 8010378:	4603      	mov	r3, r0
 801037a:	4293      	cmp	r3, r2
 801037c:	d100      	bne.n	8010380 <memset+0xa>
 801037e:	4770      	bx	lr
 8010380:	f803 1b01 	strb.w	r1, [r3], #1
 8010384:	e7f9      	b.n	801037a <memset+0x4>
	...

08010388 <_localeconv_r>:
 8010388:	4800      	ldr	r0, [pc, #0]	@ (801038c <_localeconv_r+0x4>)
 801038a:	4770      	bx	lr
 801038c:	200001a4 	.word	0x200001a4

08010390 <_close_r>:
 8010390:	b538      	push	{r3, r4, r5, lr}
 8010392:	4d06      	ldr	r5, [pc, #24]	@ (80103ac <_close_r+0x1c>)
 8010394:	2300      	movs	r3, #0
 8010396:	4604      	mov	r4, r0
 8010398:	4608      	mov	r0, r1
 801039a:	602b      	str	r3, [r5, #0]
 801039c:	f7f2 f98c 	bl	80026b8 <_close>
 80103a0:	1c43      	adds	r3, r0, #1
 80103a2:	d102      	bne.n	80103aa <_close_r+0x1a>
 80103a4:	682b      	ldr	r3, [r5, #0]
 80103a6:	b103      	cbz	r3, 80103aa <_close_r+0x1a>
 80103a8:	6023      	str	r3, [r4, #0]
 80103aa:	bd38      	pop	{r3, r4, r5, pc}
 80103ac:	20001ca4 	.word	0x20001ca4

080103b0 <_lseek_r>:
 80103b0:	b538      	push	{r3, r4, r5, lr}
 80103b2:	4d07      	ldr	r5, [pc, #28]	@ (80103d0 <_lseek_r+0x20>)
 80103b4:	4604      	mov	r4, r0
 80103b6:	4608      	mov	r0, r1
 80103b8:	4611      	mov	r1, r2
 80103ba:	2200      	movs	r2, #0
 80103bc:	602a      	str	r2, [r5, #0]
 80103be:	461a      	mov	r2, r3
 80103c0:	f7f2 f9a1 	bl	8002706 <_lseek>
 80103c4:	1c43      	adds	r3, r0, #1
 80103c6:	d102      	bne.n	80103ce <_lseek_r+0x1e>
 80103c8:	682b      	ldr	r3, [r5, #0]
 80103ca:	b103      	cbz	r3, 80103ce <_lseek_r+0x1e>
 80103cc:	6023      	str	r3, [r4, #0]
 80103ce:	bd38      	pop	{r3, r4, r5, pc}
 80103d0:	20001ca4 	.word	0x20001ca4

080103d4 <_read_r>:
 80103d4:	b538      	push	{r3, r4, r5, lr}
 80103d6:	4d07      	ldr	r5, [pc, #28]	@ (80103f4 <_read_r+0x20>)
 80103d8:	4604      	mov	r4, r0
 80103da:	4608      	mov	r0, r1
 80103dc:	4611      	mov	r1, r2
 80103de:	2200      	movs	r2, #0
 80103e0:	602a      	str	r2, [r5, #0]
 80103e2:	461a      	mov	r2, r3
 80103e4:	f7f2 f92f 	bl	8002646 <_read>
 80103e8:	1c43      	adds	r3, r0, #1
 80103ea:	d102      	bne.n	80103f2 <_read_r+0x1e>
 80103ec:	682b      	ldr	r3, [r5, #0]
 80103ee:	b103      	cbz	r3, 80103f2 <_read_r+0x1e>
 80103f0:	6023      	str	r3, [r4, #0]
 80103f2:	bd38      	pop	{r3, r4, r5, pc}
 80103f4:	20001ca4 	.word	0x20001ca4

080103f8 <_sbrk_r>:
 80103f8:	b538      	push	{r3, r4, r5, lr}
 80103fa:	4d06      	ldr	r5, [pc, #24]	@ (8010414 <_sbrk_r+0x1c>)
 80103fc:	2300      	movs	r3, #0
 80103fe:	4604      	mov	r4, r0
 8010400:	4608      	mov	r0, r1
 8010402:	602b      	str	r3, [r5, #0]
 8010404:	f7f2 f98c 	bl	8002720 <_sbrk>
 8010408:	1c43      	adds	r3, r0, #1
 801040a:	d102      	bne.n	8010412 <_sbrk_r+0x1a>
 801040c:	682b      	ldr	r3, [r5, #0]
 801040e:	b103      	cbz	r3, 8010412 <_sbrk_r+0x1a>
 8010410:	6023      	str	r3, [r4, #0]
 8010412:	bd38      	pop	{r3, r4, r5, pc}
 8010414:	20001ca4 	.word	0x20001ca4

08010418 <_write_r>:
 8010418:	b538      	push	{r3, r4, r5, lr}
 801041a:	4d07      	ldr	r5, [pc, #28]	@ (8010438 <_write_r+0x20>)
 801041c:	4604      	mov	r4, r0
 801041e:	4608      	mov	r0, r1
 8010420:	4611      	mov	r1, r2
 8010422:	2200      	movs	r2, #0
 8010424:	602a      	str	r2, [r5, #0]
 8010426:	461a      	mov	r2, r3
 8010428:	f7f2 f92a 	bl	8002680 <_write>
 801042c:	1c43      	adds	r3, r0, #1
 801042e:	d102      	bne.n	8010436 <_write_r+0x1e>
 8010430:	682b      	ldr	r3, [r5, #0]
 8010432:	b103      	cbz	r3, 8010436 <_write_r+0x1e>
 8010434:	6023      	str	r3, [r4, #0]
 8010436:	bd38      	pop	{r3, r4, r5, pc}
 8010438:	20001ca4 	.word	0x20001ca4

0801043c <__errno>:
 801043c:	4b01      	ldr	r3, [pc, #4]	@ (8010444 <__errno+0x8>)
 801043e:	6818      	ldr	r0, [r3, #0]
 8010440:	4770      	bx	lr
 8010442:	bf00      	nop
 8010444:	20000064 	.word	0x20000064

08010448 <__libc_init_array>:
 8010448:	b570      	push	{r4, r5, r6, lr}
 801044a:	4d0d      	ldr	r5, [pc, #52]	@ (8010480 <__libc_init_array+0x38>)
 801044c:	4c0d      	ldr	r4, [pc, #52]	@ (8010484 <__libc_init_array+0x3c>)
 801044e:	1b64      	subs	r4, r4, r5
 8010450:	10a4      	asrs	r4, r4, #2
 8010452:	2600      	movs	r6, #0
 8010454:	42a6      	cmp	r6, r4
 8010456:	d109      	bne.n	801046c <__libc_init_array+0x24>
 8010458:	4d0b      	ldr	r5, [pc, #44]	@ (8010488 <__libc_init_array+0x40>)
 801045a:	4c0c      	ldr	r4, [pc, #48]	@ (801048c <__libc_init_array+0x44>)
 801045c:	f001 ff8e 	bl	801237c <_init>
 8010460:	1b64      	subs	r4, r4, r5
 8010462:	10a4      	asrs	r4, r4, #2
 8010464:	2600      	movs	r6, #0
 8010466:	42a6      	cmp	r6, r4
 8010468:	d105      	bne.n	8010476 <__libc_init_array+0x2e>
 801046a:	bd70      	pop	{r4, r5, r6, pc}
 801046c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010470:	4798      	blx	r3
 8010472:	3601      	adds	r6, #1
 8010474:	e7ee      	b.n	8010454 <__libc_init_array+0xc>
 8010476:	f855 3b04 	ldr.w	r3, [r5], #4
 801047a:	4798      	blx	r3
 801047c:	3601      	adds	r6, #1
 801047e:	e7f2      	b.n	8010466 <__libc_init_array+0x1e>
 8010480:	08014918 	.word	0x08014918
 8010484:	08014918 	.word	0x08014918
 8010488:	08014918 	.word	0x08014918
 801048c:	0801491c 	.word	0x0801491c

08010490 <__retarget_lock_init_recursive>:
 8010490:	4770      	bx	lr

08010492 <__retarget_lock_acquire_recursive>:
 8010492:	4770      	bx	lr

08010494 <__retarget_lock_release_recursive>:
 8010494:	4770      	bx	lr

08010496 <strcpy>:
 8010496:	4603      	mov	r3, r0
 8010498:	f811 2b01 	ldrb.w	r2, [r1], #1
 801049c:	f803 2b01 	strb.w	r2, [r3], #1
 80104a0:	2a00      	cmp	r2, #0
 80104a2:	d1f9      	bne.n	8010498 <strcpy+0x2>
 80104a4:	4770      	bx	lr

080104a6 <memcpy>:
 80104a6:	440a      	add	r2, r1
 80104a8:	4291      	cmp	r1, r2
 80104aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80104ae:	d100      	bne.n	80104b2 <memcpy+0xc>
 80104b0:	4770      	bx	lr
 80104b2:	b510      	push	{r4, lr}
 80104b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80104bc:	4291      	cmp	r1, r2
 80104be:	d1f9      	bne.n	80104b4 <memcpy+0xe>
 80104c0:	bd10      	pop	{r4, pc}

080104c2 <quorem>:
 80104c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c6:	6903      	ldr	r3, [r0, #16]
 80104c8:	690c      	ldr	r4, [r1, #16]
 80104ca:	42a3      	cmp	r3, r4
 80104cc:	4607      	mov	r7, r0
 80104ce:	db7e      	blt.n	80105ce <quorem+0x10c>
 80104d0:	3c01      	subs	r4, #1
 80104d2:	f101 0814 	add.w	r8, r1, #20
 80104d6:	00a3      	lsls	r3, r4, #2
 80104d8:	f100 0514 	add.w	r5, r0, #20
 80104dc:	9300      	str	r3, [sp, #0]
 80104de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80104e2:	9301      	str	r3, [sp, #4]
 80104e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80104e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80104ec:	3301      	adds	r3, #1
 80104ee:	429a      	cmp	r2, r3
 80104f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80104f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80104f8:	d32e      	bcc.n	8010558 <quorem+0x96>
 80104fa:	f04f 0a00 	mov.w	sl, #0
 80104fe:	46c4      	mov	ip, r8
 8010500:	46ae      	mov	lr, r5
 8010502:	46d3      	mov	fp, sl
 8010504:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010508:	b298      	uxth	r0, r3
 801050a:	fb06 a000 	mla	r0, r6, r0, sl
 801050e:	0c02      	lsrs	r2, r0, #16
 8010510:	0c1b      	lsrs	r3, r3, #16
 8010512:	fb06 2303 	mla	r3, r6, r3, r2
 8010516:	f8de 2000 	ldr.w	r2, [lr]
 801051a:	b280      	uxth	r0, r0
 801051c:	b292      	uxth	r2, r2
 801051e:	1a12      	subs	r2, r2, r0
 8010520:	445a      	add	r2, fp
 8010522:	f8de 0000 	ldr.w	r0, [lr]
 8010526:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801052a:	b29b      	uxth	r3, r3
 801052c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010530:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010534:	b292      	uxth	r2, r2
 8010536:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801053a:	45e1      	cmp	r9, ip
 801053c:	f84e 2b04 	str.w	r2, [lr], #4
 8010540:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010544:	d2de      	bcs.n	8010504 <quorem+0x42>
 8010546:	9b00      	ldr	r3, [sp, #0]
 8010548:	58eb      	ldr	r3, [r5, r3]
 801054a:	b92b      	cbnz	r3, 8010558 <quorem+0x96>
 801054c:	9b01      	ldr	r3, [sp, #4]
 801054e:	3b04      	subs	r3, #4
 8010550:	429d      	cmp	r5, r3
 8010552:	461a      	mov	r2, r3
 8010554:	d32f      	bcc.n	80105b6 <quorem+0xf4>
 8010556:	613c      	str	r4, [r7, #16]
 8010558:	4638      	mov	r0, r7
 801055a:	f001 f8c5 	bl	80116e8 <__mcmp>
 801055e:	2800      	cmp	r0, #0
 8010560:	db25      	blt.n	80105ae <quorem+0xec>
 8010562:	4629      	mov	r1, r5
 8010564:	2000      	movs	r0, #0
 8010566:	f858 2b04 	ldr.w	r2, [r8], #4
 801056a:	f8d1 c000 	ldr.w	ip, [r1]
 801056e:	fa1f fe82 	uxth.w	lr, r2
 8010572:	fa1f f38c 	uxth.w	r3, ip
 8010576:	eba3 030e 	sub.w	r3, r3, lr
 801057a:	4403      	add	r3, r0
 801057c:	0c12      	lsrs	r2, r2, #16
 801057e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010582:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010586:	b29b      	uxth	r3, r3
 8010588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801058c:	45c1      	cmp	r9, r8
 801058e:	f841 3b04 	str.w	r3, [r1], #4
 8010592:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010596:	d2e6      	bcs.n	8010566 <quorem+0xa4>
 8010598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801059c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80105a0:	b922      	cbnz	r2, 80105ac <quorem+0xea>
 80105a2:	3b04      	subs	r3, #4
 80105a4:	429d      	cmp	r5, r3
 80105a6:	461a      	mov	r2, r3
 80105a8:	d30b      	bcc.n	80105c2 <quorem+0x100>
 80105aa:	613c      	str	r4, [r7, #16]
 80105ac:	3601      	adds	r6, #1
 80105ae:	4630      	mov	r0, r6
 80105b0:	b003      	add	sp, #12
 80105b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b6:	6812      	ldr	r2, [r2, #0]
 80105b8:	3b04      	subs	r3, #4
 80105ba:	2a00      	cmp	r2, #0
 80105bc:	d1cb      	bne.n	8010556 <quorem+0x94>
 80105be:	3c01      	subs	r4, #1
 80105c0:	e7c6      	b.n	8010550 <quorem+0x8e>
 80105c2:	6812      	ldr	r2, [r2, #0]
 80105c4:	3b04      	subs	r3, #4
 80105c6:	2a00      	cmp	r2, #0
 80105c8:	d1ef      	bne.n	80105aa <quorem+0xe8>
 80105ca:	3c01      	subs	r4, #1
 80105cc:	e7ea      	b.n	80105a4 <quorem+0xe2>
 80105ce:	2000      	movs	r0, #0
 80105d0:	e7ee      	b.n	80105b0 <quorem+0xee>
 80105d2:	0000      	movs	r0, r0
 80105d4:	0000      	movs	r0, r0
	...

080105d8 <_dtoa_r>:
 80105d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105dc:	69c7      	ldr	r7, [r0, #28]
 80105de:	b099      	sub	sp, #100	@ 0x64
 80105e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80105e4:	ec55 4b10 	vmov	r4, r5, d0
 80105e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80105ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80105ec:	4683      	mov	fp, r0
 80105ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80105f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80105f2:	b97f      	cbnz	r7, 8010614 <_dtoa_r+0x3c>
 80105f4:	2010      	movs	r0, #16
 80105f6:	f7ff f855 	bl	800f6a4 <malloc>
 80105fa:	4602      	mov	r2, r0
 80105fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8010600:	b920      	cbnz	r0, 801060c <_dtoa_r+0x34>
 8010602:	4ba7      	ldr	r3, [pc, #668]	@ (80108a0 <_dtoa_r+0x2c8>)
 8010604:	21ef      	movs	r1, #239	@ 0xef
 8010606:	48a7      	ldr	r0, [pc, #668]	@ (80108a4 <_dtoa_r+0x2cc>)
 8010608:	f001 fb7a 	bl	8011d00 <__assert_func>
 801060c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010610:	6007      	str	r7, [r0, #0]
 8010612:	60c7      	str	r7, [r0, #12]
 8010614:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010618:	6819      	ldr	r1, [r3, #0]
 801061a:	b159      	cbz	r1, 8010634 <_dtoa_r+0x5c>
 801061c:	685a      	ldr	r2, [r3, #4]
 801061e:	604a      	str	r2, [r1, #4]
 8010620:	2301      	movs	r3, #1
 8010622:	4093      	lsls	r3, r2
 8010624:	608b      	str	r3, [r1, #8]
 8010626:	4658      	mov	r0, fp
 8010628:	f000 fe24 	bl	8011274 <_Bfree>
 801062c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010630:	2200      	movs	r2, #0
 8010632:	601a      	str	r2, [r3, #0]
 8010634:	1e2b      	subs	r3, r5, #0
 8010636:	bfb9      	ittee	lt
 8010638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801063c:	9303      	strlt	r3, [sp, #12]
 801063e:	2300      	movge	r3, #0
 8010640:	6033      	strge	r3, [r6, #0]
 8010642:	9f03      	ldr	r7, [sp, #12]
 8010644:	4b98      	ldr	r3, [pc, #608]	@ (80108a8 <_dtoa_r+0x2d0>)
 8010646:	bfbc      	itt	lt
 8010648:	2201      	movlt	r2, #1
 801064a:	6032      	strlt	r2, [r6, #0]
 801064c:	43bb      	bics	r3, r7
 801064e:	d112      	bne.n	8010676 <_dtoa_r+0x9e>
 8010650:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010652:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010656:	6013      	str	r3, [r2, #0]
 8010658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801065c:	4323      	orrs	r3, r4
 801065e:	f000 854d 	beq.w	80110fc <_dtoa_r+0xb24>
 8010662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010664:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80108bc <_dtoa_r+0x2e4>
 8010668:	2b00      	cmp	r3, #0
 801066a:	f000 854f 	beq.w	801110c <_dtoa_r+0xb34>
 801066e:	f10a 0303 	add.w	r3, sl, #3
 8010672:	f000 bd49 	b.w	8011108 <_dtoa_r+0xb30>
 8010676:	ed9d 7b02 	vldr	d7, [sp, #8]
 801067a:	2200      	movs	r2, #0
 801067c:	ec51 0b17 	vmov	r0, r1, d7
 8010680:	2300      	movs	r3, #0
 8010682:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010686:	f7f0 fa2f 	bl	8000ae8 <__aeabi_dcmpeq>
 801068a:	4680      	mov	r8, r0
 801068c:	b158      	cbz	r0, 80106a6 <_dtoa_r+0xce>
 801068e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010690:	2301      	movs	r3, #1
 8010692:	6013      	str	r3, [r2, #0]
 8010694:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010696:	b113      	cbz	r3, 801069e <_dtoa_r+0xc6>
 8010698:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801069a:	4b84      	ldr	r3, [pc, #528]	@ (80108ac <_dtoa_r+0x2d4>)
 801069c:	6013      	str	r3, [r2, #0]
 801069e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80108c0 <_dtoa_r+0x2e8>
 80106a2:	f000 bd33 	b.w	801110c <_dtoa_r+0xb34>
 80106a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80106aa:	aa16      	add	r2, sp, #88	@ 0x58
 80106ac:	a917      	add	r1, sp, #92	@ 0x5c
 80106ae:	4658      	mov	r0, fp
 80106b0:	f001 f8ca 	bl	8011848 <__d2b>
 80106b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80106b8:	4681      	mov	r9, r0
 80106ba:	2e00      	cmp	r6, #0
 80106bc:	d077      	beq.n	80107ae <_dtoa_r+0x1d6>
 80106be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80106c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80106c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80106cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80106d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80106d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80106d8:	4619      	mov	r1, r3
 80106da:	2200      	movs	r2, #0
 80106dc:	4b74      	ldr	r3, [pc, #464]	@ (80108b0 <_dtoa_r+0x2d8>)
 80106de:	f7ef fde3 	bl	80002a8 <__aeabi_dsub>
 80106e2:	a369      	add	r3, pc, #420	@ (adr r3, 8010888 <_dtoa_r+0x2b0>)
 80106e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e8:	f7ef ff96 	bl	8000618 <__aeabi_dmul>
 80106ec:	a368      	add	r3, pc, #416	@ (adr r3, 8010890 <_dtoa_r+0x2b8>)
 80106ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106f2:	f7ef fddb 	bl	80002ac <__adddf3>
 80106f6:	4604      	mov	r4, r0
 80106f8:	4630      	mov	r0, r6
 80106fa:	460d      	mov	r5, r1
 80106fc:	f7ef ff22 	bl	8000544 <__aeabi_i2d>
 8010700:	a365      	add	r3, pc, #404	@ (adr r3, 8010898 <_dtoa_r+0x2c0>)
 8010702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010706:	f7ef ff87 	bl	8000618 <__aeabi_dmul>
 801070a:	4602      	mov	r2, r0
 801070c:	460b      	mov	r3, r1
 801070e:	4620      	mov	r0, r4
 8010710:	4629      	mov	r1, r5
 8010712:	f7ef fdcb 	bl	80002ac <__adddf3>
 8010716:	4604      	mov	r4, r0
 8010718:	460d      	mov	r5, r1
 801071a:	f7f0 fa2d 	bl	8000b78 <__aeabi_d2iz>
 801071e:	2200      	movs	r2, #0
 8010720:	4607      	mov	r7, r0
 8010722:	2300      	movs	r3, #0
 8010724:	4620      	mov	r0, r4
 8010726:	4629      	mov	r1, r5
 8010728:	f7f0 f9e8 	bl	8000afc <__aeabi_dcmplt>
 801072c:	b140      	cbz	r0, 8010740 <_dtoa_r+0x168>
 801072e:	4638      	mov	r0, r7
 8010730:	f7ef ff08 	bl	8000544 <__aeabi_i2d>
 8010734:	4622      	mov	r2, r4
 8010736:	462b      	mov	r3, r5
 8010738:	f7f0 f9d6 	bl	8000ae8 <__aeabi_dcmpeq>
 801073c:	b900      	cbnz	r0, 8010740 <_dtoa_r+0x168>
 801073e:	3f01      	subs	r7, #1
 8010740:	2f16      	cmp	r7, #22
 8010742:	d851      	bhi.n	80107e8 <_dtoa_r+0x210>
 8010744:	4b5b      	ldr	r3, [pc, #364]	@ (80108b4 <_dtoa_r+0x2dc>)
 8010746:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801074a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801074e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010752:	f7f0 f9d3 	bl	8000afc <__aeabi_dcmplt>
 8010756:	2800      	cmp	r0, #0
 8010758:	d048      	beq.n	80107ec <_dtoa_r+0x214>
 801075a:	3f01      	subs	r7, #1
 801075c:	2300      	movs	r3, #0
 801075e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010760:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010762:	1b9b      	subs	r3, r3, r6
 8010764:	1e5a      	subs	r2, r3, #1
 8010766:	bf44      	itt	mi
 8010768:	f1c3 0801 	rsbmi	r8, r3, #1
 801076c:	2300      	movmi	r3, #0
 801076e:	9208      	str	r2, [sp, #32]
 8010770:	bf54      	ite	pl
 8010772:	f04f 0800 	movpl.w	r8, #0
 8010776:	9308      	strmi	r3, [sp, #32]
 8010778:	2f00      	cmp	r7, #0
 801077a:	db39      	blt.n	80107f0 <_dtoa_r+0x218>
 801077c:	9b08      	ldr	r3, [sp, #32]
 801077e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010780:	443b      	add	r3, r7
 8010782:	9308      	str	r3, [sp, #32]
 8010784:	2300      	movs	r3, #0
 8010786:	930a      	str	r3, [sp, #40]	@ 0x28
 8010788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801078a:	2b09      	cmp	r3, #9
 801078c:	d864      	bhi.n	8010858 <_dtoa_r+0x280>
 801078e:	2b05      	cmp	r3, #5
 8010790:	bfc4      	itt	gt
 8010792:	3b04      	subgt	r3, #4
 8010794:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010798:	f1a3 0302 	sub.w	r3, r3, #2
 801079c:	bfcc      	ite	gt
 801079e:	2400      	movgt	r4, #0
 80107a0:	2401      	movle	r4, #1
 80107a2:	2b03      	cmp	r3, #3
 80107a4:	d863      	bhi.n	801086e <_dtoa_r+0x296>
 80107a6:	e8df f003 	tbb	[pc, r3]
 80107aa:	372a      	.short	0x372a
 80107ac:	5535      	.short	0x5535
 80107ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80107b2:	441e      	add	r6, r3
 80107b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80107b8:	2b20      	cmp	r3, #32
 80107ba:	bfc1      	itttt	gt
 80107bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80107c0:	409f      	lslgt	r7, r3
 80107c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80107c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80107ca:	bfd6      	itet	le
 80107cc:	f1c3 0320 	rsble	r3, r3, #32
 80107d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80107d4:	fa04 f003 	lslle.w	r0, r4, r3
 80107d8:	f7ef fea4 	bl	8000524 <__aeabi_ui2d>
 80107dc:	2201      	movs	r2, #1
 80107de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80107e2:	3e01      	subs	r6, #1
 80107e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80107e6:	e777      	b.n	80106d8 <_dtoa_r+0x100>
 80107e8:	2301      	movs	r3, #1
 80107ea:	e7b8      	b.n	801075e <_dtoa_r+0x186>
 80107ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80107ee:	e7b7      	b.n	8010760 <_dtoa_r+0x188>
 80107f0:	427b      	negs	r3, r7
 80107f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80107f4:	2300      	movs	r3, #0
 80107f6:	eba8 0807 	sub.w	r8, r8, r7
 80107fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80107fc:	e7c4      	b.n	8010788 <_dtoa_r+0x1b0>
 80107fe:	2300      	movs	r3, #0
 8010800:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010804:	2b00      	cmp	r3, #0
 8010806:	dc35      	bgt.n	8010874 <_dtoa_r+0x29c>
 8010808:	2301      	movs	r3, #1
 801080a:	9300      	str	r3, [sp, #0]
 801080c:	9307      	str	r3, [sp, #28]
 801080e:	461a      	mov	r2, r3
 8010810:	920e      	str	r2, [sp, #56]	@ 0x38
 8010812:	e00b      	b.n	801082c <_dtoa_r+0x254>
 8010814:	2301      	movs	r3, #1
 8010816:	e7f3      	b.n	8010800 <_dtoa_r+0x228>
 8010818:	2300      	movs	r3, #0
 801081a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801081c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801081e:	18fb      	adds	r3, r7, r3
 8010820:	9300      	str	r3, [sp, #0]
 8010822:	3301      	adds	r3, #1
 8010824:	2b01      	cmp	r3, #1
 8010826:	9307      	str	r3, [sp, #28]
 8010828:	bfb8      	it	lt
 801082a:	2301      	movlt	r3, #1
 801082c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010830:	2100      	movs	r1, #0
 8010832:	2204      	movs	r2, #4
 8010834:	f102 0514 	add.w	r5, r2, #20
 8010838:	429d      	cmp	r5, r3
 801083a:	d91f      	bls.n	801087c <_dtoa_r+0x2a4>
 801083c:	6041      	str	r1, [r0, #4]
 801083e:	4658      	mov	r0, fp
 8010840:	f000 fcd8 	bl	80111f4 <_Balloc>
 8010844:	4682      	mov	sl, r0
 8010846:	2800      	cmp	r0, #0
 8010848:	d13c      	bne.n	80108c4 <_dtoa_r+0x2ec>
 801084a:	4b1b      	ldr	r3, [pc, #108]	@ (80108b8 <_dtoa_r+0x2e0>)
 801084c:	4602      	mov	r2, r0
 801084e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010852:	e6d8      	b.n	8010606 <_dtoa_r+0x2e>
 8010854:	2301      	movs	r3, #1
 8010856:	e7e0      	b.n	801081a <_dtoa_r+0x242>
 8010858:	2401      	movs	r4, #1
 801085a:	2300      	movs	r3, #0
 801085c:	9309      	str	r3, [sp, #36]	@ 0x24
 801085e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010860:	f04f 33ff 	mov.w	r3, #4294967295
 8010864:	9300      	str	r3, [sp, #0]
 8010866:	9307      	str	r3, [sp, #28]
 8010868:	2200      	movs	r2, #0
 801086a:	2312      	movs	r3, #18
 801086c:	e7d0      	b.n	8010810 <_dtoa_r+0x238>
 801086e:	2301      	movs	r3, #1
 8010870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010872:	e7f5      	b.n	8010860 <_dtoa_r+0x288>
 8010874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010876:	9300      	str	r3, [sp, #0]
 8010878:	9307      	str	r3, [sp, #28]
 801087a:	e7d7      	b.n	801082c <_dtoa_r+0x254>
 801087c:	3101      	adds	r1, #1
 801087e:	0052      	lsls	r2, r2, #1
 8010880:	e7d8      	b.n	8010834 <_dtoa_r+0x25c>
 8010882:	bf00      	nop
 8010884:	f3af 8000 	nop.w
 8010888:	636f4361 	.word	0x636f4361
 801088c:	3fd287a7 	.word	0x3fd287a7
 8010890:	8b60c8b3 	.word	0x8b60c8b3
 8010894:	3fc68a28 	.word	0x3fc68a28
 8010898:	509f79fb 	.word	0x509f79fb
 801089c:	3fd34413 	.word	0x3fd34413
 80108a0:	080145dd 	.word	0x080145dd
 80108a4:	080145f4 	.word	0x080145f4
 80108a8:	7ff00000 	.word	0x7ff00000
 80108ac:	080145ad 	.word	0x080145ad
 80108b0:	3ff80000 	.word	0x3ff80000
 80108b4:	080146f0 	.word	0x080146f0
 80108b8:	0801464c 	.word	0x0801464c
 80108bc:	080145d9 	.word	0x080145d9
 80108c0:	080145ac 	.word	0x080145ac
 80108c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80108c8:	6018      	str	r0, [r3, #0]
 80108ca:	9b07      	ldr	r3, [sp, #28]
 80108cc:	2b0e      	cmp	r3, #14
 80108ce:	f200 80a4 	bhi.w	8010a1a <_dtoa_r+0x442>
 80108d2:	2c00      	cmp	r4, #0
 80108d4:	f000 80a1 	beq.w	8010a1a <_dtoa_r+0x442>
 80108d8:	2f00      	cmp	r7, #0
 80108da:	dd33      	ble.n	8010944 <_dtoa_r+0x36c>
 80108dc:	4bad      	ldr	r3, [pc, #692]	@ (8010b94 <_dtoa_r+0x5bc>)
 80108de:	f007 020f 	and.w	r2, r7, #15
 80108e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80108e6:	ed93 7b00 	vldr	d7, [r3]
 80108ea:	05f8      	lsls	r0, r7, #23
 80108ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80108f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80108f4:	d516      	bpl.n	8010924 <_dtoa_r+0x34c>
 80108f6:	4ba8      	ldr	r3, [pc, #672]	@ (8010b98 <_dtoa_r+0x5c0>)
 80108f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80108fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010900:	f7ef ffb4 	bl	800086c <__aeabi_ddiv>
 8010904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010908:	f004 040f 	and.w	r4, r4, #15
 801090c:	2603      	movs	r6, #3
 801090e:	4da2      	ldr	r5, [pc, #648]	@ (8010b98 <_dtoa_r+0x5c0>)
 8010910:	b954      	cbnz	r4, 8010928 <_dtoa_r+0x350>
 8010912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801091a:	f7ef ffa7 	bl	800086c <__aeabi_ddiv>
 801091e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010922:	e028      	b.n	8010976 <_dtoa_r+0x39e>
 8010924:	2602      	movs	r6, #2
 8010926:	e7f2      	b.n	801090e <_dtoa_r+0x336>
 8010928:	07e1      	lsls	r1, r4, #31
 801092a:	d508      	bpl.n	801093e <_dtoa_r+0x366>
 801092c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010930:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010934:	f7ef fe70 	bl	8000618 <__aeabi_dmul>
 8010938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801093c:	3601      	adds	r6, #1
 801093e:	1064      	asrs	r4, r4, #1
 8010940:	3508      	adds	r5, #8
 8010942:	e7e5      	b.n	8010910 <_dtoa_r+0x338>
 8010944:	f000 80d2 	beq.w	8010aec <_dtoa_r+0x514>
 8010948:	427c      	negs	r4, r7
 801094a:	4b92      	ldr	r3, [pc, #584]	@ (8010b94 <_dtoa_r+0x5bc>)
 801094c:	4d92      	ldr	r5, [pc, #584]	@ (8010b98 <_dtoa_r+0x5c0>)
 801094e:	f004 020f 	and.w	r2, r4, #15
 8010952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010956:	e9d3 2300 	ldrd	r2, r3, [r3]
 801095a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801095e:	f7ef fe5b 	bl	8000618 <__aeabi_dmul>
 8010962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010966:	1124      	asrs	r4, r4, #4
 8010968:	2300      	movs	r3, #0
 801096a:	2602      	movs	r6, #2
 801096c:	2c00      	cmp	r4, #0
 801096e:	f040 80b2 	bne.w	8010ad6 <_dtoa_r+0x4fe>
 8010972:	2b00      	cmp	r3, #0
 8010974:	d1d3      	bne.n	801091e <_dtoa_r+0x346>
 8010976:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010978:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801097c:	2b00      	cmp	r3, #0
 801097e:	f000 80b7 	beq.w	8010af0 <_dtoa_r+0x518>
 8010982:	4b86      	ldr	r3, [pc, #536]	@ (8010b9c <_dtoa_r+0x5c4>)
 8010984:	2200      	movs	r2, #0
 8010986:	4620      	mov	r0, r4
 8010988:	4629      	mov	r1, r5
 801098a:	f7f0 f8b7 	bl	8000afc <__aeabi_dcmplt>
 801098e:	2800      	cmp	r0, #0
 8010990:	f000 80ae 	beq.w	8010af0 <_dtoa_r+0x518>
 8010994:	9b07      	ldr	r3, [sp, #28]
 8010996:	2b00      	cmp	r3, #0
 8010998:	f000 80aa 	beq.w	8010af0 <_dtoa_r+0x518>
 801099c:	9b00      	ldr	r3, [sp, #0]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	dd37      	ble.n	8010a12 <_dtoa_r+0x43a>
 80109a2:	1e7b      	subs	r3, r7, #1
 80109a4:	9304      	str	r3, [sp, #16]
 80109a6:	4620      	mov	r0, r4
 80109a8:	4b7d      	ldr	r3, [pc, #500]	@ (8010ba0 <_dtoa_r+0x5c8>)
 80109aa:	2200      	movs	r2, #0
 80109ac:	4629      	mov	r1, r5
 80109ae:	f7ef fe33 	bl	8000618 <__aeabi_dmul>
 80109b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80109b6:	9c00      	ldr	r4, [sp, #0]
 80109b8:	3601      	adds	r6, #1
 80109ba:	4630      	mov	r0, r6
 80109bc:	f7ef fdc2 	bl	8000544 <__aeabi_i2d>
 80109c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80109c4:	f7ef fe28 	bl	8000618 <__aeabi_dmul>
 80109c8:	4b76      	ldr	r3, [pc, #472]	@ (8010ba4 <_dtoa_r+0x5cc>)
 80109ca:	2200      	movs	r2, #0
 80109cc:	f7ef fc6e 	bl	80002ac <__adddf3>
 80109d0:	4605      	mov	r5, r0
 80109d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80109d6:	2c00      	cmp	r4, #0
 80109d8:	f040 808d 	bne.w	8010af6 <_dtoa_r+0x51e>
 80109dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80109e0:	4b71      	ldr	r3, [pc, #452]	@ (8010ba8 <_dtoa_r+0x5d0>)
 80109e2:	2200      	movs	r2, #0
 80109e4:	f7ef fc60 	bl	80002a8 <__aeabi_dsub>
 80109e8:	4602      	mov	r2, r0
 80109ea:	460b      	mov	r3, r1
 80109ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80109f0:	462a      	mov	r2, r5
 80109f2:	4633      	mov	r3, r6
 80109f4:	f7f0 f8a0 	bl	8000b38 <__aeabi_dcmpgt>
 80109f8:	2800      	cmp	r0, #0
 80109fa:	f040 828b 	bne.w	8010f14 <_dtoa_r+0x93c>
 80109fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010a02:	462a      	mov	r2, r5
 8010a04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010a08:	f7f0 f878 	bl	8000afc <__aeabi_dcmplt>
 8010a0c:	2800      	cmp	r0, #0
 8010a0e:	f040 8128 	bne.w	8010c62 <_dtoa_r+0x68a>
 8010a12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010a16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010a1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	f2c0 815a 	blt.w	8010cd6 <_dtoa_r+0x6fe>
 8010a22:	2f0e      	cmp	r7, #14
 8010a24:	f300 8157 	bgt.w	8010cd6 <_dtoa_r+0x6fe>
 8010a28:	4b5a      	ldr	r3, [pc, #360]	@ (8010b94 <_dtoa_r+0x5bc>)
 8010a2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a2e:	ed93 7b00 	vldr	d7, [r3]
 8010a32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	ed8d 7b00 	vstr	d7, [sp]
 8010a3a:	da03      	bge.n	8010a44 <_dtoa_r+0x46c>
 8010a3c:	9b07      	ldr	r3, [sp, #28]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	f340 8101 	ble.w	8010c46 <_dtoa_r+0x66e>
 8010a44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010a48:	4656      	mov	r6, sl
 8010a4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a4e:	4620      	mov	r0, r4
 8010a50:	4629      	mov	r1, r5
 8010a52:	f7ef ff0b 	bl	800086c <__aeabi_ddiv>
 8010a56:	f7f0 f88f 	bl	8000b78 <__aeabi_d2iz>
 8010a5a:	4680      	mov	r8, r0
 8010a5c:	f7ef fd72 	bl	8000544 <__aeabi_i2d>
 8010a60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a64:	f7ef fdd8 	bl	8000618 <__aeabi_dmul>
 8010a68:	4602      	mov	r2, r0
 8010a6a:	460b      	mov	r3, r1
 8010a6c:	4620      	mov	r0, r4
 8010a6e:	4629      	mov	r1, r5
 8010a70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010a74:	f7ef fc18 	bl	80002a8 <__aeabi_dsub>
 8010a78:	f806 4b01 	strb.w	r4, [r6], #1
 8010a7c:	9d07      	ldr	r5, [sp, #28]
 8010a7e:	eba6 040a 	sub.w	r4, r6, sl
 8010a82:	42a5      	cmp	r5, r4
 8010a84:	4602      	mov	r2, r0
 8010a86:	460b      	mov	r3, r1
 8010a88:	f040 8117 	bne.w	8010cba <_dtoa_r+0x6e2>
 8010a8c:	f7ef fc0e 	bl	80002ac <__adddf3>
 8010a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a94:	4604      	mov	r4, r0
 8010a96:	460d      	mov	r5, r1
 8010a98:	f7f0 f84e 	bl	8000b38 <__aeabi_dcmpgt>
 8010a9c:	2800      	cmp	r0, #0
 8010a9e:	f040 80f9 	bne.w	8010c94 <_dtoa_r+0x6bc>
 8010aa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	4629      	mov	r1, r5
 8010aaa:	f7f0 f81d 	bl	8000ae8 <__aeabi_dcmpeq>
 8010aae:	b118      	cbz	r0, 8010ab8 <_dtoa_r+0x4e0>
 8010ab0:	f018 0f01 	tst.w	r8, #1
 8010ab4:	f040 80ee 	bne.w	8010c94 <_dtoa_r+0x6bc>
 8010ab8:	4649      	mov	r1, r9
 8010aba:	4658      	mov	r0, fp
 8010abc:	f000 fbda 	bl	8011274 <_Bfree>
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	7033      	strb	r3, [r6, #0]
 8010ac4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010ac6:	3701      	adds	r7, #1
 8010ac8:	601f      	str	r7, [r3, #0]
 8010aca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	f000 831d 	beq.w	801110c <_dtoa_r+0xb34>
 8010ad2:	601e      	str	r6, [r3, #0]
 8010ad4:	e31a      	b.n	801110c <_dtoa_r+0xb34>
 8010ad6:	07e2      	lsls	r2, r4, #31
 8010ad8:	d505      	bpl.n	8010ae6 <_dtoa_r+0x50e>
 8010ada:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010ade:	f7ef fd9b 	bl	8000618 <__aeabi_dmul>
 8010ae2:	3601      	adds	r6, #1
 8010ae4:	2301      	movs	r3, #1
 8010ae6:	1064      	asrs	r4, r4, #1
 8010ae8:	3508      	adds	r5, #8
 8010aea:	e73f      	b.n	801096c <_dtoa_r+0x394>
 8010aec:	2602      	movs	r6, #2
 8010aee:	e742      	b.n	8010976 <_dtoa_r+0x39e>
 8010af0:	9c07      	ldr	r4, [sp, #28]
 8010af2:	9704      	str	r7, [sp, #16]
 8010af4:	e761      	b.n	80109ba <_dtoa_r+0x3e2>
 8010af6:	4b27      	ldr	r3, [pc, #156]	@ (8010b94 <_dtoa_r+0x5bc>)
 8010af8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010afa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010afe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010b02:	4454      	add	r4, sl
 8010b04:	2900      	cmp	r1, #0
 8010b06:	d053      	beq.n	8010bb0 <_dtoa_r+0x5d8>
 8010b08:	4928      	ldr	r1, [pc, #160]	@ (8010bac <_dtoa_r+0x5d4>)
 8010b0a:	2000      	movs	r0, #0
 8010b0c:	f7ef feae 	bl	800086c <__aeabi_ddiv>
 8010b10:	4633      	mov	r3, r6
 8010b12:	462a      	mov	r2, r5
 8010b14:	f7ef fbc8 	bl	80002a8 <__aeabi_dsub>
 8010b18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010b1c:	4656      	mov	r6, sl
 8010b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b22:	f7f0 f829 	bl	8000b78 <__aeabi_d2iz>
 8010b26:	4605      	mov	r5, r0
 8010b28:	f7ef fd0c 	bl	8000544 <__aeabi_i2d>
 8010b2c:	4602      	mov	r2, r0
 8010b2e:	460b      	mov	r3, r1
 8010b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b34:	f7ef fbb8 	bl	80002a8 <__aeabi_dsub>
 8010b38:	3530      	adds	r5, #48	@ 0x30
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	460b      	mov	r3, r1
 8010b3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010b42:	f806 5b01 	strb.w	r5, [r6], #1
 8010b46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010b4a:	f7ef ffd7 	bl	8000afc <__aeabi_dcmplt>
 8010b4e:	2800      	cmp	r0, #0
 8010b50:	d171      	bne.n	8010c36 <_dtoa_r+0x65e>
 8010b52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b56:	4911      	ldr	r1, [pc, #68]	@ (8010b9c <_dtoa_r+0x5c4>)
 8010b58:	2000      	movs	r0, #0
 8010b5a:	f7ef fba5 	bl	80002a8 <__aeabi_dsub>
 8010b5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010b62:	f7ef ffcb 	bl	8000afc <__aeabi_dcmplt>
 8010b66:	2800      	cmp	r0, #0
 8010b68:	f040 8095 	bne.w	8010c96 <_dtoa_r+0x6be>
 8010b6c:	42a6      	cmp	r6, r4
 8010b6e:	f43f af50 	beq.w	8010a12 <_dtoa_r+0x43a>
 8010b72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010b76:	4b0a      	ldr	r3, [pc, #40]	@ (8010ba0 <_dtoa_r+0x5c8>)
 8010b78:	2200      	movs	r2, #0
 8010b7a:	f7ef fd4d 	bl	8000618 <__aeabi_dmul>
 8010b7e:	4b08      	ldr	r3, [pc, #32]	@ (8010ba0 <_dtoa_r+0x5c8>)
 8010b80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010b84:	2200      	movs	r2, #0
 8010b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b8a:	f7ef fd45 	bl	8000618 <__aeabi_dmul>
 8010b8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b92:	e7c4      	b.n	8010b1e <_dtoa_r+0x546>
 8010b94:	080146f0 	.word	0x080146f0
 8010b98:	080146c8 	.word	0x080146c8
 8010b9c:	3ff00000 	.word	0x3ff00000
 8010ba0:	40240000 	.word	0x40240000
 8010ba4:	401c0000 	.word	0x401c0000
 8010ba8:	40140000 	.word	0x40140000
 8010bac:	3fe00000 	.word	0x3fe00000
 8010bb0:	4631      	mov	r1, r6
 8010bb2:	4628      	mov	r0, r5
 8010bb4:	f7ef fd30 	bl	8000618 <__aeabi_dmul>
 8010bb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010bbc:	9415      	str	r4, [sp, #84]	@ 0x54
 8010bbe:	4656      	mov	r6, sl
 8010bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bc4:	f7ef ffd8 	bl	8000b78 <__aeabi_d2iz>
 8010bc8:	4605      	mov	r5, r0
 8010bca:	f7ef fcbb 	bl	8000544 <__aeabi_i2d>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	460b      	mov	r3, r1
 8010bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bd6:	f7ef fb67 	bl	80002a8 <__aeabi_dsub>
 8010bda:	3530      	adds	r5, #48	@ 0x30
 8010bdc:	f806 5b01 	strb.w	r5, [r6], #1
 8010be0:	4602      	mov	r2, r0
 8010be2:	460b      	mov	r3, r1
 8010be4:	42a6      	cmp	r6, r4
 8010be6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010bea:	f04f 0200 	mov.w	r2, #0
 8010bee:	d124      	bne.n	8010c3a <_dtoa_r+0x662>
 8010bf0:	4bac      	ldr	r3, [pc, #688]	@ (8010ea4 <_dtoa_r+0x8cc>)
 8010bf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010bf6:	f7ef fb59 	bl	80002ac <__adddf3>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	460b      	mov	r3, r1
 8010bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c02:	f7ef ff99 	bl	8000b38 <__aeabi_dcmpgt>
 8010c06:	2800      	cmp	r0, #0
 8010c08:	d145      	bne.n	8010c96 <_dtoa_r+0x6be>
 8010c0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010c0e:	49a5      	ldr	r1, [pc, #660]	@ (8010ea4 <_dtoa_r+0x8cc>)
 8010c10:	2000      	movs	r0, #0
 8010c12:	f7ef fb49 	bl	80002a8 <__aeabi_dsub>
 8010c16:	4602      	mov	r2, r0
 8010c18:	460b      	mov	r3, r1
 8010c1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c1e:	f7ef ff6d 	bl	8000afc <__aeabi_dcmplt>
 8010c22:	2800      	cmp	r0, #0
 8010c24:	f43f aef5 	beq.w	8010a12 <_dtoa_r+0x43a>
 8010c28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8010c2a:	1e73      	subs	r3, r6, #1
 8010c2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8010c2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c32:	2b30      	cmp	r3, #48	@ 0x30
 8010c34:	d0f8      	beq.n	8010c28 <_dtoa_r+0x650>
 8010c36:	9f04      	ldr	r7, [sp, #16]
 8010c38:	e73e      	b.n	8010ab8 <_dtoa_r+0x4e0>
 8010c3a:	4b9b      	ldr	r3, [pc, #620]	@ (8010ea8 <_dtoa_r+0x8d0>)
 8010c3c:	f7ef fcec 	bl	8000618 <__aeabi_dmul>
 8010c40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c44:	e7bc      	b.n	8010bc0 <_dtoa_r+0x5e8>
 8010c46:	d10c      	bne.n	8010c62 <_dtoa_r+0x68a>
 8010c48:	4b98      	ldr	r3, [pc, #608]	@ (8010eac <_dtoa_r+0x8d4>)
 8010c4a:	2200      	movs	r2, #0
 8010c4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c50:	f7ef fce2 	bl	8000618 <__aeabi_dmul>
 8010c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c58:	f7ef ff64 	bl	8000b24 <__aeabi_dcmpge>
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	f000 8157 	beq.w	8010f10 <_dtoa_r+0x938>
 8010c62:	2400      	movs	r4, #0
 8010c64:	4625      	mov	r5, r4
 8010c66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010c68:	43db      	mvns	r3, r3
 8010c6a:	9304      	str	r3, [sp, #16]
 8010c6c:	4656      	mov	r6, sl
 8010c6e:	2700      	movs	r7, #0
 8010c70:	4621      	mov	r1, r4
 8010c72:	4658      	mov	r0, fp
 8010c74:	f000 fafe 	bl	8011274 <_Bfree>
 8010c78:	2d00      	cmp	r5, #0
 8010c7a:	d0dc      	beq.n	8010c36 <_dtoa_r+0x65e>
 8010c7c:	b12f      	cbz	r7, 8010c8a <_dtoa_r+0x6b2>
 8010c7e:	42af      	cmp	r7, r5
 8010c80:	d003      	beq.n	8010c8a <_dtoa_r+0x6b2>
 8010c82:	4639      	mov	r1, r7
 8010c84:	4658      	mov	r0, fp
 8010c86:	f000 faf5 	bl	8011274 <_Bfree>
 8010c8a:	4629      	mov	r1, r5
 8010c8c:	4658      	mov	r0, fp
 8010c8e:	f000 faf1 	bl	8011274 <_Bfree>
 8010c92:	e7d0      	b.n	8010c36 <_dtoa_r+0x65e>
 8010c94:	9704      	str	r7, [sp, #16]
 8010c96:	4633      	mov	r3, r6
 8010c98:	461e      	mov	r6, r3
 8010c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c9e:	2a39      	cmp	r2, #57	@ 0x39
 8010ca0:	d107      	bne.n	8010cb2 <_dtoa_r+0x6da>
 8010ca2:	459a      	cmp	sl, r3
 8010ca4:	d1f8      	bne.n	8010c98 <_dtoa_r+0x6c0>
 8010ca6:	9a04      	ldr	r2, [sp, #16]
 8010ca8:	3201      	adds	r2, #1
 8010caa:	9204      	str	r2, [sp, #16]
 8010cac:	2230      	movs	r2, #48	@ 0x30
 8010cae:	f88a 2000 	strb.w	r2, [sl]
 8010cb2:	781a      	ldrb	r2, [r3, #0]
 8010cb4:	3201      	adds	r2, #1
 8010cb6:	701a      	strb	r2, [r3, #0]
 8010cb8:	e7bd      	b.n	8010c36 <_dtoa_r+0x65e>
 8010cba:	4b7b      	ldr	r3, [pc, #492]	@ (8010ea8 <_dtoa_r+0x8d0>)
 8010cbc:	2200      	movs	r2, #0
 8010cbe:	f7ef fcab 	bl	8000618 <__aeabi_dmul>
 8010cc2:	2200      	movs	r2, #0
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	4604      	mov	r4, r0
 8010cc8:	460d      	mov	r5, r1
 8010cca:	f7ef ff0d 	bl	8000ae8 <__aeabi_dcmpeq>
 8010cce:	2800      	cmp	r0, #0
 8010cd0:	f43f aebb 	beq.w	8010a4a <_dtoa_r+0x472>
 8010cd4:	e6f0      	b.n	8010ab8 <_dtoa_r+0x4e0>
 8010cd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010cd8:	2a00      	cmp	r2, #0
 8010cda:	f000 80db 	beq.w	8010e94 <_dtoa_r+0x8bc>
 8010cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ce0:	2a01      	cmp	r2, #1
 8010ce2:	f300 80bf 	bgt.w	8010e64 <_dtoa_r+0x88c>
 8010ce6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010ce8:	2a00      	cmp	r2, #0
 8010cea:	f000 80b7 	beq.w	8010e5c <_dtoa_r+0x884>
 8010cee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010cf2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010cf4:	4646      	mov	r6, r8
 8010cf6:	9a08      	ldr	r2, [sp, #32]
 8010cf8:	2101      	movs	r1, #1
 8010cfa:	441a      	add	r2, r3
 8010cfc:	4658      	mov	r0, fp
 8010cfe:	4498      	add	r8, r3
 8010d00:	9208      	str	r2, [sp, #32]
 8010d02:	f000 fb6b 	bl	80113dc <__i2b>
 8010d06:	4605      	mov	r5, r0
 8010d08:	b15e      	cbz	r6, 8010d22 <_dtoa_r+0x74a>
 8010d0a:	9b08      	ldr	r3, [sp, #32]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	dd08      	ble.n	8010d22 <_dtoa_r+0x74a>
 8010d10:	42b3      	cmp	r3, r6
 8010d12:	9a08      	ldr	r2, [sp, #32]
 8010d14:	bfa8      	it	ge
 8010d16:	4633      	movge	r3, r6
 8010d18:	eba8 0803 	sub.w	r8, r8, r3
 8010d1c:	1af6      	subs	r6, r6, r3
 8010d1e:	1ad3      	subs	r3, r2, r3
 8010d20:	9308      	str	r3, [sp, #32]
 8010d22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d24:	b1f3      	cbz	r3, 8010d64 <_dtoa_r+0x78c>
 8010d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	f000 80b7 	beq.w	8010e9c <_dtoa_r+0x8c4>
 8010d2e:	b18c      	cbz	r4, 8010d54 <_dtoa_r+0x77c>
 8010d30:	4629      	mov	r1, r5
 8010d32:	4622      	mov	r2, r4
 8010d34:	4658      	mov	r0, fp
 8010d36:	f000 fc11 	bl	801155c <__pow5mult>
 8010d3a:	464a      	mov	r2, r9
 8010d3c:	4601      	mov	r1, r0
 8010d3e:	4605      	mov	r5, r0
 8010d40:	4658      	mov	r0, fp
 8010d42:	f000 fb61 	bl	8011408 <__multiply>
 8010d46:	4649      	mov	r1, r9
 8010d48:	9004      	str	r0, [sp, #16]
 8010d4a:	4658      	mov	r0, fp
 8010d4c:	f000 fa92 	bl	8011274 <_Bfree>
 8010d50:	9b04      	ldr	r3, [sp, #16]
 8010d52:	4699      	mov	r9, r3
 8010d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d56:	1b1a      	subs	r2, r3, r4
 8010d58:	d004      	beq.n	8010d64 <_dtoa_r+0x78c>
 8010d5a:	4649      	mov	r1, r9
 8010d5c:	4658      	mov	r0, fp
 8010d5e:	f000 fbfd 	bl	801155c <__pow5mult>
 8010d62:	4681      	mov	r9, r0
 8010d64:	2101      	movs	r1, #1
 8010d66:	4658      	mov	r0, fp
 8010d68:	f000 fb38 	bl	80113dc <__i2b>
 8010d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d6e:	4604      	mov	r4, r0
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	f000 81cf 	beq.w	8011114 <_dtoa_r+0xb3c>
 8010d76:	461a      	mov	r2, r3
 8010d78:	4601      	mov	r1, r0
 8010d7a:	4658      	mov	r0, fp
 8010d7c:	f000 fbee 	bl	801155c <__pow5mult>
 8010d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d82:	2b01      	cmp	r3, #1
 8010d84:	4604      	mov	r4, r0
 8010d86:	f300 8095 	bgt.w	8010eb4 <_dtoa_r+0x8dc>
 8010d8a:	9b02      	ldr	r3, [sp, #8]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	f040 8087 	bne.w	8010ea0 <_dtoa_r+0x8c8>
 8010d92:	9b03      	ldr	r3, [sp, #12]
 8010d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	f040 8089 	bne.w	8010eb0 <_dtoa_r+0x8d8>
 8010d9e:	9b03      	ldr	r3, [sp, #12]
 8010da0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010da4:	0d1b      	lsrs	r3, r3, #20
 8010da6:	051b      	lsls	r3, r3, #20
 8010da8:	b12b      	cbz	r3, 8010db6 <_dtoa_r+0x7de>
 8010daa:	9b08      	ldr	r3, [sp, #32]
 8010dac:	3301      	adds	r3, #1
 8010dae:	9308      	str	r3, [sp, #32]
 8010db0:	f108 0801 	add.w	r8, r8, #1
 8010db4:	2301      	movs	r3, #1
 8010db6:	930a      	str	r3, [sp, #40]	@ 0x28
 8010db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	f000 81b0 	beq.w	8011120 <_dtoa_r+0xb48>
 8010dc0:	6923      	ldr	r3, [r4, #16]
 8010dc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010dc6:	6918      	ldr	r0, [r3, #16]
 8010dc8:	f000 fabc 	bl	8011344 <__hi0bits>
 8010dcc:	f1c0 0020 	rsb	r0, r0, #32
 8010dd0:	9b08      	ldr	r3, [sp, #32]
 8010dd2:	4418      	add	r0, r3
 8010dd4:	f010 001f 	ands.w	r0, r0, #31
 8010dd8:	d077      	beq.n	8010eca <_dtoa_r+0x8f2>
 8010dda:	f1c0 0320 	rsb	r3, r0, #32
 8010dde:	2b04      	cmp	r3, #4
 8010de0:	dd6b      	ble.n	8010eba <_dtoa_r+0x8e2>
 8010de2:	9b08      	ldr	r3, [sp, #32]
 8010de4:	f1c0 001c 	rsb	r0, r0, #28
 8010de8:	4403      	add	r3, r0
 8010dea:	4480      	add	r8, r0
 8010dec:	4406      	add	r6, r0
 8010dee:	9308      	str	r3, [sp, #32]
 8010df0:	f1b8 0f00 	cmp.w	r8, #0
 8010df4:	dd05      	ble.n	8010e02 <_dtoa_r+0x82a>
 8010df6:	4649      	mov	r1, r9
 8010df8:	4642      	mov	r2, r8
 8010dfa:	4658      	mov	r0, fp
 8010dfc:	f000 fc08 	bl	8011610 <__lshift>
 8010e00:	4681      	mov	r9, r0
 8010e02:	9b08      	ldr	r3, [sp, #32]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	dd05      	ble.n	8010e14 <_dtoa_r+0x83c>
 8010e08:	4621      	mov	r1, r4
 8010e0a:	461a      	mov	r2, r3
 8010e0c:	4658      	mov	r0, fp
 8010e0e:	f000 fbff 	bl	8011610 <__lshift>
 8010e12:	4604      	mov	r4, r0
 8010e14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d059      	beq.n	8010ece <_dtoa_r+0x8f6>
 8010e1a:	4621      	mov	r1, r4
 8010e1c:	4648      	mov	r0, r9
 8010e1e:	f000 fc63 	bl	80116e8 <__mcmp>
 8010e22:	2800      	cmp	r0, #0
 8010e24:	da53      	bge.n	8010ece <_dtoa_r+0x8f6>
 8010e26:	1e7b      	subs	r3, r7, #1
 8010e28:	9304      	str	r3, [sp, #16]
 8010e2a:	4649      	mov	r1, r9
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	220a      	movs	r2, #10
 8010e30:	4658      	mov	r0, fp
 8010e32:	f000 fa41 	bl	80112b8 <__multadd>
 8010e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e38:	4681      	mov	r9, r0
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	f000 8172 	beq.w	8011124 <_dtoa_r+0xb4c>
 8010e40:	2300      	movs	r3, #0
 8010e42:	4629      	mov	r1, r5
 8010e44:	220a      	movs	r2, #10
 8010e46:	4658      	mov	r0, fp
 8010e48:	f000 fa36 	bl	80112b8 <__multadd>
 8010e4c:	9b00      	ldr	r3, [sp, #0]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	4605      	mov	r5, r0
 8010e52:	dc67      	bgt.n	8010f24 <_dtoa_r+0x94c>
 8010e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e56:	2b02      	cmp	r3, #2
 8010e58:	dc41      	bgt.n	8010ede <_dtoa_r+0x906>
 8010e5a:	e063      	b.n	8010f24 <_dtoa_r+0x94c>
 8010e5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010e5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010e62:	e746      	b.n	8010cf2 <_dtoa_r+0x71a>
 8010e64:	9b07      	ldr	r3, [sp, #28]
 8010e66:	1e5c      	subs	r4, r3, #1
 8010e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e6a:	42a3      	cmp	r3, r4
 8010e6c:	bfbf      	itttt	lt
 8010e6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010e70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010e72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010e74:	1ae3      	sublt	r3, r4, r3
 8010e76:	bfb4      	ite	lt
 8010e78:	18d2      	addlt	r2, r2, r3
 8010e7a:	1b1c      	subge	r4, r3, r4
 8010e7c:	9b07      	ldr	r3, [sp, #28]
 8010e7e:	bfbc      	itt	lt
 8010e80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010e82:	2400      	movlt	r4, #0
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	bfb5      	itete	lt
 8010e88:	eba8 0603 	sublt.w	r6, r8, r3
 8010e8c:	9b07      	ldrge	r3, [sp, #28]
 8010e8e:	2300      	movlt	r3, #0
 8010e90:	4646      	movge	r6, r8
 8010e92:	e730      	b.n	8010cf6 <_dtoa_r+0x71e>
 8010e94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010e96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010e98:	4646      	mov	r6, r8
 8010e9a:	e735      	b.n	8010d08 <_dtoa_r+0x730>
 8010e9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010e9e:	e75c      	b.n	8010d5a <_dtoa_r+0x782>
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	e788      	b.n	8010db6 <_dtoa_r+0x7de>
 8010ea4:	3fe00000 	.word	0x3fe00000
 8010ea8:	40240000 	.word	0x40240000
 8010eac:	40140000 	.word	0x40140000
 8010eb0:	9b02      	ldr	r3, [sp, #8]
 8010eb2:	e780      	b.n	8010db6 <_dtoa_r+0x7de>
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8010eb8:	e782      	b.n	8010dc0 <_dtoa_r+0x7e8>
 8010eba:	d099      	beq.n	8010df0 <_dtoa_r+0x818>
 8010ebc:	9a08      	ldr	r2, [sp, #32]
 8010ebe:	331c      	adds	r3, #28
 8010ec0:	441a      	add	r2, r3
 8010ec2:	4498      	add	r8, r3
 8010ec4:	441e      	add	r6, r3
 8010ec6:	9208      	str	r2, [sp, #32]
 8010ec8:	e792      	b.n	8010df0 <_dtoa_r+0x818>
 8010eca:	4603      	mov	r3, r0
 8010ecc:	e7f6      	b.n	8010ebc <_dtoa_r+0x8e4>
 8010ece:	9b07      	ldr	r3, [sp, #28]
 8010ed0:	9704      	str	r7, [sp, #16]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	dc20      	bgt.n	8010f18 <_dtoa_r+0x940>
 8010ed6:	9300      	str	r3, [sp, #0]
 8010ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010eda:	2b02      	cmp	r3, #2
 8010edc:	dd1e      	ble.n	8010f1c <_dtoa_r+0x944>
 8010ede:	9b00      	ldr	r3, [sp, #0]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	f47f aec0 	bne.w	8010c66 <_dtoa_r+0x68e>
 8010ee6:	4621      	mov	r1, r4
 8010ee8:	2205      	movs	r2, #5
 8010eea:	4658      	mov	r0, fp
 8010eec:	f000 f9e4 	bl	80112b8 <__multadd>
 8010ef0:	4601      	mov	r1, r0
 8010ef2:	4604      	mov	r4, r0
 8010ef4:	4648      	mov	r0, r9
 8010ef6:	f000 fbf7 	bl	80116e8 <__mcmp>
 8010efa:	2800      	cmp	r0, #0
 8010efc:	f77f aeb3 	ble.w	8010c66 <_dtoa_r+0x68e>
 8010f00:	4656      	mov	r6, sl
 8010f02:	2331      	movs	r3, #49	@ 0x31
 8010f04:	f806 3b01 	strb.w	r3, [r6], #1
 8010f08:	9b04      	ldr	r3, [sp, #16]
 8010f0a:	3301      	adds	r3, #1
 8010f0c:	9304      	str	r3, [sp, #16]
 8010f0e:	e6ae      	b.n	8010c6e <_dtoa_r+0x696>
 8010f10:	9c07      	ldr	r4, [sp, #28]
 8010f12:	9704      	str	r7, [sp, #16]
 8010f14:	4625      	mov	r5, r4
 8010f16:	e7f3      	b.n	8010f00 <_dtoa_r+0x928>
 8010f18:	9b07      	ldr	r3, [sp, #28]
 8010f1a:	9300      	str	r3, [sp, #0]
 8010f1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	f000 8104 	beq.w	801112c <_dtoa_r+0xb54>
 8010f24:	2e00      	cmp	r6, #0
 8010f26:	dd05      	ble.n	8010f34 <_dtoa_r+0x95c>
 8010f28:	4629      	mov	r1, r5
 8010f2a:	4632      	mov	r2, r6
 8010f2c:	4658      	mov	r0, fp
 8010f2e:	f000 fb6f 	bl	8011610 <__lshift>
 8010f32:	4605      	mov	r5, r0
 8010f34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d05a      	beq.n	8010ff0 <_dtoa_r+0xa18>
 8010f3a:	6869      	ldr	r1, [r5, #4]
 8010f3c:	4658      	mov	r0, fp
 8010f3e:	f000 f959 	bl	80111f4 <_Balloc>
 8010f42:	4606      	mov	r6, r0
 8010f44:	b928      	cbnz	r0, 8010f52 <_dtoa_r+0x97a>
 8010f46:	4b84      	ldr	r3, [pc, #528]	@ (8011158 <_dtoa_r+0xb80>)
 8010f48:	4602      	mov	r2, r0
 8010f4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010f4e:	f7ff bb5a 	b.w	8010606 <_dtoa_r+0x2e>
 8010f52:	692a      	ldr	r2, [r5, #16]
 8010f54:	3202      	adds	r2, #2
 8010f56:	0092      	lsls	r2, r2, #2
 8010f58:	f105 010c 	add.w	r1, r5, #12
 8010f5c:	300c      	adds	r0, #12
 8010f5e:	f7ff faa2 	bl	80104a6 <memcpy>
 8010f62:	2201      	movs	r2, #1
 8010f64:	4631      	mov	r1, r6
 8010f66:	4658      	mov	r0, fp
 8010f68:	f000 fb52 	bl	8011610 <__lshift>
 8010f6c:	f10a 0301 	add.w	r3, sl, #1
 8010f70:	9307      	str	r3, [sp, #28]
 8010f72:	9b00      	ldr	r3, [sp, #0]
 8010f74:	4453      	add	r3, sl
 8010f76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010f78:	9b02      	ldr	r3, [sp, #8]
 8010f7a:	f003 0301 	and.w	r3, r3, #1
 8010f7e:	462f      	mov	r7, r5
 8010f80:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f82:	4605      	mov	r5, r0
 8010f84:	9b07      	ldr	r3, [sp, #28]
 8010f86:	4621      	mov	r1, r4
 8010f88:	3b01      	subs	r3, #1
 8010f8a:	4648      	mov	r0, r9
 8010f8c:	9300      	str	r3, [sp, #0]
 8010f8e:	f7ff fa98 	bl	80104c2 <quorem>
 8010f92:	4639      	mov	r1, r7
 8010f94:	9002      	str	r0, [sp, #8]
 8010f96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010f9a:	4648      	mov	r0, r9
 8010f9c:	f000 fba4 	bl	80116e8 <__mcmp>
 8010fa0:	462a      	mov	r2, r5
 8010fa2:	9008      	str	r0, [sp, #32]
 8010fa4:	4621      	mov	r1, r4
 8010fa6:	4658      	mov	r0, fp
 8010fa8:	f000 fbba 	bl	8011720 <__mdiff>
 8010fac:	68c2      	ldr	r2, [r0, #12]
 8010fae:	4606      	mov	r6, r0
 8010fb0:	bb02      	cbnz	r2, 8010ff4 <_dtoa_r+0xa1c>
 8010fb2:	4601      	mov	r1, r0
 8010fb4:	4648      	mov	r0, r9
 8010fb6:	f000 fb97 	bl	80116e8 <__mcmp>
 8010fba:	4602      	mov	r2, r0
 8010fbc:	4631      	mov	r1, r6
 8010fbe:	4658      	mov	r0, fp
 8010fc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8010fc2:	f000 f957 	bl	8011274 <_Bfree>
 8010fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010fca:	9e07      	ldr	r6, [sp, #28]
 8010fcc:	ea43 0102 	orr.w	r1, r3, r2
 8010fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fd2:	4319      	orrs	r1, r3
 8010fd4:	d110      	bne.n	8010ff8 <_dtoa_r+0xa20>
 8010fd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010fda:	d029      	beq.n	8011030 <_dtoa_r+0xa58>
 8010fdc:	9b08      	ldr	r3, [sp, #32]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	dd02      	ble.n	8010fe8 <_dtoa_r+0xa10>
 8010fe2:	9b02      	ldr	r3, [sp, #8]
 8010fe4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010fe8:	9b00      	ldr	r3, [sp, #0]
 8010fea:	f883 8000 	strb.w	r8, [r3]
 8010fee:	e63f      	b.n	8010c70 <_dtoa_r+0x698>
 8010ff0:	4628      	mov	r0, r5
 8010ff2:	e7bb      	b.n	8010f6c <_dtoa_r+0x994>
 8010ff4:	2201      	movs	r2, #1
 8010ff6:	e7e1      	b.n	8010fbc <_dtoa_r+0x9e4>
 8010ff8:	9b08      	ldr	r3, [sp, #32]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	db04      	blt.n	8011008 <_dtoa_r+0xa30>
 8010ffe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011000:	430b      	orrs	r3, r1
 8011002:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011004:	430b      	orrs	r3, r1
 8011006:	d120      	bne.n	801104a <_dtoa_r+0xa72>
 8011008:	2a00      	cmp	r2, #0
 801100a:	dded      	ble.n	8010fe8 <_dtoa_r+0xa10>
 801100c:	4649      	mov	r1, r9
 801100e:	2201      	movs	r2, #1
 8011010:	4658      	mov	r0, fp
 8011012:	f000 fafd 	bl	8011610 <__lshift>
 8011016:	4621      	mov	r1, r4
 8011018:	4681      	mov	r9, r0
 801101a:	f000 fb65 	bl	80116e8 <__mcmp>
 801101e:	2800      	cmp	r0, #0
 8011020:	dc03      	bgt.n	801102a <_dtoa_r+0xa52>
 8011022:	d1e1      	bne.n	8010fe8 <_dtoa_r+0xa10>
 8011024:	f018 0f01 	tst.w	r8, #1
 8011028:	d0de      	beq.n	8010fe8 <_dtoa_r+0xa10>
 801102a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801102e:	d1d8      	bne.n	8010fe2 <_dtoa_r+0xa0a>
 8011030:	9a00      	ldr	r2, [sp, #0]
 8011032:	2339      	movs	r3, #57	@ 0x39
 8011034:	7013      	strb	r3, [r2, #0]
 8011036:	4633      	mov	r3, r6
 8011038:	461e      	mov	r6, r3
 801103a:	3b01      	subs	r3, #1
 801103c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011040:	2a39      	cmp	r2, #57	@ 0x39
 8011042:	d052      	beq.n	80110ea <_dtoa_r+0xb12>
 8011044:	3201      	adds	r2, #1
 8011046:	701a      	strb	r2, [r3, #0]
 8011048:	e612      	b.n	8010c70 <_dtoa_r+0x698>
 801104a:	2a00      	cmp	r2, #0
 801104c:	dd07      	ble.n	801105e <_dtoa_r+0xa86>
 801104e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011052:	d0ed      	beq.n	8011030 <_dtoa_r+0xa58>
 8011054:	9a00      	ldr	r2, [sp, #0]
 8011056:	f108 0301 	add.w	r3, r8, #1
 801105a:	7013      	strb	r3, [r2, #0]
 801105c:	e608      	b.n	8010c70 <_dtoa_r+0x698>
 801105e:	9b07      	ldr	r3, [sp, #28]
 8011060:	9a07      	ldr	r2, [sp, #28]
 8011062:	f803 8c01 	strb.w	r8, [r3, #-1]
 8011066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011068:	4293      	cmp	r3, r2
 801106a:	d028      	beq.n	80110be <_dtoa_r+0xae6>
 801106c:	4649      	mov	r1, r9
 801106e:	2300      	movs	r3, #0
 8011070:	220a      	movs	r2, #10
 8011072:	4658      	mov	r0, fp
 8011074:	f000 f920 	bl	80112b8 <__multadd>
 8011078:	42af      	cmp	r7, r5
 801107a:	4681      	mov	r9, r0
 801107c:	f04f 0300 	mov.w	r3, #0
 8011080:	f04f 020a 	mov.w	r2, #10
 8011084:	4639      	mov	r1, r7
 8011086:	4658      	mov	r0, fp
 8011088:	d107      	bne.n	801109a <_dtoa_r+0xac2>
 801108a:	f000 f915 	bl	80112b8 <__multadd>
 801108e:	4607      	mov	r7, r0
 8011090:	4605      	mov	r5, r0
 8011092:	9b07      	ldr	r3, [sp, #28]
 8011094:	3301      	adds	r3, #1
 8011096:	9307      	str	r3, [sp, #28]
 8011098:	e774      	b.n	8010f84 <_dtoa_r+0x9ac>
 801109a:	f000 f90d 	bl	80112b8 <__multadd>
 801109e:	4629      	mov	r1, r5
 80110a0:	4607      	mov	r7, r0
 80110a2:	2300      	movs	r3, #0
 80110a4:	220a      	movs	r2, #10
 80110a6:	4658      	mov	r0, fp
 80110a8:	f000 f906 	bl	80112b8 <__multadd>
 80110ac:	4605      	mov	r5, r0
 80110ae:	e7f0      	b.n	8011092 <_dtoa_r+0xaba>
 80110b0:	9b00      	ldr	r3, [sp, #0]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	bfcc      	ite	gt
 80110b6:	461e      	movgt	r6, r3
 80110b8:	2601      	movle	r6, #1
 80110ba:	4456      	add	r6, sl
 80110bc:	2700      	movs	r7, #0
 80110be:	4649      	mov	r1, r9
 80110c0:	2201      	movs	r2, #1
 80110c2:	4658      	mov	r0, fp
 80110c4:	f000 faa4 	bl	8011610 <__lshift>
 80110c8:	4621      	mov	r1, r4
 80110ca:	4681      	mov	r9, r0
 80110cc:	f000 fb0c 	bl	80116e8 <__mcmp>
 80110d0:	2800      	cmp	r0, #0
 80110d2:	dcb0      	bgt.n	8011036 <_dtoa_r+0xa5e>
 80110d4:	d102      	bne.n	80110dc <_dtoa_r+0xb04>
 80110d6:	f018 0f01 	tst.w	r8, #1
 80110da:	d1ac      	bne.n	8011036 <_dtoa_r+0xa5e>
 80110dc:	4633      	mov	r3, r6
 80110de:	461e      	mov	r6, r3
 80110e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110e4:	2a30      	cmp	r2, #48	@ 0x30
 80110e6:	d0fa      	beq.n	80110de <_dtoa_r+0xb06>
 80110e8:	e5c2      	b.n	8010c70 <_dtoa_r+0x698>
 80110ea:	459a      	cmp	sl, r3
 80110ec:	d1a4      	bne.n	8011038 <_dtoa_r+0xa60>
 80110ee:	9b04      	ldr	r3, [sp, #16]
 80110f0:	3301      	adds	r3, #1
 80110f2:	9304      	str	r3, [sp, #16]
 80110f4:	2331      	movs	r3, #49	@ 0x31
 80110f6:	f88a 3000 	strb.w	r3, [sl]
 80110fa:	e5b9      	b.n	8010c70 <_dtoa_r+0x698>
 80110fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80110fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801115c <_dtoa_r+0xb84>
 8011102:	b11b      	cbz	r3, 801110c <_dtoa_r+0xb34>
 8011104:	f10a 0308 	add.w	r3, sl, #8
 8011108:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801110a:	6013      	str	r3, [r2, #0]
 801110c:	4650      	mov	r0, sl
 801110e:	b019      	add	sp, #100	@ 0x64
 8011110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011116:	2b01      	cmp	r3, #1
 8011118:	f77f ae37 	ble.w	8010d8a <_dtoa_r+0x7b2>
 801111c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801111e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011120:	2001      	movs	r0, #1
 8011122:	e655      	b.n	8010dd0 <_dtoa_r+0x7f8>
 8011124:	9b00      	ldr	r3, [sp, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	f77f aed6 	ble.w	8010ed8 <_dtoa_r+0x900>
 801112c:	4656      	mov	r6, sl
 801112e:	4621      	mov	r1, r4
 8011130:	4648      	mov	r0, r9
 8011132:	f7ff f9c6 	bl	80104c2 <quorem>
 8011136:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801113a:	f806 8b01 	strb.w	r8, [r6], #1
 801113e:	9b00      	ldr	r3, [sp, #0]
 8011140:	eba6 020a 	sub.w	r2, r6, sl
 8011144:	4293      	cmp	r3, r2
 8011146:	ddb3      	ble.n	80110b0 <_dtoa_r+0xad8>
 8011148:	4649      	mov	r1, r9
 801114a:	2300      	movs	r3, #0
 801114c:	220a      	movs	r2, #10
 801114e:	4658      	mov	r0, fp
 8011150:	f000 f8b2 	bl	80112b8 <__multadd>
 8011154:	4681      	mov	r9, r0
 8011156:	e7ea      	b.n	801112e <_dtoa_r+0xb56>
 8011158:	0801464c 	.word	0x0801464c
 801115c:	080145d0 	.word	0x080145d0

08011160 <_free_r>:
 8011160:	b538      	push	{r3, r4, r5, lr}
 8011162:	4605      	mov	r5, r0
 8011164:	2900      	cmp	r1, #0
 8011166:	d041      	beq.n	80111ec <_free_r+0x8c>
 8011168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801116c:	1f0c      	subs	r4, r1, #4
 801116e:	2b00      	cmp	r3, #0
 8011170:	bfb8      	it	lt
 8011172:	18e4      	addlt	r4, r4, r3
 8011174:	f7fe fb48 	bl	800f808 <__malloc_lock>
 8011178:	4a1d      	ldr	r2, [pc, #116]	@ (80111f0 <_free_r+0x90>)
 801117a:	6813      	ldr	r3, [r2, #0]
 801117c:	b933      	cbnz	r3, 801118c <_free_r+0x2c>
 801117e:	6063      	str	r3, [r4, #4]
 8011180:	6014      	str	r4, [r2, #0]
 8011182:	4628      	mov	r0, r5
 8011184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011188:	f7fe bb44 	b.w	800f814 <__malloc_unlock>
 801118c:	42a3      	cmp	r3, r4
 801118e:	d908      	bls.n	80111a2 <_free_r+0x42>
 8011190:	6820      	ldr	r0, [r4, #0]
 8011192:	1821      	adds	r1, r4, r0
 8011194:	428b      	cmp	r3, r1
 8011196:	bf01      	itttt	eq
 8011198:	6819      	ldreq	r1, [r3, #0]
 801119a:	685b      	ldreq	r3, [r3, #4]
 801119c:	1809      	addeq	r1, r1, r0
 801119e:	6021      	streq	r1, [r4, #0]
 80111a0:	e7ed      	b.n	801117e <_free_r+0x1e>
 80111a2:	461a      	mov	r2, r3
 80111a4:	685b      	ldr	r3, [r3, #4]
 80111a6:	b10b      	cbz	r3, 80111ac <_free_r+0x4c>
 80111a8:	42a3      	cmp	r3, r4
 80111aa:	d9fa      	bls.n	80111a2 <_free_r+0x42>
 80111ac:	6811      	ldr	r1, [r2, #0]
 80111ae:	1850      	adds	r0, r2, r1
 80111b0:	42a0      	cmp	r0, r4
 80111b2:	d10b      	bne.n	80111cc <_free_r+0x6c>
 80111b4:	6820      	ldr	r0, [r4, #0]
 80111b6:	4401      	add	r1, r0
 80111b8:	1850      	adds	r0, r2, r1
 80111ba:	4283      	cmp	r3, r0
 80111bc:	6011      	str	r1, [r2, #0]
 80111be:	d1e0      	bne.n	8011182 <_free_r+0x22>
 80111c0:	6818      	ldr	r0, [r3, #0]
 80111c2:	685b      	ldr	r3, [r3, #4]
 80111c4:	6053      	str	r3, [r2, #4]
 80111c6:	4408      	add	r0, r1
 80111c8:	6010      	str	r0, [r2, #0]
 80111ca:	e7da      	b.n	8011182 <_free_r+0x22>
 80111cc:	d902      	bls.n	80111d4 <_free_r+0x74>
 80111ce:	230c      	movs	r3, #12
 80111d0:	602b      	str	r3, [r5, #0]
 80111d2:	e7d6      	b.n	8011182 <_free_r+0x22>
 80111d4:	6820      	ldr	r0, [r4, #0]
 80111d6:	1821      	adds	r1, r4, r0
 80111d8:	428b      	cmp	r3, r1
 80111da:	bf04      	itt	eq
 80111dc:	6819      	ldreq	r1, [r3, #0]
 80111de:	685b      	ldreq	r3, [r3, #4]
 80111e0:	6063      	str	r3, [r4, #4]
 80111e2:	bf04      	itt	eq
 80111e4:	1809      	addeq	r1, r1, r0
 80111e6:	6021      	streq	r1, [r4, #0]
 80111e8:	6054      	str	r4, [r2, #4]
 80111ea:	e7ca      	b.n	8011182 <_free_r+0x22>
 80111ec:	bd38      	pop	{r3, r4, r5, pc}
 80111ee:	bf00      	nop
 80111f0:	20001b64 	.word	0x20001b64

080111f4 <_Balloc>:
 80111f4:	b570      	push	{r4, r5, r6, lr}
 80111f6:	69c6      	ldr	r6, [r0, #28]
 80111f8:	4604      	mov	r4, r0
 80111fa:	460d      	mov	r5, r1
 80111fc:	b976      	cbnz	r6, 801121c <_Balloc+0x28>
 80111fe:	2010      	movs	r0, #16
 8011200:	f7fe fa50 	bl	800f6a4 <malloc>
 8011204:	4602      	mov	r2, r0
 8011206:	61e0      	str	r0, [r4, #28]
 8011208:	b920      	cbnz	r0, 8011214 <_Balloc+0x20>
 801120a:	4b18      	ldr	r3, [pc, #96]	@ (801126c <_Balloc+0x78>)
 801120c:	4818      	ldr	r0, [pc, #96]	@ (8011270 <_Balloc+0x7c>)
 801120e:	216b      	movs	r1, #107	@ 0x6b
 8011210:	f000 fd76 	bl	8011d00 <__assert_func>
 8011214:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011218:	6006      	str	r6, [r0, #0]
 801121a:	60c6      	str	r6, [r0, #12]
 801121c:	69e6      	ldr	r6, [r4, #28]
 801121e:	68f3      	ldr	r3, [r6, #12]
 8011220:	b183      	cbz	r3, 8011244 <_Balloc+0x50>
 8011222:	69e3      	ldr	r3, [r4, #28]
 8011224:	68db      	ldr	r3, [r3, #12]
 8011226:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801122a:	b9b8      	cbnz	r0, 801125c <_Balloc+0x68>
 801122c:	2101      	movs	r1, #1
 801122e:	fa01 f605 	lsl.w	r6, r1, r5
 8011232:	1d72      	adds	r2, r6, #5
 8011234:	0092      	lsls	r2, r2, #2
 8011236:	4620      	mov	r0, r4
 8011238:	f000 fd80 	bl	8011d3c <_calloc_r>
 801123c:	b160      	cbz	r0, 8011258 <_Balloc+0x64>
 801123e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011242:	e00e      	b.n	8011262 <_Balloc+0x6e>
 8011244:	2221      	movs	r2, #33	@ 0x21
 8011246:	2104      	movs	r1, #4
 8011248:	4620      	mov	r0, r4
 801124a:	f000 fd77 	bl	8011d3c <_calloc_r>
 801124e:	69e3      	ldr	r3, [r4, #28]
 8011250:	60f0      	str	r0, [r6, #12]
 8011252:	68db      	ldr	r3, [r3, #12]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d1e4      	bne.n	8011222 <_Balloc+0x2e>
 8011258:	2000      	movs	r0, #0
 801125a:	bd70      	pop	{r4, r5, r6, pc}
 801125c:	6802      	ldr	r2, [r0, #0]
 801125e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011262:	2300      	movs	r3, #0
 8011264:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011268:	e7f7      	b.n	801125a <_Balloc+0x66>
 801126a:	bf00      	nop
 801126c:	080145dd 	.word	0x080145dd
 8011270:	0801465d 	.word	0x0801465d

08011274 <_Bfree>:
 8011274:	b570      	push	{r4, r5, r6, lr}
 8011276:	69c6      	ldr	r6, [r0, #28]
 8011278:	4605      	mov	r5, r0
 801127a:	460c      	mov	r4, r1
 801127c:	b976      	cbnz	r6, 801129c <_Bfree+0x28>
 801127e:	2010      	movs	r0, #16
 8011280:	f7fe fa10 	bl	800f6a4 <malloc>
 8011284:	4602      	mov	r2, r0
 8011286:	61e8      	str	r0, [r5, #28]
 8011288:	b920      	cbnz	r0, 8011294 <_Bfree+0x20>
 801128a:	4b09      	ldr	r3, [pc, #36]	@ (80112b0 <_Bfree+0x3c>)
 801128c:	4809      	ldr	r0, [pc, #36]	@ (80112b4 <_Bfree+0x40>)
 801128e:	218f      	movs	r1, #143	@ 0x8f
 8011290:	f000 fd36 	bl	8011d00 <__assert_func>
 8011294:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011298:	6006      	str	r6, [r0, #0]
 801129a:	60c6      	str	r6, [r0, #12]
 801129c:	b13c      	cbz	r4, 80112ae <_Bfree+0x3a>
 801129e:	69eb      	ldr	r3, [r5, #28]
 80112a0:	6862      	ldr	r2, [r4, #4]
 80112a2:	68db      	ldr	r3, [r3, #12]
 80112a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80112a8:	6021      	str	r1, [r4, #0]
 80112aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80112ae:	bd70      	pop	{r4, r5, r6, pc}
 80112b0:	080145dd 	.word	0x080145dd
 80112b4:	0801465d 	.word	0x0801465d

080112b8 <__multadd>:
 80112b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112bc:	690d      	ldr	r5, [r1, #16]
 80112be:	4607      	mov	r7, r0
 80112c0:	460c      	mov	r4, r1
 80112c2:	461e      	mov	r6, r3
 80112c4:	f101 0c14 	add.w	ip, r1, #20
 80112c8:	2000      	movs	r0, #0
 80112ca:	f8dc 3000 	ldr.w	r3, [ip]
 80112ce:	b299      	uxth	r1, r3
 80112d0:	fb02 6101 	mla	r1, r2, r1, r6
 80112d4:	0c1e      	lsrs	r6, r3, #16
 80112d6:	0c0b      	lsrs	r3, r1, #16
 80112d8:	fb02 3306 	mla	r3, r2, r6, r3
 80112dc:	b289      	uxth	r1, r1
 80112de:	3001      	adds	r0, #1
 80112e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80112e4:	4285      	cmp	r5, r0
 80112e6:	f84c 1b04 	str.w	r1, [ip], #4
 80112ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80112ee:	dcec      	bgt.n	80112ca <__multadd+0x12>
 80112f0:	b30e      	cbz	r6, 8011336 <__multadd+0x7e>
 80112f2:	68a3      	ldr	r3, [r4, #8]
 80112f4:	42ab      	cmp	r3, r5
 80112f6:	dc19      	bgt.n	801132c <__multadd+0x74>
 80112f8:	6861      	ldr	r1, [r4, #4]
 80112fa:	4638      	mov	r0, r7
 80112fc:	3101      	adds	r1, #1
 80112fe:	f7ff ff79 	bl	80111f4 <_Balloc>
 8011302:	4680      	mov	r8, r0
 8011304:	b928      	cbnz	r0, 8011312 <__multadd+0x5a>
 8011306:	4602      	mov	r2, r0
 8011308:	4b0c      	ldr	r3, [pc, #48]	@ (801133c <__multadd+0x84>)
 801130a:	480d      	ldr	r0, [pc, #52]	@ (8011340 <__multadd+0x88>)
 801130c:	21ba      	movs	r1, #186	@ 0xba
 801130e:	f000 fcf7 	bl	8011d00 <__assert_func>
 8011312:	6922      	ldr	r2, [r4, #16]
 8011314:	3202      	adds	r2, #2
 8011316:	f104 010c 	add.w	r1, r4, #12
 801131a:	0092      	lsls	r2, r2, #2
 801131c:	300c      	adds	r0, #12
 801131e:	f7ff f8c2 	bl	80104a6 <memcpy>
 8011322:	4621      	mov	r1, r4
 8011324:	4638      	mov	r0, r7
 8011326:	f7ff ffa5 	bl	8011274 <_Bfree>
 801132a:	4644      	mov	r4, r8
 801132c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011330:	3501      	adds	r5, #1
 8011332:	615e      	str	r6, [r3, #20]
 8011334:	6125      	str	r5, [r4, #16]
 8011336:	4620      	mov	r0, r4
 8011338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801133c:	0801464c 	.word	0x0801464c
 8011340:	0801465d 	.word	0x0801465d

08011344 <__hi0bits>:
 8011344:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011348:	4603      	mov	r3, r0
 801134a:	bf36      	itet	cc
 801134c:	0403      	lslcc	r3, r0, #16
 801134e:	2000      	movcs	r0, #0
 8011350:	2010      	movcc	r0, #16
 8011352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011356:	bf3c      	itt	cc
 8011358:	021b      	lslcc	r3, r3, #8
 801135a:	3008      	addcc	r0, #8
 801135c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011360:	bf3c      	itt	cc
 8011362:	011b      	lslcc	r3, r3, #4
 8011364:	3004      	addcc	r0, #4
 8011366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801136a:	bf3c      	itt	cc
 801136c:	009b      	lslcc	r3, r3, #2
 801136e:	3002      	addcc	r0, #2
 8011370:	2b00      	cmp	r3, #0
 8011372:	db05      	blt.n	8011380 <__hi0bits+0x3c>
 8011374:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011378:	f100 0001 	add.w	r0, r0, #1
 801137c:	bf08      	it	eq
 801137e:	2020      	moveq	r0, #32
 8011380:	4770      	bx	lr

08011382 <__lo0bits>:
 8011382:	6803      	ldr	r3, [r0, #0]
 8011384:	4602      	mov	r2, r0
 8011386:	f013 0007 	ands.w	r0, r3, #7
 801138a:	d00b      	beq.n	80113a4 <__lo0bits+0x22>
 801138c:	07d9      	lsls	r1, r3, #31
 801138e:	d421      	bmi.n	80113d4 <__lo0bits+0x52>
 8011390:	0798      	lsls	r0, r3, #30
 8011392:	bf49      	itett	mi
 8011394:	085b      	lsrmi	r3, r3, #1
 8011396:	089b      	lsrpl	r3, r3, #2
 8011398:	2001      	movmi	r0, #1
 801139a:	6013      	strmi	r3, [r2, #0]
 801139c:	bf5c      	itt	pl
 801139e:	6013      	strpl	r3, [r2, #0]
 80113a0:	2002      	movpl	r0, #2
 80113a2:	4770      	bx	lr
 80113a4:	b299      	uxth	r1, r3
 80113a6:	b909      	cbnz	r1, 80113ac <__lo0bits+0x2a>
 80113a8:	0c1b      	lsrs	r3, r3, #16
 80113aa:	2010      	movs	r0, #16
 80113ac:	b2d9      	uxtb	r1, r3
 80113ae:	b909      	cbnz	r1, 80113b4 <__lo0bits+0x32>
 80113b0:	3008      	adds	r0, #8
 80113b2:	0a1b      	lsrs	r3, r3, #8
 80113b4:	0719      	lsls	r1, r3, #28
 80113b6:	bf04      	itt	eq
 80113b8:	091b      	lsreq	r3, r3, #4
 80113ba:	3004      	addeq	r0, #4
 80113bc:	0799      	lsls	r1, r3, #30
 80113be:	bf04      	itt	eq
 80113c0:	089b      	lsreq	r3, r3, #2
 80113c2:	3002      	addeq	r0, #2
 80113c4:	07d9      	lsls	r1, r3, #31
 80113c6:	d403      	bmi.n	80113d0 <__lo0bits+0x4e>
 80113c8:	085b      	lsrs	r3, r3, #1
 80113ca:	f100 0001 	add.w	r0, r0, #1
 80113ce:	d003      	beq.n	80113d8 <__lo0bits+0x56>
 80113d0:	6013      	str	r3, [r2, #0]
 80113d2:	4770      	bx	lr
 80113d4:	2000      	movs	r0, #0
 80113d6:	4770      	bx	lr
 80113d8:	2020      	movs	r0, #32
 80113da:	4770      	bx	lr

080113dc <__i2b>:
 80113dc:	b510      	push	{r4, lr}
 80113de:	460c      	mov	r4, r1
 80113e0:	2101      	movs	r1, #1
 80113e2:	f7ff ff07 	bl	80111f4 <_Balloc>
 80113e6:	4602      	mov	r2, r0
 80113e8:	b928      	cbnz	r0, 80113f6 <__i2b+0x1a>
 80113ea:	4b05      	ldr	r3, [pc, #20]	@ (8011400 <__i2b+0x24>)
 80113ec:	4805      	ldr	r0, [pc, #20]	@ (8011404 <__i2b+0x28>)
 80113ee:	f240 1145 	movw	r1, #325	@ 0x145
 80113f2:	f000 fc85 	bl	8011d00 <__assert_func>
 80113f6:	2301      	movs	r3, #1
 80113f8:	6144      	str	r4, [r0, #20]
 80113fa:	6103      	str	r3, [r0, #16]
 80113fc:	bd10      	pop	{r4, pc}
 80113fe:	bf00      	nop
 8011400:	0801464c 	.word	0x0801464c
 8011404:	0801465d 	.word	0x0801465d

08011408 <__multiply>:
 8011408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801140c:	4614      	mov	r4, r2
 801140e:	690a      	ldr	r2, [r1, #16]
 8011410:	6923      	ldr	r3, [r4, #16]
 8011412:	429a      	cmp	r2, r3
 8011414:	bfa8      	it	ge
 8011416:	4623      	movge	r3, r4
 8011418:	460f      	mov	r7, r1
 801141a:	bfa4      	itt	ge
 801141c:	460c      	movge	r4, r1
 801141e:	461f      	movge	r7, r3
 8011420:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011424:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011428:	68a3      	ldr	r3, [r4, #8]
 801142a:	6861      	ldr	r1, [r4, #4]
 801142c:	eb0a 0609 	add.w	r6, sl, r9
 8011430:	42b3      	cmp	r3, r6
 8011432:	b085      	sub	sp, #20
 8011434:	bfb8      	it	lt
 8011436:	3101      	addlt	r1, #1
 8011438:	f7ff fedc 	bl	80111f4 <_Balloc>
 801143c:	b930      	cbnz	r0, 801144c <__multiply+0x44>
 801143e:	4602      	mov	r2, r0
 8011440:	4b44      	ldr	r3, [pc, #272]	@ (8011554 <__multiply+0x14c>)
 8011442:	4845      	ldr	r0, [pc, #276]	@ (8011558 <__multiply+0x150>)
 8011444:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011448:	f000 fc5a 	bl	8011d00 <__assert_func>
 801144c:	f100 0514 	add.w	r5, r0, #20
 8011450:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011454:	462b      	mov	r3, r5
 8011456:	2200      	movs	r2, #0
 8011458:	4543      	cmp	r3, r8
 801145a:	d321      	bcc.n	80114a0 <__multiply+0x98>
 801145c:	f107 0114 	add.w	r1, r7, #20
 8011460:	f104 0214 	add.w	r2, r4, #20
 8011464:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011468:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801146c:	9302      	str	r3, [sp, #8]
 801146e:	1b13      	subs	r3, r2, r4
 8011470:	3b15      	subs	r3, #21
 8011472:	f023 0303 	bic.w	r3, r3, #3
 8011476:	3304      	adds	r3, #4
 8011478:	f104 0715 	add.w	r7, r4, #21
 801147c:	42ba      	cmp	r2, r7
 801147e:	bf38      	it	cc
 8011480:	2304      	movcc	r3, #4
 8011482:	9301      	str	r3, [sp, #4]
 8011484:	9b02      	ldr	r3, [sp, #8]
 8011486:	9103      	str	r1, [sp, #12]
 8011488:	428b      	cmp	r3, r1
 801148a:	d80c      	bhi.n	80114a6 <__multiply+0x9e>
 801148c:	2e00      	cmp	r6, #0
 801148e:	dd03      	ble.n	8011498 <__multiply+0x90>
 8011490:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011494:	2b00      	cmp	r3, #0
 8011496:	d05b      	beq.n	8011550 <__multiply+0x148>
 8011498:	6106      	str	r6, [r0, #16]
 801149a:	b005      	add	sp, #20
 801149c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114a0:	f843 2b04 	str.w	r2, [r3], #4
 80114a4:	e7d8      	b.n	8011458 <__multiply+0x50>
 80114a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80114aa:	f1ba 0f00 	cmp.w	sl, #0
 80114ae:	d024      	beq.n	80114fa <__multiply+0xf2>
 80114b0:	f104 0e14 	add.w	lr, r4, #20
 80114b4:	46a9      	mov	r9, r5
 80114b6:	f04f 0c00 	mov.w	ip, #0
 80114ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80114be:	f8d9 3000 	ldr.w	r3, [r9]
 80114c2:	fa1f fb87 	uxth.w	fp, r7
 80114c6:	b29b      	uxth	r3, r3
 80114c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80114cc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80114d0:	f8d9 7000 	ldr.w	r7, [r9]
 80114d4:	4463      	add	r3, ip
 80114d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80114da:	fb0a c70b 	mla	r7, sl, fp, ip
 80114de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80114e2:	b29b      	uxth	r3, r3
 80114e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80114e8:	4572      	cmp	r2, lr
 80114ea:	f849 3b04 	str.w	r3, [r9], #4
 80114ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80114f2:	d8e2      	bhi.n	80114ba <__multiply+0xb2>
 80114f4:	9b01      	ldr	r3, [sp, #4]
 80114f6:	f845 c003 	str.w	ip, [r5, r3]
 80114fa:	9b03      	ldr	r3, [sp, #12]
 80114fc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011500:	3104      	adds	r1, #4
 8011502:	f1b9 0f00 	cmp.w	r9, #0
 8011506:	d021      	beq.n	801154c <__multiply+0x144>
 8011508:	682b      	ldr	r3, [r5, #0]
 801150a:	f104 0c14 	add.w	ip, r4, #20
 801150e:	46ae      	mov	lr, r5
 8011510:	f04f 0a00 	mov.w	sl, #0
 8011514:	f8bc b000 	ldrh.w	fp, [ip]
 8011518:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801151c:	fb09 770b 	mla	r7, r9, fp, r7
 8011520:	4457      	add	r7, sl
 8011522:	b29b      	uxth	r3, r3
 8011524:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011528:	f84e 3b04 	str.w	r3, [lr], #4
 801152c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011530:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011534:	f8be 3000 	ldrh.w	r3, [lr]
 8011538:	fb09 330a 	mla	r3, r9, sl, r3
 801153c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011540:	4562      	cmp	r2, ip
 8011542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011546:	d8e5      	bhi.n	8011514 <__multiply+0x10c>
 8011548:	9f01      	ldr	r7, [sp, #4]
 801154a:	51eb      	str	r3, [r5, r7]
 801154c:	3504      	adds	r5, #4
 801154e:	e799      	b.n	8011484 <__multiply+0x7c>
 8011550:	3e01      	subs	r6, #1
 8011552:	e79b      	b.n	801148c <__multiply+0x84>
 8011554:	0801464c 	.word	0x0801464c
 8011558:	0801465d 	.word	0x0801465d

0801155c <__pow5mult>:
 801155c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011560:	4615      	mov	r5, r2
 8011562:	f012 0203 	ands.w	r2, r2, #3
 8011566:	4607      	mov	r7, r0
 8011568:	460e      	mov	r6, r1
 801156a:	d007      	beq.n	801157c <__pow5mult+0x20>
 801156c:	4c25      	ldr	r4, [pc, #148]	@ (8011604 <__pow5mult+0xa8>)
 801156e:	3a01      	subs	r2, #1
 8011570:	2300      	movs	r3, #0
 8011572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011576:	f7ff fe9f 	bl	80112b8 <__multadd>
 801157a:	4606      	mov	r6, r0
 801157c:	10ad      	asrs	r5, r5, #2
 801157e:	d03d      	beq.n	80115fc <__pow5mult+0xa0>
 8011580:	69fc      	ldr	r4, [r7, #28]
 8011582:	b97c      	cbnz	r4, 80115a4 <__pow5mult+0x48>
 8011584:	2010      	movs	r0, #16
 8011586:	f7fe f88d 	bl	800f6a4 <malloc>
 801158a:	4602      	mov	r2, r0
 801158c:	61f8      	str	r0, [r7, #28]
 801158e:	b928      	cbnz	r0, 801159c <__pow5mult+0x40>
 8011590:	4b1d      	ldr	r3, [pc, #116]	@ (8011608 <__pow5mult+0xac>)
 8011592:	481e      	ldr	r0, [pc, #120]	@ (801160c <__pow5mult+0xb0>)
 8011594:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011598:	f000 fbb2 	bl	8011d00 <__assert_func>
 801159c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80115a0:	6004      	str	r4, [r0, #0]
 80115a2:	60c4      	str	r4, [r0, #12]
 80115a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80115a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80115ac:	b94c      	cbnz	r4, 80115c2 <__pow5mult+0x66>
 80115ae:	f240 2171 	movw	r1, #625	@ 0x271
 80115b2:	4638      	mov	r0, r7
 80115b4:	f7ff ff12 	bl	80113dc <__i2b>
 80115b8:	2300      	movs	r3, #0
 80115ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80115be:	4604      	mov	r4, r0
 80115c0:	6003      	str	r3, [r0, #0]
 80115c2:	f04f 0900 	mov.w	r9, #0
 80115c6:	07eb      	lsls	r3, r5, #31
 80115c8:	d50a      	bpl.n	80115e0 <__pow5mult+0x84>
 80115ca:	4631      	mov	r1, r6
 80115cc:	4622      	mov	r2, r4
 80115ce:	4638      	mov	r0, r7
 80115d0:	f7ff ff1a 	bl	8011408 <__multiply>
 80115d4:	4631      	mov	r1, r6
 80115d6:	4680      	mov	r8, r0
 80115d8:	4638      	mov	r0, r7
 80115da:	f7ff fe4b 	bl	8011274 <_Bfree>
 80115de:	4646      	mov	r6, r8
 80115e0:	106d      	asrs	r5, r5, #1
 80115e2:	d00b      	beq.n	80115fc <__pow5mult+0xa0>
 80115e4:	6820      	ldr	r0, [r4, #0]
 80115e6:	b938      	cbnz	r0, 80115f8 <__pow5mult+0x9c>
 80115e8:	4622      	mov	r2, r4
 80115ea:	4621      	mov	r1, r4
 80115ec:	4638      	mov	r0, r7
 80115ee:	f7ff ff0b 	bl	8011408 <__multiply>
 80115f2:	6020      	str	r0, [r4, #0]
 80115f4:	f8c0 9000 	str.w	r9, [r0]
 80115f8:	4604      	mov	r4, r0
 80115fa:	e7e4      	b.n	80115c6 <__pow5mult+0x6a>
 80115fc:	4630      	mov	r0, r6
 80115fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011602:	bf00      	nop
 8011604:	080146b8 	.word	0x080146b8
 8011608:	080145dd 	.word	0x080145dd
 801160c:	0801465d 	.word	0x0801465d

08011610 <__lshift>:
 8011610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011614:	460c      	mov	r4, r1
 8011616:	6849      	ldr	r1, [r1, #4]
 8011618:	6923      	ldr	r3, [r4, #16]
 801161a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801161e:	68a3      	ldr	r3, [r4, #8]
 8011620:	4607      	mov	r7, r0
 8011622:	4691      	mov	r9, r2
 8011624:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011628:	f108 0601 	add.w	r6, r8, #1
 801162c:	42b3      	cmp	r3, r6
 801162e:	db0b      	blt.n	8011648 <__lshift+0x38>
 8011630:	4638      	mov	r0, r7
 8011632:	f7ff fddf 	bl	80111f4 <_Balloc>
 8011636:	4605      	mov	r5, r0
 8011638:	b948      	cbnz	r0, 801164e <__lshift+0x3e>
 801163a:	4602      	mov	r2, r0
 801163c:	4b28      	ldr	r3, [pc, #160]	@ (80116e0 <__lshift+0xd0>)
 801163e:	4829      	ldr	r0, [pc, #164]	@ (80116e4 <__lshift+0xd4>)
 8011640:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011644:	f000 fb5c 	bl	8011d00 <__assert_func>
 8011648:	3101      	adds	r1, #1
 801164a:	005b      	lsls	r3, r3, #1
 801164c:	e7ee      	b.n	801162c <__lshift+0x1c>
 801164e:	2300      	movs	r3, #0
 8011650:	f100 0114 	add.w	r1, r0, #20
 8011654:	f100 0210 	add.w	r2, r0, #16
 8011658:	4618      	mov	r0, r3
 801165a:	4553      	cmp	r3, sl
 801165c:	db33      	blt.n	80116c6 <__lshift+0xb6>
 801165e:	6920      	ldr	r0, [r4, #16]
 8011660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011664:	f104 0314 	add.w	r3, r4, #20
 8011668:	f019 091f 	ands.w	r9, r9, #31
 801166c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011670:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011674:	d02b      	beq.n	80116ce <__lshift+0xbe>
 8011676:	f1c9 0e20 	rsb	lr, r9, #32
 801167a:	468a      	mov	sl, r1
 801167c:	2200      	movs	r2, #0
 801167e:	6818      	ldr	r0, [r3, #0]
 8011680:	fa00 f009 	lsl.w	r0, r0, r9
 8011684:	4310      	orrs	r0, r2
 8011686:	f84a 0b04 	str.w	r0, [sl], #4
 801168a:	f853 2b04 	ldr.w	r2, [r3], #4
 801168e:	459c      	cmp	ip, r3
 8011690:	fa22 f20e 	lsr.w	r2, r2, lr
 8011694:	d8f3      	bhi.n	801167e <__lshift+0x6e>
 8011696:	ebac 0304 	sub.w	r3, ip, r4
 801169a:	3b15      	subs	r3, #21
 801169c:	f023 0303 	bic.w	r3, r3, #3
 80116a0:	3304      	adds	r3, #4
 80116a2:	f104 0015 	add.w	r0, r4, #21
 80116a6:	4584      	cmp	ip, r0
 80116a8:	bf38      	it	cc
 80116aa:	2304      	movcc	r3, #4
 80116ac:	50ca      	str	r2, [r1, r3]
 80116ae:	b10a      	cbz	r2, 80116b4 <__lshift+0xa4>
 80116b0:	f108 0602 	add.w	r6, r8, #2
 80116b4:	3e01      	subs	r6, #1
 80116b6:	4638      	mov	r0, r7
 80116b8:	612e      	str	r6, [r5, #16]
 80116ba:	4621      	mov	r1, r4
 80116bc:	f7ff fdda 	bl	8011274 <_Bfree>
 80116c0:	4628      	mov	r0, r5
 80116c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80116ca:	3301      	adds	r3, #1
 80116cc:	e7c5      	b.n	801165a <__lshift+0x4a>
 80116ce:	3904      	subs	r1, #4
 80116d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80116d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80116d8:	459c      	cmp	ip, r3
 80116da:	d8f9      	bhi.n	80116d0 <__lshift+0xc0>
 80116dc:	e7ea      	b.n	80116b4 <__lshift+0xa4>
 80116de:	bf00      	nop
 80116e0:	0801464c 	.word	0x0801464c
 80116e4:	0801465d 	.word	0x0801465d

080116e8 <__mcmp>:
 80116e8:	690a      	ldr	r2, [r1, #16]
 80116ea:	4603      	mov	r3, r0
 80116ec:	6900      	ldr	r0, [r0, #16]
 80116ee:	1a80      	subs	r0, r0, r2
 80116f0:	b530      	push	{r4, r5, lr}
 80116f2:	d10e      	bne.n	8011712 <__mcmp+0x2a>
 80116f4:	3314      	adds	r3, #20
 80116f6:	3114      	adds	r1, #20
 80116f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80116fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011700:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011708:	4295      	cmp	r5, r2
 801170a:	d003      	beq.n	8011714 <__mcmp+0x2c>
 801170c:	d205      	bcs.n	801171a <__mcmp+0x32>
 801170e:	f04f 30ff 	mov.w	r0, #4294967295
 8011712:	bd30      	pop	{r4, r5, pc}
 8011714:	42a3      	cmp	r3, r4
 8011716:	d3f3      	bcc.n	8011700 <__mcmp+0x18>
 8011718:	e7fb      	b.n	8011712 <__mcmp+0x2a>
 801171a:	2001      	movs	r0, #1
 801171c:	e7f9      	b.n	8011712 <__mcmp+0x2a>
	...

08011720 <__mdiff>:
 8011720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011724:	4689      	mov	r9, r1
 8011726:	4606      	mov	r6, r0
 8011728:	4611      	mov	r1, r2
 801172a:	4648      	mov	r0, r9
 801172c:	4614      	mov	r4, r2
 801172e:	f7ff ffdb 	bl	80116e8 <__mcmp>
 8011732:	1e05      	subs	r5, r0, #0
 8011734:	d112      	bne.n	801175c <__mdiff+0x3c>
 8011736:	4629      	mov	r1, r5
 8011738:	4630      	mov	r0, r6
 801173a:	f7ff fd5b 	bl	80111f4 <_Balloc>
 801173e:	4602      	mov	r2, r0
 8011740:	b928      	cbnz	r0, 801174e <__mdiff+0x2e>
 8011742:	4b3f      	ldr	r3, [pc, #252]	@ (8011840 <__mdiff+0x120>)
 8011744:	f240 2137 	movw	r1, #567	@ 0x237
 8011748:	483e      	ldr	r0, [pc, #248]	@ (8011844 <__mdiff+0x124>)
 801174a:	f000 fad9 	bl	8011d00 <__assert_func>
 801174e:	2301      	movs	r3, #1
 8011750:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011754:	4610      	mov	r0, r2
 8011756:	b003      	add	sp, #12
 8011758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801175c:	bfbc      	itt	lt
 801175e:	464b      	movlt	r3, r9
 8011760:	46a1      	movlt	r9, r4
 8011762:	4630      	mov	r0, r6
 8011764:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011768:	bfba      	itte	lt
 801176a:	461c      	movlt	r4, r3
 801176c:	2501      	movlt	r5, #1
 801176e:	2500      	movge	r5, #0
 8011770:	f7ff fd40 	bl	80111f4 <_Balloc>
 8011774:	4602      	mov	r2, r0
 8011776:	b918      	cbnz	r0, 8011780 <__mdiff+0x60>
 8011778:	4b31      	ldr	r3, [pc, #196]	@ (8011840 <__mdiff+0x120>)
 801177a:	f240 2145 	movw	r1, #581	@ 0x245
 801177e:	e7e3      	b.n	8011748 <__mdiff+0x28>
 8011780:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011784:	6926      	ldr	r6, [r4, #16]
 8011786:	60c5      	str	r5, [r0, #12]
 8011788:	f109 0310 	add.w	r3, r9, #16
 801178c:	f109 0514 	add.w	r5, r9, #20
 8011790:	f104 0e14 	add.w	lr, r4, #20
 8011794:	f100 0b14 	add.w	fp, r0, #20
 8011798:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801179c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80117a0:	9301      	str	r3, [sp, #4]
 80117a2:	46d9      	mov	r9, fp
 80117a4:	f04f 0c00 	mov.w	ip, #0
 80117a8:	9b01      	ldr	r3, [sp, #4]
 80117aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80117ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80117b2:	9301      	str	r3, [sp, #4]
 80117b4:	fa1f f38a 	uxth.w	r3, sl
 80117b8:	4619      	mov	r1, r3
 80117ba:	b283      	uxth	r3, r0
 80117bc:	1acb      	subs	r3, r1, r3
 80117be:	0c00      	lsrs	r0, r0, #16
 80117c0:	4463      	add	r3, ip
 80117c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80117c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80117ca:	b29b      	uxth	r3, r3
 80117cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80117d0:	4576      	cmp	r6, lr
 80117d2:	f849 3b04 	str.w	r3, [r9], #4
 80117d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80117da:	d8e5      	bhi.n	80117a8 <__mdiff+0x88>
 80117dc:	1b33      	subs	r3, r6, r4
 80117de:	3b15      	subs	r3, #21
 80117e0:	f023 0303 	bic.w	r3, r3, #3
 80117e4:	3415      	adds	r4, #21
 80117e6:	3304      	adds	r3, #4
 80117e8:	42a6      	cmp	r6, r4
 80117ea:	bf38      	it	cc
 80117ec:	2304      	movcc	r3, #4
 80117ee:	441d      	add	r5, r3
 80117f0:	445b      	add	r3, fp
 80117f2:	461e      	mov	r6, r3
 80117f4:	462c      	mov	r4, r5
 80117f6:	4544      	cmp	r4, r8
 80117f8:	d30e      	bcc.n	8011818 <__mdiff+0xf8>
 80117fa:	f108 0103 	add.w	r1, r8, #3
 80117fe:	1b49      	subs	r1, r1, r5
 8011800:	f021 0103 	bic.w	r1, r1, #3
 8011804:	3d03      	subs	r5, #3
 8011806:	45a8      	cmp	r8, r5
 8011808:	bf38      	it	cc
 801180a:	2100      	movcc	r1, #0
 801180c:	440b      	add	r3, r1
 801180e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011812:	b191      	cbz	r1, 801183a <__mdiff+0x11a>
 8011814:	6117      	str	r7, [r2, #16]
 8011816:	e79d      	b.n	8011754 <__mdiff+0x34>
 8011818:	f854 1b04 	ldr.w	r1, [r4], #4
 801181c:	46e6      	mov	lr, ip
 801181e:	0c08      	lsrs	r0, r1, #16
 8011820:	fa1c fc81 	uxtah	ip, ip, r1
 8011824:	4471      	add	r1, lr
 8011826:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801182a:	b289      	uxth	r1, r1
 801182c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011830:	f846 1b04 	str.w	r1, [r6], #4
 8011834:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011838:	e7dd      	b.n	80117f6 <__mdiff+0xd6>
 801183a:	3f01      	subs	r7, #1
 801183c:	e7e7      	b.n	801180e <__mdiff+0xee>
 801183e:	bf00      	nop
 8011840:	0801464c 	.word	0x0801464c
 8011844:	0801465d 	.word	0x0801465d

08011848 <__d2b>:
 8011848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801184c:	460f      	mov	r7, r1
 801184e:	2101      	movs	r1, #1
 8011850:	ec59 8b10 	vmov	r8, r9, d0
 8011854:	4616      	mov	r6, r2
 8011856:	f7ff fccd 	bl	80111f4 <_Balloc>
 801185a:	4604      	mov	r4, r0
 801185c:	b930      	cbnz	r0, 801186c <__d2b+0x24>
 801185e:	4602      	mov	r2, r0
 8011860:	4b23      	ldr	r3, [pc, #140]	@ (80118f0 <__d2b+0xa8>)
 8011862:	4824      	ldr	r0, [pc, #144]	@ (80118f4 <__d2b+0xac>)
 8011864:	f240 310f 	movw	r1, #783	@ 0x30f
 8011868:	f000 fa4a 	bl	8011d00 <__assert_func>
 801186c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011874:	b10d      	cbz	r5, 801187a <__d2b+0x32>
 8011876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801187a:	9301      	str	r3, [sp, #4]
 801187c:	f1b8 0300 	subs.w	r3, r8, #0
 8011880:	d023      	beq.n	80118ca <__d2b+0x82>
 8011882:	4668      	mov	r0, sp
 8011884:	9300      	str	r3, [sp, #0]
 8011886:	f7ff fd7c 	bl	8011382 <__lo0bits>
 801188a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801188e:	b1d0      	cbz	r0, 80118c6 <__d2b+0x7e>
 8011890:	f1c0 0320 	rsb	r3, r0, #32
 8011894:	fa02 f303 	lsl.w	r3, r2, r3
 8011898:	430b      	orrs	r3, r1
 801189a:	40c2      	lsrs	r2, r0
 801189c:	6163      	str	r3, [r4, #20]
 801189e:	9201      	str	r2, [sp, #4]
 80118a0:	9b01      	ldr	r3, [sp, #4]
 80118a2:	61a3      	str	r3, [r4, #24]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	bf0c      	ite	eq
 80118a8:	2201      	moveq	r2, #1
 80118aa:	2202      	movne	r2, #2
 80118ac:	6122      	str	r2, [r4, #16]
 80118ae:	b1a5      	cbz	r5, 80118da <__d2b+0x92>
 80118b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80118b4:	4405      	add	r5, r0
 80118b6:	603d      	str	r5, [r7, #0]
 80118b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80118bc:	6030      	str	r0, [r6, #0]
 80118be:	4620      	mov	r0, r4
 80118c0:	b003      	add	sp, #12
 80118c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118c6:	6161      	str	r1, [r4, #20]
 80118c8:	e7ea      	b.n	80118a0 <__d2b+0x58>
 80118ca:	a801      	add	r0, sp, #4
 80118cc:	f7ff fd59 	bl	8011382 <__lo0bits>
 80118d0:	9b01      	ldr	r3, [sp, #4]
 80118d2:	6163      	str	r3, [r4, #20]
 80118d4:	3020      	adds	r0, #32
 80118d6:	2201      	movs	r2, #1
 80118d8:	e7e8      	b.n	80118ac <__d2b+0x64>
 80118da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80118de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80118e2:	6038      	str	r0, [r7, #0]
 80118e4:	6918      	ldr	r0, [r3, #16]
 80118e6:	f7ff fd2d 	bl	8011344 <__hi0bits>
 80118ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118ee:	e7e5      	b.n	80118bc <__d2b+0x74>
 80118f0:	0801464c 	.word	0x0801464c
 80118f4:	0801465d 	.word	0x0801465d

080118f8 <__ssputs_r>:
 80118f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118fc:	688e      	ldr	r6, [r1, #8]
 80118fe:	461f      	mov	r7, r3
 8011900:	42be      	cmp	r6, r7
 8011902:	680b      	ldr	r3, [r1, #0]
 8011904:	4682      	mov	sl, r0
 8011906:	460c      	mov	r4, r1
 8011908:	4690      	mov	r8, r2
 801190a:	d82d      	bhi.n	8011968 <__ssputs_r+0x70>
 801190c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011910:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011914:	d026      	beq.n	8011964 <__ssputs_r+0x6c>
 8011916:	6965      	ldr	r5, [r4, #20]
 8011918:	6909      	ldr	r1, [r1, #16]
 801191a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801191e:	eba3 0901 	sub.w	r9, r3, r1
 8011922:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011926:	1c7b      	adds	r3, r7, #1
 8011928:	444b      	add	r3, r9
 801192a:	106d      	asrs	r5, r5, #1
 801192c:	429d      	cmp	r5, r3
 801192e:	bf38      	it	cc
 8011930:	461d      	movcc	r5, r3
 8011932:	0553      	lsls	r3, r2, #21
 8011934:	d527      	bpl.n	8011986 <__ssputs_r+0x8e>
 8011936:	4629      	mov	r1, r5
 8011938:	f7fd fee6 	bl	800f708 <_malloc_r>
 801193c:	4606      	mov	r6, r0
 801193e:	b360      	cbz	r0, 801199a <__ssputs_r+0xa2>
 8011940:	6921      	ldr	r1, [r4, #16]
 8011942:	464a      	mov	r2, r9
 8011944:	f7fe fdaf 	bl	80104a6 <memcpy>
 8011948:	89a3      	ldrh	r3, [r4, #12]
 801194a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801194e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011952:	81a3      	strh	r3, [r4, #12]
 8011954:	6126      	str	r6, [r4, #16]
 8011956:	6165      	str	r5, [r4, #20]
 8011958:	444e      	add	r6, r9
 801195a:	eba5 0509 	sub.w	r5, r5, r9
 801195e:	6026      	str	r6, [r4, #0]
 8011960:	60a5      	str	r5, [r4, #8]
 8011962:	463e      	mov	r6, r7
 8011964:	42be      	cmp	r6, r7
 8011966:	d900      	bls.n	801196a <__ssputs_r+0x72>
 8011968:	463e      	mov	r6, r7
 801196a:	6820      	ldr	r0, [r4, #0]
 801196c:	4632      	mov	r2, r6
 801196e:	4641      	mov	r1, r8
 8011970:	f7fe fce7 	bl	8010342 <memmove>
 8011974:	68a3      	ldr	r3, [r4, #8]
 8011976:	1b9b      	subs	r3, r3, r6
 8011978:	60a3      	str	r3, [r4, #8]
 801197a:	6823      	ldr	r3, [r4, #0]
 801197c:	4433      	add	r3, r6
 801197e:	6023      	str	r3, [r4, #0]
 8011980:	2000      	movs	r0, #0
 8011982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011986:	462a      	mov	r2, r5
 8011988:	f000 f9fe 	bl	8011d88 <_realloc_r>
 801198c:	4606      	mov	r6, r0
 801198e:	2800      	cmp	r0, #0
 8011990:	d1e0      	bne.n	8011954 <__ssputs_r+0x5c>
 8011992:	6921      	ldr	r1, [r4, #16]
 8011994:	4650      	mov	r0, sl
 8011996:	f7ff fbe3 	bl	8011160 <_free_r>
 801199a:	230c      	movs	r3, #12
 801199c:	f8ca 3000 	str.w	r3, [sl]
 80119a0:	89a3      	ldrh	r3, [r4, #12]
 80119a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80119a6:	81a3      	strh	r3, [r4, #12]
 80119a8:	f04f 30ff 	mov.w	r0, #4294967295
 80119ac:	e7e9      	b.n	8011982 <__ssputs_r+0x8a>
	...

080119b0 <_svfiprintf_r>:
 80119b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119b4:	4698      	mov	r8, r3
 80119b6:	898b      	ldrh	r3, [r1, #12]
 80119b8:	061b      	lsls	r3, r3, #24
 80119ba:	b09d      	sub	sp, #116	@ 0x74
 80119bc:	4607      	mov	r7, r0
 80119be:	460d      	mov	r5, r1
 80119c0:	4614      	mov	r4, r2
 80119c2:	d510      	bpl.n	80119e6 <_svfiprintf_r+0x36>
 80119c4:	690b      	ldr	r3, [r1, #16]
 80119c6:	b973      	cbnz	r3, 80119e6 <_svfiprintf_r+0x36>
 80119c8:	2140      	movs	r1, #64	@ 0x40
 80119ca:	f7fd fe9d 	bl	800f708 <_malloc_r>
 80119ce:	6028      	str	r0, [r5, #0]
 80119d0:	6128      	str	r0, [r5, #16]
 80119d2:	b930      	cbnz	r0, 80119e2 <_svfiprintf_r+0x32>
 80119d4:	230c      	movs	r3, #12
 80119d6:	603b      	str	r3, [r7, #0]
 80119d8:	f04f 30ff 	mov.w	r0, #4294967295
 80119dc:	b01d      	add	sp, #116	@ 0x74
 80119de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119e2:	2340      	movs	r3, #64	@ 0x40
 80119e4:	616b      	str	r3, [r5, #20]
 80119e6:	2300      	movs	r3, #0
 80119e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80119ea:	2320      	movs	r3, #32
 80119ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80119f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80119f4:	2330      	movs	r3, #48	@ 0x30
 80119f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b94 <_svfiprintf_r+0x1e4>
 80119fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80119fe:	f04f 0901 	mov.w	r9, #1
 8011a02:	4623      	mov	r3, r4
 8011a04:	469a      	mov	sl, r3
 8011a06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a0a:	b10a      	cbz	r2, 8011a10 <_svfiprintf_r+0x60>
 8011a0c:	2a25      	cmp	r2, #37	@ 0x25
 8011a0e:	d1f9      	bne.n	8011a04 <_svfiprintf_r+0x54>
 8011a10:	ebba 0b04 	subs.w	fp, sl, r4
 8011a14:	d00b      	beq.n	8011a2e <_svfiprintf_r+0x7e>
 8011a16:	465b      	mov	r3, fp
 8011a18:	4622      	mov	r2, r4
 8011a1a:	4629      	mov	r1, r5
 8011a1c:	4638      	mov	r0, r7
 8011a1e:	f7ff ff6b 	bl	80118f8 <__ssputs_r>
 8011a22:	3001      	adds	r0, #1
 8011a24:	f000 80a7 	beq.w	8011b76 <_svfiprintf_r+0x1c6>
 8011a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a2a:	445a      	add	r2, fp
 8011a2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8011a2e:	f89a 3000 	ldrb.w	r3, [sl]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	f000 809f 	beq.w	8011b76 <_svfiprintf_r+0x1c6>
 8011a38:	2300      	movs	r3, #0
 8011a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8011a3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a42:	f10a 0a01 	add.w	sl, sl, #1
 8011a46:	9304      	str	r3, [sp, #16]
 8011a48:	9307      	str	r3, [sp, #28]
 8011a4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011a4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011a50:	4654      	mov	r4, sl
 8011a52:	2205      	movs	r2, #5
 8011a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a58:	484e      	ldr	r0, [pc, #312]	@ (8011b94 <_svfiprintf_r+0x1e4>)
 8011a5a:	f7ee fbc9 	bl	80001f0 <memchr>
 8011a5e:	9a04      	ldr	r2, [sp, #16]
 8011a60:	b9d8      	cbnz	r0, 8011a9a <_svfiprintf_r+0xea>
 8011a62:	06d0      	lsls	r0, r2, #27
 8011a64:	bf44      	itt	mi
 8011a66:	2320      	movmi	r3, #32
 8011a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a6c:	0711      	lsls	r1, r2, #28
 8011a6e:	bf44      	itt	mi
 8011a70:	232b      	movmi	r3, #43	@ 0x2b
 8011a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a76:	f89a 3000 	ldrb.w	r3, [sl]
 8011a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a7c:	d015      	beq.n	8011aaa <_svfiprintf_r+0xfa>
 8011a7e:	9a07      	ldr	r2, [sp, #28]
 8011a80:	4654      	mov	r4, sl
 8011a82:	2000      	movs	r0, #0
 8011a84:	f04f 0c0a 	mov.w	ip, #10
 8011a88:	4621      	mov	r1, r4
 8011a8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a8e:	3b30      	subs	r3, #48	@ 0x30
 8011a90:	2b09      	cmp	r3, #9
 8011a92:	d94b      	bls.n	8011b2c <_svfiprintf_r+0x17c>
 8011a94:	b1b0      	cbz	r0, 8011ac4 <_svfiprintf_r+0x114>
 8011a96:	9207      	str	r2, [sp, #28]
 8011a98:	e014      	b.n	8011ac4 <_svfiprintf_r+0x114>
 8011a9a:	eba0 0308 	sub.w	r3, r0, r8
 8011a9e:	fa09 f303 	lsl.w	r3, r9, r3
 8011aa2:	4313      	orrs	r3, r2
 8011aa4:	9304      	str	r3, [sp, #16]
 8011aa6:	46a2      	mov	sl, r4
 8011aa8:	e7d2      	b.n	8011a50 <_svfiprintf_r+0xa0>
 8011aaa:	9b03      	ldr	r3, [sp, #12]
 8011aac:	1d19      	adds	r1, r3, #4
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	9103      	str	r1, [sp, #12]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	bfbb      	ittet	lt
 8011ab6:	425b      	neglt	r3, r3
 8011ab8:	f042 0202 	orrlt.w	r2, r2, #2
 8011abc:	9307      	strge	r3, [sp, #28]
 8011abe:	9307      	strlt	r3, [sp, #28]
 8011ac0:	bfb8      	it	lt
 8011ac2:	9204      	strlt	r2, [sp, #16]
 8011ac4:	7823      	ldrb	r3, [r4, #0]
 8011ac6:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ac8:	d10a      	bne.n	8011ae0 <_svfiprintf_r+0x130>
 8011aca:	7863      	ldrb	r3, [r4, #1]
 8011acc:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ace:	d132      	bne.n	8011b36 <_svfiprintf_r+0x186>
 8011ad0:	9b03      	ldr	r3, [sp, #12]
 8011ad2:	1d1a      	adds	r2, r3, #4
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	9203      	str	r2, [sp, #12]
 8011ad8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011adc:	3402      	adds	r4, #2
 8011ade:	9305      	str	r3, [sp, #20]
 8011ae0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011ba4 <_svfiprintf_r+0x1f4>
 8011ae4:	7821      	ldrb	r1, [r4, #0]
 8011ae6:	2203      	movs	r2, #3
 8011ae8:	4650      	mov	r0, sl
 8011aea:	f7ee fb81 	bl	80001f0 <memchr>
 8011aee:	b138      	cbz	r0, 8011b00 <_svfiprintf_r+0x150>
 8011af0:	9b04      	ldr	r3, [sp, #16]
 8011af2:	eba0 000a 	sub.w	r0, r0, sl
 8011af6:	2240      	movs	r2, #64	@ 0x40
 8011af8:	4082      	lsls	r2, r0
 8011afa:	4313      	orrs	r3, r2
 8011afc:	3401      	adds	r4, #1
 8011afe:	9304      	str	r3, [sp, #16]
 8011b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b04:	4824      	ldr	r0, [pc, #144]	@ (8011b98 <_svfiprintf_r+0x1e8>)
 8011b06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011b0a:	2206      	movs	r2, #6
 8011b0c:	f7ee fb70 	bl	80001f0 <memchr>
 8011b10:	2800      	cmp	r0, #0
 8011b12:	d036      	beq.n	8011b82 <_svfiprintf_r+0x1d2>
 8011b14:	4b21      	ldr	r3, [pc, #132]	@ (8011b9c <_svfiprintf_r+0x1ec>)
 8011b16:	bb1b      	cbnz	r3, 8011b60 <_svfiprintf_r+0x1b0>
 8011b18:	9b03      	ldr	r3, [sp, #12]
 8011b1a:	3307      	adds	r3, #7
 8011b1c:	f023 0307 	bic.w	r3, r3, #7
 8011b20:	3308      	adds	r3, #8
 8011b22:	9303      	str	r3, [sp, #12]
 8011b24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b26:	4433      	add	r3, r6
 8011b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b2a:	e76a      	b.n	8011a02 <_svfiprintf_r+0x52>
 8011b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b30:	460c      	mov	r4, r1
 8011b32:	2001      	movs	r0, #1
 8011b34:	e7a8      	b.n	8011a88 <_svfiprintf_r+0xd8>
 8011b36:	2300      	movs	r3, #0
 8011b38:	3401      	adds	r4, #1
 8011b3a:	9305      	str	r3, [sp, #20]
 8011b3c:	4619      	mov	r1, r3
 8011b3e:	f04f 0c0a 	mov.w	ip, #10
 8011b42:	4620      	mov	r0, r4
 8011b44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b48:	3a30      	subs	r2, #48	@ 0x30
 8011b4a:	2a09      	cmp	r2, #9
 8011b4c:	d903      	bls.n	8011b56 <_svfiprintf_r+0x1a6>
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d0c6      	beq.n	8011ae0 <_svfiprintf_r+0x130>
 8011b52:	9105      	str	r1, [sp, #20]
 8011b54:	e7c4      	b.n	8011ae0 <_svfiprintf_r+0x130>
 8011b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b5a:	4604      	mov	r4, r0
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	e7f0      	b.n	8011b42 <_svfiprintf_r+0x192>
 8011b60:	ab03      	add	r3, sp, #12
 8011b62:	9300      	str	r3, [sp, #0]
 8011b64:	462a      	mov	r2, r5
 8011b66:	4b0e      	ldr	r3, [pc, #56]	@ (8011ba0 <_svfiprintf_r+0x1f0>)
 8011b68:	a904      	add	r1, sp, #16
 8011b6a:	4638      	mov	r0, r7
 8011b6c:	f7fd fef8 	bl	800f960 <_printf_float>
 8011b70:	1c42      	adds	r2, r0, #1
 8011b72:	4606      	mov	r6, r0
 8011b74:	d1d6      	bne.n	8011b24 <_svfiprintf_r+0x174>
 8011b76:	89ab      	ldrh	r3, [r5, #12]
 8011b78:	065b      	lsls	r3, r3, #25
 8011b7a:	f53f af2d 	bmi.w	80119d8 <_svfiprintf_r+0x28>
 8011b7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b80:	e72c      	b.n	80119dc <_svfiprintf_r+0x2c>
 8011b82:	ab03      	add	r3, sp, #12
 8011b84:	9300      	str	r3, [sp, #0]
 8011b86:	462a      	mov	r2, r5
 8011b88:	4b05      	ldr	r3, [pc, #20]	@ (8011ba0 <_svfiprintf_r+0x1f0>)
 8011b8a:	a904      	add	r1, sp, #16
 8011b8c:	4638      	mov	r0, r7
 8011b8e:	f7fe f97f 	bl	800fe90 <_printf_i>
 8011b92:	e7ed      	b.n	8011b70 <_svfiprintf_r+0x1c0>
 8011b94:	080147b8 	.word	0x080147b8
 8011b98:	080147c2 	.word	0x080147c2
 8011b9c:	0800f961 	.word	0x0800f961
 8011ba0:	080118f9 	.word	0x080118f9
 8011ba4:	080147be 	.word	0x080147be

08011ba8 <__sflush_r>:
 8011ba8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bb0:	0716      	lsls	r6, r2, #28
 8011bb2:	4605      	mov	r5, r0
 8011bb4:	460c      	mov	r4, r1
 8011bb6:	d454      	bmi.n	8011c62 <__sflush_r+0xba>
 8011bb8:	684b      	ldr	r3, [r1, #4]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	dc02      	bgt.n	8011bc4 <__sflush_r+0x1c>
 8011bbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	dd48      	ble.n	8011c56 <__sflush_r+0xae>
 8011bc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011bc6:	2e00      	cmp	r6, #0
 8011bc8:	d045      	beq.n	8011c56 <__sflush_r+0xae>
 8011bca:	2300      	movs	r3, #0
 8011bcc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011bd0:	682f      	ldr	r7, [r5, #0]
 8011bd2:	6a21      	ldr	r1, [r4, #32]
 8011bd4:	602b      	str	r3, [r5, #0]
 8011bd6:	d030      	beq.n	8011c3a <__sflush_r+0x92>
 8011bd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011bda:	89a3      	ldrh	r3, [r4, #12]
 8011bdc:	0759      	lsls	r1, r3, #29
 8011bde:	d505      	bpl.n	8011bec <__sflush_r+0x44>
 8011be0:	6863      	ldr	r3, [r4, #4]
 8011be2:	1ad2      	subs	r2, r2, r3
 8011be4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011be6:	b10b      	cbz	r3, 8011bec <__sflush_r+0x44>
 8011be8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011bea:	1ad2      	subs	r2, r2, r3
 8011bec:	2300      	movs	r3, #0
 8011bee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011bf0:	6a21      	ldr	r1, [r4, #32]
 8011bf2:	4628      	mov	r0, r5
 8011bf4:	47b0      	blx	r6
 8011bf6:	1c43      	adds	r3, r0, #1
 8011bf8:	89a3      	ldrh	r3, [r4, #12]
 8011bfa:	d106      	bne.n	8011c0a <__sflush_r+0x62>
 8011bfc:	6829      	ldr	r1, [r5, #0]
 8011bfe:	291d      	cmp	r1, #29
 8011c00:	d82b      	bhi.n	8011c5a <__sflush_r+0xb2>
 8011c02:	4a2a      	ldr	r2, [pc, #168]	@ (8011cac <__sflush_r+0x104>)
 8011c04:	410a      	asrs	r2, r1
 8011c06:	07d6      	lsls	r6, r2, #31
 8011c08:	d427      	bmi.n	8011c5a <__sflush_r+0xb2>
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	6062      	str	r2, [r4, #4]
 8011c0e:	04d9      	lsls	r1, r3, #19
 8011c10:	6922      	ldr	r2, [r4, #16]
 8011c12:	6022      	str	r2, [r4, #0]
 8011c14:	d504      	bpl.n	8011c20 <__sflush_r+0x78>
 8011c16:	1c42      	adds	r2, r0, #1
 8011c18:	d101      	bne.n	8011c1e <__sflush_r+0x76>
 8011c1a:	682b      	ldr	r3, [r5, #0]
 8011c1c:	b903      	cbnz	r3, 8011c20 <__sflush_r+0x78>
 8011c1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011c20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011c22:	602f      	str	r7, [r5, #0]
 8011c24:	b1b9      	cbz	r1, 8011c56 <__sflush_r+0xae>
 8011c26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c2a:	4299      	cmp	r1, r3
 8011c2c:	d002      	beq.n	8011c34 <__sflush_r+0x8c>
 8011c2e:	4628      	mov	r0, r5
 8011c30:	f7ff fa96 	bl	8011160 <_free_r>
 8011c34:	2300      	movs	r3, #0
 8011c36:	6363      	str	r3, [r4, #52]	@ 0x34
 8011c38:	e00d      	b.n	8011c56 <__sflush_r+0xae>
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	4628      	mov	r0, r5
 8011c3e:	47b0      	blx	r6
 8011c40:	4602      	mov	r2, r0
 8011c42:	1c50      	adds	r0, r2, #1
 8011c44:	d1c9      	bne.n	8011bda <__sflush_r+0x32>
 8011c46:	682b      	ldr	r3, [r5, #0]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d0c6      	beq.n	8011bda <__sflush_r+0x32>
 8011c4c:	2b1d      	cmp	r3, #29
 8011c4e:	d001      	beq.n	8011c54 <__sflush_r+0xac>
 8011c50:	2b16      	cmp	r3, #22
 8011c52:	d11e      	bne.n	8011c92 <__sflush_r+0xea>
 8011c54:	602f      	str	r7, [r5, #0]
 8011c56:	2000      	movs	r0, #0
 8011c58:	e022      	b.n	8011ca0 <__sflush_r+0xf8>
 8011c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c5e:	b21b      	sxth	r3, r3
 8011c60:	e01b      	b.n	8011c9a <__sflush_r+0xf2>
 8011c62:	690f      	ldr	r7, [r1, #16]
 8011c64:	2f00      	cmp	r7, #0
 8011c66:	d0f6      	beq.n	8011c56 <__sflush_r+0xae>
 8011c68:	0793      	lsls	r3, r2, #30
 8011c6a:	680e      	ldr	r6, [r1, #0]
 8011c6c:	bf08      	it	eq
 8011c6e:	694b      	ldreq	r3, [r1, #20]
 8011c70:	600f      	str	r7, [r1, #0]
 8011c72:	bf18      	it	ne
 8011c74:	2300      	movne	r3, #0
 8011c76:	eba6 0807 	sub.w	r8, r6, r7
 8011c7a:	608b      	str	r3, [r1, #8]
 8011c7c:	f1b8 0f00 	cmp.w	r8, #0
 8011c80:	dde9      	ble.n	8011c56 <__sflush_r+0xae>
 8011c82:	6a21      	ldr	r1, [r4, #32]
 8011c84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011c86:	4643      	mov	r3, r8
 8011c88:	463a      	mov	r2, r7
 8011c8a:	4628      	mov	r0, r5
 8011c8c:	47b0      	blx	r6
 8011c8e:	2800      	cmp	r0, #0
 8011c90:	dc08      	bgt.n	8011ca4 <__sflush_r+0xfc>
 8011c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c9a:	81a3      	strh	r3, [r4, #12]
 8011c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8011ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ca4:	4407      	add	r7, r0
 8011ca6:	eba8 0800 	sub.w	r8, r8, r0
 8011caa:	e7e7      	b.n	8011c7c <__sflush_r+0xd4>
 8011cac:	dfbffffe 	.word	0xdfbffffe

08011cb0 <_fflush_r>:
 8011cb0:	b538      	push	{r3, r4, r5, lr}
 8011cb2:	690b      	ldr	r3, [r1, #16]
 8011cb4:	4605      	mov	r5, r0
 8011cb6:	460c      	mov	r4, r1
 8011cb8:	b913      	cbnz	r3, 8011cc0 <_fflush_r+0x10>
 8011cba:	2500      	movs	r5, #0
 8011cbc:	4628      	mov	r0, r5
 8011cbe:	bd38      	pop	{r3, r4, r5, pc}
 8011cc0:	b118      	cbz	r0, 8011cca <_fflush_r+0x1a>
 8011cc2:	6a03      	ldr	r3, [r0, #32]
 8011cc4:	b90b      	cbnz	r3, 8011cca <_fflush_r+0x1a>
 8011cc6:	f7fe fa8f 	bl	80101e8 <__sinit>
 8011cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d0f3      	beq.n	8011cba <_fflush_r+0xa>
 8011cd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011cd4:	07d0      	lsls	r0, r2, #31
 8011cd6:	d404      	bmi.n	8011ce2 <_fflush_r+0x32>
 8011cd8:	0599      	lsls	r1, r3, #22
 8011cda:	d402      	bmi.n	8011ce2 <_fflush_r+0x32>
 8011cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011cde:	f7fe fbd8 	bl	8010492 <__retarget_lock_acquire_recursive>
 8011ce2:	4628      	mov	r0, r5
 8011ce4:	4621      	mov	r1, r4
 8011ce6:	f7ff ff5f 	bl	8011ba8 <__sflush_r>
 8011cea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011cec:	07da      	lsls	r2, r3, #31
 8011cee:	4605      	mov	r5, r0
 8011cf0:	d4e4      	bmi.n	8011cbc <_fflush_r+0xc>
 8011cf2:	89a3      	ldrh	r3, [r4, #12]
 8011cf4:	059b      	lsls	r3, r3, #22
 8011cf6:	d4e1      	bmi.n	8011cbc <_fflush_r+0xc>
 8011cf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011cfa:	f7fe fbcb 	bl	8010494 <__retarget_lock_release_recursive>
 8011cfe:	e7dd      	b.n	8011cbc <_fflush_r+0xc>

08011d00 <__assert_func>:
 8011d00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d02:	4614      	mov	r4, r2
 8011d04:	461a      	mov	r2, r3
 8011d06:	4b09      	ldr	r3, [pc, #36]	@ (8011d2c <__assert_func+0x2c>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	4605      	mov	r5, r0
 8011d0c:	68d8      	ldr	r0, [r3, #12]
 8011d0e:	b954      	cbnz	r4, 8011d26 <__assert_func+0x26>
 8011d10:	4b07      	ldr	r3, [pc, #28]	@ (8011d30 <__assert_func+0x30>)
 8011d12:	461c      	mov	r4, r3
 8011d14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d18:	9100      	str	r1, [sp, #0]
 8011d1a:	462b      	mov	r3, r5
 8011d1c:	4905      	ldr	r1, [pc, #20]	@ (8011d34 <__assert_func+0x34>)
 8011d1e:	f000 f86f 	bl	8011e00 <fiprintf>
 8011d22:	f000 f87f 	bl	8011e24 <abort>
 8011d26:	4b04      	ldr	r3, [pc, #16]	@ (8011d38 <__assert_func+0x38>)
 8011d28:	e7f4      	b.n	8011d14 <__assert_func+0x14>
 8011d2a:	bf00      	nop
 8011d2c:	20000064 	.word	0x20000064
 8011d30:	0801480e 	.word	0x0801480e
 8011d34:	080147e0 	.word	0x080147e0
 8011d38:	080147d3 	.word	0x080147d3

08011d3c <_calloc_r>:
 8011d3c:	b570      	push	{r4, r5, r6, lr}
 8011d3e:	fba1 5402 	umull	r5, r4, r1, r2
 8011d42:	b93c      	cbnz	r4, 8011d54 <_calloc_r+0x18>
 8011d44:	4629      	mov	r1, r5
 8011d46:	f7fd fcdf 	bl	800f708 <_malloc_r>
 8011d4a:	4606      	mov	r6, r0
 8011d4c:	b928      	cbnz	r0, 8011d5a <_calloc_r+0x1e>
 8011d4e:	2600      	movs	r6, #0
 8011d50:	4630      	mov	r0, r6
 8011d52:	bd70      	pop	{r4, r5, r6, pc}
 8011d54:	220c      	movs	r2, #12
 8011d56:	6002      	str	r2, [r0, #0]
 8011d58:	e7f9      	b.n	8011d4e <_calloc_r+0x12>
 8011d5a:	462a      	mov	r2, r5
 8011d5c:	4621      	mov	r1, r4
 8011d5e:	f7fe fb0a 	bl	8010376 <memset>
 8011d62:	e7f5      	b.n	8011d50 <_calloc_r+0x14>

08011d64 <__ascii_mbtowc>:
 8011d64:	b082      	sub	sp, #8
 8011d66:	b901      	cbnz	r1, 8011d6a <__ascii_mbtowc+0x6>
 8011d68:	a901      	add	r1, sp, #4
 8011d6a:	b142      	cbz	r2, 8011d7e <__ascii_mbtowc+0x1a>
 8011d6c:	b14b      	cbz	r3, 8011d82 <__ascii_mbtowc+0x1e>
 8011d6e:	7813      	ldrb	r3, [r2, #0]
 8011d70:	600b      	str	r3, [r1, #0]
 8011d72:	7812      	ldrb	r2, [r2, #0]
 8011d74:	1e10      	subs	r0, r2, #0
 8011d76:	bf18      	it	ne
 8011d78:	2001      	movne	r0, #1
 8011d7a:	b002      	add	sp, #8
 8011d7c:	4770      	bx	lr
 8011d7e:	4610      	mov	r0, r2
 8011d80:	e7fb      	b.n	8011d7a <__ascii_mbtowc+0x16>
 8011d82:	f06f 0001 	mvn.w	r0, #1
 8011d86:	e7f8      	b.n	8011d7a <__ascii_mbtowc+0x16>

08011d88 <_realloc_r>:
 8011d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d8c:	4680      	mov	r8, r0
 8011d8e:	4615      	mov	r5, r2
 8011d90:	460c      	mov	r4, r1
 8011d92:	b921      	cbnz	r1, 8011d9e <_realloc_r+0x16>
 8011d94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d98:	4611      	mov	r1, r2
 8011d9a:	f7fd bcb5 	b.w	800f708 <_malloc_r>
 8011d9e:	b92a      	cbnz	r2, 8011dac <_realloc_r+0x24>
 8011da0:	f7ff f9de 	bl	8011160 <_free_r>
 8011da4:	2400      	movs	r4, #0
 8011da6:	4620      	mov	r0, r4
 8011da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dac:	f000 f841 	bl	8011e32 <_malloc_usable_size_r>
 8011db0:	4285      	cmp	r5, r0
 8011db2:	4606      	mov	r6, r0
 8011db4:	d802      	bhi.n	8011dbc <_realloc_r+0x34>
 8011db6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011dba:	d8f4      	bhi.n	8011da6 <_realloc_r+0x1e>
 8011dbc:	4629      	mov	r1, r5
 8011dbe:	4640      	mov	r0, r8
 8011dc0:	f7fd fca2 	bl	800f708 <_malloc_r>
 8011dc4:	4607      	mov	r7, r0
 8011dc6:	2800      	cmp	r0, #0
 8011dc8:	d0ec      	beq.n	8011da4 <_realloc_r+0x1c>
 8011dca:	42b5      	cmp	r5, r6
 8011dcc:	462a      	mov	r2, r5
 8011dce:	4621      	mov	r1, r4
 8011dd0:	bf28      	it	cs
 8011dd2:	4632      	movcs	r2, r6
 8011dd4:	f7fe fb67 	bl	80104a6 <memcpy>
 8011dd8:	4621      	mov	r1, r4
 8011dda:	4640      	mov	r0, r8
 8011ddc:	f7ff f9c0 	bl	8011160 <_free_r>
 8011de0:	463c      	mov	r4, r7
 8011de2:	e7e0      	b.n	8011da6 <_realloc_r+0x1e>

08011de4 <__ascii_wctomb>:
 8011de4:	4603      	mov	r3, r0
 8011de6:	4608      	mov	r0, r1
 8011de8:	b141      	cbz	r1, 8011dfc <__ascii_wctomb+0x18>
 8011dea:	2aff      	cmp	r2, #255	@ 0xff
 8011dec:	d904      	bls.n	8011df8 <__ascii_wctomb+0x14>
 8011dee:	228a      	movs	r2, #138	@ 0x8a
 8011df0:	601a      	str	r2, [r3, #0]
 8011df2:	f04f 30ff 	mov.w	r0, #4294967295
 8011df6:	4770      	bx	lr
 8011df8:	700a      	strb	r2, [r1, #0]
 8011dfa:	2001      	movs	r0, #1
 8011dfc:	4770      	bx	lr
	...

08011e00 <fiprintf>:
 8011e00:	b40e      	push	{r1, r2, r3}
 8011e02:	b503      	push	{r0, r1, lr}
 8011e04:	4601      	mov	r1, r0
 8011e06:	ab03      	add	r3, sp, #12
 8011e08:	4805      	ldr	r0, [pc, #20]	@ (8011e20 <fiprintf+0x20>)
 8011e0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e0e:	6800      	ldr	r0, [r0, #0]
 8011e10:	9301      	str	r3, [sp, #4]
 8011e12:	f000 f83f 	bl	8011e94 <_vfiprintf_r>
 8011e16:	b002      	add	sp, #8
 8011e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e1c:	b003      	add	sp, #12
 8011e1e:	4770      	bx	lr
 8011e20:	20000064 	.word	0x20000064

08011e24 <abort>:
 8011e24:	b508      	push	{r3, lr}
 8011e26:	2006      	movs	r0, #6
 8011e28:	f000 fa08 	bl	801223c <raise>
 8011e2c:	2001      	movs	r0, #1
 8011e2e:	f7f0 fbff 	bl	8002630 <_exit>

08011e32 <_malloc_usable_size_r>:
 8011e32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e36:	1f18      	subs	r0, r3, #4
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	bfbc      	itt	lt
 8011e3c:	580b      	ldrlt	r3, [r1, r0]
 8011e3e:	18c0      	addlt	r0, r0, r3
 8011e40:	4770      	bx	lr

08011e42 <__sfputc_r>:
 8011e42:	6893      	ldr	r3, [r2, #8]
 8011e44:	3b01      	subs	r3, #1
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	b410      	push	{r4}
 8011e4a:	6093      	str	r3, [r2, #8]
 8011e4c:	da08      	bge.n	8011e60 <__sfputc_r+0x1e>
 8011e4e:	6994      	ldr	r4, [r2, #24]
 8011e50:	42a3      	cmp	r3, r4
 8011e52:	db01      	blt.n	8011e58 <__sfputc_r+0x16>
 8011e54:	290a      	cmp	r1, #10
 8011e56:	d103      	bne.n	8011e60 <__sfputc_r+0x1e>
 8011e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e5c:	f000 b932 	b.w	80120c4 <__swbuf_r>
 8011e60:	6813      	ldr	r3, [r2, #0]
 8011e62:	1c58      	adds	r0, r3, #1
 8011e64:	6010      	str	r0, [r2, #0]
 8011e66:	7019      	strb	r1, [r3, #0]
 8011e68:	4608      	mov	r0, r1
 8011e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e6e:	4770      	bx	lr

08011e70 <__sfputs_r>:
 8011e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e72:	4606      	mov	r6, r0
 8011e74:	460f      	mov	r7, r1
 8011e76:	4614      	mov	r4, r2
 8011e78:	18d5      	adds	r5, r2, r3
 8011e7a:	42ac      	cmp	r4, r5
 8011e7c:	d101      	bne.n	8011e82 <__sfputs_r+0x12>
 8011e7e:	2000      	movs	r0, #0
 8011e80:	e007      	b.n	8011e92 <__sfputs_r+0x22>
 8011e82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e86:	463a      	mov	r2, r7
 8011e88:	4630      	mov	r0, r6
 8011e8a:	f7ff ffda 	bl	8011e42 <__sfputc_r>
 8011e8e:	1c43      	adds	r3, r0, #1
 8011e90:	d1f3      	bne.n	8011e7a <__sfputs_r+0xa>
 8011e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011e94 <_vfiprintf_r>:
 8011e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e98:	460d      	mov	r5, r1
 8011e9a:	b09d      	sub	sp, #116	@ 0x74
 8011e9c:	4614      	mov	r4, r2
 8011e9e:	4698      	mov	r8, r3
 8011ea0:	4606      	mov	r6, r0
 8011ea2:	b118      	cbz	r0, 8011eac <_vfiprintf_r+0x18>
 8011ea4:	6a03      	ldr	r3, [r0, #32]
 8011ea6:	b90b      	cbnz	r3, 8011eac <_vfiprintf_r+0x18>
 8011ea8:	f7fe f99e 	bl	80101e8 <__sinit>
 8011eac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011eae:	07d9      	lsls	r1, r3, #31
 8011eb0:	d405      	bmi.n	8011ebe <_vfiprintf_r+0x2a>
 8011eb2:	89ab      	ldrh	r3, [r5, #12]
 8011eb4:	059a      	lsls	r2, r3, #22
 8011eb6:	d402      	bmi.n	8011ebe <_vfiprintf_r+0x2a>
 8011eb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011eba:	f7fe faea 	bl	8010492 <__retarget_lock_acquire_recursive>
 8011ebe:	89ab      	ldrh	r3, [r5, #12]
 8011ec0:	071b      	lsls	r3, r3, #28
 8011ec2:	d501      	bpl.n	8011ec8 <_vfiprintf_r+0x34>
 8011ec4:	692b      	ldr	r3, [r5, #16]
 8011ec6:	b99b      	cbnz	r3, 8011ef0 <_vfiprintf_r+0x5c>
 8011ec8:	4629      	mov	r1, r5
 8011eca:	4630      	mov	r0, r6
 8011ecc:	f000 f938 	bl	8012140 <__swsetup_r>
 8011ed0:	b170      	cbz	r0, 8011ef0 <_vfiprintf_r+0x5c>
 8011ed2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ed4:	07dc      	lsls	r4, r3, #31
 8011ed6:	d504      	bpl.n	8011ee2 <_vfiprintf_r+0x4e>
 8011ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8011edc:	b01d      	add	sp, #116	@ 0x74
 8011ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ee2:	89ab      	ldrh	r3, [r5, #12]
 8011ee4:	0598      	lsls	r0, r3, #22
 8011ee6:	d4f7      	bmi.n	8011ed8 <_vfiprintf_r+0x44>
 8011ee8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011eea:	f7fe fad3 	bl	8010494 <__retarget_lock_release_recursive>
 8011eee:	e7f3      	b.n	8011ed8 <_vfiprintf_r+0x44>
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ef4:	2320      	movs	r3, #32
 8011ef6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011efa:	f8cd 800c 	str.w	r8, [sp, #12]
 8011efe:	2330      	movs	r3, #48	@ 0x30
 8011f00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80120b0 <_vfiprintf_r+0x21c>
 8011f04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f08:	f04f 0901 	mov.w	r9, #1
 8011f0c:	4623      	mov	r3, r4
 8011f0e:	469a      	mov	sl, r3
 8011f10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f14:	b10a      	cbz	r2, 8011f1a <_vfiprintf_r+0x86>
 8011f16:	2a25      	cmp	r2, #37	@ 0x25
 8011f18:	d1f9      	bne.n	8011f0e <_vfiprintf_r+0x7a>
 8011f1a:	ebba 0b04 	subs.w	fp, sl, r4
 8011f1e:	d00b      	beq.n	8011f38 <_vfiprintf_r+0xa4>
 8011f20:	465b      	mov	r3, fp
 8011f22:	4622      	mov	r2, r4
 8011f24:	4629      	mov	r1, r5
 8011f26:	4630      	mov	r0, r6
 8011f28:	f7ff ffa2 	bl	8011e70 <__sfputs_r>
 8011f2c:	3001      	adds	r0, #1
 8011f2e:	f000 80a7 	beq.w	8012080 <_vfiprintf_r+0x1ec>
 8011f32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f34:	445a      	add	r2, fp
 8011f36:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f38:	f89a 3000 	ldrb.w	r3, [sl]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	f000 809f 	beq.w	8012080 <_vfiprintf_r+0x1ec>
 8011f42:	2300      	movs	r3, #0
 8011f44:	f04f 32ff 	mov.w	r2, #4294967295
 8011f48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f4c:	f10a 0a01 	add.w	sl, sl, #1
 8011f50:	9304      	str	r3, [sp, #16]
 8011f52:	9307      	str	r3, [sp, #28]
 8011f54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f58:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f5a:	4654      	mov	r4, sl
 8011f5c:	2205      	movs	r2, #5
 8011f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f62:	4853      	ldr	r0, [pc, #332]	@ (80120b0 <_vfiprintf_r+0x21c>)
 8011f64:	f7ee f944 	bl	80001f0 <memchr>
 8011f68:	9a04      	ldr	r2, [sp, #16]
 8011f6a:	b9d8      	cbnz	r0, 8011fa4 <_vfiprintf_r+0x110>
 8011f6c:	06d1      	lsls	r1, r2, #27
 8011f6e:	bf44      	itt	mi
 8011f70:	2320      	movmi	r3, #32
 8011f72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f76:	0713      	lsls	r3, r2, #28
 8011f78:	bf44      	itt	mi
 8011f7a:	232b      	movmi	r3, #43	@ 0x2b
 8011f7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f80:	f89a 3000 	ldrb.w	r3, [sl]
 8011f84:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f86:	d015      	beq.n	8011fb4 <_vfiprintf_r+0x120>
 8011f88:	9a07      	ldr	r2, [sp, #28]
 8011f8a:	4654      	mov	r4, sl
 8011f8c:	2000      	movs	r0, #0
 8011f8e:	f04f 0c0a 	mov.w	ip, #10
 8011f92:	4621      	mov	r1, r4
 8011f94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f98:	3b30      	subs	r3, #48	@ 0x30
 8011f9a:	2b09      	cmp	r3, #9
 8011f9c:	d94b      	bls.n	8012036 <_vfiprintf_r+0x1a2>
 8011f9e:	b1b0      	cbz	r0, 8011fce <_vfiprintf_r+0x13a>
 8011fa0:	9207      	str	r2, [sp, #28]
 8011fa2:	e014      	b.n	8011fce <_vfiprintf_r+0x13a>
 8011fa4:	eba0 0308 	sub.w	r3, r0, r8
 8011fa8:	fa09 f303 	lsl.w	r3, r9, r3
 8011fac:	4313      	orrs	r3, r2
 8011fae:	9304      	str	r3, [sp, #16]
 8011fb0:	46a2      	mov	sl, r4
 8011fb2:	e7d2      	b.n	8011f5a <_vfiprintf_r+0xc6>
 8011fb4:	9b03      	ldr	r3, [sp, #12]
 8011fb6:	1d19      	adds	r1, r3, #4
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	9103      	str	r1, [sp, #12]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	bfbb      	ittet	lt
 8011fc0:	425b      	neglt	r3, r3
 8011fc2:	f042 0202 	orrlt.w	r2, r2, #2
 8011fc6:	9307      	strge	r3, [sp, #28]
 8011fc8:	9307      	strlt	r3, [sp, #28]
 8011fca:	bfb8      	it	lt
 8011fcc:	9204      	strlt	r2, [sp, #16]
 8011fce:	7823      	ldrb	r3, [r4, #0]
 8011fd0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011fd2:	d10a      	bne.n	8011fea <_vfiprintf_r+0x156>
 8011fd4:	7863      	ldrb	r3, [r4, #1]
 8011fd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fd8:	d132      	bne.n	8012040 <_vfiprintf_r+0x1ac>
 8011fda:	9b03      	ldr	r3, [sp, #12]
 8011fdc:	1d1a      	adds	r2, r3, #4
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	9203      	str	r2, [sp, #12]
 8011fe2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011fe6:	3402      	adds	r4, #2
 8011fe8:	9305      	str	r3, [sp, #20]
 8011fea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80120c0 <_vfiprintf_r+0x22c>
 8011fee:	7821      	ldrb	r1, [r4, #0]
 8011ff0:	2203      	movs	r2, #3
 8011ff2:	4650      	mov	r0, sl
 8011ff4:	f7ee f8fc 	bl	80001f0 <memchr>
 8011ff8:	b138      	cbz	r0, 801200a <_vfiprintf_r+0x176>
 8011ffa:	9b04      	ldr	r3, [sp, #16]
 8011ffc:	eba0 000a 	sub.w	r0, r0, sl
 8012000:	2240      	movs	r2, #64	@ 0x40
 8012002:	4082      	lsls	r2, r0
 8012004:	4313      	orrs	r3, r2
 8012006:	3401      	adds	r4, #1
 8012008:	9304      	str	r3, [sp, #16]
 801200a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801200e:	4829      	ldr	r0, [pc, #164]	@ (80120b4 <_vfiprintf_r+0x220>)
 8012010:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012014:	2206      	movs	r2, #6
 8012016:	f7ee f8eb 	bl	80001f0 <memchr>
 801201a:	2800      	cmp	r0, #0
 801201c:	d03f      	beq.n	801209e <_vfiprintf_r+0x20a>
 801201e:	4b26      	ldr	r3, [pc, #152]	@ (80120b8 <_vfiprintf_r+0x224>)
 8012020:	bb1b      	cbnz	r3, 801206a <_vfiprintf_r+0x1d6>
 8012022:	9b03      	ldr	r3, [sp, #12]
 8012024:	3307      	adds	r3, #7
 8012026:	f023 0307 	bic.w	r3, r3, #7
 801202a:	3308      	adds	r3, #8
 801202c:	9303      	str	r3, [sp, #12]
 801202e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012030:	443b      	add	r3, r7
 8012032:	9309      	str	r3, [sp, #36]	@ 0x24
 8012034:	e76a      	b.n	8011f0c <_vfiprintf_r+0x78>
 8012036:	fb0c 3202 	mla	r2, ip, r2, r3
 801203a:	460c      	mov	r4, r1
 801203c:	2001      	movs	r0, #1
 801203e:	e7a8      	b.n	8011f92 <_vfiprintf_r+0xfe>
 8012040:	2300      	movs	r3, #0
 8012042:	3401      	adds	r4, #1
 8012044:	9305      	str	r3, [sp, #20]
 8012046:	4619      	mov	r1, r3
 8012048:	f04f 0c0a 	mov.w	ip, #10
 801204c:	4620      	mov	r0, r4
 801204e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012052:	3a30      	subs	r2, #48	@ 0x30
 8012054:	2a09      	cmp	r2, #9
 8012056:	d903      	bls.n	8012060 <_vfiprintf_r+0x1cc>
 8012058:	2b00      	cmp	r3, #0
 801205a:	d0c6      	beq.n	8011fea <_vfiprintf_r+0x156>
 801205c:	9105      	str	r1, [sp, #20]
 801205e:	e7c4      	b.n	8011fea <_vfiprintf_r+0x156>
 8012060:	fb0c 2101 	mla	r1, ip, r1, r2
 8012064:	4604      	mov	r4, r0
 8012066:	2301      	movs	r3, #1
 8012068:	e7f0      	b.n	801204c <_vfiprintf_r+0x1b8>
 801206a:	ab03      	add	r3, sp, #12
 801206c:	9300      	str	r3, [sp, #0]
 801206e:	462a      	mov	r2, r5
 8012070:	4b12      	ldr	r3, [pc, #72]	@ (80120bc <_vfiprintf_r+0x228>)
 8012072:	a904      	add	r1, sp, #16
 8012074:	4630      	mov	r0, r6
 8012076:	f7fd fc73 	bl	800f960 <_printf_float>
 801207a:	4607      	mov	r7, r0
 801207c:	1c78      	adds	r0, r7, #1
 801207e:	d1d6      	bne.n	801202e <_vfiprintf_r+0x19a>
 8012080:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012082:	07d9      	lsls	r1, r3, #31
 8012084:	d405      	bmi.n	8012092 <_vfiprintf_r+0x1fe>
 8012086:	89ab      	ldrh	r3, [r5, #12]
 8012088:	059a      	lsls	r2, r3, #22
 801208a:	d402      	bmi.n	8012092 <_vfiprintf_r+0x1fe>
 801208c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801208e:	f7fe fa01 	bl	8010494 <__retarget_lock_release_recursive>
 8012092:	89ab      	ldrh	r3, [r5, #12]
 8012094:	065b      	lsls	r3, r3, #25
 8012096:	f53f af1f 	bmi.w	8011ed8 <_vfiprintf_r+0x44>
 801209a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801209c:	e71e      	b.n	8011edc <_vfiprintf_r+0x48>
 801209e:	ab03      	add	r3, sp, #12
 80120a0:	9300      	str	r3, [sp, #0]
 80120a2:	462a      	mov	r2, r5
 80120a4:	4b05      	ldr	r3, [pc, #20]	@ (80120bc <_vfiprintf_r+0x228>)
 80120a6:	a904      	add	r1, sp, #16
 80120a8:	4630      	mov	r0, r6
 80120aa:	f7fd fef1 	bl	800fe90 <_printf_i>
 80120ae:	e7e4      	b.n	801207a <_vfiprintf_r+0x1e6>
 80120b0:	080147b8 	.word	0x080147b8
 80120b4:	080147c2 	.word	0x080147c2
 80120b8:	0800f961 	.word	0x0800f961
 80120bc:	08011e71 	.word	0x08011e71
 80120c0:	080147be 	.word	0x080147be

080120c4 <__swbuf_r>:
 80120c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120c6:	460e      	mov	r6, r1
 80120c8:	4614      	mov	r4, r2
 80120ca:	4605      	mov	r5, r0
 80120cc:	b118      	cbz	r0, 80120d6 <__swbuf_r+0x12>
 80120ce:	6a03      	ldr	r3, [r0, #32]
 80120d0:	b90b      	cbnz	r3, 80120d6 <__swbuf_r+0x12>
 80120d2:	f7fe f889 	bl	80101e8 <__sinit>
 80120d6:	69a3      	ldr	r3, [r4, #24]
 80120d8:	60a3      	str	r3, [r4, #8]
 80120da:	89a3      	ldrh	r3, [r4, #12]
 80120dc:	071a      	lsls	r2, r3, #28
 80120de:	d501      	bpl.n	80120e4 <__swbuf_r+0x20>
 80120e0:	6923      	ldr	r3, [r4, #16]
 80120e2:	b943      	cbnz	r3, 80120f6 <__swbuf_r+0x32>
 80120e4:	4621      	mov	r1, r4
 80120e6:	4628      	mov	r0, r5
 80120e8:	f000 f82a 	bl	8012140 <__swsetup_r>
 80120ec:	b118      	cbz	r0, 80120f6 <__swbuf_r+0x32>
 80120ee:	f04f 37ff 	mov.w	r7, #4294967295
 80120f2:	4638      	mov	r0, r7
 80120f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80120f6:	6823      	ldr	r3, [r4, #0]
 80120f8:	6922      	ldr	r2, [r4, #16]
 80120fa:	1a98      	subs	r0, r3, r2
 80120fc:	6963      	ldr	r3, [r4, #20]
 80120fe:	b2f6      	uxtb	r6, r6
 8012100:	4283      	cmp	r3, r0
 8012102:	4637      	mov	r7, r6
 8012104:	dc05      	bgt.n	8012112 <__swbuf_r+0x4e>
 8012106:	4621      	mov	r1, r4
 8012108:	4628      	mov	r0, r5
 801210a:	f7ff fdd1 	bl	8011cb0 <_fflush_r>
 801210e:	2800      	cmp	r0, #0
 8012110:	d1ed      	bne.n	80120ee <__swbuf_r+0x2a>
 8012112:	68a3      	ldr	r3, [r4, #8]
 8012114:	3b01      	subs	r3, #1
 8012116:	60a3      	str	r3, [r4, #8]
 8012118:	6823      	ldr	r3, [r4, #0]
 801211a:	1c5a      	adds	r2, r3, #1
 801211c:	6022      	str	r2, [r4, #0]
 801211e:	701e      	strb	r6, [r3, #0]
 8012120:	6962      	ldr	r2, [r4, #20]
 8012122:	1c43      	adds	r3, r0, #1
 8012124:	429a      	cmp	r2, r3
 8012126:	d004      	beq.n	8012132 <__swbuf_r+0x6e>
 8012128:	89a3      	ldrh	r3, [r4, #12]
 801212a:	07db      	lsls	r3, r3, #31
 801212c:	d5e1      	bpl.n	80120f2 <__swbuf_r+0x2e>
 801212e:	2e0a      	cmp	r6, #10
 8012130:	d1df      	bne.n	80120f2 <__swbuf_r+0x2e>
 8012132:	4621      	mov	r1, r4
 8012134:	4628      	mov	r0, r5
 8012136:	f7ff fdbb 	bl	8011cb0 <_fflush_r>
 801213a:	2800      	cmp	r0, #0
 801213c:	d0d9      	beq.n	80120f2 <__swbuf_r+0x2e>
 801213e:	e7d6      	b.n	80120ee <__swbuf_r+0x2a>

08012140 <__swsetup_r>:
 8012140:	b538      	push	{r3, r4, r5, lr}
 8012142:	4b29      	ldr	r3, [pc, #164]	@ (80121e8 <__swsetup_r+0xa8>)
 8012144:	4605      	mov	r5, r0
 8012146:	6818      	ldr	r0, [r3, #0]
 8012148:	460c      	mov	r4, r1
 801214a:	b118      	cbz	r0, 8012154 <__swsetup_r+0x14>
 801214c:	6a03      	ldr	r3, [r0, #32]
 801214e:	b90b      	cbnz	r3, 8012154 <__swsetup_r+0x14>
 8012150:	f7fe f84a 	bl	80101e8 <__sinit>
 8012154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012158:	0719      	lsls	r1, r3, #28
 801215a:	d422      	bmi.n	80121a2 <__swsetup_r+0x62>
 801215c:	06da      	lsls	r2, r3, #27
 801215e:	d407      	bmi.n	8012170 <__swsetup_r+0x30>
 8012160:	2209      	movs	r2, #9
 8012162:	602a      	str	r2, [r5, #0]
 8012164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012168:	81a3      	strh	r3, [r4, #12]
 801216a:	f04f 30ff 	mov.w	r0, #4294967295
 801216e:	e033      	b.n	80121d8 <__swsetup_r+0x98>
 8012170:	0758      	lsls	r0, r3, #29
 8012172:	d512      	bpl.n	801219a <__swsetup_r+0x5a>
 8012174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012176:	b141      	cbz	r1, 801218a <__swsetup_r+0x4a>
 8012178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801217c:	4299      	cmp	r1, r3
 801217e:	d002      	beq.n	8012186 <__swsetup_r+0x46>
 8012180:	4628      	mov	r0, r5
 8012182:	f7fe ffed 	bl	8011160 <_free_r>
 8012186:	2300      	movs	r3, #0
 8012188:	6363      	str	r3, [r4, #52]	@ 0x34
 801218a:	89a3      	ldrh	r3, [r4, #12]
 801218c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012190:	81a3      	strh	r3, [r4, #12]
 8012192:	2300      	movs	r3, #0
 8012194:	6063      	str	r3, [r4, #4]
 8012196:	6923      	ldr	r3, [r4, #16]
 8012198:	6023      	str	r3, [r4, #0]
 801219a:	89a3      	ldrh	r3, [r4, #12]
 801219c:	f043 0308 	orr.w	r3, r3, #8
 80121a0:	81a3      	strh	r3, [r4, #12]
 80121a2:	6923      	ldr	r3, [r4, #16]
 80121a4:	b94b      	cbnz	r3, 80121ba <__swsetup_r+0x7a>
 80121a6:	89a3      	ldrh	r3, [r4, #12]
 80121a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80121ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121b0:	d003      	beq.n	80121ba <__swsetup_r+0x7a>
 80121b2:	4621      	mov	r1, r4
 80121b4:	4628      	mov	r0, r5
 80121b6:	f000 f883 	bl	80122c0 <__smakebuf_r>
 80121ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121be:	f013 0201 	ands.w	r2, r3, #1
 80121c2:	d00a      	beq.n	80121da <__swsetup_r+0x9a>
 80121c4:	2200      	movs	r2, #0
 80121c6:	60a2      	str	r2, [r4, #8]
 80121c8:	6962      	ldr	r2, [r4, #20]
 80121ca:	4252      	negs	r2, r2
 80121cc:	61a2      	str	r2, [r4, #24]
 80121ce:	6922      	ldr	r2, [r4, #16]
 80121d0:	b942      	cbnz	r2, 80121e4 <__swsetup_r+0xa4>
 80121d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80121d6:	d1c5      	bne.n	8012164 <__swsetup_r+0x24>
 80121d8:	bd38      	pop	{r3, r4, r5, pc}
 80121da:	0799      	lsls	r1, r3, #30
 80121dc:	bf58      	it	pl
 80121de:	6962      	ldrpl	r2, [r4, #20]
 80121e0:	60a2      	str	r2, [r4, #8]
 80121e2:	e7f4      	b.n	80121ce <__swsetup_r+0x8e>
 80121e4:	2000      	movs	r0, #0
 80121e6:	e7f7      	b.n	80121d8 <__swsetup_r+0x98>
 80121e8:	20000064 	.word	0x20000064

080121ec <_raise_r>:
 80121ec:	291f      	cmp	r1, #31
 80121ee:	b538      	push	{r3, r4, r5, lr}
 80121f0:	4605      	mov	r5, r0
 80121f2:	460c      	mov	r4, r1
 80121f4:	d904      	bls.n	8012200 <_raise_r+0x14>
 80121f6:	2316      	movs	r3, #22
 80121f8:	6003      	str	r3, [r0, #0]
 80121fa:	f04f 30ff 	mov.w	r0, #4294967295
 80121fe:	bd38      	pop	{r3, r4, r5, pc}
 8012200:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012202:	b112      	cbz	r2, 801220a <_raise_r+0x1e>
 8012204:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012208:	b94b      	cbnz	r3, 801221e <_raise_r+0x32>
 801220a:	4628      	mov	r0, r5
 801220c:	f000 f830 	bl	8012270 <_getpid_r>
 8012210:	4622      	mov	r2, r4
 8012212:	4601      	mov	r1, r0
 8012214:	4628      	mov	r0, r5
 8012216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801221a:	f000 b817 	b.w	801224c <_kill_r>
 801221e:	2b01      	cmp	r3, #1
 8012220:	d00a      	beq.n	8012238 <_raise_r+0x4c>
 8012222:	1c59      	adds	r1, r3, #1
 8012224:	d103      	bne.n	801222e <_raise_r+0x42>
 8012226:	2316      	movs	r3, #22
 8012228:	6003      	str	r3, [r0, #0]
 801222a:	2001      	movs	r0, #1
 801222c:	e7e7      	b.n	80121fe <_raise_r+0x12>
 801222e:	2100      	movs	r1, #0
 8012230:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012234:	4620      	mov	r0, r4
 8012236:	4798      	blx	r3
 8012238:	2000      	movs	r0, #0
 801223a:	e7e0      	b.n	80121fe <_raise_r+0x12>

0801223c <raise>:
 801223c:	4b02      	ldr	r3, [pc, #8]	@ (8012248 <raise+0xc>)
 801223e:	4601      	mov	r1, r0
 8012240:	6818      	ldr	r0, [r3, #0]
 8012242:	f7ff bfd3 	b.w	80121ec <_raise_r>
 8012246:	bf00      	nop
 8012248:	20000064 	.word	0x20000064

0801224c <_kill_r>:
 801224c:	b538      	push	{r3, r4, r5, lr}
 801224e:	4d07      	ldr	r5, [pc, #28]	@ (801226c <_kill_r+0x20>)
 8012250:	2300      	movs	r3, #0
 8012252:	4604      	mov	r4, r0
 8012254:	4608      	mov	r0, r1
 8012256:	4611      	mov	r1, r2
 8012258:	602b      	str	r3, [r5, #0]
 801225a:	f7f0 f9d9 	bl	8002610 <_kill>
 801225e:	1c43      	adds	r3, r0, #1
 8012260:	d102      	bne.n	8012268 <_kill_r+0x1c>
 8012262:	682b      	ldr	r3, [r5, #0]
 8012264:	b103      	cbz	r3, 8012268 <_kill_r+0x1c>
 8012266:	6023      	str	r3, [r4, #0]
 8012268:	bd38      	pop	{r3, r4, r5, pc}
 801226a:	bf00      	nop
 801226c:	20001ca4 	.word	0x20001ca4

08012270 <_getpid_r>:
 8012270:	f7f0 b9c6 	b.w	8002600 <_getpid>

08012274 <__swhatbuf_r>:
 8012274:	b570      	push	{r4, r5, r6, lr}
 8012276:	460c      	mov	r4, r1
 8012278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801227c:	2900      	cmp	r1, #0
 801227e:	b096      	sub	sp, #88	@ 0x58
 8012280:	4615      	mov	r5, r2
 8012282:	461e      	mov	r6, r3
 8012284:	da0d      	bge.n	80122a2 <__swhatbuf_r+0x2e>
 8012286:	89a3      	ldrh	r3, [r4, #12]
 8012288:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801228c:	f04f 0100 	mov.w	r1, #0
 8012290:	bf14      	ite	ne
 8012292:	2340      	movne	r3, #64	@ 0x40
 8012294:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012298:	2000      	movs	r0, #0
 801229a:	6031      	str	r1, [r6, #0]
 801229c:	602b      	str	r3, [r5, #0]
 801229e:	b016      	add	sp, #88	@ 0x58
 80122a0:	bd70      	pop	{r4, r5, r6, pc}
 80122a2:	466a      	mov	r2, sp
 80122a4:	f000 f848 	bl	8012338 <_fstat_r>
 80122a8:	2800      	cmp	r0, #0
 80122aa:	dbec      	blt.n	8012286 <__swhatbuf_r+0x12>
 80122ac:	9901      	ldr	r1, [sp, #4]
 80122ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80122b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80122b6:	4259      	negs	r1, r3
 80122b8:	4159      	adcs	r1, r3
 80122ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80122be:	e7eb      	b.n	8012298 <__swhatbuf_r+0x24>

080122c0 <__smakebuf_r>:
 80122c0:	898b      	ldrh	r3, [r1, #12]
 80122c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80122c4:	079d      	lsls	r5, r3, #30
 80122c6:	4606      	mov	r6, r0
 80122c8:	460c      	mov	r4, r1
 80122ca:	d507      	bpl.n	80122dc <__smakebuf_r+0x1c>
 80122cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80122d0:	6023      	str	r3, [r4, #0]
 80122d2:	6123      	str	r3, [r4, #16]
 80122d4:	2301      	movs	r3, #1
 80122d6:	6163      	str	r3, [r4, #20]
 80122d8:	b003      	add	sp, #12
 80122da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122dc:	ab01      	add	r3, sp, #4
 80122de:	466a      	mov	r2, sp
 80122e0:	f7ff ffc8 	bl	8012274 <__swhatbuf_r>
 80122e4:	9f00      	ldr	r7, [sp, #0]
 80122e6:	4605      	mov	r5, r0
 80122e8:	4639      	mov	r1, r7
 80122ea:	4630      	mov	r0, r6
 80122ec:	f7fd fa0c 	bl	800f708 <_malloc_r>
 80122f0:	b948      	cbnz	r0, 8012306 <__smakebuf_r+0x46>
 80122f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122f6:	059a      	lsls	r2, r3, #22
 80122f8:	d4ee      	bmi.n	80122d8 <__smakebuf_r+0x18>
 80122fa:	f023 0303 	bic.w	r3, r3, #3
 80122fe:	f043 0302 	orr.w	r3, r3, #2
 8012302:	81a3      	strh	r3, [r4, #12]
 8012304:	e7e2      	b.n	80122cc <__smakebuf_r+0xc>
 8012306:	89a3      	ldrh	r3, [r4, #12]
 8012308:	6020      	str	r0, [r4, #0]
 801230a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801230e:	81a3      	strh	r3, [r4, #12]
 8012310:	9b01      	ldr	r3, [sp, #4]
 8012312:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012316:	b15b      	cbz	r3, 8012330 <__smakebuf_r+0x70>
 8012318:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801231c:	4630      	mov	r0, r6
 801231e:	f000 f81d 	bl	801235c <_isatty_r>
 8012322:	b128      	cbz	r0, 8012330 <__smakebuf_r+0x70>
 8012324:	89a3      	ldrh	r3, [r4, #12]
 8012326:	f023 0303 	bic.w	r3, r3, #3
 801232a:	f043 0301 	orr.w	r3, r3, #1
 801232e:	81a3      	strh	r3, [r4, #12]
 8012330:	89a3      	ldrh	r3, [r4, #12]
 8012332:	431d      	orrs	r5, r3
 8012334:	81a5      	strh	r5, [r4, #12]
 8012336:	e7cf      	b.n	80122d8 <__smakebuf_r+0x18>

08012338 <_fstat_r>:
 8012338:	b538      	push	{r3, r4, r5, lr}
 801233a:	4d07      	ldr	r5, [pc, #28]	@ (8012358 <_fstat_r+0x20>)
 801233c:	2300      	movs	r3, #0
 801233e:	4604      	mov	r4, r0
 8012340:	4608      	mov	r0, r1
 8012342:	4611      	mov	r1, r2
 8012344:	602b      	str	r3, [r5, #0]
 8012346:	f7f0 f9c3 	bl	80026d0 <_fstat>
 801234a:	1c43      	adds	r3, r0, #1
 801234c:	d102      	bne.n	8012354 <_fstat_r+0x1c>
 801234e:	682b      	ldr	r3, [r5, #0]
 8012350:	b103      	cbz	r3, 8012354 <_fstat_r+0x1c>
 8012352:	6023      	str	r3, [r4, #0]
 8012354:	bd38      	pop	{r3, r4, r5, pc}
 8012356:	bf00      	nop
 8012358:	20001ca4 	.word	0x20001ca4

0801235c <_isatty_r>:
 801235c:	b538      	push	{r3, r4, r5, lr}
 801235e:	4d06      	ldr	r5, [pc, #24]	@ (8012378 <_isatty_r+0x1c>)
 8012360:	2300      	movs	r3, #0
 8012362:	4604      	mov	r4, r0
 8012364:	4608      	mov	r0, r1
 8012366:	602b      	str	r3, [r5, #0]
 8012368:	f7f0 f9c2 	bl	80026f0 <_isatty>
 801236c:	1c43      	adds	r3, r0, #1
 801236e:	d102      	bne.n	8012376 <_isatty_r+0x1a>
 8012370:	682b      	ldr	r3, [r5, #0]
 8012372:	b103      	cbz	r3, 8012376 <_isatty_r+0x1a>
 8012374:	6023      	str	r3, [r4, #0]
 8012376:	bd38      	pop	{r3, r4, r5, pc}
 8012378:	20001ca4 	.word	0x20001ca4

0801237c <_init>:
 801237c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801237e:	bf00      	nop
 8012380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012382:	bc08      	pop	{r3}
 8012384:	469e      	mov	lr, r3
 8012386:	4770      	bx	lr

08012388 <_fini>:
 8012388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801238a:	bf00      	nop
 801238c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801238e:	bc08      	pop	{r3}
 8012390:	469e      	mov	lr, r3
 8012392:	4770      	bx	lr
