#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Mar 20 17:27:32 2022
# Process ID: 10588
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/eucHW/xsim_script.tcl}
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/eucHW/xsim_script.tcl
# xsim {eucHW} -autoloadwcfg -tclbatch {eucHW.tcl}
Time resolution is 1 ps
source eucHW.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "125000"
// RTL Simulation : 1 / 100 [83.87%] @ "5315000"
// RTL Simulation : 2 / 100 [83.87%] @ "10495000"
// RTL Simulation : 3 / 100 [83.87%] @ "15675000"
// RTL Simulation : 4 / 100 [83.87%] @ "20855000"
// RTL Simulation : 5 / 100 [83.87%] @ "26035000"
// RTL Simulation : 6 / 100 [83.87%] @ "31215000"
// RTL Simulation : 7 / 100 [83.87%] @ "36395000"
// RTL Simulation : 8 / 100 [83.87%] @ "41575000"
// RTL Simulation : 9 / 100 [83.87%] @ "46755000"
// RTL Simulation : 10 / 100 [83.87%] @ "51935000"
// RTL Simulation : 11 / 100 [83.87%] @ "57115000"
// RTL Simulation : 12 / 100 [83.87%] @ "62295000"
// RTL Simulation : 13 / 100 [83.87%] @ "67475000"
// RTL Simulation : 14 / 100 [83.87%] @ "72655000"
// RTL Simulation : 15 / 100 [83.87%] @ "77835000"
// RTL Simulation : 16 / 100 [83.87%] @ "83015000"
// RTL Simulation : 17 / 100 [83.87%] @ "88195000"
// RTL Simulation : 18 / 100 [83.87%] @ "93375000"
// RTL Simulation : 19 / 100 [83.87%] @ "98555000"
// RTL Simulation : 20 / 100 [83.87%] @ "103735000"
// RTL Simulation : 21 / 100 [83.87%] @ "108915000"
// RTL Simulation : 22 / 100 [83.87%] @ "114095000"
// RTL Simulation : 23 / 100 [83.87%] @ "119275000"
// RTL Simulation : 24 / 100 [83.87%] @ "124455000"
// RTL Simulation : 25 / 100 [83.87%] @ "129635000"
// RTL Simulation : 26 / 100 [83.87%] @ "134815000"
// RTL Simulation : 27 / 100 [83.87%] @ "139995000"
// RTL Simulation : 28 / 100 [83.87%] @ "145175000"
// RTL Simulation : 29 / 100 [83.87%] @ "150355000"
// RTL Simulation : 30 / 100 [83.87%] @ "155535000"
// RTL Simulation : 31 / 100 [83.87%] @ "160715000"
// RTL Simulation : 32 / 100 [83.87%] @ "165895000"
// RTL Simulation : 33 / 100 [83.87%] @ "171075000"
// RTL Simulation : 34 / 100 [83.87%] @ "176255000"
// RTL Simulation : 35 / 100 [83.87%] @ "181435000"
// RTL Simulation : 36 / 100 [83.87%] @ "186615000"
// RTL Simulation : 37 / 100 [83.87%] @ "191795000"
// RTL Simulation : 38 / 100 [83.87%] @ "196975000"
// RTL Simulation : 39 / 100 [83.87%] @ "202155000"
// RTL Simulation : 40 / 100 [83.87%] @ "207335000"
// RTL Simulation : 41 / 100 [83.87%] @ "212515000"
// RTL Simulation : 42 / 100 [83.87%] @ "217695000"
// RTL Simulation : 43 / 100 [83.87%] @ "222875000"
// RTL Simulation : 44 / 100 [83.87%] @ "228055000"
// RTL Simulation : 45 / 100 [83.87%] @ "233235000"
// RTL Simulation : 46 / 100 [83.87%] @ "238415000"
// RTL Simulation : 47 / 100 [83.87%] @ "243595000"
// RTL Simulation : 48 / 100 [83.87%] @ "248775000"
// RTL Simulation : 49 / 100 [83.87%] @ "253955000"
// RTL Simulation : 50 / 100 [83.87%] @ "259135000"
// RTL Simulation : 51 / 100 [83.87%] @ "264315000"
// RTL Simulation : 52 / 100 [83.87%] @ "269495000"
// RTL Simulation : 53 / 100 [83.87%] @ "274675000"
// RTL Simulation : 54 / 100 [83.87%] @ "279855000"
// RTL Simulation : 55 / 100 [83.87%] @ "285035000"
// RTL Simulation : 56 / 100 [83.87%] @ "290215000"
// RTL Simulation : 57 / 100 [83.87%] @ "295395000"
// RTL Simulation : 58 / 100 [83.87%] @ "300575000"
// RTL Simulation : 59 / 100 [83.87%] @ "305755000"
// RTL Simulation : 60 / 100 [83.87%] @ "310935000"
// RTL Simulation : 61 / 100 [83.87%] @ "316115000"
// RTL Simulation : 62 / 100 [83.87%] @ "321295000"
// RTL Simulation : 63 / 100 [83.87%] @ "326475000"
// RTL Simulation : 64 / 100 [83.87%] @ "331655000"
// RTL Simulation : 65 / 100 [83.87%] @ "336835000"
// RTL Simulation : 66 / 100 [83.87%] @ "342015000"
// RTL Simulation : 67 / 100 [83.87%] @ "347195000"
// RTL Simulation : 68 / 100 [83.87%] @ "352375000"
// RTL Simulation : 69 / 100 [83.87%] @ "357555000"
// RTL Simulation : 70 / 100 [83.87%] @ "362735000"
// RTL Simulation : 71 / 100 [83.87%] @ "367915000"
// RTL Simulation : 72 / 100 [83.87%] @ "373095000"
// RTL Simulation : 73 / 100 [83.87%] @ "378275000"
// RTL Simulation : 74 / 100 [83.87%] @ "383455000"
// RTL Simulation : 75 / 100 [83.87%] @ "388635000"
// RTL Simulation : 76 / 100 [83.87%] @ "393815000"
// RTL Simulation : 77 / 100 [83.87%] @ "398995000"
// RTL Simulation : 78 / 100 [83.87%] @ "404175000"
// RTL Simulation : 79 / 100 [83.87%] @ "409355000"
// RTL Simulation : 80 / 100 [83.87%] @ "414535000"
// RTL Simulation : 81 / 100 [83.87%] @ "419715000"
// RTL Simulation : 82 / 100 [83.87%] @ "424895000"
// RTL Simulation : 83 / 100 [83.87%] @ "430075000"
// RTL Simulation : 84 / 100 [83.87%] @ "435255000"
// RTL Simulation : 85 / 100 [83.87%] @ "440435000"
// RTL Simulation : 86 / 100 [83.87%] @ "445615000"
// RTL Simulation : 87 / 100 [83.87%] @ "450795000"
// RTL Simulation : 88 / 100 [83.87%] @ "455975000"
// RTL Simulation : 89 / 100 [83.87%] @ "461155000"
// RTL Simulation : 90 / 100 [83.87%] @ "466335000"
// RTL Simulation : 91 / 100 [83.87%] @ "471515000"
// RTL Simulation : 92 / 100 [83.87%] @ "476695000"
// RTL Simulation : 93 / 100 [83.87%] @ "481875000"
// RTL Simulation : 94 / 100 [83.87%] @ "487055000"
// RTL Simulation : 95 / 100 [83.87%] @ "492235000"
// RTL Simulation : 96 / 100 [83.87%] @ "497415000"
// RTL Simulation : 97 / 100 [83.87%] @ "502595000"
// RTL Simulation : 98 / 100 [83.87%] @ "507775000"
// RTL Simulation : 99 / 100 [83.87%] @ "512955000"
// RTL Simulation : 100 / 100 [100.00%] @ "518135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 518195 ns : File "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 20 17:27:38 2022...
