verilog work --include "../../../../crystand_1.7.srcs/sources_1/bd/ps_topp/ipshared/ec67/hdl" --include "../../../../crystand_1.7.srcs/sources_1/bd/ps_topp/ipshared/5bb9/hdl/verilog" --include "../../../../crystand_1.7.srcs/sources_1/bd/ps_topp/ipshared/70fd/hdl" \
"../../../bd/ps_topp/ip/ps_topp_processing_system7_0_0/sim/ps_topp_processing_system7_0_0.v" \
"../../../bd/ps_topp/ip/ps_topp_xbar_0/sim/ps_topp_xbar_0.v" \
"../../../bd/ps_topp/ip/ps_topp_auto_ds_1/sim/ps_topp_auto_ds_1.v" \
"../../../bd/ps_topp/ip/ps_topp_auto_ds_0/sim/ps_topp_auto_ds_0.v" \
"../../../bd/ps_topp/ip/ps_topp_auto_pc_0/sim/ps_topp_auto_pc_0.v" \
"../../../bd/ps_topp/ip/ps_topp_auto_pc_1/sim/ps_topp_auto_pc_1.v" \
"../../../bd/ps_topp/ip/ps_topp_auto_us_0/sim/ps_topp_auto_us_0.v" \

verilog work "glbl.v"

nosort
