# Digital-Design-and-Logic-Synthesis
Digital Design and Logic Synthesis  Final Project
▪	Implementation of an architecture for visible watermark insertion algorithm in the Verilog.
▪	The hardware accepts images as input and visible watermark image, these images are marked with a transparent symbol that is usually intended for copyright protection.
▪	The project includes implement the design according to specification, running simulations, verification and synthesis.
