div_gen_0.vhd,vhdl,xil_defaultlib,../../../../Triangle_Terahertz_FPGA_Ver2.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
