// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_handle_arp_reply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer2_V_dout,
        dataStreamBuffer2_V_empty_n,
        dataStreamBuffer2_V_read,
        arpTableIn_V_TVALID,
        dataOut_TREADY,
        arpTableIn_V_TDATA,
        arpTableIn_V_TREADY,
        dataOut_TDATA,
        dataOut_TVALID,
        dataOut_TKEEP,
        dataOut_TLAST,
        myMacAddress_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer2_V_dout;
input   dataStreamBuffer2_V_empty_n;
output   dataStreamBuffer2_V_read;
input   arpTableIn_V_TVALID;
input   dataOut_TREADY;
input  [55:0] arpTableIn_V_TDATA;
output   arpTableIn_V_TREADY;
output  [63:0] dataOut_TDATA;
output   dataOut_TVALID;
output  [7:0] dataOut_TKEEP;
output  [0:0] dataOut_TLAST;
input  [47:0] myMacAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer2_V_read;
reg arpTableIn_V_TREADY;
reg[63:0] dataOut_TDATA;
reg dataOut_TVALID;
reg[7:0] dataOut_TKEEP;
reg[0:0] dataOut_TLAST;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] grp_nbreadreq_fu_126_p3;
wire   [0:0] tmp_4_nbreadreq_fu_140_p3;
reg    ap_sig_bdd_82;
reg   [0:0] mw_writeLast_load_reg_544;
wire   [0:0] ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0;
reg   [1:0] mw_state_load_reg_558;
wire   [1:0] ap_reg_ppstg_mw_state_load_reg_558_pp0_it0;
reg   [0:0] tmp_5_reg_565;
wire   [0:0] ap_reg_ppstg_tmp_5_reg_565_pp0_it0;
reg    ap_sig_ioackin_dataOut_TREADY;
reg   [0:0] tmp_reg_584;
wire   [0:0] ap_reg_ppstg_tmp_reg_584_pp0_it0;
reg   [0:0] tmp_4_reg_593;
wire   [0:0] ap_reg_ppstg_tmp_4_reg_593_pp0_it0;
reg   [0:0] tmp_111_reg_602;
wire   [0:0] ap_reg_ppstg_tmp_111_reg_602_pp0_it0;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_130;
reg   [0:0] mw_writeLast = 1'b0;
reg   [63:0] mw_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] mw_prevWord_keep_V = 8'b00000000;
reg   [1:0] mw_state = 2'b00;
reg   [63:0] p_Val2_s_reg_548;
reg   [7:0] p_Val2_3_reg_553;
wire   [15:0] tmp_117_fu_395_p1;
reg   [15:0] tmp_117_reg_569;
reg   [1:0] p_Result_10_reg_574;
reg   [0:0] tmp_118_reg_579;
wire   [15:0] tmp_114_fu_428_p1;
reg   [15:0] tmp_114_reg_588;
wire   [47:0] tmp_110_fu_438_p1;
reg   [47:0] tmp_110_reg_597;
wire   [0:0] tmp_111_fu_442_p3;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_1_reg_170pp0_it0;
reg   [0:0] mw_state_flag_1_phi_fu_173_p20;
wire   [1:0] ap_reg_phiprechg_mw_state_new_1_reg_205pp0_it0;
reg   [1:0] mw_state_new_1_phi_fu_208_p20;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_240pp0_it0;
reg   [0:0] tmp_s_phi_fu_243_p20;
wire   [0:0] ap_reg_phiprechg_tmp_25_reg_274pp0_it0;
reg   [0:0] tmp_25_phi_fu_277_p20;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_2_reg_306pp0_it0;
reg   [0:0] mw_state_flag_2_phi_fu_309_p4;
wire   [1:0] ap_reg_phiprechg_mw_state_new_2_reg_318pp0_it0;
reg   [1:0] mw_state_new_2_phi_fu_321_p4;
wire   [63:0] p_Val2_5_fu_391_p1;
wire   [63:0] p_Val2_4_fu_424_p1;
wire   [63:0] p_Result_11_fu_468_p3;
wire   [63:0] p_Result_8_fu_499_p4;
wire   [63:0] p_Result_6_fu_512_p3;
wire   [63:0] p_Result_s_55_fu_520_p3;
wire   [7:0] p_Result_12_fu_476_p3;
wire   [7:0] p_Result_5_fu_529_p3;
wire   [0:0] tmp_last_V_fu_484_p2;
reg    ap_reg_ioackin_dataOut_TREADY = 1'b0;
wire   [47:0] grp_fu_357_p4;
wire   [5:0] grp_fu_366_p4;
wire   [31:0] p_Result_4_fu_490_p4;
wire   [15:0] tmp_120_fu_509_p1;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_95;
reg    ap_sig_bdd_106;
reg    ap_sig_bdd_120;
reg    ap_sig_bdd_332;
reg    ap_sig_bdd_488;
reg    ap_sig_bdd_328;
reg    ap_sig_bdd_491;
reg    ap_sig_bdd_494;
reg    ap_sig_bdd_496;
reg    ap_sig_bdd_303;
reg    ap_sig_bdd_137;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_dataOut_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_dataOut_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dataOut_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)))) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)))) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)))))) begin
            ap_reg_ioackin_dataOut_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == dataOut_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == dataOut_TREADY)))) begin
            ap_reg_ioackin_dataOut_TREADY <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_488) begin
        if ((mw_state == ap_const_lv2_2)) begin
            mw_prevWord_data_V <= p_Val2_4_fu_424_p1;
        end else if ((mw_state == ap_const_lv2_3)) begin
            mw_prevWord_data_V <= p_Val2_5_fu_391_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_137) begin
        if (~(mw_writeLast == ap_const_lv1_0)) begin
            mw_writeLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_303) begin
            mw_writeLast <= tmp_s_phi_fu_243_p20;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        mw_prevWord_keep_V <= {{dataStreamBuffer2_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == mw_state_flag_2_phi_fu_309_p4))) begin
        mw_state <= mw_state_new_2_phi_fu_321_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        mw_state_load_reg_558 <= mw_state;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        mw_writeLast_load_reg_544 <= mw_writeLast;
        p_Val2_3_reg_553 <= mw_prevWord_keep_V;
        p_Val2_s_reg_548 <= mw_prevWord_data_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        p_Result_10_reg_574 <= {{dataStreamBuffer2_V_dout[ap_const_lv32_41 : ap_const_lv32_40]}};
        tmp_117_reg_569 <= tmp_117_fu_395_p1;
        tmp_118_reg_579 <= dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_110_reg_597 <= tmp_110_fu_438_p1;
        tmp_111_reg_602 <= arpTableIn_V_TDATA[ap_const_lv32_30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_114_reg_588 <= tmp_114_fu_428_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_4_reg_593 <= tmp_4_nbreadreq_fu_140_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_5_reg_565 <= grp_nbreadreq_fu_126_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_reg_584 <= grp_nbreadreq_fu_126_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_130)
begin
    if (ap_sig_bdd_130) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_dataOut_TREADY assign process. ///
always @ (dataOut_TREADY or ap_reg_ioackin_dataOut_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_dataOut_TREADY)) begin
        ap_sig_ioackin_dataOut_TREADY = dataOut_TREADY;
    end else begin
        ap_sig_ioackin_dataOut_TREADY = ap_const_logic_1;
    end
end

/// arpTableIn_V_TREADY assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_4_nbreadreq_fu_140_p3 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or mw_writeLast or mw_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        arpTableIn_V_TREADY = ap_const_logic_1;
    end else begin
        arpTableIn_V_TREADY = ap_const_logic_0;
    end
end

/// dataOut_TDATA assign process. ///
always @ (ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or p_Result_11_fu_468_p3 or p_Result_8_fu_499_p4 or p_Result_6_fu_512_p3 or p_Result_s_55_fu_520_p3 or ap_sig_bdd_95 or ap_sig_bdd_106 or ap_sig_bdd_120 or ap_sig_bdd_332)
begin
    if (ap_sig_bdd_332) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0)) begin
            dataOut_TDATA = p_Result_s_55_fu_520_p3;
        end else if (ap_sig_bdd_120) begin
            dataOut_TDATA = p_Result_6_fu_512_p3;
        end else if (ap_sig_bdd_106) begin
            dataOut_TDATA = p_Result_8_fu_499_p4;
        end else if (ap_sig_bdd_95) begin
            dataOut_TDATA = p_Result_11_fu_468_p3;
        end else begin
            dataOut_TDATA = 'bx;
        end
    end else begin
        dataOut_TDATA = 'bx;
    end
end

/// dataOut_TKEEP assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or p_Result_12_fu_476_p3 or p_Result_5_fu_529_p3)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1))) begin
        dataOut_TKEEP = p_Result_5_fu_529_p3;
    end else if ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1)))) begin
        dataOut_TKEEP = ap_const_lv8_FF;
    end else if (((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1))) begin
        dataOut_TKEEP = p_Result_12_fu_476_p3;
    end else begin
        dataOut_TKEEP = 'bx;
    end
end

/// dataOut_TLAST assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_last_V_fu_484_p2)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1))) begin
        dataOut_TLAST = ap_const_lv1_1;
    end else if ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1)))) begin
        dataOut_TLAST = ap_const_lv1_0;
    end else if (((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1))) begin
        dataOut_TLAST = tmp_last_V_fu_484_p2;
    end else begin
        dataOut_TLAST = 'bx;
    end
end

/// dataOut_TVALID assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ioackin_dataOut_TREADY)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_dataOut_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_dataOut_TREADY)))) begin
        dataOut_TVALID = ap_const_logic_1;
    end else begin
        dataOut_TVALID = ap_const_logic_0;
    end
end

/// dataStreamBuffer2_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_126_p3 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or mw_writeLast or mw_state)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        dataStreamBuffer2_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer2_V_read = ap_const_logic_0;
    end
end

/// mw_state_flag_1_phi_fu_173_p20 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_126_p3 or tmp_4_nbreadreq_fu_140_p3 or mw_writeLast or mw_state or tmp_111_fu_442_p3 or ap_reg_phiprechg_mw_state_flag_1_reg_170pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~(ap_const_lv1_0 == tmp_111_fu_442_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & (ap_const_lv1_0 == tmp_111_fu_442_p3)))) begin
        mw_state_flag_1_phi_fu_173_p20 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3)))) begin
        mw_state_flag_1_phi_fu_173_p20 = ap_const_lv1_0;
    end else begin
        mw_state_flag_1_phi_fu_173_p20 = ap_reg_phiprechg_mw_state_flag_1_reg_170pp0_it0;
    end
end

/// mw_state_flag_2_phi_fu_309_p4 assign process. ///
always @ (mw_state_flag_1_phi_fu_173_p20 or tmp_25_phi_fu_277_p20 or ap_reg_phiprechg_mw_state_flag_2_reg_306pp0_it0 or ap_sig_bdd_328)
begin
    if (ap_sig_bdd_328) begin
        if ((ap_const_lv1_0 == tmp_25_phi_fu_277_p20)) begin
            mw_state_flag_2_phi_fu_309_p4 = mw_state_flag_1_phi_fu_173_p20;
        end else if (~(ap_const_lv1_0 == tmp_25_phi_fu_277_p20)) begin
            mw_state_flag_2_phi_fu_309_p4 = ap_const_lv1_1;
        end else begin
            mw_state_flag_2_phi_fu_309_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_306pp0_it0;
        end
    end else begin
        mw_state_flag_2_phi_fu_309_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_306pp0_it0;
    end
end

/// mw_state_new_1_phi_fu_208_p20 assign process. ///
always @ (ap_reg_phiprechg_mw_state_new_1_reg_205pp0_it0 or ap_sig_bdd_328 or ap_sig_bdd_491 or ap_sig_bdd_494 or ap_sig_bdd_496)
begin
    if (ap_sig_bdd_328) begin
        if (ap_sig_bdd_496) begin
            mw_state_new_1_phi_fu_208_p20 = ap_const_lv2_1;
        end else if (ap_sig_bdd_494) begin
            mw_state_new_1_phi_fu_208_p20 = ap_const_lv2_2;
        end else if (ap_sig_bdd_491) begin
            mw_state_new_1_phi_fu_208_p20 = ap_const_lv2_3;
        end else begin
            mw_state_new_1_phi_fu_208_p20 = ap_reg_phiprechg_mw_state_new_1_reg_205pp0_it0;
        end
    end else begin
        mw_state_new_1_phi_fu_208_p20 = ap_reg_phiprechg_mw_state_new_1_reg_205pp0_it0;
    end
end

/// mw_state_new_2_phi_fu_321_p4 assign process. ///
always @ (mw_state_new_1_phi_fu_208_p20 or tmp_25_phi_fu_277_p20 or ap_reg_phiprechg_mw_state_new_2_reg_318pp0_it0 or ap_sig_bdd_328)
begin
    if (ap_sig_bdd_328) begin
        if ((ap_const_lv1_0 == tmp_25_phi_fu_277_p20)) begin
            mw_state_new_2_phi_fu_321_p4 = mw_state_new_1_phi_fu_208_p20;
        end else if (~(ap_const_lv1_0 == tmp_25_phi_fu_277_p20)) begin
            mw_state_new_2_phi_fu_321_p4 = ap_const_lv2_0;
        end else begin
            mw_state_new_2_phi_fu_321_p4 = ap_reg_phiprechg_mw_state_new_2_reg_318pp0_it0;
        end
    end else begin
        mw_state_new_2_phi_fu_321_p4 = ap_reg_phiprechg_mw_state_new_2_reg_318pp0_it0;
    end
end

/// tmp_25_phi_fu_277_p20 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_126_p3 or tmp_4_nbreadreq_fu_140_p3 or mw_writeLast or mw_state or tmp_111_fu_442_p3 or ap_reg_phiprechg_tmp_25_reg_274pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)))) begin
        tmp_25_phi_fu_277_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~(ap_const_lv1_0 == tmp_111_fu_442_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & (ap_const_lv1_0 == tmp_111_fu_442_p3)))) begin
        tmp_25_phi_fu_277_p20 = ap_const_lv1_0;
    end else begin
        tmp_25_phi_fu_277_p20 = ap_reg_phiprechg_tmp_25_reg_274pp0_it0;
    end
end

/// tmp_s_phi_fu_243_p20 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_126_p3 or tmp_4_nbreadreq_fu_140_p3 or mw_writeLast or mw_state or tmp_111_fu_442_p3 or ap_reg_phiprechg_tmp_s_reg_240pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~(ap_const_lv1_0 == tmp_111_fu_442_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & (ap_const_lv1_0 == tmp_111_fu_442_p3)))) begin
        tmp_s_phi_fu_243_p20 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3))) begin
        tmp_s_phi_fu_243_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)))) begin
        tmp_s_phi_fu_243_p20 = ap_const_lv1_0;
    end else begin
        tmp_s_phi_fu_243_p20 = ap_reg_phiprechg_tmp_s_reg_240pp0_it0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & ~ap_sig_bdd_82)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_82)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_mw_state_flag_1_reg_170pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_flag_2_reg_306pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_1_reg_205pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_2_reg_318pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_25_reg_274pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_240pp0_it0 = 'bx;
assign ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 = mw_state_load_reg_558;
assign ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 = mw_writeLast_load_reg_544;
assign ap_reg_ppstg_tmp_111_reg_602_pp0_it0 = tmp_111_reg_602;
assign ap_reg_ppstg_tmp_4_reg_593_pp0_it0 = tmp_4_reg_593;
assign ap_reg_ppstg_tmp_5_reg_565_pp0_it0 = tmp_5_reg_565;
assign ap_reg_ppstg_tmp_reg_584_pp0_it0 = tmp_reg_584;

/// ap_sig_bdd_106 assign process. ///
always @ (ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_reg_584_pp0_it0)
begin
    ap_sig_bdd_106 = ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0));
end

/// ap_sig_bdd_120 assign process. ///
always @ (ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0)
begin
    ap_sig_bdd_120 = ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0));
end

/// ap_sig_bdd_130 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_130 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_137 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_137 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_303 assign process. ///
always @ (mw_writeLast or tmp_25_phi_fu_277_p20)
begin
    ap_sig_bdd_303 = ((mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_phi_fu_277_p20));
end

/// ap_sig_bdd_328 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or mw_writeLast)
begin
    ap_sig_bdd_328 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0));
end

/// ap_sig_bdd_332 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_332 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_488 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_126_p3 or ap_sig_bdd_82 or ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0 or ap_sig_ioackin_dataOut_TREADY or ap_reg_ppstg_tmp_reg_584_pp0_it0 or ap_reg_ppstg_tmp_4_reg_593_pp0_it0 or ap_reg_ppstg_tmp_111_reg_602_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or mw_writeLast)
begin
    ap_sig_bdd_488 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_82 | ((((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_2 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_584_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & (ap_const_lv2_0 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_593_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_111_reg_602_pp0_it0)) | ((ap_const_logic_0 == ap_sig_ioackin_dataOut_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_491 assign process. ///
always @ (grp_nbreadreq_fu_126_p3 or mw_state)
begin
    ap_sig_bdd_491 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2));
end

/// ap_sig_bdd_494 assign process. ///
always @ (tmp_4_nbreadreq_fu_140_p3 or mw_state or tmp_111_fu_442_p3)
begin
    ap_sig_bdd_494 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & ~(ap_const_lv1_0 == tmp_111_fu_442_p3));
end

/// ap_sig_bdd_496 assign process. ///
always @ (tmp_4_nbreadreq_fu_140_p3 or mw_state or tmp_111_fu_442_p3)
begin
    ap_sig_bdd_496 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3) & (ap_const_lv1_0 == tmp_111_fu_442_p3));
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_start or ap_done_reg or dataStreamBuffer2_V_empty_n or grp_nbreadreq_fu_126_p3 or arpTableIn_V_TVALID or tmp_4_nbreadreq_fu_140_p3 or mw_writeLast or mw_state)
begin
    ap_sig_bdd_82 = (((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_126_p3) & (mw_state == ap_const_lv2_2)) | ((mw_writeLast == ap_const_lv1_0) & (arpTableIn_V_TVALID == ap_const_logic_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_140_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_95 assign process. ///
always @ (ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0 or ap_reg_ppstg_mw_state_load_reg_558_pp0_it0 or ap_reg_ppstg_tmp_5_reg_565_pp0_it0)
begin
    ap_sig_bdd_95 = ((ap_const_lv1_0 == ap_reg_ppstg_mw_writeLast_load_reg_544_pp0_it0) & (ap_const_lv2_3 == ap_reg_ppstg_mw_state_load_reg_558_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_565_pp0_it0));
end
assign grp_fu_357_p4 = {{p_Val2_s_reg_548[ap_const_lv32_3F : ap_const_lv32_10]}};
assign grp_fu_366_p4 = {{p_Val2_3_reg_553[ap_const_lv32_7 : ap_const_lv32_2]}};
assign grp_nbreadreq_fu_126_p3 = dataStreamBuffer2_V_empty_n;
assign p_Result_11_fu_468_p3 = {{tmp_117_reg_569}, {grp_fu_357_p4}};
assign p_Result_12_fu_476_p3 = {{p_Result_10_reg_574}, {grp_fu_366_p4}};
assign p_Result_4_fu_490_p4 = {{myMacAddress_V[ap_const_lv32_2F : ap_const_lv32_10]}};
assign p_Result_5_fu_529_p3 = {{ap_const_lv2_0}, {grp_fu_366_p4}};
assign p_Result_6_fu_512_p3 = {{tmp_120_fu_509_p1}, {tmp_110_reg_597}};
assign p_Result_8_fu_499_p4 = {{{tmp_114_reg_588}, {ap_const_lv16_8}}, {p_Result_4_fu_490_p4}};
assign p_Result_s_55_fu_520_p3 = {{ap_const_lv16_0}, {grp_fu_357_p4}};
assign p_Val2_4_fu_424_p1 = dataStreamBuffer2_V_dout[63:0];
assign p_Val2_5_fu_391_p1 = dataStreamBuffer2_V_dout[63:0];
assign tmp_110_fu_438_p1 = arpTableIn_V_TDATA[47:0];
assign tmp_111_fu_442_p3 = arpTableIn_V_TDATA[ap_const_lv32_30];
assign tmp_114_fu_428_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_117_fu_395_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_120_fu_509_p1 = myMacAddress_V[15:0];
assign tmp_4_nbreadreq_fu_140_p3 = arpTableIn_V_TVALID;
assign tmp_last_V_fu_484_p2 = (tmp_118_reg_579 ^ ap_const_lv1_1);


endmodule //mac_ip_encode_handle_arp_reply

