Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 18:25:21 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_14/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                 1267        0.018        0.000                      0                 1267        2.200        0.000                       0                  1247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.476}        4.951           201.979         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.064        0.000                      0                 1267        0.018        0.000                      0                 1267        2.200        0.000                       0                  1247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 genblk1[31].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Destination:            reg_out/reg_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.951ns  (vclock rise@4.951ns - vclock rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.313ns (49.286%)  route 2.380ns (50.714%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.594 - 4.951 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.133ns (routing 0.171ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.155ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, routed)        1.133     2.079    genblk1[31].reg_in/clk_IBUF_BUFG
    SLICE_X121Y540       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y540       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.158 r  genblk1[31].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.167     2.325    genblk1[31].reg_in/Q[0]
    SLICE_X121Y540       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.448 r  genblk1[31].reg_in/z__0_carry_i_7__23/O
                         net (fo=1, routed)           0.022     2.470    conv/mul19/reg_out[0]_i_389_0[1]
    SLICE_X121Y540       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.629 r  conv/mul19/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.655    conv/mul19/z__0_carry_n_0
    SLICE_X121Y541       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.711 r  conv/mul19/z__0_carry__0/O[0]
                         net (fo=1, routed)           0.328     3.039    conv/add000074/tmp00[19]_7[7]
    SLICE_X122Y540       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     3.128 r  conv/add000074/reg_out[0]_i_790/O
                         net (fo=1, routed)           0.008     3.136    conv/add000074/reg_out[0]_i_790_n_0
    SLICE_X122Y540       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.251 r  conv/add000074/reg_out_reg[0]_i_587/CO[7]
                         net (fo=1, routed)           0.026     3.277    conv/add000074/reg_out_reg[0]_i_587_n_0
    SLICE_X122Y541       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.353 r  conv/add000074/reg_out_reg[0]_i_372/O[1]
                         net (fo=1, routed)           0.221     3.574    conv/add000074/reg_out_reg[0]_i_372_n_14
    SLICE_X123Y540       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.625 r  conv/add000074/reg_out[0]_i_379/O
                         net (fo=1, routed)           0.025     3.650    conv/add000074/reg_out[0]_i_379_n_0
    SLICE_X123Y540       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     3.799 r  conv/add000074/reg_out_reg[0]_i_202/O[4]
                         net (fo=2, routed)           0.289     4.088    conv/add000074/reg_out_reg[0]_i_202_n_11
    SLICE_X124Y544       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.138 r  conv/add000074/reg_out[0]_i_249/O
                         net (fo=1, routed)           0.009     4.147    conv/add000074/reg_out[0]_i_249_n_0
    SLICE_X124Y544       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     4.315 r  conv/add000074/reg_out_reg[0]_i_95/O[6]
                         net (fo=2, routed)           0.273     4.588    conv/add000074/reg_out_reg[0]_i_95_n_9
    SLICE_X123Y548       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.678 r  conv/add000074/reg_out[0]_i_96/O
                         net (fo=1, routed)           0.015     4.693    conv/add000074/reg_out[0]_i_96_n_0
    SLICE_X123Y548       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.810 r  conv/add000074/reg_out_reg[0]_i_49/CO[7]
                         net (fo=1, routed)           0.026     4.836    conv/add000074/reg_out_reg[0]_i_49_n_0
    SLICE_X123Y549       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.892 r  conv/add000074/reg_out_reg[21]_i_34/O[0]
                         net (fo=1, routed)           0.136     5.028    conv/add000074/reg_out_reg[21]_i_34_n_15
    SLICE_X123Y551       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.081 r  conv/add000074/reg_out[21]_i_21/O
                         net (fo=1, routed)           0.015     5.096    conv/add000074/reg_out[21]_i_21_n_0
    SLICE_X123Y551       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.213 r  conv/add000074/reg_out_reg[21]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.239    conv/add000074/reg_out_reg[21]_i_11_n_0
    SLICE_X123Y552       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.295 r  conv/add000074/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.183     5.478    conv/add000074/reg_out_reg[21]_i_10_n_15
    SLICE_X123Y555       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.567 r  conv/add000074/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.016     5.583    conv/add000074/reg_out[21]_i_15_n_0
    SLICE_X123Y555       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.787 r  conv/add000074/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.188     5.975    conv/add000070/reg_out_reg[21]_1[0]
    SLICE_X122Y554       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.097 r  conv/add000070/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.106    conv/add000074/reg_out_reg[21]_0[0]
    SLICE_X122Y554       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.286 r  conv/add000074/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.135     6.421    reg_out/a[21]
    SLICE_X122Y554       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.535 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.237     6.772    reg_out/reg_out[21]_i_1_n_0
    SLICE_X122Y553       FDRE                                         r  reg_out/reg_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.951     4.951 r  
    AP13                                              0.000     4.951 r  clk (IN)
                         net (fo=0)                   0.000     4.951    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.296    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.583    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.607 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, routed)        0.987     6.594    reg_out/clk_IBUF_BUFG
    SLICE_X122Y553       FDRE                                         r  reg_out/reg_out_reg[2]/C
                         clock pessimism              0.352     6.945    
                         clock uncertainty           -0.035     6.910    
    SLICE_X122Y553       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.836    reg_out/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 demux/genblk1[35].z_reg[35][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Destination:            genblk1[35].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.476ns period=4.951ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.963ns (routing 0.155ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.171ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, routed)        0.963     1.619    demux/clk_IBUF_BUFG
    SLICE_X115Y543       FDRE                                         r  demux/genblk1[35].z_reg[35][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y543       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.679 r  demux/genblk1[35].z_reg[35][4]/Q
                         net (fo=1, routed)           0.138     1.817    genblk1[35].reg_in/D[4]
    SLICE_X118Y543       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, routed)        1.144     2.090    genblk1[35].reg_in/clk_IBUF_BUFG
    SLICE_X118Y543       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X118Y543       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.799    genblk1[35].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.476 }
Period(ns):         4.951
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.951       3.661      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.475       2.200      SLICE_X115Y530  genblk1[118].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.475       2.200      SLICE_X115Y543  demux/genblk1[23].z_reg[23][4]/C



