
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000764c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08007850  08007850  00008850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d1c  08007d1c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d1c  08007d1c  00008d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d24  08007d24  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d24  08007d24  00008d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d28  08007d28  00008d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d2c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d8  08007f00  000091d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  08007f00  000094fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e4b4  00000000  00000000  00009202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002530  00000000  00000000  000176b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  00019be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d9  00000000  00000000  0001a648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028922  00000000  00000000  0001ae21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc4e  00000000  00000000  00043743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f66cb  00000000  00000000  00050391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146a5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003894  00000000  00000000  00146aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  0014a334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08007834 	.word	0x08007834

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08007834 	.word	0x08007834

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <requestCurrentReadings>:
 */

#include "PDP.h"

void requestCurrentReadings(PDP *pdp)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	sendCANMessage(pdp->hcan, 0x8041640 | pdp->identifier, "\x00\x00\x00\x00\x20\x00", 6);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	4904      	ldr	r1, [pc, #16]	@ (8000640 <requestCurrentReadings+0x24>)
 800062e:	4319      	orrs	r1, r3
 8000630:	2306      	movs	r3, #6
 8000632:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <requestCurrentReadings+0x28>)
 8000634:	f001 f962 	bl	80018fc <sendCANMessage>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	08041640 	.word	0x08041640
 8000644:	08007850 	.word	0x08007850

08000648 <getSixParam>:


void getSixParam(PDP* pdp, uint64_t *cache) {
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b091      	sub	sp, #68	@ 0x44
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 5; i++)
 8000652:	2300      	movs	r3, #0
 8000654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000656:	e00a      	b.n	800066e <getSixParam+0x26>
	{
		if (pdp->receivedNew)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800065e:	2b00      	cmp	r3, #0
 8000660:	d109      	bne.n	8000676 <getSixParam+0x2e>
			break;

		HAL_Delay(10);
 8000662:	200a      	movs	r0, #10
 8000664:	f001 fa16 	bl	8001a94 <HAL_Delay>
	for (int i = 0; i < 5; i++)
 8000668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800066a:	3301      	adds	r3, #1
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800066e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000670:	2b04      	cmp	r3, #4
 8000672:	ddf1      	ble.n	8000658 <getSixParam+0x10>
 8000674:	e000      	b.n	8000678 <getSixParam+0x30>
			break;
 8000676:	bf00      	nop
	}


	pdp->cacheWords[0] = (uint8_t) *cache;
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800067e:	b2d3      	uxtb	r3, r2
 8000680:	b21a      	sxth	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	841a      	strh	r2, [r3, #32]

	short* numPtr1 = pdp->cacheWords;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	3320      	adds	r3, #32
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
	numPtr1[0] = (short) (numPtr1[0] << 2);
 800068c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800068e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	b21a      	sxth	r2, r3
 8000696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000698:	801a      	strh	r2, [r3, #0]

	short* numPtr2 = pdp->cacheWords;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3320      	adds	r3, #32
 800069e:	637b      	str	r3, [r7, #52]	@ 0x34
	numPtr2[0] = (short) (numPtr2[0] | ((short) ((*cache >> 14) & ((unsigned long) 3))));
 80006a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a2:	f9b3 4000 	ldrsh.w	r4, [r3]
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80006ac:	f04f 0200 	mov.w	r2, #0
 80006b0:	f04f 0300 	mov.w	r3, #0
 80006b4:	0b82      	lsrs	r2, r0, #14
 80006b6:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80006ba:	0b8b      	lsrs	r3, r1, #14
 80006bc:	b213      	sxth	r3, r2
 80006be:	f003 0303 	and.w	r3, r3, #3
 80006c2:	b21b      	sxth	r3, r3
 80006c4:	4323      	orrs	r3, r4
 80006c6:	b21a      	sxth	r2, r3
 80006c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006ca:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[1] = (short) ((*cache >> 8) & 0x3f);
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80006d2:	f04f 0200 	mov.w	r2, #0
 80006d6:	f04f 0300 	mov.w	r3, #0
 80006da:	0a02      	lsrs	r2, r0, #8
 80006dc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80006e0:	0a0b      	lsrs	r3, r1, #8
 80006e2:	b213      	sxth	r3, r2
 80006e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006e8:	b21a      	sxth	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	845a      	strh	r2, [r3, #34]	@ 0x22

	short* numPtr3 = &(pdp->cacheWords[1]);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3322      	adds	r3, #34	@ 0x22
 80006f2:	633b      	str	r3, [r7, #48]	@ 0x30
	numPtr3[0] = (short) (numPtr3[0] << 4);
 80006f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fa:	011b      	lsls	r3, r3, #4
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000700:	801a      	strh	r2, [r3, #0]

	short* numPtr4 = &(pdp->cacheWords[1]);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	3322      	adds	r3, #34	@ 0x22
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
	numPtr4[0] = (short) (numPtr4[0] | ((short) ((*cache >> 20) & 15)));
 8000708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800070a:	f9b3 4000 	ldrsh.w	r4, [r3]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000714:	f04f 0200 	mov.w	r2, #0
 8000718:	f04f 0300 	mov.w	r3, #0
 800071c:	0d02      	lsrs	r2, r0, #20
 800071e:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8000722:	0d0b      	lsrs	r3, r1, #20
 8000724:	b213      	sxth	r3, r2
 8000726:	f003 030f 	and.w	r3, r3, #15
 800072a:	b21b      	sxth	r3, r3
 800072c:	4323      	orrs	r3, r4
 800072e:	b21a      	sxth	r2, r3
 8000730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000732:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[2] = (short) ((*cache >> 0x10) & 15);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800073a:	f04f 0200 	mov.w	r2, #0
 800073e:	f04f 0300 	mov.w	r3, #0
 8000742:	0c02      	lsrs	r2, r0, #16
 8000744:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000748:	0c0b      	lsrs	r3, r1, #16
 800074a:	b213      	sxth	r3, r2
 800074c:	f003 030f 	and.w	r3, r3, #15
 8000750:	b21a      	sxth	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	849a      	strh	r2, [r3, #36]	@ 0x24

	short* numPtr5 = &(pdp->cacheWords[2]);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	3324      	adds	r3, #36	@ 0x24
 800075a:	62bb      	str	r3, [r7, #40]	@ 0x28
	numPtr5[0] = (short) (numPtr5[0] << 6);
 800075c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800075e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000762:	019b      	lsls	r3, r3, #6
 8000764:	b21a      	sxth	r2, r3
 8000766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000768:	801a      	strh	r2, [r3, #0]

	short* numPtr6 = &(pdp->cacheWords[2]);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	3324      	adds	r3, #36	@ 0x24
 800076e:	627b      	str	r3, [r7, #36]	@ 0x24
	numPtr6[0] = (short) (numPtr6[0] | ((short) ((*cache >> 0x1a) & 0x3f)));
 8000770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000772:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	e9d3 0100 	ldrd	r0, r1, [r3]
 800077c:	f04f 0200 	mov.w	r2, #0
 8000780:	f04f 0300 	mov.w	r3, #0
 8000784:	0e82      	lsrs	r2, r0, #26
 8000786:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 800078a:	0e8b      	lsrs	r3, r1, #26
 800078c:	b213      	sxth	r3, r2
 800078e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000792:	b21b      	sxth	r3, r3
 8000794:	4323      	orrs	r3, r4
 8000796:	b21a      	sxth	r2, r3
 8000798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079a:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[3] = (short) ((*cache >> 0x18) & ((unsigned long) 3));
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80007a2:	f04f 0200 	mov.w	r2, #0
 80007a6:	f04f 0300 	mov.w	r3, #0
 80007aa:	0e02      	lsrs	r2, r0, #24
 80007ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80007b0:	0e0b      	lsrs	r3, r1, #24
 80007b2:	b213      	sxth	r3, r2
 80007b4:	f003 0303 	and.w	r3, r3, #3
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	84da      	strh	r2, [r3, #38]	@ 0x26

	short* numPtr7 = &(pdp->cacheWords[3]);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	3326      	adds	r3, #38	@ 0x26
 80007c2:	623b      	str	r3, [r7, #32]
	numPtr7[0] = (short) (numPtr7[0] << 8);
 80007c4:	6a3b      	ldr	r3, [r7, #32]
 80007c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ca:	021b      	lsls	r3, r3, #8
 80007cc:	b21a      	sxth	r2, r3
 80007ce:	6a3b      	ldr	r3, [r7, #32]
 80007d0:	801a      	strh	r2, [r3, #0]

	short* numPtr8 = &(pdp->cacheWords[3]);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3326      	adds	r3, #38	@ 0x26
 80007d6:	61fb      	str	r3, [r7, #28]
	numPtr8[0] = (short) (numPtr8[0] | ((uint8_t) (*cache >> 0x20)));
 80007d8:	69fb      	ldr	r3, [r7, #28]
 80007da:	f9b3 4000 	ldrsh.w	r4, [r3]
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80007e4:	f04f 0200 	mov.w	r2, #0
 80007e8:	f04f 0300 	mov.w	r3, #0
 80007ec:	000a      	movs	r2, r1
 80007ee:	2300      	movs	r3, #0
 80007f0:	b2d3      	uxtb	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	4323      	orrs	r3, r4
 80007f6:	b21a      	sxth	r2, r3
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[4] = (*cache >> 40);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000802:	f04f 0200 	mov.w	r2, #0
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	0a0a      	lsrs	r2, r1, #8
 800080c:	2300      	movs	r3, #0
 800080e:	b212      	sxth	r2, r2
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	851a      	strh	r2, [r3, #40]	@ 0x28

	short* numPtr9 = &(pdp->cacheWords[4]);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3328      	adds	r3, #40	@ 0x28
 8000818:	61bb      	str	r3, [r7, #24]
	numPtr9[0] = (short) (numPtr9[0] << 2);
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	b21a      	sxth	r2, r3
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	801a      	strh	r2, [r3, #0]

	short* numPtr10 = &(pdp->cacheWords[4]);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3328      	adds	r3, #40	@ 0x28
 800082c:	617b      	str	r3, [r7, #20]
	numPtr10[0] = (short) (numPtr10[0] | ((short) ((*cache >> 0x36) & ((unsigned long) 3))));
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	e9d3 0100 	ldrd	r0, r1, [r3]
 800083a:	f04f 0200 	mov.w	r2, #0
 800083e:	f04f 0300 	mov.w	r3, #0
 8000842:	0d8a      	lsrs	r2, r1, #22
 8000844:	2300      	movs	r3, #0
 8000846:	b213      	sxth	r3, r2
 8000848:	f003 0303 	and.w	r3, r3, #3
 800084c:	b21b      	sxth	r3, r3
 800084e:	4323      	orrs	r3, r4
 8000850:	b21a      	sxth	r2, r3
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[5] = (short) ((*cache >> 0x30) & 0x3f);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	e9d3 0100 	ldrd	r0, r1, [r3]
 800085c:	f04f 0200 	mov.w	r2, #0
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	0c0a      	lsrs	r2, r1, #16
 8000866:	2300      	movs	r3, #0
 8000868:	b213      	sxth	r3, r2
 800086a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800086e:	b21a      	sxth	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	855a      	strh	r2, [r3, #42]	@ 0x2a

	short* numPtr11 = &(pdp->cacheWords[5]);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	332a      	adds	r3, #42	@ 0x2a
 8000878:	613b      	str	r3, [r7, #16]
	numPtr11[0] = (short) (numPtr11[0] << 4);
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000880:	011b      	lsls	r3, r3, #4
 8000882:	b21a      	sxth	r2, r3
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	801a      	strh	r2, [r3, #0]

	short* numPtr12 = &(pdp->cacheWords[5]);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	332a      	adds	r3, #42	@ 0x2a
 800088c:	60fb      	str	r3, [r7, #12]
	numPtr12[0] = (short) (numPtr12[0] | ((short) ((*cache >> 60) & 15)));
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	e9d3 0100 	ldrd	r0, r1, [r3]
 800089a:	f04f 0200 	mov.w	r2, #0
 800089e:	f04f 0300 	mov.w	r3, #0
 80008a2:	0f0a      	lsrs	r2, r1, #28
 80008a4:	2300      	movs	r3, #0
 80008a6:	b213      	sxth	r3, r2
 80008a8:	f003 030f 	and.w	r3, r3, #15
 80008ac:	b21b      	sxth	r3, r3
 80008ae:	4323      	orrs	r3, r4
 80008b0:	b21a      	sxth	r2, r3
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	801a      	strh	r2, [r3, #0]
}
 80008b6:	bf00      	nop
 80008b8:	3744      	adds	r7, #68	@ 0x44
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd90      	pop	{r4, r7, pc}

080008be <getChannelCurrent>:

// given PDP channel ID, returns the current in Amps at the channel
float getChannelCurrent(PDP* pdp, int channelID)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b084      	sub	sp, #16
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	6039      	str	r1, [r7, #0]
	requestCurrentReadings(pdp);
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f7ff fea7 	bl	800061c <requestCurrentReadings>

	float num = 0;
 80008ce:	f04f 0300 	mov.w	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
	if (channelID >= 0 && channelID <= 5) {
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	db1a      	blt.n	8000910 <getChannelCurrent+0x52>
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	2b05      	cmp	r3, #5
 80008de:	dc17      	bgt.n	8000910 <getChannelCurrent+0x52>
		getSixParam(pdp, &(pdp->cache0));
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3308      	adds	r3, #8
 80008e4:	4619      	mov	r1, r3
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff feae 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID] * 0.125;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	683a      	ldr	r2, [r7, #0]
 80008f0:	3210      	adds	r2, #16
 80008f2:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80008f6:	ee07 3a90 	vmov	s15, r3
 80008fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80008fe:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000902:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000906:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800090a:	edc7 7a03 	vstr	s15, [r7, #12]
 800090e:	e037      	b.n	8000980 <getChannelCurrent+0xc2>
	} else if (channelID >= 6 && channelID <= 11) {
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	2b05      	cmp	r3, #5
 8000914:	dd1b      	ble.n	800094e <getChannelCurrent+0x90>
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	2b0b      	cmp	r3, #11
 800091a:	dc18      	bgt.n	800094e <getChannelCurrent+0x90>
		getSixParam(pdp, &(pdp->cache40));
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3310      	adds	r3, #16
 8000920:	4619      	mov	r1, r3
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff fe90 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID - 6] * 0.125;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	1f9a      	subs	r2, r3, #6
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3210      	adds	r2, #16
 8000930:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000934:	ee07 3a90 	vmov	s15, r3
 8000938:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800093c:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000940:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000944:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000948:	edc7 7a03 	vstr	s15, [r7, #12]
 800094c:	e018      	b.n	8000980 <getChannelCurrent+0xc2>
	} else {
		getSixParam(pdp, &(pdp->cache80));
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3318      	adds	r3, #24
 8000952:	4619      	mov	r1, r3
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff fe77 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID - 12] * 0.125;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	f1a3 020c 	sub.w	r2, r3, #12
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3210      	adds	r2, #16
 8000964:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000968:	ee07 3a90 	vmov	s15, r3
 800096c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000970:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000974:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000978:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800097c:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	pdp->receivedNew = false;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2200      	movs	r2, #0
 8000984:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

	return num;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	ee07 3a90 	vmov	s15, r3
}
 800098e:	eeb0 0a67 	vmov.f32	s0, s15
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <PDPInit>:

PDP PDPInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000998:	b5b0      	push	{r4, r5, r7, lr}
 800099a:	b094      	sub	sp, #80	@ 0x50
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	607a      	str	r2, [r7, #4]
	PDP pdp = {
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	2240      	movs	r2, #64	@ 0x40
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f004 ff9b 	bl	80058e8 <memset>
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <PDPInit+0x54>)
 80009bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80009be:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <PDPInit+0x58>)
 80009c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80009c2:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <PDPInit+0x5c>)
 80009c4:	647b      	str	r3, [r7, #68]	@ 0x44
		.getSixParam = getSixParam,
		.requestCurrentReadings = requestCurrentReadings,
		.receivedNew = false
	};

	return pdp;
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	461d      	mov	r5, r3
 80009ca:	f107 0410 	add.w	r4, r7, #16
 80009ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009de:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80009e2:	68f8      	ldr	r0, [r7, #12]
 80009e4:	3750      	adds	r7, #80	@ 0x50
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bdb0      	pop	{r4, r5, r7, pc}
 80009ea:	bf00      	nop
 80009ec:	080008bf 	.word	0x080008bf
 80009f0:	08000649 	.word	0x08000649
 80009f4:	0800061d 	.word	0x0800061d

080009f8 <sendFXCANMessage>:
#include "TalonFX.h"
#include "util.h"
#include <math.h>

void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
 8000a04:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	6818      	ldr	r0, [r3, #0]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	685a      	ldr	r2, [r3, #4]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	ea42 0103 	orr.w	r1, r2, r3
 8000a14:	78fb      	ldrb	r3, [r7, #3]
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	f000 ff70 	bl	80018fc <sendCANMessage>
}
 8000a1c:	bf00      	nop
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	0000      	movs	r0, r0
	...

08000a28 <setFX>:

void setFX(TalonFX *talonFX, double speed)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short)(speed * 1024);
 8000a34:	ed97 7b00 	vldr	d7, [r7]
 8000a38:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000aa8 <setFX+0x80>
 8000a3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a40:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a44:	ee17 3a90 	vmov	r3, s15
 8000a48:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0)
 8000a4a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	da04      	bge.n	8000a5c <setFX+0x34>
	{
		valueInt = 0xfff - (-1 * valueInt);
 8000a52:	8bfb      	ldrh	r3, [r7, #30]
 8000a54:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	753b      	strb	r3, [r7, #20]
 8000a60:	2301      	movs	r3, #1
 8000a62:	757b      	strb	r3, [r7, #21]
 8000a64:	2300      	movs	r3, #0
 8000a66:	75bb      	strb	r3, [r7, #22]
 8000a68:	2300      	movs	r3, #0
 8000a6a:	75fb      	strb	r3, [r7, #23]
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	763b      	strb	r3, [r7, #24]
 8000a70:	2300      	movs	r3, #0
 8000a72:	767b      	strb	r3, [r7, #25]
 8000a74:	8bfb      	ldrh	r3, [r7, #30]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	76bb      	strb	r3, [r7, #26]
 8000a7a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a7e:	121b      	asrs	r3, r3, #8
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	76fb      	strb	r3, [r7, #27]
 8000a86:	f107 0214 	add.w	r2, r7, #20
 8000a8a:	2308      	movs	r3, #8
 8000a8c:	4908      	ldr	r1, [pc, #32]	@ (8000ab0 <setFX+0x88>)
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f7ff ffb2 	bl	80009f8 <sendFXCANMessage>
	HAL_Delay(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f000 fffd 	bl	8001a94 <HAL_Delay>
}
 8000a9a:	bf00      	nop
 8000a9c:	3720      	adds	r7, #32
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	f3af 8000 	nop.w
 8000aa8:	00000000 	.word	0x00000000
 8000aac:	40900000 	.word	0x40900000
 8000ab0:	0204b540 	.word	0x0204b540

08000ab4 <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	70fb      	strb	r3, [r7, #3]
	char mode[] = {0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000ac0:	2321      	movs	r3, #33	@ 0x21
 8000ac2:	733b      	strb	r3, [r7, #12]
 8000ac4:	236e      	movs	r3, #110	@ 0x6e
 8000ac6:	737b      	strb	r3, [r7, #13]
 8000ac8:	2308      	movs	r3, #8
 8000aca:	73bb      	strb	r3, [r7, #14]
 8000acc:	78fb      	ldrb	r3, [r7, #3]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	bf14      	ite	ne
 8000ad2:	2301      	movne	r3, #1
 8000ad4:	2300      	moveq	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	73fb      	strb	r3, [r7, #15]
 8000ada:	2300      	movs	r3, #0
 8000adc:	743b      	strb	r3, [r7, #16]
 8000ade:	2300      	movs	r3, #0
 8000ae0:	747b      	strb	r3, [r7, #17]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	74bb      	strb	r3, [r7, #18]
 8000ae6:	23aa      	movs	r3, #170	@ 0xaa
 8000ae8:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++)
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	e00c      	b.n	8000b0a <setNeutralModeFX+0x56>
	{
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 8000af0:	f107 020c 	add.w	r2, r7, #12
 8000af4:	2308      	movs	r3, #8
 8000af6:	490e      	ldr	r1, [pc, #56]	@ (8000b30 <setNeutralModeFX+0x7c>)
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff ff7d 	bl	80009f8 <sendFXCANMessage>
		HAL_Delay(1);
 8000afe:	2001      	movs	r0, #1
 8000b00:	f000 ffc8 	bl	8001a94 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++)
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	3301      	adds	r3, #1
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	78fb      	ldrb	r3, [r7, #3]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d101      	bne.n	8000b14 <setNeutralModeFX+0x60>
 8000b10:	2202      	movs	r2, #2
 8000b12:	e000      	b.n	8000b16 <setNeutralModeFX+0x62>
 8000b14:	2201      	movs	r2, #1
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	dce9      	bgt.n	8000af0 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b1c:	2308      	movs	r3, #8
 8000b1e:	4a05      	ldr	r2, [pc, #20]	@ (8000b34 <setNeutralModeFX+0x80>)
 8000b20:	4903      	ldr	r1, [pc, #12]	@ (8000b30 <setNeutralModeFX+0x7c>)
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ff68 	bl	80009f8 <sendFXCANMessage>
}
 8000b28:	bf00      	nop
 8000b2a:	3718      	adds	r7, #24
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	02047c00 	.word	0x02047c00
 8000b34:	08007858 	.word	0x08007858

08000b38 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 8000b44:	4a11      	ldr	r2, [pc, #68]	@ (8000b8c <applySupplyCurrentLimitFX+0x54>)
 8000b46:	f107 0308 	add.w	r3, r7, #8
 8000b4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b4e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000b52:	f107 0308 	add.w	r3, r7, #8
 8000b56:	3303      	adds	r3, #3
 8000b58:	4618      	mov	r0, r3
 8000b5a:	ed97 0a00 	vldr	s0, [r7]
 8000b5e:	f000 fef0 	bl	8001942 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b62:	f107 0208 	add.w	r2, r7, #8
 8000b66:	2308      	movs	r3, #8
 8000b68:	4909      	ldr	r1, [pc, #36]	@ (8000b90 <applySupplyCurrentLimitFX+0x58>)
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ff44 	bl	80009f8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b70:	2001      	movs	r0, #1
 8000b72:	f000 ff8f 	bl	8001a94 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b76:	2308      	movs	r3, #8
 8000b78:	4a06      	ldr	r2, [pc, #24]	@ (8000b94 <applySupplyCurrentLimitFX+0x5c>)
 8000b7a:	4905      	ldr	r1, [pc, #20]	@ (8000b90 <applySupplyCurrentLimitFX+0x58>)
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff ff3b 	bl	80009f8 <sendFXCANMessage>
}
 8000b82:	bf00      	nop
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	08007864 	.word	0x08007864
 8000b90:	02047c00 	.word	0x02047c00
 8000b94:	08007858 	.word	0x08007858

08000b98 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08c      	sub	sp, #48	@ 0x30
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	double *configs[] = {
		&(config->kP),
 8000ba2:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000ba4:	613b      	str	r3, [r7, #16]
		&(config->kI),
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	3308      	adds	r3, #8
	double *configs[] = {
 8000baa:	617b      	str	r3, [r7, #20]
		&(config->kD),
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	3310      	adds	r3, #16
	double *configs[] = {
 8000bb0:	61bb      	str	r3, [r7, #24]
		&(config->kS),
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	3318      	adds	r3, #24
	double *configs[] = {
 8000bb6:	61fb      	str	r3, [r7, #28]
		&(config->kV),
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	3320      	adds	r3, #32
	double *configs[] = {
 8000bbc:	623b      	str	r3, [r7, #32]
		&(config->kA),
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
		&(config->kG)};
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (int i = 0; i < 7; i++)
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bce:	e037      	b.n	8000c40 <applyConfigFX+0xa8>
	{
		char x[] = {0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa};
 8000bd0:	2321      	movs	r3, #33	@ 0x21
 8000bd2:	723b      	strb	r3, [r7, #8]
 8000bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	3353      	adds	r3, #83	@ 0x53
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	727b      	strb	r3, [r7, #9]
 8000bde:	2308      	movs	r3, #8
 8000be0:	72bb      	strb	r3, [r7, #10]
 8000be2:	2300      	movs	r3, #0
 8000be4:	72fb      	strb	r3, [r7, #11]
 8000be6:	2300      	movs	r3, #0
 8000be8:	733b      	strb	r3, [r7, #12]
 8000bea:	2300      	movs	r3, #0
 8000bec:	737b      	strb	r3, [r7, #13]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	73bb      	strb	r3, [r7, #14]
 8000bf2:	23aa      	movs	r3, #170	@ 0xaa
 8000bf4:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 8000bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	3330      	adds	r3, #48	@ 0x30
 8000bfc:	443b      	add	r3, r7
 8000bfe:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000c02:	ed93 7b00 	vldr	d7, [r3]
 8000c06:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	3303      	adds	r3, #3
 8000c10:	4618      	mov	r0, r3
 8000c12:	eeb0 0a67 	vmov.f32	s0, s15
 8000c16:	f000 fe94 	bl	8001942 <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000c1a:	f107 0208 	add.w	r2, r7, #8
 8000c1e:	2308      	movs	r3, #8
 8000c20:	490b      	ldr	r1, [pc, #44]	@ (8000c50 <applyConfigFX+0xb8>)
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff fee8 	bl	80009f8 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000c28:	2308      	movs	r3, #8
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c54 <applyConfigFX+0xbc>)
 8000c2c:	4908      	ldr	r1, [pc, #32]	@ (8000c50 <applyConfigFX+0xb8>)
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f7ff fee2 	bl	80009f8 <sendFXCANMessage>
		HAL_Delay(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 ff2d 	bl	8001a94 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c42:	2b06      	cmp	r3, #6
 8000c44:	ddc4      	ble.n	8000bd0 <applyConfigFX+0x38>
	//	y[4] = 0x00;
	//	y[5] = 0x00;
	//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
	//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
	//
}
 8000c46:	bf00      	nop
 8000c48:	bf00      	nop
 8000c4a:	3730      	adds	r7, #48	@ 0x30
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	02047c00 	.word	0x02047c00
 8000c54:	08007858 	.word	0x08007858

08000c58 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	db03      	blt.n	8000c74 <setControlFX+0x1c>
		velocity *= 16;
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	011b      	lsls	r3, r3, #4
 8000c70:	60bb      	str	r3, [r7, #8]
 8000c72:	e007      	b.n	8000c84 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4a22      	ldr	r2, [pc, #136]	@ (8000d00 <setControlFX+0xa8>)
 8000c78:	1ad2      	subs	r2, r2, r3
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	071b      	lsls	r3, r3, #28
 8000c7e:	1a9b      	subs	r3, r3, r2
 8000c80:	011b      	lsls	r3, r3, #4
 8000c82:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000c84:	ed97 7b00 	vldr	d7, [r7]
 8000c88:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000cf8 <setControlFX+0xa0>
 8000c8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c90:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000c94:	ee17 3a90 	vmov	r3, s15
 8000c98:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000c9a:	ed97 7b00 	vldr	d7, [r7]
 8000c9e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	753b      	strb	r3, [r7, #20]
 8000caa:	2301      	movs	r3, #1
 8000cac:	757b      	strb	r3, [r7, #21]
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	75bb      	strb	r3, [r7, #22]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	121b      	asrs	r3, r3, #8
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	75fb      	strb	r3, [r7, #23]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	141b      	asrs	r3, r3, #16
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	763b      	strb	r3, [r7, #24]
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	767b      	strb	r3, [r7, #25]
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	76bb      	strb	r3, [r7, #26]
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	121b      	asrs	r3, r3, #8
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000cd6:	f107 0214 	add.w	r2, r7, #20
 8000cda:	2308      	movs	r3, #8
 8000cdc:	4909      	ldr	r1, [pc, #36]	@ (8000d04 <setControlFX+0xac>)
 8000cde:	68f8      	ldr	r0, [r7, #12]
 8000ce0:	f7ff fe8a 	bl	80009f8 <sendFXCANMessage>
	HAL_Delay(1);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f000 fed5 	bl	8001a94 <HAL_Delay>
}
 8000cea:	bf00      	nop
 8000cec:	3720      	adds	r7, #32
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	f3af 8000 	nop.w
 8000cf8:	00000000 	.word	0x00000000
 8000cfc:	40590000 	.word	0x40590000
 8000d00:	ffffc000 	.word	0xffffc000
 8000d04:	02043700 	.word	0x02043700

08000d08 <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000d14:	4a19      	ldr	r2, [pc, #100]	@ (8000d7c <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000d16:	f107 0308 	add.w	r3, r7, #8
 8000d1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d1e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	3303      	adds	r3, #3
 8000d28:	4618      	mov	r0, r3
 8000d2a:	ed97 0a00 	vldr	s0, [r7]
 8000d2e:	f000 fe08 	bl	8001942 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000d32:	f107 0208 	add.w	r2, r7, #8
 8000d36:	2308      	movs	r3, #8
 8000d38:	4911      	ldr	r1, [pc, #68]	@ (8000d80 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f7ff fe5c 	bl	80009f8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000d40:	2308      	movs	r3, #8
 8000d42:	4a10      	ldr	r2, [pc, #64]	@ (8000d84 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000d44:	490e      	ldr	r1, [pc, #56]	@ (8000d80 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff fe56 	bl	80009f8 <sendFXCANMessage>
	HAL_Delay(1);
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	f000 fea1 	bl	8001a94 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000d52:	f107 0208 	add.w	r2, r7, #8
 8000d56:	2308      	movs	r3, #8
 8000d58:	4909      	ldr	r1, [pc, #36]	@ (8000d80 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff fe4c 	bl	80009f8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000d60:	2308      	movs	r3, #8
 8000d62:	4a08      	ldr	r2, [pc, #32]	@ (8000d84 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000d64:	4906      	ldr	r1, [pc, #24]	@ (8000d80 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff fe46 	bl	80009f8 <sendFXCANMessage>
	HAL_Delay(1);
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f000 fe91 	bl	8001a94 <HAL_Delay>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	0800786c 	.word	0x0800786c
 8000d80:	02047c00 	.word	0x02047c00
 8000d84:	08007858 	.word	0x08007858

08000d88 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000d88:	b5b0      	push	{r4, r5, r7, lr}
 8000d8a:	b08c      	sub	sp, #48	@ 0x30
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <TalonFXInit+0x58>)
 8000d9e:	61bb      	str	r3, [r7, #24]
 8000da0:	4b10      	ldr	r3, [pc, #64]	@ (8000de4 <TalonFXInit+0x5c>)
 8000da2:	61fb      	str	r3, [r7, #28]
 8000da4:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <TalonFXInit+0x60>)
 8000da6:	623b      	str	r3, [r7, #32]
 8000da8:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <TalonFXInit+0x64>)
 8000daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <TalonFXInit+0x68>)
 8000dae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000db0:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <TalonFXInit+0x6c>)
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		.identifier = identifier,
		.applyConfig = applyConfigFX,
		.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
		.setControl = setControlFX};

	sendFXCANMessage(&talonFX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000db4:	f107 0010 	add.w	r0, r7, #16
 8000db8:	2308      	movs	r3, #8
 8000dba:	4a0f      	ldr	r2, [pc, #60]	@ (8000df8 <TalonFXInit+0x70>)
 8000dbc:	490f      	ldr	r1, [pc, #60]	@ (8000dfc <TalonFXInit+0x74>)
 8000dbe:	f7ff fe1b 	bl	80009f8 <sendFXCANMessage>

	return talonFX;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	461d      	mov	r5, r3
 8000dc6:	f107 0410 	add.w	r4, r7, #16
 8000dca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dd2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000dd6:	68f8      	ldr	r0, [r7, #12]
 8000dd8:	3730      	adds	r7, #48	@ 0x30
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8000dde:	bf00      	nop
 8000de0:	08000a29 	.word	0x08000a29
 8000de4:	08000ab5 	.word	0x08000ab5
 8000de8:	08000b39 	.word	0x08000b39
 8000dec:	08000b99 	.word	0x08000b99
 8000df0:	08000c59 	.word	0x08000c59
 8000df4:	08000d09 	.word	0x08000d09
 8000df8:	08007874 	.word	0x08007874
 8000dfc:	02040080 	.word	0x02040080

08000e00 <sendSRXCANMessage>:
#include "TalonSRX.h"
#include "util.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	6818      	ldr	r0, [r3, #0]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	ea42 0103 	orr.w	r1, r2, r3
 8000e1c:	78fb      	ldrb	r3, [r7, #3]
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	f000 fd6c 	bl	80018fc <sendCANMessage>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	78fa      	ldrb	r2, [r7, #3]
 8000e3c:	721a      	strb	r2, [r3, #8]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	0000      	movs	r0, r0
 8000e4c:	0000      	movs	r0, r0
	...

08000e50 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000e5c:	ed97 7b00 	vldr	d7, [r7]
 8000e60:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000ec0 <setSRX+0x70>
 8000e64:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e68:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000e6c:	ee17 3a90 	vmov	r3, s15
 8000e70:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	141b      	asrs	r3, r3, #16
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	753b      	strb	r3, [r7, #20]
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	121b      	asrs	r3, r3, #8
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	757b      	strb	r3, [r7, #21]
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	75bb      	strb	r3, [r7, #22]
 8000e88:	2300      	movs	r3, #0
 8000e8a:	75fb      	strb	r3, [r7, #23]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	763b      	strb	r3, [r7, #24]
 8000e90:	2300      	movs	r3, #0
 8000e92:	767b      	strb	r3, [r7, #25]
 8000e94:	230b      	movs	r3, #11
 8000e96:	76bb      	strb	r3, [r7, #26]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	7a1b      	ldrb	r3, [r3, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <setSRX+0x54>
 8000ea0:	2340      	movs	r3, #64	@ 0x40
 8000ea2:	e000      	b.n	8000ea6 <setSRX+0x56>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	76fb      	strb	r3, [r7, #27]
 8000ea8:	f107 0214 	add.w	r2, r7, #20
 8000eac:	2308      	movs	r3, #8
 8000eae:	4906      	ldr	r1, [pc, #24]	@ (8000ec8 <setSRX+0x78>)
 8000eb0:	68f8      	ldr	r0, [r7, #12]
 8000eb2:	f7ff ffa5 	bl	8000e00 <sendSRXCANMessage>
}
 8000eb6:	bf00      	nop
 8000eb8:	3720      	adds	r7, #32
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	00000000 	.word	0x00000000
 8000ec4:	408ff800 	.word	0x408ff800
 8000ec8:	02040200 	.word	0x02040200

08000ecc <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000ecc:	b5b0      	push	{r4, r5, r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	61bb      	str	r3, [r7, #24]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	773b      	strb	r3, [r7, #28]
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <TalonSRXInit+0x48>)
 8000ee6:	623b      	str	r3, [r7, #32]
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <TalonSRXInit+0x4c>)
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
			.set = setSRX,
			.identifier = identifier,
			.inverted = false
	};

    sendSRXCANMessage(&talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000eec:	f107 0014 	add.w	r0, r7, #20
 8000ef0:	2308      	movs	r3, #8
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <TalonSRXInit+0x50>)
 8000ef4:	490a      	ldr	r1, [pc, #40]	@ (8000f20 <TalonSRXInit+0x54>)
 8000ef6:	f7ff ff83 	bl	8000e00 <sendSRXCANMessage>

	return talonSRX;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	461d      	mov	r5, r3
 8000efe:	f107 0414 	add.w	r4, r7, #20
 8000f02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	602b      	str	r3, [r5, #0]
}
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	3728      	adds	r7, #40	@ 0x28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bdb0      	pop	{r4, r5, r7, pc}
 8000f12:	bf00      	nop
 8000f14:	08000e2d 	.word	0x08000e2d
 8000f18:	08000e51 	.word	0x08000e51
 8000f1c:	08007880 	.word	0x08007880
 8000f20:	02040080 	.word	0x02040080

08000f24 <writeDebug>:
		checksum += buffer[i];
	return checksum;
}

void writeDebug(const char *buffer, uint8_t length)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000f30:	78fb      	ldrb	r3, [r7, #3]
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	4803      	ldr	r0, [pc, #12]	@ (8000f48 <writeDebug+0x24>)
 8000f3c:	f003 f994 	bl	8004268 <HAL_UART_Transmit>
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	200002e0 	.word	0x200002e0

08000f4c <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff f9c3 	bl	80002e0 <strlen>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	4619      	mov	r1, r3
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ffdf 	bl	8000f24 <writeDebug>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <writeDebugFormat>:

void writeDebugFormat(const char *format, ...)
{
 8000f6e:	b40f      	push	{r0, r1, r2, r3}
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000f76:	f107 031c 	add.w	r3, r7, #28
 8000f7a:	607b      	str	r3, [r7, #4]

	va_list args_copy;
	va_copy(args_copy, args);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	603b      	str	r3, [r7, #0]
	int buff_size = vsnprintf(NULL, 0, format, args_copy);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	2100      	movs	r1, #0
 8000f86:	2000      	movs	r0, #0
 8000f88:	f004 fca0 	bl	80058cc <vsniprintf>
 8000f8c:	60f8      	str	r0, [r7, #12]
	va_end(args_copy);

	char *buff = malloc(buff_size + 1);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3301      	adds	r3, #1
 8000f92:	4618      	mov	r0, r3
 8000f94:	f003 fe72 	bl	8004c7c <malloc>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	60bb      	str	r3, [r7, #8]

	if (buff == NULL)
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d011      	beq.n	8000fc6 <writeDebugFormat+0x58>
	{
		va_end(args);
		return;
	}

	vsnprintf(buff, buff_size + 1, format, args);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	68b8      	ldr	r0, [r7, #8]
 8000fae:	f004 fc8d 	bl	80058cc <vsniprintf>
	writeDebug(buff, buff_size);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	68b8      	ldr	r0, [r7, #8]
 8000fba:	f7ff ffb3 	bl	8000f24 <writeDebug>
	free(buff);
 8000fbe:	68b8      	ldr	r0, [r7, #8]
 8000fc0:	f003 fe64 	bl	8004c8c <free>
 8000fc4:	e000      	b.n	8000fc8 <writeDebugFormat+0x5a>
		return;
 8000fc6:	bf00      	nop

	va_end(args);
}
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <sendGlobalEnableFrame>:

	free(encoded);
}

void sendGlobalEnableFrame()
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <sendGlobalEnableFrame+0x3c>)
 8000fdc:	60bb      	str	r3, [r7, #8]
	  hdr.IDE = CAN_ID_EXT;
 8000fde:	2304      	movs	r3, #4
 8000fe0:	60fb      	str	r3, [r7, #12]
	  hdr.RTR = CAN_RTR_DATA;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
	  hdr.DLC = 2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	617b      	str	r3, [r7, #20]
	  hdr.TransmitGlobalTime = DISABLE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	763b      	strb	r3, [r7, #24]

	  if (HAL_CAN_AddTxMessage(&hcan1, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 8000fee:	f107 031c 	add.w	r3, r7, #28
 8000ff2:	1d39      	adds	r1, r7, #4
 8000ff4:	4a07      	ldr	r2, [pc, #28]	@ (8001014 <sendGlobalEnableFrame+0x40>)
 8000ff6:	4808      	ldr	r0, [pc, #32]	@ (8001018 <sendGlobalEnableFrame+0x44>)
 8000ff8:	f001 f896 	bl	8002128 <HAL_CAN_AddTxMessage>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <sendGlobalEnableFrame+0x32>
		Error_Handler();
 8001002:	f000 fa3f 	bl	8001484 <Error_Handler>
}
 8001006:	bf00      	nop
 8001008:	3720      	adds	r7, #32
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	000401bf 	.word	0x000401bf
 8001014:	08007938 	.word	0x08007938
 8001018:	200001f4 	.word	0x200001f4

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	b5b0      	push	{r4, r5, r7, lr}
 800101e:	b0ae      	sub	sp, #184	@ 0xb8
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001022:	f000 fa03 	bl	800142c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f000 fcd8 	bl	80019da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f869 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 f991 	bl	8001354 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001032:	f000 f95f 	bl	80012f4 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001036:	f000 f92d 	bl	8001294 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800103a:	f000 f8bd 	bl	80011b8 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  writeDebugString("started\r\n");
 800103e:	482b      	ldr	r0, [pc, #172]	@ (80010ec <main+0xd0>)
 8001040:	f7ff ff84 	bl	8000f4c <writeDebugString>
  TalonSRX talonSRX = TalonSRXInit(&hcan1, 0);
 8001044:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001048:	2200      	movs	r2, #0
 800104a:	4929      	ldr	r1, [pc, #164]	@ (80010f0 <main+0xd4>)
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff3d 	bl	8000ecc <TalonSRXInit>
  TalonFX talonFX = TalonFXInit(&hcan1, 25);
 8001052:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001056:	2219      	movs	r2, #25
 8001058:	4925      	ldr	r1, [pc, #148]	@ (80010f0 <main+0xd4>)
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe94 	bl	8000d88 <TalonFXInit>
  pdp = PDPInit(&hcan1, 62);
 8001060:	4c24      	ldr	r4, [pc, #144]	@ (80010f4 <main+0xd8>)
 8001062:	463b      	mov	r3, r7
 8001064:	223e      	movs	r2, #62	@ 0x3e
 8001066:	4922      	ldr	r1, [pc, #136]	@ (80010f0 <main+0xd4>)
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fc95 	bl	8000998 <PDPInit>
 800106e:	4625      	mov	r5, r4
 8001070:	463c      	mov	r4, r7
 8001072:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001074:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001076:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001078:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800107a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800107c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800107e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001082:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

//  sendGlobalEnableFrame();
//  talonSRX.setInverted(&talonSRX, true);
  Slot0Configs c = {
 8001086:	4b1c      	ldr	r3, [pc, #112]	@ (80010f8 <main+0xdc>)
 8001088:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800108c:	461d      	mov	r5, r3
 800108e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001090:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001092:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001094:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001096:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001098:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800109a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800109e:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE BEGIN WHILE */
//  talonFX.applyConfig(&talonFX, &c);
//  talonFX.setNeutralMode(&talonFX, BRAKE);
//  sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);

  int tick = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sendGlobalEnableFrame();
 80010a8:	f7ff ff94 	bl	8000fd4 <sendGlobalEnableFrame>
//	  writeDebugString("Running\r\n");
	  HAL_Delay(1);
 80010ac:	2001      	movs	r0, #1
 80010ae:	f000 fcf1 	bl	8001a94 <HAL_Delay>

//	  writeDebugString("here\r\n");
//	  talonFX.applyConfig(&talonFX, &c);
//	  talonFX.set(&talonFX, 0.75);
	  talonSRX.set(&talonSRX, 0.5);
 80010b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80010b6:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 80010ba:	eeb6 0b00 	vmov.f64	d0, #96	@ 0x3f000000  0.5
 80010be:	4610      	mov	r0, r2
 80010c0:	4798      	blx	r3
//	  talonFX.setControl(&talonFX, 125, 1);
//	  talonFX.setControl(&talonFX, 1, 1);
	  float current = pdp.getChannelCurrent(&pdp, 3); // get channel current for Kraken
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <main+0xd8>)
 80010c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010c6:	2103      	movs	r1, #3
 80010c8:	480a      	ldr	r0, [pc, #40]	@ (80010f4 <main+0xd8>)
 80010ca:	4798      	blx	r3
 80010cc:	ed87 0a2c 	vstr	s0, [r7, #176]	@ 0xb0
	  writeDebugFormat("Current: %f.\r\n", current);
 80010d0:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80010d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010d8:	ec53 2b17 	vmov	r2, r3, d7
 80010dc:	4807      	ldr	r0, [pc, #28]	@ (80010fc <main+0xe0>)
 80010de:	f7ff ff46 	bl	8000f6e <writeDebugFormat>
	  HAL_Delay(1);
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 fcd6 	bl	8001a94 <HAL_Delay>
  {
 80010e8:	bf00      	nop
 80010ea:	e7dd      	b.n	80010a8 <main+0x8c>
 80010ec:	0800793c 	.word	0x0800793c
 80010f0:	200001f4 	.word	0x200001f4
 80010f4:	20000368 	.word	0x20000368
 80010f8:	08007958 	.word	0x08007958
 80010fc:	08007948 	.word	0x08007948

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b094      	sub	sp, #80	@ 0x50
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	2234      	movs	r2, #52	@ 0x34
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f004 fbea 	bl	80058e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001124:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <SystemClock_Config+0xb0>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a21      	ldr	r2, [pc, #132]	@ (80011b0 <SystemClock_Config+0xb0>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b1f      	ldr	r3, [pc, #124]	@ (80011b0 <SystemClock_Config+0xb0>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800113c:	4b1d      	ldr	r3, [pc, #116]	@ (80011b4 <SystemClock_Config+0xb4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001144:	4a1b      	ldr	r2, [pc, #108]	@ (80011b4 <SystemClock_Config+0xb4>)
 8001146:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <SystemClock_Config+0xb4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001158:	2302      	movs	r3, #2
 800115a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800115c:	2301      	movs	r3, #1
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001160:	2310      	movs	r3, #16
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001164:	2300      	movs	r3, #0
 8001166:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 031c 	add.w	r3, r7, #28
 800116c:	4618      	mov	r0, r3
 800116e:	f001 ff71 	bl	8003054 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001178:	f000 f984 	bl	8001484 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f002 fa0a 	bl	80035b0 <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80011a2:	f000 f96f 	bl	8001484 <Error_Handler>
  }
}
 80011a6:	bf00      	nop
 80011a8:	3750      	adds	r7, #80	@ 0x50
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000

080011b8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	@ 0x28
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011be:	4b32      	ldr	r3, [pc, #200]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011c0:	4a32      	ldr	r2, [pc, #200]	@ (800128c <MX_CAN1_Init+0xd4>)
 80011c2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80011c4:	4b30      	ldr	r3, [pc, #192]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80011d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80011dc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80011de:	4b2a      	ldr	r3, [pc, #168]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011e0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80011e4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011e6:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011ec:	4b26      	ldr	r3, [pc, #152]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011f2:	4b25      	ldr	r3, [pc, #148]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <MX_CAN1_Init+0xd0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011fe:	4b22      	ldr	r3, [pc, #136]	@ (8001288 <MX_CAN1_Init+0xd0>)
 8001200:	2200      	movs	r2, #0
 8001202:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001204:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <MX_CAN1_Init+0xd0>)
 8001206:	2200      	movs	r2, #0
 8001208:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800120a:	481f      	ldr	r0, [pc, #124]	@ (8001288 <MX_CAN1_Init+0xd0>)
 800120c:	f000 fc66 	bl	8001adc <HAL_CAN_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001216:	f000 f935 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sf;
  sf.FilterMaskIdHigh = 0x0000;
 800121a:	2300      	movs	r3, #0
 800121c:	60bb      	str	r3, [r7, #8]
  sf.FilterMaskIdLow = 0x0000;
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  sf.FilterBank = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 800122e:	2301      	movs	r3, #1
 8001230:	61fb      	str	r3, [r7, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8001232:	2301      	movs	r3, #1
 8001234:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sf) != HAL_OK)
 8001236:	463b      	mov	r3, r7
 8001238:	4619      	mov	r1, r3
 800123a:	4813      	ldr	r0, [pc, #76]	@ (8001288 <MX_CAN1_Init+0xd0>)
 800123c:	f000 fe44 	bl	8001ec8 <HAL_CAN_ConfigFilter>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_CAN1_Init+0x92>
	Error_Handler();
 8001246:	f000 f91d 	bl	8001484 <Error_Handler>

  if (HAL_CAN_RegisterCallback(&hcan1, HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID, can_irq))
 800124a:	4a11      	ldr	r2, [pc, #68]	@ (8001290 <MX_CAN1_Init+0xd8>)
 800124c:	2106      	movs	r1, #6
 800124e:	480e      	ldr	r0, [pc, #56]	@ (8001288 <MX_CAN1_Init+0xd0>)
 8001250:	f000 fd8a 	bl	8001d68 <HAL_CAN_RegisterCallback>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_CAN1_Init+0xa6>
	Error_Handler();
 800125a:	f000 f913 	bl	8001484 <Error_Handler>

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800125e:	480a      	ldr	r0, [pc, #40]	@ (8001288 <MX_CAN1_Init+0xd0>)
 8001260:	f000 ff1e 	bl	80020a0 <HAL_CAN_Start>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_CAN1_Init+0xb6>
	Error_Handler();
 800126a:	f000 f90b 	bl	8001484 <Error_Handler>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800126e:	2102      	movs	r1, #2
 8001270:	4805      	ldr	r0, [pc, #20]	@ (8001288 <MX_CAN1_Init+0xd0>)
 8001272:	f001 f94b 	bl	800250c <HAL_CAN_ActivateNotification>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_CAN1_Init+0xc8>
	Error_Handler();
 800127c:	f000 f902 	bl	8001484 <Error_Handler>
  /* USER CODE END CAN1_Init 2 */

}
 8001280:	bf00      	nop
 8001282:	3728      	adds	r7, #40	@ 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	200001f4 	.word	0x200001f4
 800128c:	40006400 	.word	0x40006400
 8001290:	0800139d 	.word	0x0800139d

08001294 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 800129a:	4a15      	ldr	r2, [pc, #84]	@ (80012f0 <MX_USART2_UART_Init+0x5c>)
 800129c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b0b      	ldr	r3, [pc, #44]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012d6:	4805      	ldr	r0, [pc, #20]	@ (80012ec <MX_USART2_UART_Init+0x58>)
 80012d8:	f002 ff78 	bl	80041cc <HAL_UART_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012e2:	f000 f8cf 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000258 	.word	0x20000258
 80012f0:	40004400 	.word	0x40004400

080012f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012f8:	4b14      	ldr	r3, [pc, #80]	@ (800134c <MX_USART3_UART_Init+0x58>)
 80012fa:	4a15      	ldr	r2, [pc, #84]	@ (8001350 <MX_USART3_UART_Init+0x5c>)
 80012fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001300:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001304:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800130c:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <MX_USART3_UART_Init+0x58>)
 800130e:	2200      	movs	r2, #0
 8001310:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001318:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <MX_USART3_UART_Init+0x58>)
 800131a:	220c      	movs	r2, #12
 800131c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <MX_USART3_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001332:	2200      	movs	r2, #0
 8001334:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	@ (800134c <MX_USART3_UART_Init+0x58>)
 8001338:	f002 ff48 	bl	80041cc <HAL_UART_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001342:	f000 f89f 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200002e0 	.word	0x200002e0
 8001350:	40004800 	.word	0x40004800

08001354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_GPIO_Init+0x44>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a0e      	ldr	r2, [pc, #56]	@ (8001398 <MX_GPIO_Init+0x44>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <MX_GPIO_Init+0x44>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <MX_GPIO_Init+0x44>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a08      	ldr	r2, [pc, #32]	@ (8001398 <MX_GPIO_Init+0x44>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <MX_GPIO_Init+0x44>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800

0800139c <can_irq>:

/* USER CODE BEGIN 4 */
void can_irq(CAN_HandleTypeDef *pcan)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef msg;
  uint64_t data;
  HAL_CAN_GetRxMessage(pcan, CAN_RX_FIFO0, &msg, (uint8_t *) &data);
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	f107 0214 	add.w	r2, r7, #20
 80013ac:	2100      	movs	r1, #0
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f000 ff8a 	bl	80022c8 <HAL_CAN_GetRxMessage>

  // not a pdp
  if ((msg.ExtId & 0x8041400) != 0x8041400)
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <can_irq+0x88>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001424 <can_irq+0x88>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d12a      	bne.n	8001416 <can_irq+0x7a>
	  return;

  // not correct pdp id
  if ((msg.ExtId & pdp.identifier) != pdp.identifier)
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	4a19      	ldr	r2, [pc, #100]	@ (8001428 <can_irq+0x8c>)
 80013c4:	6852      	ldr	r2, [r2, #4]
 80013c6:	4013      	ands	r3, r2
 80013c8:	4a17      	ldr	r2, [pc, #92]	@ (8001428 <can_irq+0x8c>)
 80013ca:	6852      	ldr	r2, [r2, #4]
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d124      	bne.n	800141a <can_irq+0x7e>
	  return;

  switch (msg.ExtId & 0xc0)
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80013d6:	2b80      	cmp	r3, #128	@ 0x80
 80013d8:	d012      	beq.n	8001400 <can_irq+0x64>
 80013da:	2b80      	cmp	r3, #128	@ 0x80
 80013dc:	d816      	bhi.n	800140c <can_irq+0x70>
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <can_irq+0x4c>
 80013e2:	2b40      	cmp	r3, #64	@ 0x40
 80013e4:	d006      	beq.n	80013f4 <can_irq+0x58>
 80013e6:	e011      	b.n	800140c <can_irq+0x70>
  {
  case 0x00:
	  pdp.cache0 = data;
 80013e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013ec:	490e      	ldr	r1, [pc, #56]	@ (8001428 <can_irq+0x8c>)
 80013ee:	e9c1 2302 	strd	r2, r3, [r1, #8]
	  break;
 80013f2:	e00b      	b.n	800140c <can_irq+0x70>
  case 0x40:
	  pdp.cache40 = data;
 80013f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013f8:	490b      	ldr	r1, [pc, #44]	@ (8001428 <can_irq+0x8c>)
 80013fa:	e9c1 2304 	strd	r2, r3, [r1, #16]
	  break;
 80013fe:	e005      	b.n	800140c <can_irq+0x70>
  case 0x80:
	  pdp.cache80 = data;
 8001400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001404:	4908      	ldr	r1, [pc, #32]	@ (8001428 <can_irq+0x8c>)
 8001406:	e9c1 2306 	strd	r2, r3, [r1, #24]
	  break;
 800140a:	bf00      	nop
  }

  pdp.receivedNew = true;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <can_irq+0x8c>)
 800140e:	2201      	movs	r2, #1
 8001410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8001414:	e002      	b.n	800141c <can_irq+0x80>
	  return;
 8001416:	bf00      	nop
 8001418:	e000      	b.n	800141c <can_irq+0x80>
	  return;
 800141a:	bf00      	nop
}
 800141c:	3730      	adds	r7, #48	@ 0x30
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	08041400 	.word	0x08041400
 8001428:	20000368 	.word	0x20000368

0800142c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001432:	463b      	mov	r3, r7
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800143e:	f001 fbe5 	bl	8002c0c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001442:	2301      	movs	r3, #1
 8001444:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001446:	2300      	movs	r3, #0
 8001448:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800144e:	231f      	movs	r3, #31
 8001450:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001452:	2387      	movs	r3, #135	@ 0x87
 8001454:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001456:	2300      	movs	r3, #0
 8001458:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800145a:	2300      	movs	r3, #0
 800145c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800145e:	2301      	movs	r3, #1
 8001460:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001462:	2301      	movs	r3, #1
 8001464:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800146e:	463b      	mov	r3, r7
 8001470:	4618      	mov	r0, r3
 8001472:	f001 fc03 	bl	8002c7c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001476:	2004      	movs	r0, #4
 8001478:	f001 fbe0 	bl	8002c3c <HAL_MPU_Enable>

}
 800147c:	bf00      	nop
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001488:	b672      	cpsid	i
}
 800148a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <Error_Handler+0x8>

08001490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <HAL_MspInit+0x44>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4a0e      	ldr	r2, [pc, #56]	@ (80014d4 <HAL_MspInit+0x44>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <HAL_MspInit+0x44>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <HAL_MspInit+0x44>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b2:	4a08      	ldr	r2, [pc, #32]	@ (80014d4 <HAL_MspInit+0x44>)
 80014b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <HAL_MspInit+0x44>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014c2:	603b      	str	r3, [r7, #0]
 80014c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800

080014d8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	@ 0x28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <HAL_CAN_MspInit+0xac>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d13f      	bne.n	800157a <HAL_CAN_MspInit+0xa2>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014fa:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	4a22      	ldr	r2, [pc, #136]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 8001500:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001504:	6413      	str	r3, [r2, #64]	@ 0x40
 8001506:	4b20      	ldr	r3, [pc, #128]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001512:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a1c      	ldr	r2, [pc, #112]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 8001518:	f043 0308 	orr.w	r3, r3, #8
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <HAL_CAN_MspInit+0xb0>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0308 	and.w	r3, r3, #8
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800152a:	2301      	movs	r3, #1
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001532:	2301      	movs	r3, #1
 8001534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800153a:	2309      	movs	r3, #9
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	4811      	ldr	r0, [pc, #68]	@ (800158c <HAL_CAN_MspInit+0xb4>)
 8001546:	f001 fbd9 	bl	8002cfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800154a:	2302      	movs	r3, #2
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	2302      	movs	r3, #2
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001556:	2303      	movs	r3, #3
 8001558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800155a:	2309      	movs	r3, #9
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	4809      	ldr	r0, [pc, #36]	@ (800158c <HAL_CAN_MspInit+0xb4>)
 8001566:	f001 fbc9 	bl	8002cfc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2100      	movs	r1, #0
 800156e:	2014      	movs	r0, #20
 8001570:	f001 fb15 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001574:	2014      	movs	r0, #20
 8001576:	f001 fb2e 	bl	8002bd6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800157a:	bf00      	nop
 800157c:	3728      	adds	r7, #40	@ 0x28
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40006400 	.word	0x40006400
 8001588:	40023800 	.word	0x40023800
 800158c:	40020c00 	.word	0x40020c00

08001590 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b0b0      	sub	sp, #192	@ 0xc0
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	2290      	movs	r2, #144	@ 0x90
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f004 f999 	bl	80058e8 <memset>
  if(huart->Instance==USART2)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a42      	ldr	r2, [pc, #264]	@ (80016c4 <HAL_UART_MspInit+0x134>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d13b      	bne.n	8001638 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	4618      	mov	r0, r3
 80015ce:	f002 f9d5 	bl	800397c <HAL_RCCEx_PeriphCLKConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015d8:	f7ff ff54 	bl	8001484 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015dc:	4b3a      	ldr	r3, [pc, #232]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e0:	4a39      	ldr	r2, [pc, #228]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 80015e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015e8:	4b37      	ldr	r3, [pc, #220]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 80015f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f8:	4a33      	ldr	r2, [pc, #204]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001600:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800160c:	230c      	movs	r3, #12
 800160e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001624:	2307      	movs	r3, #7
 8001626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800162e:	4619      	mov	r1, r3
 8001630:	4826      	ldr	r0, [pc, #152]	@ (80016cc <HAL_UART_MspInit+0x13c>)
 8001632:	f001 fb63 	bl	8002cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001636:	e041      	b.n	80016bc <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a24      	ldr	r2, [pc, #144]	@ (80016d0 <HAL_UART_MspInit+0x140>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d13c      	bne.n	80016bc <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001642:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001646:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001648:	2300      	movs	r3, #0
 800164a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4618      	mov	r0, r3
 8001652:	f002 f993 	bl	800397c <HAL_RCCEx_PeriphCLKConfig>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800165c:	f7ff ff12 	bl	8001484 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001660:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	4a18      	ldr	r2, [pc, #96]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 8001666:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800166a:	6413      	str	r3, [r2, #64]	@ 0x40
 800166c:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001670:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001678:	4b13      	ldr	r3, [pc, #76]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	4a12      	ldr	r2, [pc, #72]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 800167e:	f043 0308 	orr.w	r3, r3, #8
 8001682:	6313      	str	r3, [r2, #48]	@ 0x30
 8001684:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <HAL_UART_MspInit+0x138>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001688:	f003 0308 	and.w	r3, r3, #8
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001690:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001694:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2302      	movs	r3, #2
 800169a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a4:	2303      	movs	r3, #3
 80016a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016aa:	2307      	movs	r3, #7
 80016ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80016b4:	4619      	mov	r1, r3
 80016b6:	4807      	ldr	r0, [pc, #28]	@ (80016d4 <HAL_UART_MspInit+0x144>)
 80016b8:	f001 fb20 	bl	8002cfc <HAL_GPIO_Init>
}
 80016bc:	bf00      	nop
 80016be:	37c0      	adds	r7, #192	@ 0xc0
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40004400 	.word	0x40004400
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020000 	.word	0x40020000
 80016d0:	40004800 	.word	0x40004800
 80016d4:	40020c00 	.word	0x40020c00

080016d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <NMI_Handler+0x4>

080016e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <HardFault_Handler+0x4>

080016e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <MemManage_Handler+0x4>

080016f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <BusFault_Handler+0x4>

080016f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <UsageFault_Handler+0x4>

08001700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800172e:	f000 f991 	bl	8001a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800173c:	4802      	ldr	r0, [pc, #8]	@ (8001748 <CAN1_RX0_IRQHandler+0x10>)
 800173e:	f000 ff0b 	bl	8002558 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200001f4 	.word	0x200001f4

0800174c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return 1;
 8001750:	2301      	movs	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <_kill>:

int _kill(int pid, int sig)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001766:	f004 f921 	bl	80059ac <__errno>
 800176a:	4603      	mov	r3, r0
 800176c:	2216      	movs	r2, #22
 800176e:	601a      	str	r2, [r3, #0]
  return -1;
 8001770:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <_exit>:

void _exit (int status)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001784:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ffe7 	bl	800175c <_kill>
  while (1) {}    /* Make sure we hang here */
 800178e:	bf00      	nop
 8001790:	e7fd      	b.n	800178e <_exit+0x12>

08001792 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b086      	sub	sp, #24
 8001796:	af00      	add	r7, sp, #0
 8001798:	60f8      	str	r0, [r7, #12]
 800179a:	60b9      	str	r1, [r7, #8]
 800179c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	e00a      	b.n	80017ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017a4:	f3af 8000 	nop.w
 80017a8:	4601      	mov	r1, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	60ba      	str	r2, [r7, #8]
 80017b0:	b2ca      	uxtb	r2, r1
 80017b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3301      	adds	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	429a      	cmp	r2, r3
 80017c0:	dbf0      	blt.n	80017a4 <_read+0x12>
  }

  return len;
 80017c2:	687b      	ldr	r3, [r7, #4]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	e009      	b.n	80017f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	1c5a      	adds	r2, r3, #1
 80017e2:	60ba      	str	r2, [r7, #8]
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	3301      	adds	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	dbf1      	blt.n	80017de <_write+0x12>
  }
  return len;
 80017fa:	687b      	ldr	r3, [r7, #4]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <_close>:

int _close(int file)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800182c:	605a      	str	r2, [r3, #4]
  return 0;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_isatty>:

int _isatty(int file)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001844:	2301      	movs	r3, #1
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001852:	b480      	push	{r7}
 8001854:	b085      	sub	sp, #20
 8001856:	af00      	add	r7, sp, #0
 8001858:	60f8      	str	r0, [r7, #12]
 800185a:	60b9      	str	r1, [r7, #8]
 800185c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	@ (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d207      	bcs.n	80018ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800189c:	f004 f886 	bl	80059ac <__errno>
 80018a0:	4603      	mov	r3, r0
 80018a2:	220c      	movs	r2, #12
 80018a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018aa:	e009      	b.n	80018c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b2:	4b07      	ldr	r3, [pc, #28]	@ (80018d0 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <_sbrk+0x64>)
 80018bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20080000 	.word	0x20080000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	200003a8 	.word	0x200003a8
 80018d4:	20000500 	.word	0x20000500

080018d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <SystemInit+0x20>)
 80018de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018e2:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <SystemInit+0x20>)
 80018e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <sendCANMessage>:
 *      Author: diana
 */
#include "util.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	@ 0x30
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
 8001908:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 800190e:	2304      	movs	r3, #4
 8001910:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8001920:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001924:	f107 0114 	add.w	r1, r7, #20
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 fbfc 	bl	8002128 <HAL_CAN_AddTxMessage>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <sendCANMessage+0x3e>
		Error_Handler();
 8001936:	f7ff fda5 	bl	8001484 <Error_Handler>
}
 800193a:	bf00      	nop
 800193c:	3730      	adds	r7, #48	@ 0x30
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <floatToByteArray>:

void floatToByteArray(float f, char *arr)
{
 8001942:	b480      	push	{r7}
 8001944:	b085      	sub	sp, #20
 8001946:	af00      	add	r7, sp, #0
 8001948:	ed87 0a01 	vstr	s0, [r7, #4]
 800194c:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e00c      	b.n	8001974 <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	fa22 f103 	lsr.w	r1, r2, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	4413      	add	r3, r2
 800196a:	b2ca      	uxtb	r2, r1
 800196c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3301      	adds	r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2b03      	cmp	r3, #3
 8001978:	ddef      	ble.n	800195a <floatToByteArray+0x18>
}
 800197a:	bf00      	nop
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001988:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800198c:	f7ff ffa4 	bl	80018d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001990:	480c      	ldr	r0, [pc, #48]	@ (80019c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001992:	490d      	ldr	r1, [pc, #52]	@ (80019c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001994:	4a0d      	ldr	r2, [pc, #52]	@ (80019cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001998:	e002      	b.n	80019a0 <LoopCopyDataInit>

0800199a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800199a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800199c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800199e:	3304      	adds	r3, #4

080019a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a4:	d3f9      	bcc.n	800199a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019a8:	4c0a      	ldr	r4, [pc, #40]	@ (80019d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019ac:	e001      	b.n	80019b2 <LoopFillZerobss>

080019ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b0:	3204      	adds	r2, #4

080019b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b4:	d3fb      	bcc.n	80019ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019b6:	f003 ffff 	bl	80059b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ba:	f7ff fb2f 	bl	800101c <main>
  bx  lr    
 80019be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80019c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019cc:	08007d2c 	.word	0x08007d2c
  ldr r2, =_sbss
 80019d0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80019d4:	200004fc 	.word	0x200004fc

080019d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019d8:	e7fe      	b.n	80019d8 <ADC_IRQHandler>

080019da <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019de:	2003      	movs	r0, #3
 80019e0:	f001 f8d2 	bl	8002b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019e4:	200f      	movs	r0, #15
 80019e6:	f000 f805 	bl	80019f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ea:	f7ff fd51 	bl	8001490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_InitTick+0x54>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4b12      	ldr	r3, [pc, #72]	@ (8001a4c <HAL_InitTick+0x58>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	4618      	mov	r0, r3
 8001a14:	f001 f8ed 	bl	8002bf2 <HAL_SYSTICK_Config>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e00e      	b.n	8001a40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b0f      	cmp	r3, #15
 8001a26:	d80a      	bhi.n	8001a3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a30:	f001 f8b5 	bl	8002b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a34:	4a06      	ldr	r2, [pc, #24]	@ (8001a50 <HAL_InitTick+0x5c>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e000      	b.n	8001a40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000008 	.word	0x20000008
 8001a50:	20000004 	.word	0x20000004

08001a54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_IncTick+0x24>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	4a04      	ldr	r2, [pc, #16]	@ (8001a78 <HAL_IncTick+0x24>)
 8001a66:	6013      	str	r3, [r2, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20000008 	.word	0x20000008
 8001a78:	200003ac 	.word	0x200003ac

08001a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a80:	4b03      	ldr	r3, [pc, #12]	@ (8001a90 <HAL_GetTick+0x14>)
 8001a82:	681b      	ldr	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	200003ac 	.word	0x200003ac

08001a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a9c:	f7ff ffee 	bl	8001a7c <HAL_GetTick>
 8001aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001aac:	d005      	beq.n	8001aba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_Delay+0x44>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aba:	bf00      	nop
 8001abc:	f7ff ffde 	bl	8001a7c <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d8f7      	bhi.n	8001abc <HAL_Delay+0x28>
  {
  }
}
 8001acc:	bf00      	nop
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000008 	.word	0x20000008

08001adc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e11c      	b.n	8001d28 <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d131      	bne.n	8001b5e <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a8c      	ldr	r2, [pc, #560]	@ (8001d30 <HAL_CAN_Init+0x254>)
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a8c      	ldr	r2, [pc, #560]	@ (8001d34 <HAL_CAN_Init+0x258>)
 8001b04:	645a      	str	r2, [r3, #68]	@ 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a8b      	ldr	r2, [pc, #556]	@ (8001d38 <HAL_CAN_Init+0x25c>)
 8001b0a:	649a      	str	r2, [r3, #72]	@ 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a8b      	ldr	r2, [pc, #556]	@ (8001d3c <HAL_CAN_Init+0x260>)
 8001b10:	64da      	str	r2, [r3, #76]	@ 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a8a      	ldr	r2, [pc, #552]	@ (8001d40 <HAL_CAN_Init+0x264>)
 8001b16:	629a      	str	r2, [r3, #40]	@ 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a8a      	ldr	r2, [pc, #552]	@ (8001d44 <HAL_CAN_Init+0x268>)
 8001b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a89      	ldr	r2, [pc, #548]	@ (8001d48 <HAL_CAN_Init+0x26c>)
 8001b22:	631a      	str	r2, [r3, #48]	@ 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a89      	ldr	r2, [pc, #548]	@ (8001d4c <HAL_CAN_Init+0x270>)
 8001b28:	635a      	str	r2, [r3, #52]	@ 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a88      	ldr	r2, [pc, #544]	@ (8001d50 <HAL_CAN_Init+0x274>)
 8001b2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a88      	ldr	r2, [pc, #544]	@ (8001d54 <HAL_CAN_Init+0x278>)
 8001b34:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a87      	ldr	r2, [pc, #540]	@ (8001d58 <HAL_CAN_Init+0x27c>)
 8001b3a:	651a      	str	r2, [r3, #80]	@ 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a87      	ldr	r2, [pc, #540]	@ (8001d5c <HAL_CAN_Init+0x280>)
 8001b40:	655a      	str	r2, [r3, #84]	@ 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a86      	ldr	r2, [pc, #536]	@ (8001d60 <HAL_CAN_Init+0x284>)
 8001b46:	659a      	str	r2, [r3, #88]	@ 0x58

    if (hcan->MspInitCallback == NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a84      	ldr	r2, [pc, #528]	@ (8001d64 <HAL_CAN_Init+0x288>)
 8001b54:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f042 0201 	orr.w	r2, r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b6e:	f7ff ff85 	bl	8001a7c <HAL_GetTick>
 8001b72:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b74:	e012      	b.n	8001b9c <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b76:	f7ff ff81 	bl	8001a7c <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b0a      	cmp	r3, #10
 8001b82:	d90b      	bls.n	8001b9c <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2205      	movs	r2, #5
 8001b94:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e0c5      	b.n	8001d28 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0e5      	beq.n	8001b76 <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0202 	bic.w	r2, r2, #2
 8001bb8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bba:	f7ff ff5f 	bl	8001a7c <HAL_GetTick>
 8001bbe:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001bc0:	e012      	b.n	8001be8 <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bc2:	f7ff ff5b 	bl	8001a7c <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b0a      	cmp	r3, #10
 8001bce:	d90b      	bls.n	8001be8 <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2205      	movs	r2, #5
 8001be0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e09f      	b.n	8001d28 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1e5      	bne.n	8001bc2 <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	7e1b      	ldrb	r3, [r3, #24]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d108      	bne.n	8001c10 <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	e007      	b.n	8001c20 <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	7e5b      	ldrb	r3, [r3, #25]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d108      	bne.n	8001c3a <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	e007      	b.n	8001c4a <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7e9b      	ldrb	r3, [r3, #26]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d108      	bne.n	8001c64 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f042 0220 	orr.w	r2, r2, #32
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	e007      	b.n	8001c74 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f022 0220 	bic.w	r2, r2, #32
 8001c72:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7edb      	ldrb	r3, [r3, #27]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d108      	bne.n	8001c8e <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0210 	bic.w	r2, r2, #16
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	e007      	b.n	8001c9e <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f042 0210 	orr.w	r2, r2, #16
 8001c9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7f1b      	ldrb	r3, [r3, #28]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d108      	bne.n	8001cb8 <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f042 0208 	orr.w	r2, r2, #8
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	e007      	b.n	8001cc8 <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0208 	bic.w	r2, r2, #8
 8001cc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	7f5b      	ldrb	r3, [r3, #29]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d108      	bne.n	8001ce2 <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0204 	orr.w	r2, r2, #4
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	e007      	b.n	8001cf2 <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0204 	bic.w	r2, r2, #4
 8001cf0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	ea42 0103 	orr.w	r1, r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	1e5a      	subs	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	0800295b 	.word	0x0800295b
 8001d34:	0800296f 	.word	0x0800296f
 8001d38:	08002983 	.word	0x08002983
 8001d3c:	08002997 	.word	0x08002997
 8001d40:	080028e3 	.word	0x080028e3
 8001d44:	080028f7 	.word	0x080028f7
 8001d48:	0800290b 	.word	0x0800290b
 8001d4c:	0800291f 	.word	0x0800291f
 8001d50:	08002933 	.word	0x08002933
 8001d54:	08002947 	.word	0x08002947
 8001d58:	080029ab 	.word	0x080029ab
 8001d5c:	080029bf 	.word	0x080029bf
 8001d60:	080029d3 	.word	0x080029d3
 8001d64:	080014d9 	.word	0x080014d9

08001d68 <HAL_CAN_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_RegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID,
                                           void (* pCallback)(CAN_HandleTypeDef *_hcan))
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	460b      	mov	r3, r1
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001d76:	2300      	movs	r3, #0
 8001d78:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d107      	bne.n	8001d90 <HAL_CAN_RegisterCallback+0x28>
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d84:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e094      	b.n	8001eba <HAL_CAN_RegisterCallback+0x152>
  }

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d168      	bne.n	8001e6e <HAL_CAN_RegisterCallback+0x106>
  {
    switch (CallbackID)
 8001d9c:	7afb      	ldrb	r3, [r7, #11]
 8001d9e:	2b0e      	cmp	r3, #14
 8001da0:	d85c      	bhi.n	8001e5c <HAL_CAN_RegisterCallback+0xf4>
 8001da2:	a201      	add	r2, pc, #4	@ (adr r2, 8001da8 <HAL_CAN_RegisterCallback+0x40>)
 8001da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da8:	08001de5 	.word	0x08001de5
 8001dac:	08001ded 	.word	0x08001ded
 8001db0:	08001df5 	.word	0x08001df5
 8001db4:	08001dfd 	.word	0x08001dfd
 8001db8:	08001e05 	.word	0x08001e05
 8001dbc:	08001e0d 	.word	0x08001e0d
 8001dc0:	08001e15 	.word	0x08001e15
 8001dc4:	08001e1d 	.word	0x08001e1d
 8001dc8:	08001e25 	.word	0x08001e25
 8001dcc:	08001e2d 	.word	0x08001e2d
 8001dd0:	08001e35 	.word	0x08001e35
 8001dd4:	08001e3d 	.word	0x08001e3d
 8001dd8:	08001e45 	.word	0x08001e45
 8001ddc:	08001e4d 	.word	0x08001e4d
 8001de0:	08001e55 	.word	0x08001e55
    {
      case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
        hcan->TxMailbox0CompleteCallback = pCallback;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8001dea:	e065      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
        hcan->TxMailbox1CompleteCallback = pCallback;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8001df2:	e061      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
        hcan->TxMailbox2CompleteCallback = pCallback;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8001dfa:	e05d      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
        hcan->TxMailbox0AbortCallback = pCallback;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8001e02:	e059      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
        hcan->TxMailbox1AbortCallback = pCallback;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8001e0a:	e055      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
        hcan->TxMailbox2AbortCallback = pCallback;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8001e12:	e051      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
        hcan->RxFifo0MsgPendingCallback = pCallback;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 8001e1a:	e04d      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_FULL_CB_ID :
        hcan->RxFifo0FullCallback = pCallback;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 8001e22:	e049      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
        hcan->RxFifo1MsgPendingCallback = pCallback;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8001e2a:	e045      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_FULL_CB_ID :
        hcan->RxFifo1FullCallback = pCallback;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8001e32:	e041      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_SLEEP_CB_ID :
        hcan->SleepCallback = pCallback;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8001e3a:	e03d      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
        hcan->WakeUpFromRxMsgCallback = pCallback;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8001e42:	e039      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_ERROR_CB_ID :
        hcan->ErrorCallback = pCallback;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8001e4a:	e035      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001e52:	e031      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001e5a:	e02d      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e60:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	75fb      	strb	r3, [r7, #23]
        break;
 8001e6c:	e024      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else if (hcan->State == HAL_CAN_STATE_RESET)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d116      	bne.n	8001ea8 <HAL_CAN_RegisterCallback+0x140>
  {
    switch (CallbackID)
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	2b0d      	cmp	r3, #13
 8001e7e:	d002      	beq.n	8001e86 <HAL_CAN_RegisterCallback+0x11e>
 8001e80:	2b0e      	cmp	r3, #14
 8001e82:	d004      	beq.n	8001e8e <HAL_CAN_RegisterCallback+0x126>
 8001e84:	e007      	b.n	8001e96 <HAL_CAN_RegisterCallback+0x12e>
    {
      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001e8c:	e014      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001e94:	e010      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9a:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	75fb      	strb	r3, [r7, #23]
        break;
 8001ea6:	e007      	b.n	8001eb8 <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eac:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status =  HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	371c      	adds	r7, #28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop

08001ec8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ede:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ee0:	7cfb      	ldrb	r3, [r7, #19]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d003      	beq.n	8001eee <HAL_CAN_ConfigFilter+0x26>
 8001ee6:	7cfb      	ldrb	r3, [r7, #19]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	f040 80c7 	bne.w	800207c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a69      	ldr	r2, [pc, #420]	@ (8002098 <HAL_CAN_ConfigFilter+0x1d0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d001      	beq.n	8001efc <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001ef8:	4b68      	ldr	r3, [pc, #416]	@ (800209c <HAL_CAN_ConfigFilter+0x1d4>)
 8001efa:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f02:	f043 0201 	orr.w	r2, r3, #1
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	4a63      	ldr	r2, [pc, #396]	@ (800209c <HAL_CAN_ConfigFilter+0x1d4>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d111      	bne.n	8001f38 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f1a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2e:	021b      	lsls	r3, r3, #8
 8001f30:	431a      	orrs	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	f003 031f 	and.w	r3, r3, #31
 8001f40:	2201      	movs	r2, #1
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	43db      	mvns	r3, r3
 8001f52:	401a      	ands	r2, r3
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d123      	bne.n	8001faa <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f84:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3248      	adds	r2, #72	@ 0x48
 8001f8a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f9e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fa0:	6979      	ldr	r1, [r7, #20]
 8001fa2:	3348      	adds	r3, #72	@ 0x48
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	440b      	add	r3, r1
 8001fa8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d122      	bne.n	8001ff8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fd2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	3248      	adds	r2, #72	@ 0x48
 8001fd8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fee:	6979      	ldr	r1, [r7, #20]
 8001ff0:	3348      	adds	r3, #72	@ 0x48
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	440b      	add	r3, r1
 8001ff6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	43db      	mvns	r3, r3
 800200a:	401a      	ands	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002012:	e007      	b.n	8002024 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	431a      	orrs	r2, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d109      	bne.n	8002040 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	43db      	mvns	r3, r3
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800203e:	e007      	b.n	8002050 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	431a      	orrs	r2, r3
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d107      	bne.n	8002068 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	431a      	orrs	r2, r3
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800206e:	f023 0201 	bic.w	r2, r3, #1
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	e006      	b.n	800208a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
  }
}
 800208a:	4618      	mov	r0, r3
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40003400 	.word	0x40003400
 800209c:	40006400 	.word	0x40006400

080020a0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d12e      	bne.n	8002112 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2202      	movs	r2, #2
 80020b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020cc:	f7ff fcd6 	bl	8001a7c <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020d2:	e012      	b.n	80020fa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020d4:	f7ff fcd2 	bl	8001a7c <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b0a      	cmp	r3, #10
 80020e0:	d90b      	bls.n	80020fa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2205      	movs	r2, #5
 80020f2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e012      	b.n	8002120 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1e5      	bne.n	80020d4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e006      	b.n	8002120 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002116:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
  }
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002128:	b480      	push	{r7}
 800212a:	b089      	sub	sp, #36	@ 0x24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
 8002134:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3020 	ldrb.w	r3, [r3, #32]
 800213c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002146:	7ffb      	ldrb	r3, [r7, #31]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d003      	beq.n	8002154 <HAL_CAN_AddTxMessage+0x2c>
 800214c:	7ffb      	ldrb	r3, [r7, #31]
 800214e:	2b02      	cmp	r3, #2
 8002150:	f040 80ad 	bne.w	80022ae <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10a      	bne.n	8002174 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002164:	2b00      	cmp	r3, #0
 8002166:	d105      	bne.n	8002174 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 8095 	beq.w	800229e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	0e1b      	lsrs	r3, r3, #24
 8002178:	f003 0303 	and.w	r3, r3, #3
 800217c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800217e:	2201      	movs	r2, #1
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10d      	bne.n	80021ac <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800219a:	68f9      	ldr	r1, [r7, #12]
 800219c:	6809      	ldr	r1, [r1, #0]
 800219e:	431a      	orrs	r2, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3318      	adds	r3, #24
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	440b      	add	r3, r1
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e00f      	b.n	80021cc <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021b6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021bc:	68f9      	ldr	r1, [r7, #12]
 80021be:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80021c0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	3318      	adds	r3, #24
 80021c6:	011b      	lsls	r3, r3, #4
 80021c8:	440b      	add	r3, r1
 80021ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6819      	ldr	r1, [r3, #0]
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	3318      	adds	r3, #24
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	440b      	add	r3, r1
 80021dc:	3304      	adds	r3, #4
 80021de:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	7d1b      	ldrb	r3, [r3, #20]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d111      	bne.n	800220c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	3318      	adds	r3, #24
 80021f0:	011b      	lsls	r3, r3, #4
 80021f2:	4413      	add	r3, r2
 80021f4:	3304      	adds	r3, #4
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	6811      	ldr	r1, [r2, #0]
 80021fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3318      	adds	r3, #24
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	440b      	add	r3, r1
 8002208:	3304      	adds	r3, #4
 800220a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3307      	adds	r3, #7
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	061a      	lsls	r2, r3, #24
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3306      	adds	r3, #6
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	041b      	lsls	r3, r3, #16
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3305      	adds	r3, #5
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	4313      	orrs	r3, r2
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	3204      	adds	r2, #4
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	4610      	mov	r0, r2
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	6811      	ldr	r1, [r2, #0]
 8002234:	ea43 0200 	orr.w	r2, r3, r0
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	440b      	add	r3, r1
 800223e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002242:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3303      	adds	r3, #3
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	061a      	lsls	r2, r3, #24
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3302      	adds	r3, #2
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	041b      	lsls	r3, r3, #16
 8002254:	431a      	orrs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3301      	adds	r3, #1
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	4313      	orrs	r3, r2
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	7812      	ldrb	r2, [r2, #0]
 8002264:	4610      	mov	r0, r2
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	6811      	ldr	r1, [r2, #0]
 800226a:	ea43 0200 	orr.w	r2, r3, r0
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	440b      	add	r3, r1
 8002274:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002278:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3318      	adds	r3, #24
 8002282:	011b      	lsls	r3, r3, #4
 8002284:	4413      	add	r3, r2
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	6811      	ldr	r1, [r2, #0]
 800228c:	f043 0201 	orr.w	r2, r3, #1
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	3318      	adds	r3, #24
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	440b      	add	r3, r1
 8002298:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	e00e      	b.n	80022bc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e006      	b.n	80022bc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
  }
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3724      	adds	r7, #36	@ 0x24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80022c8:	b480      	push	{r7}
 80022ca:	b087      	sub	sp, #28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80022de:	7dfb      	ldrb	r3, [r7, #23]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d003      	beq.n	80022ec <HAL_CAN_GetRxMessage+0x24>
 80022e4:	7dfb      	ldrb	r3, [r7, #23]
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	f040 8103 	bne.w	80024f2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10e      	bne.n	8002310 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 0303 	and.w	r3, r3, #3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d116      	bne.n	800232e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002304:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0f7      	b.n	8002500 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	f003 0303 	and.w	r3, r3, #3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d107      	bne.n	800232e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e0e8      	b.n	8002500 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	331b      	adds	r3, #27
 8002336:	011b      	lsls	r3, r3, #4
 8002338:	4413      	add	r3, r2
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0204 	and.w	r2, r3, #4
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10c      	bne.n	8002366 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	331b      	adds	r3, #27
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	4413      	add	r3, r2
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	0d5b      	lsrs	r3, r3, #21
 800235c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	e00b      	b.n	800237e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	331b      	adds	r3, #27
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	4413      	add	r3, r2
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	08db      	lsrs	r3, r3, #3
 8002376:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	331b      	adds	r3, #27
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	4413      	add	r3, r2
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0202 	and.w	r2, r3, #2
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	331b      	adds	r3, #27
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	4413      	add	r3, r2
 80023a0:	3304      	adds	r3, #4
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0308 	and.w	r3, r3, #8
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2208      	movs	r2, #8
 80023b0:	611a      	str	r2, [r3, #16]
 80023b2:	e00b      	b.n	80023cc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	331b      	adds	r3, #27
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	4413      	add	r3, r2
 80023c0:	3304      	adds	r3, #4
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 020f 	and.w	r2, r3, #15
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	331b      	adds	r3, #27
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	4413      	add	r3, r2
 80023d8:	3304      	adds	r3, #4
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	0a1b      	lsrs	r3, r3, #8
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	331b      	adds	r3, #27
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	4413      	add	r3, r2
 80023f0:	3304      	adds	r3, #4
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	4413      	add	r3, r2
 8002406:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b2da      	uxtb	r2, r3
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4413      	add	r3, r2
 800241c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	0a1a      	lsrs	r2, r3, #8
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	3301      	adds	r3, #1
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	011b      	lsls	r3, r3, #4
 8002434:	4413      	add	r3, r2
 8002436:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	0c1a      	lsrs	r2, r3, #16
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	3302      	adds	r3, #2
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	4413      	add	r3, r2
 8002450:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	0e1a      	lsrs	r2, r3, #24
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	3303      	adds	r3, #3
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	4413      	add	r3, r2
 800246a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	3304      	adds	r3, #4
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	4413      	add	r3, r2
 8002482:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	0a1a      	lsrs	r2, r3, #8
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	3305      	adds	r3, #5
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	011b      	lsls	r3, r3, #4
 800249a:	4413      	add	r3, r2
 800249c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	0c1a      	lsrs	r2, r3, #16
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	3306      	adds	r3, #6
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	4413      	add	r3, r2
 80024b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	0e1a      	lsrs	r2, r3, #24
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	3307      	adds	r3, #7
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d108      	bne.n	80024de <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0220 	orr.w	r2, r2, #32
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	e007      	b.n	80024ee <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f042 0220 	orr.w	r2, r2, #32
 80024ec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e006      	b.n	8002500 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
  }
}
 8002500:	4618      	mov	r0, r3
 8002502:	371c      	adds	r7, #28
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d002      	beq.n	800252a <HAL_CAN_ActivateNotification+0x1e>
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d109      	bne.n	800253e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6959      	ldr	r1, [r3, #20]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	e006      	b.n	800254c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
  }
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	@ 0x28
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002560:	2300      	movs	r3, #0
 8002562:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002594:	6a3b      	ldr	r3, [r7, #32]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 8083 	beq.w	80026a6 <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d025      	beq.n	80025f6 <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2201      	movs	r2, #1
 80025b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d004      	beq.n	80025c6 <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	4798      	blx	r3
 80025c4:	e017      	b.n	80025f6 <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d004      	beq.n	80025da <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80025d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d8:	e00d      	b.n	80025f6 <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80025e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80025ec:	e003      	b.n	80025f6 <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d026      	beq.n	800264e <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002608:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002610:	2b00      	cmp	r3, #0
 8002612:	d004      	beq.n	800261e <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	4798      	blx	r3
 800261c:	e017      	b.n	800264e <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d004      	beq.n	8002632 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800262e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002630:	e00d      	b.n	800264e <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002638:	2b00      	cmp	r3, #0
 800263a:	d004      	beq.n	8002646 <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002642:	627b      	str	r3, [r7, #36]	@ 0x24
 8002644:	e003      	b.n	800264e <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d026      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002660:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d004      	beq.n	8002676 <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	4798      	blx	r3
 8002674:	e017      	b.n	80026a6 <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d004      	beq.n	800268a <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002686:	627b      	str	r3, [r7, #36]	@ 0x24
 8002688:	e00d      	b.n	80026a6 <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d004      	beq.n	800269e <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
 800269c:	e003      	b.n	80026a6 <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00c      	beq.n	80026ca <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d007      	beq.n	80026ca <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2210      	movs	r2, #16
 80026c8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00c      	beq.n	80026ee <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d007      	beq.n	80026ee <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2208      	movs	r2, #8
 80026e4:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00a      	beq.n	800270e <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800270e:	6a3b      	ldr	r3, [r7, #32]
 8002710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00c      	beq.n	8002732 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f003 0310 	and.w	r3, r3, #16
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002728:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2210      	movs	r2, #16
 8002730:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	f003 0320 	and.w	r3, r3, #32
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00c      	beq.n	8002756 <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d007      	beq.n	8002756 <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2208      	movs	r2, #8
 800274c:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	f003 0310 	and.w	r3, r3, #16
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00a      	beq.n	8002776 <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00c      	beq.n	800279a <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0310 	and.w	r3, r3, #16
 8002786:	2b00      	cmp	r3, #0
 8002788:	d007      	beq.n	800279a <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2210      	movs	r2, #16
 8002790:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00c      	beq.n	80027be <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2208      	movs	r2, #8
 80027b4:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80027be:	6a3b      	ldr	r3, [r7, #32]
 80027c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d07b      	beq.n	80028c0 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d072      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80027d2:	6a3b      	ldr	r3, [r7, #32]
 80027d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80027ee:	6a3b      	ldr	r3, [r7, #32]
 80027f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800280a:	6a3b      	ldr	r3, [r7, #32]
 800280c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002810:	2b00      	cmp	r3, #0
 8002812:	d008      	beq.n	8002826 <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	f043 0304 	orr.w	r3, r3, #4
 8002824:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800282c:	2b00      	cmp	r3, #0
 800282e:	d043      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002836:	2b00      	cmp	r3, #0
 8002838:	d03e      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002840:	2b60      	cmp	r3, #96	@ 0x60
 8002842:	d02b      	beq.n	800289c <HAL_CAN_IRQHandler+0x344>
 8002844:	2b60      	cmp	r3, #96	@ 0x60
 8002846:	d82e      	bhi.n	80028a6 <HAL_CAN_IRQHandler+0x34e>
 8002848:	2b50      	cmp	r3, #80	@ 0x50
 800284a:	d022      	beq.n	8002892 <HAL_CAN_IRQHandler+0x33a>
 800284c:	2b50      	cmp	r3, #80	@ 0x50
 800284e:	d82a      	bhi.n	80028a6 <HAL_CAN_IRQHandler+0x34e>
 8002850:	2b40      	cmp	r3, #64	@ 0x40
 8002852:	d019      	beq.n	8002888 <HAL_CAN_IRQHandler+0x330>
 8002854:	2b40      	cmp	r3, #64	@ 0x40
 8002856:	d826      	bhi.n	80028a6 <HAL_CAN_IRQHandler+0x34e>
 8002858:	2b30      	cmp	r3, #48	@ 0x30
 800285a:	d010      	beq.n	800287e <HAL_CAN_IRQHandler+0x326>
 800285c:	2b30      	cmp	r3, #48	@ 0x30
 800285e:	d822      	bhi.n	80028a6 <HAL_CAN_IRQHandler+0x34e>
 8002860:	2b10      	cmp	r3, #16
 8002862:	d002      	beq.n	800286a <HAL_CAN_IRQHandler+0x312>
 8002864:	2b20      	cmp	r3, #32
 8002866:	d005      	beq.n	8002874 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002868:	e01d      	b.n	80028a6 <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	f043 0308 	orr.w	r3, r3, #8
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002872:	e019      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002876:	f043 0310 	orr.w	r3, r3, #16
 800287a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800287c:	e014      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 800287e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002880:	f043 0320 	orr.w	r3, r3, #32
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002886:	e00f      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002890:	e00a      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002898:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800289a:	e005      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028a4:	e000      	b.n	80028a8 <HAL_CAN_IRQHandler+0x350>
            break;
 80028a6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699a      	ldr	r2, [r3, #24]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80028b6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2204      	movs	r2, #4
 80028be:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d009      	beq.n	80028da <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	431a      	orrs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80028da:	bf00      	nop
 80028dc:	3728      	adds	r7, #40	@ 0x28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <__NVIC_SetPriorityGrouping+0x40>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a16:	4a04      	ldr	r2, [pc, #16]	@ (8002a28 <__NVIC_SetPriorityGrouping+0x40>)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	60d3      	str	r3, [r2, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00
 8002a2c:	05fa0000 	.word	0x05fa0000

08002a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a34:	4b04      	ldr	r3, [pc, #16]	@ (8002a48 <__NVIC_GetPriorityGrouping+0x18>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 0307 	and.w	r3, r3, #7
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	db0b      	blt.n	8002a76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 021f 	and.w	r2, r3, #31
 8002a64:	4907      	ldr	r1, [pc, #28]	@ (8002a84 <__NVIC_EnableIRQ+0x38>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000e100 	.word	0xe000e100

08002a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	db0a      	blt.n	8002ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	490c      	ldr	r1, [pc, #48]	@ (8002ad4 <__NVIC_SetPriority+0x4c>)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ab0:	e00a      	b.n	8002ac8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4908      	ldr	r1, [pc, #32]	@ (8002ad8 <__NVIC_SetPriority+0x50>)
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	3b04      	subs	r3, #4
 8002ac0:	0112      	lsls	r2, r2, #4
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	761a      	strb	r2, [r3, #24]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000e100 	.word	0xe000e100
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	@ 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f1c3 0307 	rsb	r3, r3, #7
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf28      	it	cs
 8002afa:	2304      	movcs	r3, #4
 8002afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3304      	adds	r3, #4
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d902      	bls.n	8002b0c <NVIC_EncodePriority+0x30>
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3b03      	subs	r3, #3
 8002b0a:	e000      	b.n	8002b0e <NVIC_EncodePriority+0x32>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43d9      	mvns	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	4313      	orrs	r3, r2
         );
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	@ 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b54:	d301      	bcc.n	8002b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00f      	b.n	8002b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b84 <SysTick_Config+0x40>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b62:	210f      	movs	r1, #15
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b68:	f7ff ff8e 	bl	8002a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b6c:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <SysTick_Config+0x40>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b72:	4b04      	ldr	r3, [pc, #16]	@ (8002b84 <SysTick_Config+0x40>)
 8002b74:	2207      	movs	r2, #7
 8002b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	e000e010 	.word	0xe000e010

08002b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ff29 	bl	80029e8 <__NVIC_SetPriorityGrouping>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
 8002baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb0:	f7ff ff3e 	bl	8002a30 <__NVIC_GetPriorityGrouping>
 8002bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	6978      	ldr	r0, [r7, #20]
 8002bbc:	f7ff ff8e 	bl	8002adc <NVIC_EncodePriority>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff5d 	bl	8002a88 <__NVIC_SetPriority>
}
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ff31 	bl	8002a4c <__NVIC_EnableIRQ>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffa2 	bl	8002b44 <SysTick_Config>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002c10:	f3bf 8f5f 	dmb	sy
}
 8002c14:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c16:	4b07      	ldr	r3, [pc, #28]	@ (8002c34 <HAL_MPU_Disable+0x28>)
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	4a06      	ldr	r2, [pc, #24]	@ (8002c34 <HAL_MPU_Disable+0x28>)
 8002c1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c20:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002c22:	4b05      	ldr	r3, [pc, #20]	@ (8002c38 <HAL_MPU_Disable+0x2c>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000ed00 	.word	0xe000ed00
 8002c38:	e000ed90 	.word	0xe000ed90

08002c3c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c44:	4a0b      	ldr	r2, [pc, #44]	@ (8002c74 <HAL_MPU_Enable+0x38>)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f043 0301 	orr.w	r3, r3, #1
 8002c4c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c78 <HAL_MPU_Enable+0x3c>)
 8002c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c52:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <HAL_MPU_Enable+0x3c>)
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c58:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c5a:	f3bf 8f4f 	dsb	sy
}
 8002c5e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c60:	f3bf 8f6f 	isb	sy
}
 8002c64:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	e000ed90 	.word	0xe000ed90
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	785a      	ldrb	r2, [r3, #1]
 8002c88:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <HAL_MPU_ConfigRegion+0x7c>)
 8002c8a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <HAL_MPU_ConfigRegion+0x7c>)
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	4a19      	ldr	r2, [pc, #100]	@ (8002cf8 <HAL_MPU_ConfigRegion+0x7c>)
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002c98:	4a17      	ldr	r2, [pc, #92]	@ (8002cf8 <HAL_MPU_ConfigRegion+0x7c>)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7b1b      	ldrb	r3, [r3, #12]
 8002ca4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	7adb      	ldrb	r3, [r3, #11]
 8002caa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	7a9b      	ldrb	r3, [r3, #10]
 8002cb2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7b5b      	ldrb	r3, [r3, #13]
 8002cba:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	7b9b      	ldrb	r3, [r3, #14]
 8002cc2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	7bdb      	ldrb	r3, [r3, #15]
 8002cca:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ccc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	7a5b      	ldrb	r3, [r3, #9]
 8002cd2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cd4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7a1b      	ldrb	r3, [r3, #8]
 8002cda:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cdc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	7812      	ldrb	r2, [r2, #0]
 8002ce2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ce4:	4a04      	ldr	r2, [pc, #16]	@ (8002cf8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ce6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ce8:	6113      	str	r3, [r2, #16]
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000ed90 	.word	0xe000ed90

08002cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b089      	sub	sp, #36	@ 0x24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	e175      	b.n	8003008 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	f040 8164 	bne.w	8003002 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d005      	beq.n	8002d52 <HAL_GPIO_Init+0x56>
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d130      	bne.n	8002db4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d88:	2201      	movs	r2, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	091b      	lsrs	r3, r3, #4
 8002d9e:	f003 0201 	and.w	r2, r3, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d017      	beq.n	8002df0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	2203      	movs	r2, #3
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0303 	and.w	r3, r3, #3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d123      	bne.n	8002e44 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	08da      	lsrs	r2, r3, #3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3208      	adds	r2, #8
 8002e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	220f      	movs	r2, #15
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	08da      	lsrs	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3208      	adds	r2, #8
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	2203      	movs	r2, #3
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0203 	and.w	r2, r3, #3
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 80be 	beq.w	8003002 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e86:	4b66      	ldr	r3, [pc, #408]	@ (8003020 <HAL_GPIO_Init+0x324>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	4a65      	ldr	r2, [pc, #404]	@ (8003020 <HAL_GPIO_Init+0x324>)
 8002e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e92:	4b63      	ldr	r3, [pc, #396]	@ (8003020 <HAL_GPIO_Init+0x324>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e9e:	4a61      	ldr	r2, [pc, #388]	@ (8003024 <HAL_GPIO_Init+0x328>)
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	089b      	lsrs	r3, r3, #2
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	220f      	movs	r2, #15
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a58      	ldr	r2, [pc, #352]	@ (8003028 <HAL_GPIO_Init+0x32c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d037      	beq.n	8002f3a <HAL_GPIO_Init+0x23e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a57      	ldr	r2, [pc, #348]	@ (800302c <HAL_GPIO_Init+0x330>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d031      	beq.n	8002f36 <HAL_GPIO_Init+0x23a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a56      	ldr	r2, [pc, #344]	@ (8003030 <HAL_GPIO_Init+0x334>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d02b      	beq.n	8002f32 <HAL_GPIO_Init+0x236>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a55      	ldr	r2, [pc, #340]	@ (8003034 <HAL_GPIO_Init+0x338>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d025      	beq.n	8002f2e <HAL_GPIO_Init+0x232>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a54      	ldr	r2, [pc, #336]	@ (8003038 <HAL_GPIO_Init+0x33c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d01f      	beq.n	8002f2a <HAL_GPIO_Init+0x22e>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a53      	ldr	r2, [pc, #332]	@ (800303c <HAL_GPIO_Init+0x340>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d019      	beq.n	8002f26 <HAL_GPIO_Init+0x22a>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a52      	ldr	r2, [pc, #328]	@ (8003040 <HAL_GPIO_Init+0x344>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d013      	beq.n	8002f22 <HAL_GPIO_Init+0x226>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a51      	ldr	r2, [pc, #324]	@ (8003044 <HAL_GPIO_Init+0x348>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d00d      	beq.n	8002f1e <HAL_GPIO_Init+0x222>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a50      	ldr	r2, [pc, #320]	@ (8003048 <HAL_GPIO_Init+0x34c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d007      	beq.n	8002f1a <HAL_GPIO_Init+0x21e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800304c <HAL_GPIO_Init+0x350>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d101      	bne.n	8002f16 <HAL_GPIO_Init+0x21a>
 8002f12:	2309      	movs	r3, #9
 8002f14:	e012      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f16:	230a      	movs	r3, #10
 8002f18:	e010      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f1a:	2308      	movs	r3, #8
 8002f1c:	e00e      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f1e:	2307      	movs	r3, #7
 8002f20:	e00c      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f22:	2306      	movs	r3, #6
 8002f24:	e00a      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f26:	2305      	movs	r3, #5
 8002f28:	e008      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	e006      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e004      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e002      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <HAL_GPIO_Init+0x240>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	f002 0203 	and.w	r2, r2, #3
 8002f42:	0092      	lsls	r2, r2, #2
 8002f44:	4093      	lsls	r3, r2
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f4c:	4935      	ldr	r1, [pc, #212]	@ (8003024 <HAL_GPIO_Init+0x328>)
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	089b      	lsrs	r3, r3, #2
 8002f52:	3302      	adds	r3, #2
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	43db      	mvns	r3, r3
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	4013      	ands	r3, r2
 8002f68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f7e:	4a34      	ldr	r2, [pc, #208]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f84:	4b32      	ldr	r3, [pc, #200]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4013      	ands	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fa8:	4a29      	ldr	r2, [pc, #164]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fae:	4b28      	ldr	r3, [pc, #160]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ffc:	4a14      	ldr	r2, [pc, #80]	@ (8003050 <HAL_GPIO_Init+0x354>)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3301      	adds	r3, #1
 8003006:	61fb      	str	r3, [r7, #28]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	2b0f      	cmp	r3, #15
 800300c:	f67f ae86 	bls.w	8002d1c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	3724      	adds	r7, #36	@ 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800
 8003024:	40013800 	.word	0x40013800
 8003028:	40020000 	.word	0x40020000
 800302c:	40020400 	.word	0x40020400
 8003030:	40020800 	.word	0x40020800
 8003034:	40020c00 	.word	0x40020c00
 8003038:	40021000 	.word	0x40021000
 800303c:	40021400 	.word	0x40021400
 8003040:	40021800 	.word	0x40021800
 8003044:	40021c00 	.word	0x40021c00
 8003048:	40022000 	.word	0x40022000
 800304c:	40022400 	.word	0x40022400
 8003050:	40013c00 	.word	0x40013c00

08003054 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800305c:	2300      	movs	r3, #0
 800305e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e29b      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8087 	beq.w	8003186 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003078:	4b96      	ldr	r3, [pc, #600]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 030c 	and.w	r3, r3, #12
 8003080:	2b04      	cmp	r3, #4
 8003082:	d00c      	beq.n	800309e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003084:	4b93      	ldr	r3, [pc, #588]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f003 030c 	and.w	r3, r3, #12
 800308c:	2b08      	cmp	r3, #8
 800308e:	d112      	bne.n	80030b6 <HAL_RCC_OscConfig+0x62>
 8003090:	4b90      	ldr	r3, [pc, #576]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003098:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800309c:	d10b      	bne.n	80030b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309e:	4b8d      	ldr	r3, [pc, #564]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d06c      	beq.n	8003184 <HAL_RCC_OscConfig+0x130>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d168      	bne.n	8003184 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e275      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030be:	d106      	bne.n	80030ce <HAL_RCC_OscConfig+0x7a>
 80030c0:	4b84      	ldr	r3, [pc, #528]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a83      	ldr	r2, [pc, #524]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ca:	6013      	str	r3, [r2, #0]
 80030cc:	e02e      	b.n	800312c <HAL_RCC_OscConfig+0xd8>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x9c>
 80030d6:	4b7f      	ldr	r3, [pc, #508]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a7e      	ldr	r2, [pc, #504]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	4b7c      	ldr	r3, [pc, #496]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a7b      	ldr	r2, [pc, #492]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	e01d      	b.n	800312c <HAL_RCC_OscConfig+0xd8>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0xc0>
 80030fa:	4b76      	ldr	r3, [pc, #472]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a75      	ldr	r2, [pc, #468]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003100:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	4b73      	ldr	r3, [pc, #460]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a72      	ldr	r2, [pc, #456]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800310c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	e00b      	b.n	800312c <HAL_RCC_OscConfig+0xd8>
 8003114:	4b6f      	ldr	r3, [pc, #444]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a6e      	ldr	r2, [pc, #440]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800311a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800311e:	6013      	str	r3, [r2, #0]
 8003120:	4b6c      	ldr	r3, [pc, #432]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a6b      	ldr	r2, [pc, #428]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003126:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800312a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d013      	beq.n	800315c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7fe fca2 	bl	8001a7c <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe fc9e 	bl	8001a7c <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	@ 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e229      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314e:	4b61      	ldr	r3, [pc, #388]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0xe8>
 800315a:	e014      	b.n	8003186 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315c:	f7fe fc8e 	bl	8001a7c <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003164:	f7fe fc8a 	bl	8001a7c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b64      	cmp	r3, #100	@ 0x64
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e215      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003176:	4b57      	ldr	r3, [pc, #348]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x110>
 8003182:	e000      	b.n	8003186 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d069      	beq.n	8003266 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003192:	4b50      	ldr	r3, [pc, #320]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00b      	beq.n	80031b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800319e:	4b4d      	ldr	r3, [pc, #308]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 030c 	and.w	r3, r3, #12
 80031a6:	2b08      	cmp	r3, #8
 80031a8:	d11c      	bne.n	80031e4 <HAL_RCC_OscConfig+0x190>
 80031aa:	4b4a      	ldr	r3, [pc, #296]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d116      	bne.n	80031e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031b6:	4b47      	ldr	r3, [pc, #284]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d005      	beq.n	80031ce <HAL_RCC_OscConfig+0x17a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d001      	beq.n	80031ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e1e9      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ce:	4b41      	ldr	r3, [pc, #260]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	493d      	ldr	r1, [pc, #244]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031e2:	e040      	b.n	8003266 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d023      	beq.n	8003234 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031ec:	4b39      	ldr	r3, [pc, #228]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a38      	ldr	r2, [pc, #224]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f8:	f7fe fc40 	bl	8001a7c <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003200:	f7fe fc3c 	bl	8001a7c <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e1c7      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003212:	4b30      	ldr	r3, [pc, #192]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0f0      	beq.n	8003200 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800321e:	4b2d      	ldr	r3, [pc, #180]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4929      	ldr	r1, [pc, #164]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800322e:	4313      	orrs	r3, r2
 8003230:	600b      	str	r3, [r1, #0]
 8003232:	e018      	b.n	8003266 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003234:	4b27      	ldr	r3, [pc, #156]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a26      	ldr	r2, [pc, #152]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003240:	f7fe fc1c 	bl	8001a7c <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003248:	f7fe fc18 	bl	8001a7c <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1a3      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800325a:	4b1e      	ldr	r3, [pc, #120]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d038      	beq.n	80032e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d019      	beq.n	80032ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800327a:	4b16      	ldr	r3, [pc, #88]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 800327c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003286:	f7fe fbf9 	bl	8001a7c <HAL_GetTick>
 800328a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800328c:	e008      	b.n	80032a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800328e:	f7fe fbf5 	bl	8001a7c <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d901      	bls.n	80032a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e180      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032a0:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80032a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d0f0      	beq.n	800328e <HAL_RCC_OscConfig+0x23a>
 80032ac:	e01a      	b.n	80032e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ae:	4b09      	ldr	r3, [pc, #36]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80032b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032b2:	4a08      	ldr	r2, [pc, #32]	@ (80032d4 <HAL_RCC_OscConfig+0x280>)
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ba:	f7fe fbdf 	bl	8001a7c <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c2:	f7fe fbdb 	bl	8001a7c <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d903      	bls.n	80032d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e166      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
 80032d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d8:	4b92      	ldr	r3, [pc, #584]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80032da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1ee      	bne.n	80032c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0304 	and.w	r3, r3, #4
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 80a4 	beq.w	800343a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032f2:	4b8c      	ldr	r3, [pc, #560]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80032f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10d      	bne.n	800331a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80032fe:	4b89      	ldr	r3, [pc, #548]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	4a88      	ldr	r2, [pc, #544]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003308:	6413      	str	r3, [r2, #64]	@ 0x40
 800330a:	4b86      	ldr	r3, [pc, #536]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003312:	60bb      	str	r3, [r7, #8]
 8003314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003316:	2301      	movs	r3, #1
 8003318:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800331a:	4b83      	ldr	r3, [pc, #524]	@ (8003528 <HAL_RCC_OscConfig+0x4d4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003322:	2b00      	cmp	r3, #0
 8003324:	d118      	bne.n	8003358 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003326:	4b80      	ldr	r3, [pc, #512]	@ (8003528 <HAL_RCC_OscConfig+0x4d4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a7f      	ldr	r2, [pc, #508]	@ (8003528 <HAL_RCC_OscConfig+0x4d4>)
 800332c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003332:	f7fe fba3 	bl	8001a7c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800333a:	f7fe fb9f 	bl	8001a7c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b64      	cmp	r3, #100	@ 0x64
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e12a      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800334c:	4b76      	ldr	r3, [pc, #472]	@ (8003528 <HAL_RCC_OscConfig+0x4d4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d106      	bne.n	800336e <HAL_RCC_OscConfig+0x31a>
 8003360:	4b70      	ldr	r3, [pc, #448]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003364:	4a6f      	ldr	r2, [pc, #444]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003366:	f043 0301 	orr.w	r3, r3, #1
 800336a:	6713      	str	r3, [r2, #112]	@ 0x70
 800336c:	e02d      	b.n	80033ca <HAL_RCC_OscConfig+0x376>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10c      	bne.n	8003390 <HAL_RCC_OscConfig+0x33c>
 8003376:	4b6b      	ldr	r3, [pc, #428]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800337a:	4a6a      	ldr	r2, [pc, #424]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800337c:	f023 0301 	bic.w	r3, r3, #1
 8003380:	6713      	str	r3, [r2, #112]	@ 0x70
 8003382:	4b68      	ldr	r3, [pc, #416]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003386:	4a67      	ldr	r2, [pc, #412]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003388:	f023 0304 	bic.w	r3, r3, #4
 800338c:	6713      	str	r3, [r2, #112]	@ 0x70
 800338e:	e01c      	b.n	80033ca <HAL_RCC_OscConfig+0x376>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b05      	cmp	r3, #5
 8003396:	d10c      	bne.n	80033b2 <HAL_RCC_OscConfig+0x35e>
 8003398:	4b62      	ldr	r3, [pc, #392]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800339a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339c:	4a61      	ldr	r2, [pc, #388]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800339e:	f043 0304 	orr.w	r3, r3, #4
 80033a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a4:	4b5f      	ldr	r3, [pc, #380]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a8:	4a5e      	ldr	r2, [pc, #376]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033aa:	f043 0301 	orr.w	r3, r3, #1
 80033ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b0:	e00b      	b.n	80033ca <HAL_RCC_OscConfig+0x376>
 80033b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033b8:	f023 0301 	bic.w	r3, r3, #1
 80033bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033be:	4b59      	ldr	r3, [pc, #356]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c2:	4a58      	ldr	r2, [pc, #352]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033c4:	f023 0304 	bic.w	r3, r3, #4
 80033c8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d015      	beq.n	80033fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d2:	f7fe fb53 	bl	8001a7c <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d8:	e00a      	b.n	80033f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033da:	f7fe fb4f 	bl	8001a7c <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e0d8      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f0:	4b4c      	ldr	r3, [pc, #304]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0ee      	beq.n	80033da <HAL_RCC_OscConfig+0x386>
 80033fc:	e014      	b.n	8003428 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fe:	f7fe fb3d 	bl	8001a7c <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003404:	e00a      	b.n	800341c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003406:	f7fe fb39 	bl	8001a7c <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003414:	4293      	cmp	r3, r2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e0c2      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800341c:	4b41      	ldr	r3, [pc, #260]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800341e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1ee      	bne.n	8003406 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003428:	7dfb      	ldrb	r3, [r7, #23]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d105      	bne.n	800343a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800342e:	4b3d      	ldr	r3, [pc, #244]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	4a3c      	ldr	r2, [pc, #240]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003438:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80ae 	beq.w	80035a0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003444:	4b37      	ldr	r3, [pc, #220]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 030c 	and.w	r3, r3, #12
 800344c:	2b08      	cmp	r3, #8
 800344e:	d06d      	beq.n	800352c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d14b      	bne.n	80034f0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003458:	4b32      	ldr	r3, [pc, #200]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a31      	ldr	r2, [pc, #196]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 800345e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe fb0a 	bl	8001a7c <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7fe fb06 	bl	8001a7c <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e091      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347e:	4b29      	ldr	r3, [pc, #164]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69da      	ldr	r2, [r3, #28]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	019b      	lsls	r3, r3, #6
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a0:	085b      	lsrs	r3, r3, #1
 80034a2:	3b01      	subs	r3, #1
 80034a4:	041b      	lsls	r3, r3, #16
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b4:	071b      	lsls	r3, r3, #28
 80034b6:	491b      	ldr	r1, [pc, #108]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034bc:	4b19      	ldr	r3, [pc, #100]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a18      	ldr	r2, [pc, #96]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c8:	f7fe fad8 	bl	8001a7c <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d0:	f7fe fad4 	bl	8001a7c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e05f      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e2:	4b10      	ldr	r3, [pc, #64]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0f0      	beq.n	80034d0 <HAL_RCC_OscConfig+0x47c>
 80034ee:	e057      	b.n	80035a0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 80034f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fc:	f7fe fabe 	bl	8001a7c <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003504:	f7fe faba 	bl	8001a7c <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e045      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003516:	4b03      	ldr	r3, [pc, #12]	@ (8003524 <HAL_RCC_OscConfig+0x4d0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x4b0>
 8003522:	e03d      	b.n	80035a0 <HAL_RCC_OscConfig+0x54c>
 8003524:	40023800 	.word	0x40023800
 8003528:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800352c:	4b1f      	ldr	r3, [pc, #124]	@ (80035ac <HAL_RCC_OscConfig+0x558>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d030      	beq.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003544:	429a      	cmp	r2, r3
 8003546:	d129      	bne.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	429a      	cmp	r2, r3
 8003554:	d122      	bne.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800355c:	4013      	ands	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003562:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003564:	4293      	cmp	r3, r2
 8003566:	d119      	bne.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003572:	085b      	lsrs	r3, r3, #1
 8003574:	3b01      	subs	r3, #1
 8003576:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d10f      	bne.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003586:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d107      	bne.n	800359c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003596:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800

080035b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0d0      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 030f 	and.w	r3, r3, #15
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d910      	bls.n	80035f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d6:	4b67      	ldr	r3, [pc, #412]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f023 020f 	bic.w	r2, r3, #15
 80035de:	4965      	ldr	r1, [pc, #404]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e6:	4b63      	ldr	r3, [pc, #396]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d001      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e0b8      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d020      	beq.n	8003646 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003610:	4b59      	ldr	r3, [pc, #356]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a58      	ldr	r2, [pc, #352]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003616:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800361a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003628:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	4a52      	ldr	r2, [pc, #328]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800362e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003632:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003634:	4b50      	ldr	r3, [pc, #320]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	494d      	ldr	r1, [pc, #308]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003642:	4313      	orrs	r3, r2
 8003644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d040      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d107      	bne.n	800366a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365a:	4b47      	ldr	r3, [pc, #284]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d115      	bne.n	8003692 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e07f      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b02      	cmp	r3, #2
 8003670:	d107      	bne.n	8003682 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003672:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e073      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003682:	4b3d      	ldr	r3, [pc, #244]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e06b      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003692:	4b39      	ldr	r3, [pc, #228]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f023 0203 	bic.w	r2, r3, #3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	4936      	ldr	r1, [pc, #216]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036a4:	f7fe f9ea 	bl	8001a7c <HAL_GetTick>
 80036a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036aa:	e00a      	b.n	80036c2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ac:	f7fe f9e6 	bl	8001a7c <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e053      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 020c 	and.w	r2, r3, #12
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d1eb      	bne.n	80036ac <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036d4:	4b27      	ldr	r3, [pc, #156]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 030f 	and.w	r3, r3, #15
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d210      	bcs.n	8003704 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b24      	ldr	r3, [pc, #144]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f023 020f 	bic.w	r2, r3, #15
 80036ea:	4922      	ldr	r1, [pc, #136]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f2:	4b20      	ldr	r3, [pc, #128]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 030f 	and.w	r3, r3, #15
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d001      	beq.n	8003704 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e032      	b.n	800376a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003710:	4b19      	ldr	r3, [pc, #100]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4916      	ldr	r1, [pc, #88]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800371e:	4313      	orrs	r3, r2
 8003720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d009      	beq.n	8003742 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800372e:	4b12      	ldr	r3, [pc, #72]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	490e      	ldr	r1, [pc, #56]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800373e:	4313      	orrs	r3, r2
 8003740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003742:	f000 f821 	bl	8003788 <HAL_RCC_GetSysClockFreq>
 8003746:	4602      	mov	r2, r0
 8003748:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	091b      	lsrs	r3, r3, #4
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	490a      	ldr	r1, [pc, #40]	@ (800377c <HAL_RCC_ClockConfig+0x1cc>)
 8003754:	5ccb      	ldrb	r3, [r1, r3]
 8003756:	fa22 f303 	lsr.w	r3, r2, r3
 800375a:	4a09      	ldr	r2, [pc, #36]	@ (8003780 <HAL_RCC_ClockConfig+0x1d0>)
 800375c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800375e:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <HAL_RCC_ClockConfig+0x1d4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe f946 	bl	80019f4 <HAL_InitTick>

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40023c00 	.word	0x40023c00
 8003778:	40023800 	.word	0x40023800
 800377c:	08007990 	.word	0x08007990
 8003780:	20000000 	.word	0x20000000
 8003784:	20000004 	.word	0x20000004

08003788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800378c:	b090      	sub	sp, #64	@ 0x40
 800378e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003790:	2300      	movs	r3, #0
 8003792:	637b      	str	r3, [r7, #52]	@ 0x34
 8003794:	2300      	movs	r3, #0
 8003796:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003798:	2300      	movs	r3, #0
 800379a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037a0:	4b59      	ldr	r3, [pc, #356]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 030c 	and.w	r3, r3, #12
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d00d      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0x40>
 80037ac:	2b08      	cmp	r3, #8
 80037ae:	f200 80a1 	bhi.w	80038f4 <HAL_RCC_GetSysClockFreq+0x16c>
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <HAL_RCC_GetSysClockFreq+0x34>
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d003      	beq.n	80037c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80037ba:	e09b      	b.n	80038f4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037bc:	4b53      	ldr	r3, [pc, #332]	@ (800390c <HAL_RCC_GetSysClockFreq+0x184>)
 80037be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037c0:	e09b      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037c2:	4b53      	ldr	r3, [pc, #332]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x188>)
 80037c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037c6:	e098      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c8:	4b4f      	ldr	r3, [pc, #316]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d028      	beq.n	8003830 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037de:	4b4a      	ldr	r3, [pc, #296]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	099b      	lsrs	r3, r3, #6
 80037e4:	2200      	movs	r2, #0
 80037e6:	623b      	str	r3, [r7, #32]
 80037e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80037f0:	2100      	movs	r1, #0
 80037f2:	4b47      	ldr	r3, [pc, #284]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x188>)
 80037f4:	fb03 f201 	mul.w	r2, r3, r1
 80037f8:	2300      	movs	r3, #0
 80037fa:	fb00 f303 	mul.w	r3, r0, r3
 80037fe:	4413      	add	r3, r2
 8003800:	4a43      	ldr	r2, [pc, #268]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x188>)
 8003802:	fba0 1202 	umull	r1, r2, r0, r2
 8003806:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003808:	460a      	mov	r2, r1
 800380a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800380c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800380e:	4413      	add	r3, r2
 8003810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003814:	2200      	movs	r2, #0
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	61fa      	str	r2, [r7, #28]
 800381a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800381e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003822:	f7fc fd65 	bl	80002f0 <__aeabi_uldivmod>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4613      	mov	r3, r2
 800382c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800382e:	e053      	b.n	80038d8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003830:	4b35      	ldr	r3, [pc, #212]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	099b      	lsrs	r3, r3, #6
 8003836:	2200      	movs	r2, #0
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	617a      	str	r2, [r7, #20]
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003842:	f04f 0b00 	mov.w	fp, #0
 8003846:	4652      	mov	r2, sl
 8003848:	465b      	mov	r3, fp
 800384a:	f04f 0000 	mov.w	r0, #0
 800384e:	f04f 0100 	mov.w	r1, #0
 8003852:	0159      	lsls	r1, r3, #5
 8003854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003858:	0150      	lsls	r0, r2, #5
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	ebb2 080a 	subs.w	r8, r2, sl
 8003862:	eb63 090b 	sbc.w	r9, r3, fp
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003872:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003876:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800387a:	ebb2 0408 	subs.w	r4, r2, r8
 800387e:	eb63 0509 	sbc.w	r5, r3, r9
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	00eb      	lsls	r3, r5, #3
 800388c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003890:	00e2      	lsls	r2, r4, #3
 8003892:	4614      	mov	r4, r2
 8003894:	461d      	mov	r5, r3
 8003896:	eb14 030a 	adds.w	r3, r4, sl
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	eb45 030b 	adc.w	r3, r5, fp
 80038a0:	607b      	str	r3, [r7, #4]
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038ae:	4629      	mov	r1, r5
 80038b0:	028b      	lsls	r3, r1, #10
 80038b2:	4621      	mov	r1, r4
 80038b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038b8:	4621      	mov	r1, r4
 80038ba:	028a      	lsls	r2, r1, #10
 80038bc:	4610      	mov	r0, r2
 80038be:	4619      	mov	r1, r3
 80038c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c2:	2200      	movs	r2, #0
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	60fa      	str	r2, [r7, #12]
 80038c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038cc:	f7fc fd10 	bl	80002f0 <__aeabi_uldivmod>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	4613      	mov	r3, r2
 80038d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x180>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	0c1b      	lsrs	r3, r3, #16
 80038de:	f003 0303 	and.w	r3, r3, #3
 80038e2:	3301      	adds	r3, #1
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80038e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80038ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038f2:	e002      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038f4:	4b05      	ldr	r3, [pc, #20]	@ (800390c <HAL_RCC_GetSysClockFreq+0x184>)
 80038f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3740      	adds	r7, #64	@ 0x40
 8003900:	46bd      	mov	sp, r7
 8003902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003906:	bf00      	nop
 8003908:	40023800 	.word	0x40023800
 800390c:	00f42400 	.word	0x00f42400
 8003910:	017d7840 	.word	0x017d7840

08003914 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003918:	4b03      	ldr	r3, [pc, #12]	@ (8003928 <HAL_RCC_GetHCLKFreq+0x14>)
 800391a:	681b      	ldr	r3, [r3, #0]
}
 800391c:	4618      	mov	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	20000000 	.word	0x20000000

0800392c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003930:	f7ff fff0 	bl	8003914 <HAL_RCC_GetHCLKFreq>
 8003934:	4602      	mov	r2, r0
 8003936:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	0a9b      	lsrs	r3, r3, #10
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	4903      	ldr	r1, [pc, #12]	@ (8003950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003942:	5ccb      	ldrb	r3, [r1, r3]
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003948:	4618      	mov	r0, r3
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40023800 	.word	0x40023800
 8003950:	080079a0 	.word	0x080079a0

08003954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003958:	f7ff ffdc 	bl	8003914 <HAL_RCC_GetHCLKFreq>
 800395c:	4602      	mov	r2, r0
 800395e:	4b05      	ldr	r3, [pc, #20]	@ (8003974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	0b5b      	lsrs	r3, r3, #13
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	4903      	ldr	r1, [pc, #12]	@ (8003978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800396a:	5ccb      	ldrb	r3, [r1, r3]
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003970:	4618      	mov	r0, r3
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40023800 	.word	0x40023800
 8003978:	080079a0 	.word	0x080079a0

0800397c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003988:	2300      	movs	r3, #0
 800398a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003990:	2300      	movs	r3, #0
 8003992:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d012      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039a4:	4b69      	ldr	r3, [pc, #420]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	4a68      	ldr	r2, [pc, #416]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039aa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80039ae:	6093      	str	r3, [r2, #8]
 80039b0:	4b66      	ldr	r3, [pc, #408]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b8:	4964      	ldr	r1, [pc, #400]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039c6:	2301      	movs	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d017      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039d6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039dc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e4:	4959      	ldr	r1, [pc, #356]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039f4:	d101      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80039f6:	2301      	movs	r3, #1
 80039f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a02:	2301      	movs	r3, #1
 8003a04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d017      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a12:	4b4e      	ldr	r3, [pc, #312]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a20:	494a      	ldr	r1, [pc, #296]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a30:	d101      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a32:	2301      	movs	r3, #1
 8003a34:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0320 	and.w	r3, r3, #32
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 808b 	beq.w	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a60:	4b3a      	ldr	r3, [pc, #232]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	4a39      	ldr	r2, [pc, #228]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a6c:	4b37      	ldr	r3, [pc, #220]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a74:	60bb      	str	r3, [r7, #8]
 8003a76:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a78:	4b35      	ldr	r3, [pc, #212]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a34      	ldr	r2, [pc, #208]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a84:	f7fd fffa 	bl	8001a7c <HAL_GetTick>
 8003a88:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a8c:	f7fd fff6 	bl	8001a7c <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b64      	cmp	r3, #100	@ 0x64
 8003a98:	d901      	bls.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e38f      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a9e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0f0      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003aaa:	4b28      	ldr	r3, [pc, #160]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ab2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d035      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d02e      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ac8:	4b20      	ldr	r3, [pc, #128]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003adc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ade:	4b1b      	ldr	r3, [pc, #108]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ae8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003aea:	4a18      	ldr	r2, [pc, #96]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003af0:	4b16      	ldr	r3, [pc, #88]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d114      	bne.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afc:	f7fd ffbe 	bl	8001a7c <HAL_GetTick>
 8003b00:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b02:	e00a      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b04:	f7fd ffba 	bl	8001a7c <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e351      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0ee      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b32:	d111      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b34:	4b05      	ldr	r3, [pc, #20]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b40:	4b04      	ldr	r3, [pc, #16]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b42:	400b      	ands	r3, r1
 8003b44:	4901      	ldr	r1, [pc, #4]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
 8003b4a:	e00b      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	40007000 	.word	0x40007000
 8003b54:	0ffffcff 	.word	0x0ffffcff
 8003b58:	4bac      	ldr	r3, [pc, #688]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4aab      	ldr	r2, [pc, #684]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b5e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b62:	6093      	str	r3, [r2, #8]
 8003b64:	4ba9      	ldr	r3, [pc, #676]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b66:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b70:	49a6      	ldr	r1, [pc, #664]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0310 	and.w	r3, r3, #16
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d010      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b82:	4ba2      	ldr	r3, [pc, #648]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b88:	4aa0      	ldr	r2, [pc, #640]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003b92:	4b9e      	ldr	r3, [pc, #632]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b94:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9c:	499b      	ldr	r1, [pc, #620]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bb0:	4b96      	ldr	r3, [pc, #600]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bbe:	4993      	ldr	r1, [pc, #588]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bd2:	4b8e      	ldr	r3, [pc, #568]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003be0:	498a      	ldr	r1, [pc, #552]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bf4:	4b85      	ldr	r3, [pc, #532]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c02:	4982      	ldr	r1, [pc, #520]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c16:	4b7d      	ldr	r3, [pc, #500]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c24:	4979      	ldr	r1, [pc, #484]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c38:	4b74      	ldr	r3, [pc, #464]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3e:	f023 0203 	bic.w	r2, r3, #3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	4971      	ldr	r1, [pc, #452]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c5a:	4b6c      	ldr	r3, [pc, #432]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c60:	f023 020c 	bic.w	r2, r3, #12
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c68:	4968      	ldr	r1, [pc, #416]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c7c:	4b63      	ldr	r3, [pc, #396]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c8a:	4960      	ldr	r1, [pc, #384]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c9e:	4b5b      	ldr	r3, [pc, #364]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cac:	4957      	ldr	r1, [pc, #348]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00a      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cc0:	4b52      	ldr	r3, [pc, #328]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cce:	494f      	ldr	r1, [pc, #316]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf0:	4946      	ldr	r1, [pc, #280]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d04:	4b41      	ldr	r3, [pc, #260]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d12:	493e      	ldr	r1, [pc, #248]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d26:	4b39      	ldr	r3, [pc, #228]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d34:	4935      	ldr	r1, [pc, #212]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d48:	4b30      	ldr	r3, [pc, #192]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d56:	492d      	ldr	r1, [pc, #180]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d011      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d6a:	4b28      	ldr	r3, [pc, #160]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d70:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d78:	4924      	ldr	r1, [pc, #144]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d88:	d101      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0308 	and.w	r3, r3, #8
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003daa:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003db8:	4914      	ldr	r1, [pc, #80]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00b      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ddc:	490b      	ldr	r1, [pc, #44]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00f      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003df0:	4b06      	ldr	r3, [pc, #24]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e00:	4902      	ldr	r1, [pc, #8]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e08:	e002      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003e0a:	bf00      	nop
 8003e0c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00b      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e1c:	4b8a      	ldr	r3, [pc, #552]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e22:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	4986      	ldr	r1, [pc, #536]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00b      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e40:	4b81      	ldr	r3, [pc, #516]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e46:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e50:	497d      	ldr	r1, [pc, #500]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d006      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f000 80d6 	beq.w	8004018 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e6c:	4b76      	ldr	r3, [pc, #472]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a75      	ldr	r2, [pc, #468]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e78:	f7fd fe00 	bl	8001a7c <HAL_GetTick>
 8003e7c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e80:	f7fd fdfc 	bl	8001a7c <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b64      	cmp	r3, #100	@ 0x64
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e195      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e92:	4b6d      	ldr	r3, [pc, #436]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1f0      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d021      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d11d      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003eb2:	4b65      	ldr	r3, [pc, #404]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eb8:	0c1b      	lsrs	r3, r3, #16
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ec0:	4b61      	ldr	r3, [pc, #388]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ec6:	0e1b      	lsrs	r3, r3, #24
 8003ec8:	f003 030f 	and.w	r3, r3, #15
 8003ecc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	019a      	lsls	r2, r3, #6
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	071b      	lsls	r3, r3, #28
 8003ee6:	4958      	ldr	r1, [pc, #352]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d004      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f02:	d00a      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d02e      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f18:	d129      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f20:	0c1b      	lsrs	r3, r3, #16
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f28:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f2e:	0f1b      	lsrs	r3, r3, #28
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	019a      	lsls	r2, r3, #6
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	041b      	lsls	r3, r3, #16
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	061b      	lsls	r3, r3, #24
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	071b      	lsls	r3, r3, #28
 8003f4e:	493e      	ldr	r1, [pc, #248]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f56:	4b3c      	ldr	r3, [pc, #240]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f5c:	f023 021f 	bic.w	r2, r3, #31
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	3b01      	subs	r3, #1
 8003f66:	4938      	ldr	r1, [pc, #224]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d01d      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f7a:	4b33      	ldr	r3, [pc, #204]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f80:	0e1b      	lsrs	r3, r3, #24
 8003f82:	f003 030f 	and.w	r3, r3, #15
 8003f86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f88:	4b2f      	ldr	r3, [pc, #188]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f8e:	0f1b      	lsrs	r3, r3, #28
 8003f90:	f003 0307 	and.w	r3, r3, #7
 8003f94:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	019a      	lsls	r2, r3, #6
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	061b      	lsls	r3, r3, #24
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	071b      	lsls	r3, r3, #28
 8003fae:	4926      	ldr	r1, [pc, #152]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d011      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	019a      	lsls	r2, r3, #6
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	041b      	lsls	r3, r3, #16
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	061b      	lsls	r3, r3, #24
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	071b      	lsls	r3, r3, #28
 8003fde:	491a      	ldr	r1, [pc, #104]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fe6:	4b18      	ldr	r3, [pc, #96]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a17      	ldr	r2, [pc, #92]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff2:	f7fd fd43 	bl	8001a7c <HAL_GetTick>
 8003ff6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ff8:	e008      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ffa:	f7fd fd3f 	bl	8001a7c <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b64      	cmp	r3, #100	@ 0x64
 8004006:	d901      	bls.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e0d8      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800400c:	4b0e      	ldr	r3, [pc, #56]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	2b01      	cmp	r3, #1
 800401c:	f040 80ce 	bne.w	80041bc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004020:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a08      	ldr	r2, [pc, #32]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004026:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800402a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402c:	f7fd fd26 	bl	8001a7c <HAL_GetTick>
 8004030:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004032:	e00b      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004034:	f7fd fd22 	bl	8001a7c <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	@ 0x64
 8004040:	d904      	bls.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e0bb      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004046:	bf00      	nop
 8004048:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800404c:	4b5e      	ldr	r3, [pc, #376]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004058:	d0ec      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800406a:	2b00      	cmp	r3, #0
 800406c:	d009      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004076:	2b00      	cmp	r3, #0
 8004078:	d02e      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407e:	2b00      	cmp	r3, #0
 8004080:	d12a      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004082:	4b51      	ldr	r3, [pc, #324]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004088:	0c1b      	lsrs	r3, r3, #16
 800408a:	f003 0303 	and.w	r3, r3, #3
 800408e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004090:	4b4d      	ldr	r3, [pc, #308]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004096:	0f1b      	lsrs	r3, r3, #28
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	019a      	lsls	r2, r3, #6
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	041b      	lsls	r3, r3, #16
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	061b      	lsls	r3, r3, #24
 80040b0:	431a      	orrs	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	071b      	lsls	r3, r3, #28
 80040b6:	4944      	ldr	r1, [pc, #272]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80040be:	4b42      	ldr	r3, [pc, #264]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	3b01      	subs	r3, #1
 80040ce:	021b      	lsls	r3, r3, #8
 80040d0:	493d      	ldr	r1, [pc, #244]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d022      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040ec:	d11d      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ee:	4b36      	ldr	r3, [pc, #216]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f4:	0e1b      	lsrs	r3, r3, #24
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040fc:	4b32      	ldr	r3, [pc, #200]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004102:	0f1b      	lsrs	r3, r3, #28
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	019a      	lsls	r2, r3, #6
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	041b      	lsls	r3, r3, #16
 8004116:	431a      	orrs	r2, r3
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	061b      	lsls	r3, r3, #24
 800411c:	431a      	orrs	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	071b      	lsls	r3, r3, #28
 8004122:	4929      	ldr	r1, [pc, #164]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d028      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004136:	4b24      	ldr	r3, [pc, #144]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413c:	0e1b      	lsrs	r3, r3, #24
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004144:	4b20      	ldr	r3, [pc, #128]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800414a:	0c1b      	lsrs	r3, r3, #16
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	019a      	lsls	r2, r3, #6
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	041b      	lsls	r3, r3, #16
 800415c:	431a      	orrs	r2, r3
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	061b      	lsls	r3, r3, #24
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	69db      	ldr	r3, [r3, #28]
 8004168:	071b      	lsls	r3, r3, #28
 800416a:	4917      	ldr	r1, [pc, #92]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004172:	4b15      	ldr	r3, [pc, #84]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004174:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004178:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	4911      	ldr	r1, [pc, #68]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004188:	4b0f      	ldr	r3, [pc, #60]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a0e      	ldr	r2, [pc, #56]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800418e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004192:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004194:	f7fd fc72 	bl	8001a7c <HAL_GetTick>
 8004198:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800419c:	f7fd fc6e 	bl	8001a7c <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b64      	cmp	r3, #100	@ 0x64
 80041a8:	d901      	bls.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e007      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041ae:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041ba:	d1ef      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3720      	adds	r7, #32
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	40023800 	.word	0x40023800

080041cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e040      	b.n	8004260 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fd f9ce 	bl	8001590 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2224      	movs	r2, #36	@ 0x24
 80041f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0201 	bic.w	r2, r2, #1
 8004208:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420e:	2b00      	cmp	r3, #0
 8004210:	d002      	beq.n	8004218 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fb16 	bl	8004844 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 f8af 	bl	800437c <UART_SetConfig>
 800421e:	4603      	mov	r3, r0
 8004220:	2b01      	cmp	r3, #1
 8004222:	d101      	bne.n	8004228 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e01b      	b.n	8004260 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004236:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004246:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0201 	orr.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 fb95 	bl	8004988 <UART_CheckIdleState>
 800425e:	4603      	mov	r3, r0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3708      	adds	r7, #8
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08a      	sub	sp, #40	@ 0x28
 800426c:	af02      	add	r7, sp, #8
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	4613      	mov	r3, r2
 8004276:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800427c:	2b20      	cmp	r3, #32
 800427e:	d177      	bne.n	8004370 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <HAL_UART_Transmit+0x24>
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e070      	b.n	8004372 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2221      	movs	r2, #33	@ 0x21
 800429c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800429e:	f7fd fbed 	bl	8001a7c <HAL_GetTick>
 80042a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	88fa      	ldrh	r2, [r7, #6]
 80042a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	88fa      	ldrh	r2, [r7, #6]
 80042b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042bc:	d108      	bne.n	80042d0 <HAL_UART_Transmit+0x68>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d104      	bne.n	80042d0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	61bb      	str	r3, [r7, #24]
 80042ce:	e003      	b.n	80042d8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042d8:	e02f      	b.n	800433a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2200      	movs	r2, #0
 80042e2:	2180      	movs	r1, #128	@ 0x80
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fbf7 	bl	8004ad8 <UART_WaitOnFlagUntilTimeout>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d004      	beq.n	80042fa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2220      	movs	r2, #32
 80042f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e03b      	b.n	8004372 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	881b      	ldrh	r3, [r3, #0]
 8004304:	461a      	mov	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800430e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	3302      	adds	r3, #2
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	e007      	b.n	8004328 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	781a      	ldrb	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	3301      	adds	r3, #1
 8004326:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800432e:	b29b      	uxth	r3, r3
 8004330:	3b01      	subs	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1c9      	bne.n	80042da <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2200      	movs	r2, #0
 800434e:	2140      	movs	r1, #64	@ 0x40
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 fbc1 	bl	8004ad8 <UART_WaitOnFlagUntilTimeout>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d004      	beq.n	8004366 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e005      	b.n	8004372 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2220      	movs	r2, #32
 800436a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004370:	2302      	movs	r3, #2
  }
}
 8004372:	4618      	mov	r0, r3
 8004374:	3720      	adds	r7, #32
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b088      	sub	sp, #32
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004384:	2300      	movs	r3, #0
 8004386:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4ba6      	ldr	r3, [pc, #664]	@ (8004640 <UART_SetConfig+0x2c4>)
 80043a8:	4013      	ands	r3, r2
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6812      	ldr	r2, [r2, #0]
 80043ae:	6979      	ldr	r1, [r7, #20]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68da      	ldr	r2, [r3, #12]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a94      	ldr	r2, [pc, #592]	@ (8004644 <UART_SetConfig+0x2c8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d120      	bne.n	800443a <UART_SetConfig+0xbe>
 80043f8:	4b93      	ldr	r3, [pc, #588]	@ (8004648 <UART_SetConfig+0x2cc>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	2b03      	cmp	r3, #3
 8004404:	d816      	bhi.n	8004434 <UART_SetConfig+0xb8>
 8004406:	a201      	add	r2, pc, #4	@ (adr r2, 800440c <UART_SetConfig+0x90>)
 8004408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440c:	0800441d 	.word	0x0800441d
 8004410:	08004429 	.word	0x08004429
 8004414:	08004423 	.word	0x08004423
 8004418:	0800442f 	.word	0x0800442f
 800441c:	2301      	movs	r3, #1
 800441e:	77fb      	strb	r3, [r7, #31]
 8004420:	e150      	b.n	80046c4 <UART_SetConfig+0x348>
 8004422:	2302      	movs	r3, #2
 8004424:	77fb      	strb	r3, [r7, #31]
 8004426:	e14d      	b.n	80046c4 <UART_SetConfig+0x348>
 8004428:	2304      	movs	r3, #4
 800442a:	77fb      	strb	r3, [r7, #31]
 800442c:	e14a      	b.n	80046c4 <UART_SetConfig+0x348>
 800442e:	2308      	movs	r3, #8
 8004430:	77fb      	strb	r3, [r7, #31]
 8004432:	e147      	b.n	80046c4 <UART_SetConfig+0x348>
 8004434:	2310      	movs	r3, #16
 8004436:	77fb      	strb	r3, [r7, #31]
 8004438:	e144      	b.n	80046c4 <UART_SetConfig+0x348>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a83      	ldr	r2, [pc, #524]	@ (800464c <UART_SetConfig+0x2d0>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d132      	bne.n	80044aa <UART_SetConfig+0x12e>
 8004444:	4b80      	ldr	r3, [pc, #512]	@ (8004648 <UART_SetConfig+0x2cc>)
 8004446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444a:	f003 030c 	and.w	r3, r3, #12
 800444e:	2b0c      	cmp	r3, #12
 8004450:	d828      	bhi.n	80044a4 <UART_SetConfig+0x128>
 8004452:	a201      	add	r2, pc, #4	@ (adr r2, 8004458 <UART_SetConfig+0xdc>)
 8004454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004458:	0800448d 	.word	0x0800448d
 800445c:	080044a5 	.word	0x080044a5
 8004460:	080044a5 	.word	0x080044a5
 8004464:	080044a5 	.word	0x080044a5
 8004468:	08004499 	.word	0x08004499
 800446c:	080044a5 	.word	0x080044a5
 8004470:	080044a5 	.word	0x080044a5
 8004474:	080044a5 	.word	0x080044a5
 8004478:	08004493 	.word	0x08004493
 800447c:	080044a5 	.word	0x080044a5
 8004480:	080044a5 	.word	0x080044a5
 8004484:	080044a5 	.word	0x080044a5
 8004488:	0800449f 	.word	0x0800449f
 800448c:	2300      	movs	r3, #0
 800448e:	77fb      	strb	r3, [r7, #31]
 8004490:	e118      	b.n	80046c4 <UART_SetConfig+0x348>
 8004492:	2302      	movs	r3, #2
 8004494:	77fb      	strb	r3, [r7, #31]
 8004496:	e115      	b.n	80046c4 <UART_SetConfig+0x348>
 8004498:	2304      	movs	r3, #4
 800449a:	77fb      	strb	r3, [r7, #31]
 800449c:	e112      	b.n	80046c4 <UART_SetConfig+0x348>
 800449e:	2308      	movs	r3, #8
 80044a0:	77fb      	strb	r3, [r7, #31]
 80044a2:	e10f      	b.n	80046c4 <UART_SetConfig+0x348>
 80044a4:	2310      	movs	r3, #16
 80044a6:	77fb      	strb	r3, [r7, #31]
 80044a8:	e10c      	b.n	80046c4 <UART_SetConfig+0x348>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a68      	ldr	r2, [pc, #416]	@ (8004650 <UART_SetConfig+0x2d4>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d120      	bne.n	80044f6 <UART_SetConfig+0x17a>
 80044b4:	4b64      	ldr	r3, [pc, #400]	@ (8004648 <UART_SetConfig+0x2cc>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80044be:	2b30      	cmp	r3, #48	@ 0x30
 80044c0:	d013      	beq.n	80044ea <UART_SetConfig+0x16e>
 80044c2:	2b30      	cmp	r3, #48	@ 0x30
 80044c4:	d814      	bhi.n	80044f0 <UART_SetConfig+0x174>
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d009      	beq.n	80044de <UART_SetConfig+0x162>
 80044ca:	2b20      	cmp	r3, #32
 80044cc:	d810      	bhi.n	80044f0 <UART_SetConfig+0x174>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <UART_SetConfig+0x15c>
 80044d2:	2b10      	cmp	r3, #16
 80044d4:	d006      	beq.n	80044e4 <UART_SetConfig+0x168>
 80044d6:	e00b      	b.n	80044f0 <UART_SetConfig+0x174>
 80044d8:	2300      	movs	r3, #0
 80044da:	77fb      	strb	r3, [r7, #31]
 80044dc:	e0f2      	b.n	80046c4 <UART_SetConfig+0x348>
 80044de:	2302      	movs	r3, #2
 80044e0:	77fb      	strb	r3, [r7, #31]
 80044e2:	e0ef      	b.n	80046c4 <UART_SetConfig+0x348>
 80044e4:	2304      	movs	r3, #4
 80044e6:	77fb      	strb	r3, [r7, #31]
 80044e8:	e0ec      	b.n	80046c4 <UART_SetConfig+0x348>
 80044ea:	2308      	movs	r3, #8
 80044ec:	77fb      	strb	r3, [r7, #31]
 80044ee:	e0e9      	b.n	80046c4 <UART_SetConfig+0x348>
 80044f0:	2310      	movs	r3, #16
 80044f2:	77fb      	strb	r3, [r7, #31]
 80044f4:	e0e6      	b.n	80046c4 <UART_SetConfig+0x348>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a56      	ldr	r2, [pc, #344]	@ (8004654 <UART_SetConfig+0x2d8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d120      	bne.n	8004542 <UART_SetConfig+0x1c6>
 8004500:	4b51      	ldr	r3, [pc, #324]	@ (8004648 <UART_SetConfig+0x2cc>)
 8004502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004506:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800450a:	2bc0      	cmp	r3, #192	@ 0xc0
 800450c:	d013      	beq.n	8004536 <UART_SetConfig+0x1ba>
 800450e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004510:	d814      	bhi.n	800453c <UART_SetConfig+0x1c0>
 8004512:	2b80      	cmp	r3, #128	@ 0x80
 8004514:	d009      	beq.n	800452a <UART_SetConfig+0x1ae>
 8004516:	2b80      	cmp	r3, #128	@ 0x80
 8004518:	d810      	bhi.n	800453c <UART_SetConfig+0x1c0>
 800451a:	2b00      	cmp	r3, #0
 800451c:	d002      	beq.n	8004524 <UART_SetConfig+0x1a8>
 800451e:	2b40      	cmp	r3, #64	@ 0x40
 8004520:	d006      	beq.n	8004530 <UART_SetConfig+0x1b4>
 8004522:	e00b      	b.n	800453c <UART_SetConfig+0x1c0>
 8004524:	2300      	movs	r3, #0
 8004526:	77fb      	strb	r3, [r7, #31]
 8004528:	e0cc      	b.n	80046c4 <UART_SetConfig+0x348>
 800452a:	2302      	movs	r3, #2
 800452c:	77fb      	strb	r3, [r7, #31]
 800452e:	e0c9      	b.n	80046c4 <UART_SetConfig+0x348>
 8004530:	2304      	movs	r3, #4
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e0c6      	b.n	80046c4 <UART_SetConfig+0x348>
 8004536:	2308      	movs	r3, #8
 8004538:	77fb      	strb	r3, [r7, #31]
 800453a:	e0c3      	b.n	80046c4 <UART_SetConfig+0x348>
 800453c:	2310      	movs	r3, #16
 800453e:	77fb      	strb	r3, [r7, #31]
 8004540:	e0c0      	b.n	80046c4 <UART_SetConfig+0x348>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a44      	ldr	r2, [pc, #272]	@ (8004658 <UART_SetConfig+0x2dc>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d125      	bne.n	8004598 <UART_SetConfig+0x21c>
 800454c:	4b3e      	ldr	r3, [pc, #248]	@ (8004648 <UART_SetConfig+0x2cc>)
 800454e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004556:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800455a:	d017      	beq.n	800458c <UART_SetConfig+0x210>
 800455c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004560:	d817      	bhi.n	8004592 <UART_SetConfig+0x216>
 8004562:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004566:	d00b      	beq.n	8004580 <UART_SetConfig+0x204>
 8004568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800456c:	d811      	bhi.n	8004592 <UART_SetConfig+0x216>
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <UART_SetConfig+0x1fe>
 8004572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004576:	d006      	beq.n	8004586 <UART_SetConfig+0x20a>
 8004578:	e00b      	b.n	8004592 <UART_SetConfig+0x216>
 800457a:	2300      	movs	r3, #0
 800457c:	77fb      	strb	r3, [r7, #31]
 800457e:	e0a1      	b.n	80046c4 <UART_SetConfig+0x348>
 8004580:	2302      	movs	r3, #2
 8004582:	77fb      	strb	r3, [r7, #31]
 8004584:	e09e      	b.n	80046c4 <UART_SetConfig+0x348>
 8004586:	2304      	movs	r3, #4
 8004588:	77fb      	strb	r3, [r7, #31]
 800458a:	e09b      	b.n	80046c4 <UART_SetConfig+0x348>
 800458c:	2308      	movs	r3, #8
 800458e:	77fb      	strb	r3, [r7, #31]
 8004590:	e098      	b.n	80046c4 <UART_SetConfig+0x348>
 8004592:	2310      	movs	r3, #16
 8004594:	77fb      	strb	r3, [r7, #31]
 8004596:	e095      	b.n	80046c4 <UART_SetConfig+0x348>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a2f      	ldr	r2, [pc, #188]	@ (800465c <UART_SetConfig+0x2e0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d125      	bne.n	80045ee <UART_SetConfig+0x272>
 80045a2:	4b29      	ldr	r3, [pc, #164]	@ (8004648 <UART_SetConfig+0x2cc>)
 80045a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80045ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045b0:	d017      	beq.n	80045e2 <UART_SetConfig+0x266>
 80045b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045b6:	d817      	bhi.n	80045e8 <UART_SetConfig+0x26c>
 80045b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045bc:	d00b      	beq.n	80045d6 <UART_SetConfig+0x25a>
 80045be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045c2:	d811      	bhi.n	80045e8 <UART_SetConfig+0x26c>
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d003      	beq.n	80045d0 <UART_SetConfig+0x254>
 80045c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045cc:	d006      	beq.n	80045dc <UART_SetConfig+0x260>
 80045ce:	e00b      	b.n	80045e8 <UART_SetConfig+0x26c>
 80045d0:	2301      	movs	r3, #1
 80045d2:	77fb      	strb	r3, [r7, #31]
 80045d4:	e076      	b.n	80046c4 <UART_SetConfig+0x348>
 80045d6:	2302      	movs	r3, #2
 80045d8:	77fb      	strb	r3, [r7, #31]
 80045da:	e073      	b.n	80046c4 <UART_SetConfig+0x348>
 80045dc:	2304      	movs	r3, #4
 80045de:	77fb      	strb	r3, [r7, #31]
 80045e0:	e070      	b.n	80046c4 <UART_SetConfig+0x348>
 80045e2:	2308      	movs	r3, #8
 80045e4:	77fb      	strb	r3, [r7, #31]
 80045e6:	e06d      	b.n	80046c4 <UART_SetConfig+0x348>
 80045e8:	2310      	movs	r3, #16
 80045ea:	77fb      	strb	r3, [r7, #31]
 80045ec:	e06a      	b.n	80046c4 <UART_SetConfig+0x348>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004660 <UART_SetConfig+0x2e4>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d138      	bne.n	800466a <UART_SetConfig+0x2ee>
 80045f8:	4b13      	ldr	r3, [pc, #76]	@ (8004648 <UART_SetConfig+0x2cc>)
 80045fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004602:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004606:	d017      	beq.n	8004638 <UART_SetConfig+0x2bc>
 8004608:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800460c:	d82a      	bhi.n	8004664 <UART_SetConfig+0x2e8>
 800460e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004612:	d00b      	beq.n	800462c <UART_SetConfig+0x2b0>
 8004614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004618:	d824      	bhi.n	8004664 <UART_SetConfig+0x2e8>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <UART_SetConfig+0x2aa>
 800461e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004622:	d006      	beq.n	8004632 <UART_SetConfig+0x2b6>
 8004624:	e01e      	b.n	8004664 <UART_SetConfig+0x2e8>
 8004626:	2300      	movs	r3, #0
 8004628:	77fb      	strb	r3, [r7, #31]
 800462a:	e04b      	b.n	80046c4 <UART_SetConfig+0x348>
 800462c:	2302      	movs	r3, #2
 800462e:	77fb      	strb	r3, [r7, #31]
 8004630:	e048      	b.n	80046c4 <UART_SetConfig+0x348>
 8004632:	2304      	movs	r3, #4
 8004634:	77fb      	strb	r3, [r7, #31]
 8004636:	e045      	b.n	80046c4 <UART_SetConfig+0x348>
 8004638:	2308      	movs	r3, #8
 800463a:	77fb      	strb	r3, [r7, #31]
 800463c:	e042      	b.n	80046c4 <UART_SetConfig+0x348>
 800463e:	bf00      	nop
 8004640:	efff69f3 	.word	0xefff69f3
 8004644:	40011000 	.word	0x40011000
 8004648:	40023800 	.word	0x40023800
 800464c:	40004400 	.word	0x40004400
 8004650:	40004800 	.word	0x40004800
 8004654:	40004c00 	.word	0x40004c00
 8004658:	40005000 	.word	0x40005000
 800465c:	40011400 	.word	0x40011400
 8004660:	40007800 	.word	0x40007800
 8004664:	2310      	movs	r3, #16
 8004666:	77fb      	strb	r3, [r7, #31]
 8004668:	e02c      	b.n	80046c4 <UART_SetConfig+0x348>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a72      	ldr	r2, [pc, #456]	@ (8004838 <UART_SetConfig+0x4bc>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d125      	bne.n	80046c0 <UART_SetConfig+0x344>
 8004674:	4b71      	ldr	r3, [pc, #452]	@ (800483c <UART_SetConfig+0x4c0>)
 8004676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800467e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004682:	d017      	beq.n	80046b4 <UART_SetConfig+0x338>
 8004684:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004688:	d817      	bhi.n	80046ba <UART_SetConfig+0x33e>
 800468a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800468e:	d00b      	beq.n	80046a8 <UART_SetConfig+0x32c>
 8004690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004694:	d811      	bhi.n	80046ba <UART_SetConfig+0x33e>
 8004696:	2b00      	cmp	r3, #0
 8004698:	d003      	beq.n	80046a2 <UART_SetConfig+0x326>
 800469a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800469e:	d006      	beq.n	80046ae <UART_SetConfig+0x332>
 80046a0:	e00b      	b.n	80046ba <UART_SetConfig+0x33e>
 80046a2:	2300      	movs	r3, #0
 80046a4:	77fb      	strb	r3, [r7, #31]
 80046a6:	e00d      	b.n	80046c4 <UART_SetConfig+0x348>
 80046a8:	2302      	movs	r3, #2
 80046aa:	77fb      	strb	r3, [r7, #31]
 80046ac:	e00a      	b.n	80046c4 <UART_SetConfig+0x348>
 80046ae:	2304      	movs	r3, #4
 80046b0:	77fb      	strb	r3, [r7, #31]
 80046b2:	e007      	b.n	80046c4 <UART_SetConfig+0x348>
 80046b4:	2308      	movs	r3, #8
 80046b6:	77fb      	strb	r3, [r7, #31]
 80046b8:	e004      	b.n	80046c4 <UART_SetConfig+0x348>
 80046ba:	2310      	movs	r3, #16
 80046bc:	77fb      	strb	r3, [r7, #31]
 80046be:	e001      	b.n	80046c4 <UART_SetConfig+0x348>
 80046c0:	2310      	movs	r3, #16
 80046c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046cc:	d15b      	bne.n	8004786 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80046ce:	7ffb      	ldrb	r3, [r7, #31]
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d828      	bhi.n	8004726 <UART_SetConfig+0x3aa>
 80046d4:	a201      	add	r2, pc, #4	@ (adr r2, 80046dc <UART_SetConfig+0x360>)
 80046d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046da:	bf00      	nop
 80046dc:	08004701 	.word	0x08004701
 80046e0:	08004709 	.word	0x08004709
 80046e4:	08004711 	.word	0x08004711
 80046e8:	08004727 	.word	0x08004727
 80046ec:	08004717 	.word	0x08004717
 80046f0:	08004727 	.word	0x08004727
 80046f4:	08004727 	.word	0x08004727
 80046f8:	08004727 	.word	0x08004727
 80046fc:	0800471f 	.word	0x0800471f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004700:	f7ff f914 	bl	800392c <HAL_RCC_GetPCLK1Freq>
 8004704:	61b8      	str	r0, [r7, #24]
        break;
 8004706:	e013      	b.n	8004730 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004708:	f7ff f924 	bl	8003954 <HAL_RCC_GetPCLK2Freq>
 800470c:	61b8      	str	r0, [r7, #24]
        break;
 800470e:	e00f      	b.n	8004730 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004710:	4b4b      	ldr	r3, [pc, #300]	@ (8004840 <UART_SetConfig+0x4c4>)
 8004712:	61bb      	str	r3, [r7, #24]
        break;
 8004714:	e00c      	b.n	8004730 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004716:	f7ff f837 	bl	8003788 <HAL_RCC_GetSysClockFreq>
 800471a:	61b8      	str	r0, [r7, #24]
        break;
 800471c:	e008      	b.n	8004730 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800471e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004722:	61bb      	str	r3, [r7, #24]
        break;
 8004724:	e004      	b.n	8004730 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004726:	2300      	movs	r3, #0
 8004728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	77bb      	strb	r3, [r7, #30]
        break;
 800472e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d074      	beq.n	8004820 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	005a      	lsls	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	085b      	lsrs	r3, r3, #1
 8004740:	441a      	add	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	fbb2 f3f3 	udiv	r3, r2, r3
 800474a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	2b0f      	cmp	r3, #15
 8004750:	d916      	bls.n	8004780 <UART_SetConfig+0x404>
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004758:	d212      	bcs.n	8004780 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	b29b      	uxth	r3, r3
 800475e:	f023 030f 	bic.w	r3, r3, #15
 8004762:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	085b      	lsrs	r3, r3, #1
 8004768:	b29b      	uxth	r3, r3
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	b29a      	uxth	r2, r3
 8004770:	89fb      	ldrh	r3, [r7, #14]
 8004772:	4313      	orrs	r3, r2
 8004774:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	89fa      	ldrh	r2, [r7, #14]
 800477c:	60da      	str	r2, [r3, #12]
 800477e:	e04f      	b.n	8004820 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	77bb      	strb	r3, [r7, #30]
 8004784:	e04c      	b.n	8004820 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004786:	7ffb      	ldrb	r3, [r7, #31]
 8004788:	2b08      	cmp	r3, #8
 800478a:	d828      	bhi.n	80047de <UART_SetConfig+0x462>
 800478c:	a201      	add	r2, pc, #4	@ (adr r2, 8004794 <UART_SetConfig+0x418>)
 800478e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004792:	bf00      	nop
 8004794:	080047b9 	.word	0x080047b9
 8004798:	080047c1 	.word	0x080047c1
 800479c:	080047c9 	.word	0x080047c9
 80047a0:	080047df 	.word	0x080047df
 80047a4:	080047cf 	.word	0x080047cf
 80047a8:	080047df 	.word	0x080047df
 80047ac:	080047df 	.word	0x080047df
 80047b0:	080047df 	.word	0x080047df
 80047b4:	080047d7 	.word	0x080047d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047b8:	f7ff f8b8 	bl	800392c <HAL_RCC_GetPCLK1Freq>
 80047bc:	61b8      	str	r0, [r7, #24]
        break;
 80047be:	e013      	b.n	80047e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047c0:	f7ff f8c8 	bl	8003954 <HAL_RCC_GetPCLK2Freq>
 80047c4:	61b8      	str	r0, [r7, #24]
        break;
 80047c6:	e00f      	b.n	80047e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004840 <UART_SetConfig+0x4c4>)
 80047ca:	61bb      	str	r3, [r7, #24]
        break;
 80047cc:	e00c      	b.n	80047e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ce:	f7fe ffdb 	bl	8003788 <HAL_RCC_GetSysClockFreq>
 80047d2:	61b8      	str	r0, [r7, #24]
        break;
 80047d4:	e008      	b.n	80047e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047da:	61bb      	str	r3, [r7, #24]
        break;
 80047dc:	e004      	b.n	80047e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	77bb      	strb	r3, [r7, #30]
        break;
 80047e6:	bf00      	nop
    }

    if (pclk != 0U)
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d018      	beq.n	8004820 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	085a      	lsrs	r2, r3, #1
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	441a      	add	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b0f      	cmp	r3, #15
 8004806:	d909      	bls.n	800481c <UART_SetConfig+0x4a0>
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800480e:	d205      	bcs.n	800481c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	b29a      	uxth	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	60da      	str	r2, [r3, #12]
 800481a:	e001      	b.n	8004820 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800482c:	7fbb      	ldrb	r3, [r7, #30]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3720      	adds	r7, #32
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40007c00 	.word	0x40007c00
 800483c:	40023800 	.word	0x40023800
 8004840:	00f42400 	.word	0x00f42400

08004844 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004850:	f003 0308 	and.w	r3, r3, #8
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00a      	beq.n	800486e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00a      	beq.n	8004890 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00a      	beq.n	80048b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00a      	beq.n	80048d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d8:	f003 0310 	and.w	r3, r3, #16
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00a      	beq.n	80048f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fa:	f003 0320 	and.w	r3, r3, #32
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d01a      	beq.n	800495a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004942:	d10a      	bne.n	800495a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	605a      	str	r2, [r3, #4]
  }
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b098      	sub	sp, #96	@ 0x60
 800498c:	af02      	add	r7, sp, #8
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004998:	f7fd f870 	bl	8001a7c <HAL_GetTick>
 800499c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d12e      	bne.n	8004a0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049b0:	9300      	str	r3, [sp, #0]
 80049b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049b4:	2200      	movs	r2, #0
 80049b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f88c 	bl	8004ad8 <UART_WaitOnFlagUntilTimeout>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d021      	beq.n	8004a0a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ce:	e853 3f00 	ldrex	r3, [r3]
 80049d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049da:	653b      	str	r3, [r7, #80]	@ 0x50
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80049e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049ec:	e841 2300 	strex	r3, r2, [r1]
 80049f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e6      	bne.n	80049c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e062      	b.n	8004ad0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d149      	bne.n	8004aac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a20:	2200      	movs	r2, #0
 8004a22:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f856 	bl	8004ad8 <UART_WaitOnFlagUntilTimeout>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d03c      	beq.n	8004aac <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3a:	e853 3f00 	ldrex	r3, [r3]
 8004a3e:	623b      	str	r3, [r7, #32]
   return(result);
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a58:	e841 2300 	strex	r3, r2, [r1]
 8004a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1e6      	bne.n	8004a32 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3308      	adds	r3, #8
 8004a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	e853 3f00 	ldrex	r3, [r3]
 8004a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0301 	bic.w	r3, r3, #1
 8004a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3308      	adds	r3, #8
 8004a82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a84:	61fa      	str	r2, [r7, #28]
 8004a86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a88:	69b9      	ldr	r1, [r7, #24]
 8004a8a:	69fa      	ldr	r2, [r7, #28]
 8004a8c:	e841 2300 	strex	r3, r2, [r1]
 8004a90:	617b      	str	r3, [r7, #20]
   return(result);
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1e5      	bne.n	8004a64 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e011      	b.n	8004ad0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3758      	adds	r7, #88	@ 0x58
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	603b      	str	r3, [r7, #0]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ae8:	e04f      	b.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004af0:	d04b      	beq.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af2:	f7fc ffc3 	bl	8001a7c <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d302      	bcc.n	8004b08 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e04e      	b.n	8004baa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d037      	beq.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b80      	cmp	r3, #128	@ 0x80
 8004b1e:	d034      	beq.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b40      	cmp	r3, #64	@ 0x40
 8004b24:	d031      	beq.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d110      	bne.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2208      	movs	r2, #8
 8004b3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f838 	bl	8004bb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2208      	movs	r2, #8
 8004b46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e029      	b.n	8004baa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69db      	ldr	r3, [r3, #28]
 8004b5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b64:	d111      	bne.n	8004b8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f81e 	bl	8004bb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e00f      	b.n	8004baa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69da      	ldr	r2, [r3, #28]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	4013      	ands	r3, r2
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	bf0c      	ite	eq
 8004b9a:	2301      	moveq	r3, #1
 8004b9c:	2300      	movne	r3, #0
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	79fb      	ldrb	r3, [r7, #7]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d0a0      	beq.n	8004aea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b095      	sub	sp, #84	@ 0x54
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc2:	e853 3f00 	ldrex	r3, [r3]
 8004bc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bda:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bdc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004be0:	e841 2300 	strex	r3, r2, [r1]
 8004be4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e6      	bne.n	8004bba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3308      	adds	r3, #8
 8004bf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	e853 3f00 	ldrex	r3, [r3]
 8004bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f023 0301 	bic.w	r3, r3, #1
 8004c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3308      	adds	r3, #8
 8004c0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e5      	bne.n	8004bec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d118      	bne.n	8004c5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f023 0310 	bic.w	r3, r3, #16
 8004c3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c46:	61bb      	str	r3, [r7, #24]
 8004c48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	6979      	ldr	r1, [r7, #20]
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	e841 2300 	strex	r3, r2, [r1]
 8004c52:	613b      	str	r3, [r7, #16]
   return(result);
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1e6      	bne.n	8004c28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c6e:	bf00      	nop
 8004c70:	3754      	adds	r7, #84	@ 0x54
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
	...

08004c7c <malloc>:
 8004c7c:	4b02      	ldr	r3, [pc, #8]	@ (8004c88 <malloc+0xc>)
 8004c7e:	4601      	mov	r1, r0
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	f000 b82d 	b.w	8004ce0 <_malloc_r>
 8004c86:	bf00      	nop
 8004c88:	20000018 	.word	0x20000018

08004c8c <free>:
 8004c8c:	4b02      	ldr	r3, [pc, #8]	@ (8004c98 <free+0xc>)
 8004c8e:	4601      	mov	r1, r0
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	f001 bcaf 	b.w	80065f4 <_free_r>
 8004c96:	bf00      	nop
 8004c98:	20000018 	.word	0x20000018

08004c9c <sbrk_aligned>:
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	4e0f      	ldr	r6, [pc, #60]	@ (8004cdc <sbrk_aligned+0x40>)
 8004ca0:	460c      	mov	r4, r1
 8004ca2:	6831      	ldr	r1, [r6, #0]
 8004ca4:	4605      	mov	r5, r0
 8004ca6:	b911      	cbnz	r1, 8004cae <sbrk_aligned+0x12>
 8004ca8:	f000 fe5e 	bl	8005968 <_sbrk_r>
 8004cac:	6030      	str	r0, [r6, #0]
 8004cae:	4621      	mov	r1, r4
 8004cb0:	4628      	mov	r0, r5
 8004cb2:	f000 fe59 	bl	8005968 <_sbrk_r>
 8004cb6:	1c43      	adds	r3, r0, #1
 8004cb8:	d103      	bne.n	8004cc2 <sbrk_aligned+0x26>
 8004cba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	bd70      	pop	{r4, r5, r6, pc}
 8004cc2:	1cc4      	adds	r4, r0, #3
 8004cc4:	f024 0403 	bic.w	r4, r4, #3
 8004cc8:	42a0      	cmp	r0, r4
 8004cca:	d0f8      	beq.n	8004cbe <sbrk_aligned+0x22>
 8004ccc:	1a21      	subs	r1, r4, r0
 8004cce:	4628      	mov	r0, r5
 8004cd0:	f000 fe4a 	bl	8005968 <_sbrk_r>
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	d1f2      	bne.n	8004cbe <sbrk_aligned+0x22>
 8004cd8:	e7ef      	b.n	8004cba <sbrk_aligned+0x1e>
 8004cda:	bf00      	nop
 8004cdc:	200003b0 	.word	0x200003b0

08004ce0 <_malloc_r>:
 8004ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ce4:	1ccd      	adds	r5, r1, #3
 8004ce6:	f025 0503 	bic.w	r5, r5, #3
 8004cea:	3508      	adds	r5, #8
 8004cec:	2d0c      	cmp	r5, #12
 8004cee:	bf38      	it	cc
 8004cf0:	250c      	movcc	r5, #12
 8004cf2:	2d00      	cmp	r5, #0
 8004cf4:	4606      	mov	r6, r0
 8004cf6:	db01      	blt.n	8004cfc <_malloc_r+0x1c>
 8004cf8:	42a9      	cmp	r1, r5
 8004cfa:	d904      	bls.n	8004d06 <_malloc_r+0x26>
 8004cfc:	230c      	movs	r3, #12
 8004cfe:	6033      	str	r3, [r6, #0]
 8004d00:	2000      	movs	r0, #0
 8004d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ddc <_malloc_r+0xfc>
 8004d0a:	f000 f869 	bl	8004de0 <__malloc_lock>
 8004d0e:	f8d8 3000 	ldr.w	r3, [r8]
 8004d12:	461c      	mov	r4, r3
 8004d14:	bb44      	cbnz	r4, 8004d68 <_malloc_r+0x88>
 8004d16:	4629      	mov	r1, r5
 8004d18:	4630      	mov	r0, r6
 8004d1a:	f7ff ffbf 	bl	8004c9c <sbrk_aligned>
 8004d1e:	1c43      	adds	r3, r0, #1
 8004d20:	4604      	mov	r4, r0
 8004d22:	d158      	bne.n	8004dd6 <_malloc_r+0xf6>
 8004d24:	f8d8 4000 	ldr.w	r4, [r8]
 8004d28:	4627      	mov	r7, r4
 8004d2a:	2f00      	cmp	r7, #0
 8004d2c:	d143      	bne.n	8004db6 <_malloc_r+0xd6>
 8004d2e:	2c00      	cmp	r4, #0
 8004d30:	d04b      	beq.n	8004dca <_malloc_r+0xea>
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	4639      	mov	r1, r7
 8004d36:	4630      	mov	r0, r6
 8004d38:	eb04 0903 	add.w	r9, r4, r3
 8004d3c:	f000 fe14 	bl	8005968 <_sbrk_r>
 8004d40:	4581      	cmp	r9, r0
 8004d42:	d142      	bne.n	8004dca <_malloc_r+0xea>
 8004d44:	6821      	ldr	r1, [r4, #0]
 8004d46:	1a6d      	subs	r5, r5, r1
 8004d48:	4629      	mov	r1, r5
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f7ff ffa6 	bl	8004c9c <sbrk_aligned>
 8004d50:	3001      	adds	r0, #1
 8004d52:	d03a      	beq.n	8004dca <_malloc_r+0xea>
 8004d54:	6823      	ldr	r3, [r4, #0]
 8004d56:	442b      	add	r3, r5
 8004d58:	6023      	str	r3, [r4, #0]
 8004d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	bb62      	cbnz	r2, 8004dbc <_malloc_r+0xdc>
 8004d62:	f8c8 7000 	str.w	r7, [r8]
 8004d66:	e00f      	b.n	8004d88 <_malloc_r+0xa8>
 8004d68:	6822      	ldr	r2, [r4, #0]
 8004d6a:	1b52      	subs	r2, r2, r5
 8004d6c:	d420      	bmi.n	8004db0 <_malloc_r+0xd0>
 8004d6e:	2a0b      	cmp	r2, #11
 8004d70:	d917      	bls.n	8004da2 <_malloc_r+0xc2>
 8004d72:	1961      	adds	r1, r4, r5
 8004d74:	42a3      	cmp	r3, r4
 8004d76:	6025      	str	r5, [r4, #0]
 8004d78:	bf18      	it	ne
 8004d7a:	6059      	strne	r1, [r3, #4]
 8004d7c:	6863      	ldr	r3, [r4, #4]
 8004d7e:	bf08      	it	eq
 8004d80:	f8c8 1000 	streq.w	r1, [r8]
 8004d84:	5162      	str	r2, [r4, r5]
 8004d86:	604b      	str	r3, [r1, #4]
 8004d88:	4630      	mov	r0, r6
 8004d8a:	f000 f82f 	bl	8004dec <__malloc_unlock>
 8004d8e:	f104 000b 	add.w	r0, r4, #11
 8004d92:	1d23      	adds	r3, r4, #4
 8004d94:	f020 0007 	bic.w	r0, r0, #7
 8004d98:	1ac2      	subs	r2, r0, r3
 8004d9a:	bf1c      	itt	ne
 8004d9c:	1a1b      	subne	r3, r3, r0
 8004d9e:	50a3      	strne	r3, [r4, r2]
 8004da0:	e7af      	b.n	8004d02 <_malloc_r+0x22>
 8004da2:	6862      	ldr	r2, [r4, #4]
 8004da4:	42a3      	cmp	r3, r4
 8004da6:	bf0c      	ite	eq
 8004da8:	f8c8 2000 	streq.w	r2, [r8]
 8004dac:	605a      	strne	r2, [r3, #4]
 8004dae:	e7eb      	b.n	8004d88 <_malloc_r+0xa8>
 8004db0:	4623      	mov	r3, r4
 8004db2:	6864      	ldr	r4, [r4, #4]
 8004db4:	e7ae      	b.n	8004d14 <_malloc_r+0x34>
 8004db6:	463c      	mov	r4, r7
 8004db8:	687f      	ldr	r7, [r7, #4]
 8004dba:	e7b6      	b.n	8004d2a <_malloc_r+0x4a>
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	42a3      	cmp	r3, r4
 8004dc2:	d1fb      	bne.n	8004dbc <_malloc_r+0xdc>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	6053      	str	r3, [r2, #4]
 8004dc8:	e7de      	b.n	8004d88 <_malloc_r+0xa8>
 8004dca:	230c      	movs	r3, #12
 8004dcc:	6033      	str	r3, [r6, #0]
 8004dce:	4630      	mov	r0, r6
 8004dd0:	f000 f80c 	bl	8004dec <__malloc_unlock>
 8004dd4:	e794      	b.n	8004d00 <_malloc_r+0x20>
 8004dd6:	6005      	str	r5, [r0, #0]
 8004dd8:	e7d6      	b.n	8004d88 <_malloc_r+0xa8>
 8004dda:	bf00      	nop
 8004ddc:	200003b4 	.word	0x200003b4

08004de0 <__malloc_lock>:
 8004de0:	4801      	ldr	r0, [pc, #4]	@ (8004de8 <__malloc_lock+0x8>)
 8004de2:	f000 be0e 	b.w	8005a02 <__retarget_lock_acquire_recursive>
 8004de6:	bf00      	nop
 8004de8:	200004f8 	.word	0x200004f8

08004dec <__malloc_unlock>:
 8004dec:	4801      	ldr	r0, [pc, #4]	@ (8004df4 <__malloc_unlock+0x8>)
 8004dee:	f000 be09 	b.w	8005a04 <__retarget_lock_release_recursive>
 8004df2:	bf00      	nop
 8004df4:	200004f8 	.word	0x200004f8

08004df8 <__cvt>:
 8004df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dfa:	ed2d 8b02 	vpush	{d8}
 8004dfe:	eeb0 8b40 	vmov.f64	d8, d0
 8004e02:	b085      	sub	sp, #20
 8004e04:	4617      	mov	r7, r2
 8004e06:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004e08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e0a:	ee18 2a90 	vmov	r2, s17
 8004e0e:	f025 0520 	bic.w	r5, r5, #32
 8004e12:	2a00      	cmp	r2, #0
 8004e14:	bfb6      	itet	lt
 8004e16:	222d      	movlt	r2, #45	@ 0x2d
 8004e18:	2200      	movge	r2, #0
 8004e1a:	eeb1 8b40 	vneglt.f64	d8, d0
 8004e1e:	2d46      	cmp	r5, #70	@ 0x46
 8004e20:	460c      	mov	r4, r1
 8004e22:	701a      	strb	r2, [r3, #0]
 8004e24:	d004      	beq.n	8004e30 <__cvt+0x38>
 8004e26:	2d45      	cmp	r5, #69	@ 0x45
 8004e28:	d100      	bne.n	8004e2c <__cvt+0x34>
 8004e2a:	3401      	adds	r4, #1
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	e000      	b.n	8004e32 <__cvt+0x3a>
 8004e30:	2103      	movs	r1, #3
 8004e32:	ab03      	add	r3, sp, #12
 8004e34:	9301      	str	r3, [sp, #4]
 8004e36:	ab02      	add	r3, sp, #8
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	4622      	mov	r2, r4
 8004e3c:	4633      	mov	r3, r6
 8004e3e:	eeb0 0b48 	vmov.f64	d0, d8
 8004e42:	f000 fe79 	bl	8005b38 <_dtoa_r>
 8004e46:	2d47      	cmp	r5, #71	@ 0x47
 8004e48:	d114      	bne.n	8004e74 <__cvt+0x7c>
 8004e4a:	07fb      	lsls	r3, r7, #31
 8004e4c:	d50a      	bpl.n	8004e64 <__cvt+0x6c>
 8004e4e:	1902      	adds	r2, r0, r4
 8004e50:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e58:	bf08      	it	eq
 8004e5a:	9203      	streq	r2, [sp, #12]
 8004e5c:	2130      	movs	r1, #48	@ 0x30
 8004e5e:	9b03      	ldr	r3, [sp, #12]
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d319      	bcc.n	8004e98 <__cvt+0xa0>
 8004e64:	9b03      	ldr	r3, [sp, #12]
 8004e66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e68:	1a1b      	subs	r3, r3, r0
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	b005      	add	sp, #20
 8004e6e:	ecbd 8b02 	vpop	{d8}
 8004e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e74:	2d46      	cmp	r5, #70	@ 0x46
 8004e76:	eb00 0204 	add.w	r2, r0, r4
 8004e7a:	d1e9      	bne.n	8004e50 <__cvt+0x58>
 8004e7c:	7803      	ldrb	r3, [r0, #0]
 8004e7e:	2b30      	cmp	r3, #48	@ 0x30
 8004e80:	d107      	bne.n	8004e92 <__cvt+0x9a>
 8004e82:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e8a:	bf1c      	itt	ne
 8004e8c:	f1c4 0401 	rsbne	r4, r4, #1
 8004e90:	6034      	strne	r4, [r6, #0]
 8004e92:	6833      	ldr	r3, [r6, #0]
 8004e94:	441a      	add	r2, r3
 8004e96:	e7db      	b.n	8004e50 <__cvt+0x58>
 8004e98:	1c5c      	adds	r4, r3, #1
 8004e9a:	9403      	str	r4, [sp, #12]
 8004e9c:	7019      	strb	r1, [r3, #0]
 8004e9e:	e7de      	b.n	8004e5e <__cvt+0x66>

08004ea0 <__exponent>:
 8004ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ea2:	2900      	cmp	r1, #0
 8004ea4:	bfba      	itte	lt
 8004ea6:	4249      	neglt	r1, r1
 8004ea8:	232d      	movlt	r3, #45	@ 0x2d
 8004eaa:	232b      	movge	r3, #43	@ 0x2b
 8004eac:	2909      	cmp	r1, #9
 8004eae:	7002      	strb	r2, [r0, #0]
 8004eb0:	7043      	strb	r3, [r0, #1]
 8004eb2:	dd29      	ble.n	8004f08 <__exponent+0x68>
 8004eb4:	f10d 0307 	add.w	r3, sp, #7
 8004eb8:	461d      	mov	r5, r3
 8004eba:	270a      	movs	r7, #10
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	fbb1 f6f7 	udiv	r6, r1, r7
 8004ec2:	fb07 1416 	mls	r4, r7, r6, r1
 8004ec6:	3430      	adds	r4, #48	@ 0x30
 8004ec8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004ecc:	460c      	mov	r4, r1
 8004ece:	2c63      	cmp	r4, #99	@ 0x63
 8004ed0:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004ed4:	4631      	mov	r1, r6
 8004ed6:	dcf1      	bgt.n	8004ebc <__exponent+0x1c>
 8004ed8:	3130      	adds	r1, #48	@ 0x30
 8004eda:	1e94      	subs	r4, r2, #2
 8004edc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ee0:	1c41      	adds	r1, r0, #1
 8004ee2:	4623      	mov	r3, r4
 8004ee4:	42ab      	cmp	r3, r5
 8004ee6:	d30a      	bcc.n	8004efe <__exponent+0x5e>
 8004ee8:	f10d 0309 	add.w	r3, sp, #9
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	42ac      	cmp	r4, r5
 8004ef0:	bf88      	it	hi
 8004ef2:	2300      	movhi	r3, #0
 8004ef4:	3302      	adds	r3, #2
 8004ef6:	4403      	add	r3, r0
 8004ef8:	1a18      	subs	r0, r3, r0
 8004efa:	b003      	add	sp, #12
 8004efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004efe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f02:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f06:	e7ed      	b.n	8004ee4 <__exponent+0x44>
 8004f08:	2330      	movs	r3, #48	@ 0x30
 8004f0a:	3130      	adds	r1, #48	@ 0x30
 8004f0c:	7083      	strb	r3, [r0, #2]
 8004f0e:	70c1      	strb	r1, [r0, #3]
 8004f10:	1d03      	adds	r3, r0, #4
 8004f12:	e7f1      	b.n	8004ef8 <__exponent+0x58>
 8004f14:	0000      	movs	r0, r0
	...

08004f18 <_printf_float>:
 8004f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1c:	b08d      	sub	sp, #52	@ 0x34
 8004f1e:	460c      	mov	r4, r1
 8004f20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004f24:	4616      	mov	r6, r2
 8004f26:	461f      	mov	r7, r3
 8004f28:	4605      	mov	r5, r0
 8004f2a:	f000 fce5 	bl	80058f8 <_localeconv_r>
 8004f2e:	f8d0 b000 	ldr.w	fp, [r0]
 8004f32:	4658      	mov	r0, fp
 8004f34:	f7fb f9d4 	bl	80002e0 <strlen>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f3c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004f44:	6822      	ldr	r2, [r4, #0]
 8004f46:	9005      	str	r0, [sp, #20]
 8004f48:	3307      	adds	r3, #7
 8004f4a:	f023 0307 	bic.w	r3, r3, #7
 8004f4e:	f103 0108 	add.w	r1, r3, #8
 8004f52:	f8c8 1000 	str.w	r1, [r8]
 8004f56:	ed93 0b00 	vldr	d0, [r3]
 8004f5a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80051b8 <_printf_float+0x2a0>
 8004f5e:	eeb0 7bc0 	vabs.f64	d7, d0
 8004f62:	eeb4 7b46 	vcmp.f64	d7, d6
 8004f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f6a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004f6e:	dd24      	ble.n	8004fba <_printf_float+0xa2>
 8004f70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f78:	d502      	bpl.n	8004f80 <_printf_float+0x68>
 8004f7a:	232d      	movs	r3, #45	@ 0x2d
 8004f7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f80:	498f      	ldr	r1, [pc, #572]	@ (80051c0 <_printf_float+0x2a8>)
 8004f82:	4b90      	ldr	r3, [pc, #576]	@ (80051c4 <_printf_float+0x2ac>)
 8004f84:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004f88:	bf8c      	ite	hi
 8004f8a:	4688      	movhi	r8, r1
 8004f8c:	4698      	movls	r8, r3
 8004f8e:	f022 0204 	bic.w	r2, r2, #4
 8004f92:	2303      	movs	r3, #3
 8004f94:	6123      	str	r3, [r4, #16]
 8004f96:	6022      	str	r2, [r4, #0]
 8004f98:	f04f 0a00 	mov.w	sl, #0
 8004f9c:	9700      	str	r7, [sp, #0]
 8004f9e:	4633      	mov	r3, r6
 8004fa0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004fa2:	4621      	mov	r1, r4
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	f000 f9d1 	bl	800534c <_printf_common>
 8004faa:	3001      	adds	r0, #1
 8004fac:	f040 8089 	bne.w	80050c2 <_printf_float+0x1aa>
 8004fb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fb4:	b00d      	add	sp, #52	@ 0x34
 8004fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fba:	eeb4 0b40 	vcmp.f64	d0, d0
 8004fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc2:	d709      	bvc.n	8004fd8 <_printf_float+0xc0>
 8004fc4:	ee10 3a90 	vmov	r3, s1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	bfbc      	itt	lt
 8004fcc:	232d      	movlt	r3, #45	@ 0x2d
 8004fce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004fd2:	497d      	ldr	r1, [pc, #500]	@ (80051c8 <_printf_float+0x2b0>)
 8004fd4:	4b7d      	ldr	r3, [pc, #500]	@ (80051cc <_printf_float+0x2b4>)
 8004fd6:	e7d5      	b.n	8004f84 <_printf_float+0x6c>
 8004fd8:	6863      	ldr	r3, [r4, #4]
 8004fda:	1c59      	adds	r1, r3, #1
 8004fdc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004fe0:	d139      	bne.n	8005056 <_printf_float+0x13e>
 8004fe2:	2306      	movs	r3, #6
 8004fe4:	6063      	str	r3, [r4, #4]
 8004fe6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fea:	2300      	movs	r3, #0
 8004fec:	6022      	str	r2, [r4, #0]
 8004fee:	9303      	str	r3, [sp, #12]
 8004ff0:	ab0a      	add	r3, sp, #40	@ 0x28
 8004ff2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004ff6:	ab09      	add	r3, sp, #36	@ 0x24
 8004ff8:	9300      	str	r3, [sp, #0]
 8004ffa:	6861      	ldr	r1, [r4, #4]
 8004ffc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005000:	4628      	mov	r0, r5
 8005002:	f7ff fef9 	bl	8004df8 <__cvt>
 8005006:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800500a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800500c:	4680      	mov	r8, r0
 800500e:	d129      	bne.n	8005064 <_printf_float+0x14c>
 8005010:	1cc8      	adds	r0, r1, #3
 8005012:	db02      	blt.n	800501a <_printf_float+0x102>
 8005014:	6863      	ldr	r3, [r4, #4]
 8005016:	4299      	cmp	r1, r3
 8005018:	dd41      	ble.n	800509e <_printf_float+0x186>
 800501a:	f1a9 0902 	sub.w	r9, r9, #2
 800501e:	fa5f f989 	uxtb.w	r9, r9
 8005022:	3901      	subs	r1, #1
 8005024:	464a      	mov	r2, r9
 8005026:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800502a:	9109      	str	r1, [sp, #36]	@ 0x24
 800502c:	f7ff ff38 	bl	8004ea0 <__exponent>
 8005030:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005032:	1813      	adds	r3, r2, r0
 8005034:	2a01      	cmp	r2, #1
 8005036:	4682      	mov	sl, r0
 8005038:	6123      	str	r3, [r4, #16]
 800503a:	dc02      	bgt.n	8005042 <_printf_float+0x12a>
 800503c:	6822      	ldr	r2, [r4, #0]
 800503e:	07d2      	lsls	r2, r2, #31
 8005040:	d501      	bpl.n	8005046 <_printf_float+0x12e>
 8005042:	3301      	adds	r3, #1
 8005044:	6123      	str	r3, [r4, #16]
 8005046:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800504a:	2b00      	cmp	r3, #0
 800504c:	d0a6      	beq.n	8004f9c <_printf_float+0x84>
 800504e:	232d      	movs	r3, #45	@ 0x2d
 8005050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005054:	e7a2      	b.n	8004f9c <_printf_float+0x84>
 8005056:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800505a:	d1c4      	bne.n	8004fe6 <_printf_float+0xce>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1c2      	bne.n	8004fe6 <_printf_float+0xce>
 8005060:	2301      	movs	r3, #1
 8005062:	e7bf      	b.n	8004fe4 <_printf_float+0xcc>
 8005064:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005068:	d9db      	bls.n	8005022 <_printf_float+0x10a>
 800506a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800506e:	d118      	bne.n	80050a2 <_printf_float+0x18a>
 8005070:	2900      	cmp	r1, #0
 8005072:	6863      	ldr	r3, [r4, #4]
 8005074:	dd0b      	ble.n	800508e <_printf_float+0x176>
 8005076:	6121      	str	r1, [r4, #16]
 8005078:	b913      	cbnz	r3, 8005080 <_printf_float+0x168>
 800507a:	6822      	ldr	r2, [r4, #0]
 800507c:	07d0      	lsls	r0, r2, #31
 800507e:	d502      	bpl.n	8005086 <_printf_float+0x16e>
 8005080:	3301      	adds	r3, #1
 8005082:	440b      	add	r3, r1
 8005084:	6123      	str	r3, [r4, #16]
 8005086:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005088:	f04f 0a00 	mov.w	sl, #0
 800508c:	e7db      	b.n	8005046 <_printf_float+0x12e>
 800508e:	b913      	cbnz	r3, 8005096 <_printf_float+0x17e>
 8005090:	6822      	ldr	r2, [r4, #0]
 8005092:	07d2      	lsls	r2, r2, #31
 8005094:	d501      	bpl.n	800509a <_printf_float+0x182>
 8005096:	3302      	adds	r3, #2
 8005098:	e7f4      	b.n	8005084 <_printf_float+0x16c>
 800509a:	2301      	movs	r3, #1
 800509c:	e7f2      	b.n	8005084 <_printf_float+0x16c>
 800509e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80050a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050a4:	4299      	cmp	r1, r3
 80050a6:	db05      	blt.n	80050b4 <_printf_float+0x19c>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	6121      	str	r1, [r4, #16]
 80050ac:	07d8      	lsls	r0, r3, #31
 80050ae:	d5ea      	bpl.n	8005086 <_printf_float+0x16e>
 80050b0:	1c4b      	adds	r3, r1, #1
 80050b2:	e7e7      	b.n	8005084 <_printf_float+0x16c>
 80050b4:	2900      	cmp	r1, #0
 80050b6:	bfd4      	ite	le
 80050b8:	f1c1 0202 	rsble	r2, r1, #2
 80050bc:	2201      	movgt	r2, #1
 80050be:	4413      	add	r3, r2
 80050c0:	e7e0      	b.n	8005084 <_printf_float+0x16c>
 80050c2:	6823      	ldr	r3, [r4, #0]
 80050c4:	055a      	lsls	r2, r3, #21
 80050c6:	d407      	bmi.n	80050d8 <_printf_float+0x1c0>
 80050c8:	6923      	ldr	r3, [r4, #16]
 80050ca:	4642      	mov	r2, r8
 80050cc:	4631      	mov	r1, r6
 80050ce:	4628      	mov	r0, r5
 80050d0:	47b8      	blx	r7
 80050d2:	3001      	adds	r0, #1
 80050d4:	d12a      	bne.n	800512c <_printf_float+0x214>
 80050d6:	e76b      	b.n	8004fb0 <_printf_float+0x98>
 80050d8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80050dc:	f240 80e0 	bls.w	80052a0 <_printf_float+0x388>
 80050e0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80050e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80050e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ec:	d133      	bne.n	8005156 <_printf_float+0x23e>
 80050ee:	4a38      	ldr	r2, [pc, #224]	@ (80051d0 <_printf_float+0x2b8>)
 80050f0:	2301      	movs	r3, #1
 80050f2:	4631      	mov	r1, r6
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	f43f af59 	beq.w	8004fb0 <_printf_float+0x98>
 80050fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005102:	4543      	cmp	r3, r8
 8005104:	db02      	blt.n	800510c <_printf_float+0x1f4>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	07d8      	lsls	r0, r3, #31
 800510a:	d50f      	bpl.n	800512c <_printf_float+0x214>
 800510c:	9b05      	ldr	r3, [sp, #20]
 800510e:	465a      	mov	r2, fp
 8005110:	4631      	mov	r1, r6
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	f43f af4a 	beq.w	8004fb0 <_printf_float+0x98>
 800511c:	f04f 0900 	mov.w	r9, #0
 8005120:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005124:	f104 0a1a 	add.w	sl, r4, #26
 8005128:	45c8      	cmp	r8, r9
 800512a:	dc09      	bgt.n	8005140 <_printf_float+0x228>
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	079b      	lsls	r3, r3, #30
 8005130:	f100 8107 	bmi.w	8005342 <_printf_float+0x42a>
 8005134:	68e0      	ldr	r0, [r4, #12]
 8005136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005138:	4298      	cmp	r0, r3
 800513a:	bfb8      	it	lt
 800513c:	4618      	movlt	r0, r3
 800513e:	e739      	b.n	8004fb4 <_printf_float+0x9c>
 8005140:	2301      	movs	r3, #1
 8005142:	4652      	mov	r2, sl
 8005144:	4631      	mov	r1, r6
 8005146:	4628      	mov	r0, r5
 8005148:	47b8      	blx	r7
 800514a:	3001      	adds	r0, #1
 800514c:	f43f af30 	beq.w	8004fb0 <_printf_float+0x98>
 8005150:	f109 0901 	add.w	r9, r9, #1
 8005154:	e7e8      	b.n	8005128 <_printf_float+0x210>
 8005156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005158:	2b00      	cmp	r3, #0
 800515a:	dc3b      	bgt.n	80051d4 <_printf_float+0x2bc>
 800515c:	4a1c      	ldr	r2, [pc, #112]	@ (80051d0 <_printf_float+0x2b8>)
 800515e:	2301      	movs	r3, #1
 8005160:	4631      	mov	r1, r6
 8005162:	4628      	mov	r0, r5
 8005164:	47b8      	blx	r7
 8005166:	3001      	adds	r0, #1
 8005168:	f43f af22 	beq.w	8004fb0 <_printf_float+0x98>
 800516c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005170:	ea59 0303 	orrs.w	r3, r9, r3
 8005174:	d102      	bne.n	800517c <_printf_float+0x264>
 8005176:	6823      	ldr	r3, [r4, #0]
 8005178:	07d9      	lsls	r1, r3, #31
 800517a:	d5d7      	bpl.n	800512c <_printf_float+0x214>
 800517c:	9b05      	ldr	r3, [sp, #20]
 800517e:	465a      	mov	r2, fp
 8005180:	4631      	mov	r1, r6
 8005182:	4628      	mov	r0, r5
 8005184:	47b8      	blx	r7
 8005186:	3001      	adds	r0, #1
 8005188:	f43f af12 	beq.w	8004fb0 <_printf_float+0x98>
 800518c:	f04f 0a00 	mov.w	sl, #0
 8005190:	f104 0b1a 	add.w	fp, r4, #26
 8005194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005196:	425b      	negs	r3, r3
 8005198:	4553      	cmp	r3, sl
 800519a:	dc01      	bgt.n	80051a0 <_printf_float+0x288>
 800519c:	464b      	mov	r3, r9
 800519e:	e794      	b.n	80050ca <_printf_float+0x1b2>
 80051a0:	2301      	movs	r3, #1
 80051a2:	465a      	mov	r2, fp
 80051a4:	4631      	mov	r1, r6
 80051a6:	4628      	mov	r0, r5
 80051a8:	47b8      	blx	r7
 80051aa:	3001      	adds	r0, #1
 80051ac:	f43f af00 	beq.w	8004fb0 <_printf_float+0x98>
 80051b0:	f10a 0a01 	add.w	sl, sl, #1
 80051b4:	e7ee      	b.n	8005194 <_printf_float+0x27c>
 80051b6:	bf00      	nop
 80051b8:	ffffffff 	.word	0xffffffff
 80051bc:	7fefffff 	.word	0x7fefffff
 80051c0:	080079ac 	.word	0x080079ac
 80051c4:	080079a8 	.word	0x080079a8
 80051c8:	080079b4 	.word	0x080079b4
 80051cc:	080079b0 	.word	0x080079b0
 80051d0:	080079b8 	.word	0x080079b8
 80051d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051da:	4553      	cmp	r3, sl
 80051dc:	bfa8      	it	ge
 80051de:	4653      	movge	r3, sl
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	4699      	mov	r9, r3
 80051e4:	dc37      	bgt.n	8005256 <_printf_float+0x33e>
 80051e6:	2300      	movs	r3, #0
 80051e8:	9307      	str	r3, [sp, #28]
 80051ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ee:	f104 021a 	add.w	r2, r4, #26
 80051f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051f4:	9907      	ldr	r1, [sp, #28]
 80051f6:	9306      	str	r3, [sp, #24]
 80051f8:	eba3 0309 	sub.w	r3, r3, r9
 80051fc:	428b      	cmp	r3, r1
 80051fe:	dc31      	bgt.n	8005264 <_printf_float+0x34c>
 8005200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005202:	459a      	cmp	sl, r3
 8005204:	dc3b      	bgt.n	800527e <_printf_float+0x366>
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	07da      	lsls	r2, r3, #31
 800520a:	d438      	bmi.n	800527e <_printf_float+0x366>
 800520c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800520e:	ebaa 0903 	sub.w	r9, sl, r3
 8005212:	9b06      	ldr	r3, [sp, #24]
 8005214:	ebaa 0303 	sub.w	r3, sl, r3
 8005218:	4599      	cmp	r9, r3
 800521a:	bfa8      	it	ge
 800521c:	4699      	movge	r9, r3
 800521e:	f1b9 0f00 	cmp.w	r9, #0
 8005222:	dc34      	bgt.n	800528e <_printf_float+0x376>
 8005224:	f04f 0800 	mov.w	r8, #0
 8005228:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800522c:	f104 0b1a 	add.w	fp, r4, #26
 8005230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005232:	ebaa 0303 	sub.w	r3, sl, r3
 8005236:	eba3 0309 	sub.w	r3, r3, r9
 800523a:	4543      	cmp	r3, r8
 800523c:	f77f af76 	ble.w	800512c <_printf_float+0x214>
 8005240:	2301      	movs	r3, #1
 8005242:	465a      	mov	r2, fp
 8005244:	4631      	mov	r1, r6
 8005246:	4628      	mov	r0, r5
 8005248:	47b8      	blx	r7
 800524a:	3001      	adds	r0, #1
 800524c:	f43f aeb0 	beq.w	8004fb0 <_printf_float+0x98>
 8005250:	f108 0801 	add.w	r8, r8, #1
 8005254:	e7ec      	b.n	8005230 <_printf_float+0x318>
 8005256:	4642      	mov	r2, r8
 8005258:	4631      	mov	r1, r6
 800525a:	4628      	mov	r0, r5
 800525c:	47b8      	blx	r7
 800525e:	3001      	adds	r0, #1
 8005260:	d1c1      	bne.n	80051e6 <_printf_float+0x2ce>
 8005262:	e6a5      	b.n	8004fb0 <_printf_float+0x98>
 8005264:	2301      	movs	r3, #1
 8005266:	4631      	mov	r1, r6
 8005268:	4628      	mov	r0, r5
 800526a:	9206      	str	r2, [sp, #24]
 800526c:	47b8      	blx	r7
 800526e:	3001      	adds	r0, #1
 8005270:	f43f ae9e 	beq.w	8004fb0 <_printf_float+0x98>
 8005274:	9b07      	ldr	r3, [sp, #28]
 8005276:	9a06      	ldr	r2, [sp, #24]
 8005278:	3301      	adds	r3, #1
 800527a:	9307      	str	r3, [sp, #28]
 800527c:	e7b9      	b.n	80051f2 <_printf_float+0x2da>
 800527e:	9b05      	ldr	r3, [sp, #20]
 8005280:	465a      	mov	r2, fp
 8005282:	4631      	mov	r1, r6
 8005284:	4628      	mov	r0, r5
 8005286:	47b8      	blx	r7
 8005288:	3001      	adds	r0, #1
 800528a:	d1bf      	bne.n	800520c <_printf_float+0x2f4>
 800528c:	e690      	b.n	8004fb0 <_printf_float+0x98>
 800528e:	9a06      	ldr	r2, [sp, #24]
 8005290:	464b      	mov	r3, r9
 8005292:	4442      	add	r2, r8
 8005294:	4631      	mov	r1, r6
 8005296:	4628      	mov	r0, r5
 8005298:	47b8      	blx	r7
 800529a:	3001      	adds	r0, #1
 800529c:	d1c2      	bne.n	8005224 <_printf_float+0x30c>
 800529e:	e687      	b.n	8004fb0 <_printf_float+0x98>
 80052a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80052a4:	f1b9 0f01 	cmp.w	r9, #1
 80052a8:	dc01      	bgt.n	80052ae <_printf_float+0x396>
 80052aa:	07db      	lsls	r3, r3, #31
 80052ac:	d536      	bpl.n	800531c <_printf_float+0x404>
 80052ae:	2301      	movs	r3, #1
 80052b0:	4642      	mov	r2, r8
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	47b8      	blx	r7
 80052b8:	3001      	adds	r0, #1
 80052ba:	f43f ae79 	beq.w	8004fb0 <_printf_float+0x98>
 80052be:	9b05      	ldr	r3, [sp, #20]
 80052c0:	465a      	mov	r2, fp
 80052c2:	4631      	mov	r1, r6
 80052c4:	4628      	mov	r0, r5
 80052c6:	47b8      	blx	r7
 80052c8:	3001      	adds	r0, #1
 80052ca:	f43f ae71 	beq.w	8004fb0 <_printf_float+0x98>
 80052ce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80052d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80052d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052da:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80052de:	d018      	beq.n	8005312 <_printf_float+0x3fa>
 80052e0:	464b      	mov	r3, r9
 80052e2:	f108 0201 	add.w	r2, r8, #1
 80052e6:	4631      	mov	r1, r6
 80052e8:	4628      	mov	r0, r5
 80052ea:	47b8      	blx	r7
 80052ec:	3001      	adds	r0, #1
 80052ee:	d10c      	bne.n	800530a <_printf_float+0x3f2>
 80052f0:	e65e      	b.n	8004fb0 <_printf_float+0x98>
 80052f2:	2301      	movs	r3, #1
 80052f4:	465a      	mov	r2, fp
 80052f6:	4631      	mov	r1, r6
 80052f8:	4628      	mov	r0, r5
 80052fa:	47b8      	blx	r7
 80052fc:	3001      	adds	r0, #1
 80052fe:	f43f ae57 	beq.w	8004fb0 <_printf_float+0x98>
 8005302:	f108 0801 	add.w	r8, r8, #1
 8005306:	45c8      	cmp	r8, r9
 8005308:	dbf3      	blt.n	80052f2 <_printf_float+0x3da>
 800530a:	4653      	mov	r3, sl
 800530c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005310:	e6dc      	b.n	80050cc <_printf_float+0x1b4>
 8005312:	f04f 0800 	mov.w	r8, #0
 8005316:	f104 0b1a 	add.w	fp, r4, #26
 800531a:	e7f4      	b.n	8005306 <_printf_float+0x3ee>
 800531c:	2301      	movs	r3, #1
 800531e:	4642      	mov	r2, r8
 8005320:	e7e1      	b.n	80052e6 <_printf_float+0x3ce>
 8005322:	2301      	movs	r3, #1
 8005324:	464a      	mov	r2, r9
 8005326:	4631      	mov	r1, r6
 8005328:	4628      	mov	r0, r5
 800532a:	47b8      	blx	r7
 800532c:	3001      	adds	r0, #1
 800532e:	f43f ae3f 	beq.w	8004fb0 <_printf_float+0x98>
 8005332:	f108 0801 	add.w	r8, r8, #1
 8005336:	68e3      	ldr	r3, [r4, #12]
 8005338:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800533a:	1a5b      	subs	r3, r3, r1
 800533c:	4543      	cmp	r3, r8
 800533e:	dcf0      	bgt.n	8005322 <_printf_float+0x40a>
 8005340:	e6f8      	b.n	8005134 <_printf_float+0x21c>
 8005342:	f04f 0800 	mov.w	r8, #0
 8005346:	f104 0919 	add.w	r9, r4, #25
 800534a:	e7f4      	b.n	8005336 <_printf_float+0x41e>

0800534c <_printf_common>:
 800534c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005350:	4616      	mov	r6, r2
 8005352:	4698      	mov	r8, r3
 8005354:	688a      	ldr	r2, [r1, #8]
 8005356:	690b      	ldr	r3, [r1, #16]
 8005358:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800535c:	4293      	cmp	r3, r2
 800535e:	bfb8      	it	lt
 8005360:	4613      	movlt	r3, r2
 8005362:	6033      	str	r3, [r6, #0]
 8005364:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005368:	4607      	mov	r7, r0
 800536a:	460c      	mov	r4, r1
 800536c:	b10a      	cbz	r2, 8005372 <_printf_common+0x26>
 800536e:	3301      	adds	r3, #1
 8005370:	6033      	str	r3, [r6, #0]
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	0699      	lsls	r1, r3, #26
 8005376:	bf42      	ittt	mi
 8005378:	6833      	ldrmi	r3, [r6, #0]
 800537a:	3302      	addmi	r3, #2
 800537c:	6033      	strmi	r3, [r6, #0]
 800537e:	6825      	ldr	r5, [r4, #0]
 8005380:	f015 0506 	ands.w	r5, r5, #6
 8005384:	d106      	bne.n	8005394 <_printf_common+0x48>
 8005386:	f104 0a19 	add.w	sl, r4, #25
 800538a:	68e3      	ldr	r3, [r4, #12]
 800538c:	6832      	ldr	r2, [r6, #0]
 800538e:	1a9b      	subs	r3, r3, r2
 8005390:	42ab      	cmp	r3, r5
 8005392:	dc26      	bgt.n	80053e2 <_printf_common+0x96>
 8005394:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005398:	6822      	ldr	r2, [r4, #0]
 800539a:	3b00      	subs	r3, #0
 800539c:	bf18      	it	ne
 800539e:	2301      	movne	r3, #1
 80053a0:	0692      	lsls	r2, r2, #26
 80053a2:	d42b      	bmi.n	80053fc <_printf_common+0xb0>
 80053a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053a8:	4641      	mov	r1, r8
 80053aa:	4638      	mov	r0, r7
 80053ac:	47c8      	blx	r9
 80053ae:	3001      	adds	r0, #1
 80053b0:	d01e      	beq.n	80053f0 <_printf_common+0xa4>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	6922      	ldr	r2, [r4, #16]
 80053b6:	f003 0306 	and.w	r3, r3, #6
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	bf02      	ittt	eq
 80053be:	68e5      	ldreq	r5, [r4, #12]
 80053c0:	6833      	ldreq	r3, [r6, #0]
 80053c2:	1aed      	subeq	r5, r5, r3
 80053c4:	68a3      	ldr	r3, [r4, #8]
 80053c6:	bf0c      	ite	eq
 80053c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053cc:	2500      	movne	r5, #0
 80053ce:	4293      	cmp	r3, r2
 80053d0:	bfc4      	itt	gt
 80053d2:	1a9b      	subgt	r3, r3, r2
 80053d4:	18ed      	addgt	r5, r5, r3
 80053d6:	2600      	movs	r6, #0
 80053d8:	341a      	adds	r4, #26
 80053da:	42b5      	cmp	r5, r6
 80053dc:	d11a      	bne.n	8005414 <_printf_common+0xc8>
 80053de:	2000      	movs	r0, #0
 80053e0:	e008      	b.n	80053f4 <_printf_common+0xa8>
 80053e2:	2301      	movs	r3, #1
 80053e4:	4652      	mov	r2, sl
 80053e6:	4641      	mov	r1, r8
 80053e8:	4638      	mov	r0, r7
 80053ea:	47c8      	blx	r9
 80053ec:	3001      	adds	r0, #1
 80053ee:	d103      	bne.n	80053f8 <_printf_common+0xac>
 80053f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f8:	3501      	adds	r5, #1
 80053fa:	e7c6      	b.n	800538a <_printf_common+0x3e>
 80053fc:	18e1      	adds	r1, r4, r3
 80053fe:	1c5a      	adds	r2, r3, #1
 8005400:	2030      	movs	r0, #48	@ 0x30
 8005402:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005406:	4422      	add	r2, r4
 8005408:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800540c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005410:	3302      	adds	r3, #2
 8005412:	e7c7      	b.n	80053a4 <_printf_common+0x58>
 8005414:	2301      	movs	r3, #1
 8005416:	4622      	mov	r2, r4
 8005418:	4641      	mov	r1, r8
 800541a:	4638      	mov	r0, r7
 800541c:	47c8      	blx	r9
 800541e:	3001      	adds	r0, #1
 8005420:	d0e6      	beq.n	80053f0 <_printf_common+0xa4>
 8005422:	3601      	adds	r6, #1
 8005424:	e7d9      	b.n	80053da <_printf_common+0x8e>
	...

08005428 <_printf_i>:
 8005428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800542c:	7e0f      	ldrb	r7, [r1, #24]
 800542e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005430:	2f78      	cmp	r7, #120	@ 0x78
 8005432:	4691      	mov	r9, r2
 8005434:	4680      	mov	r8, r0
 8005436:	460c      	mov	r4, r1
 8005438:	469a      	mov	sl, r3
 800543a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800543e:	d807      	bhi.n	8005450 <_printf_i+0x28>
 8005440:	2f62      	cmp	r7, #98	@ 0x62
 8005442:	d80a      	bhi.n	800545a <_printf_i+0x32>
 8005444:	2f00      	cmp	r7, #0
 8005446:	f000 80d1 	beq.w	80055ec <_printf_i+0x1c4>
 800544a:	2f58      	cmp	r7, #88	@ 0x58
 800544c:	f000 80b8 	beq.w	80055c0 <_printf_i+0x198>
 8005450:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005454:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005458:	e03a      	b.n	80054d0 <_printf_i+0xa8>
 800545a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800545e:	2b15      	cmp	r3, #21
 8005460:	d8f6      	bhi.n	8005450 <_printf_i+0x28>
 8005462:	a101      	add	r1, pc, #4	@ (adr r1, 8005468 <_printf_i+0x40>)
 8005464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005468:	080054c1 	.word	0x080054c1
 800546c:	080054d5 	.word	0x080054d5
 8005470:	08005451 	.word	0x08005451
 8005474:	08005451 	.word	0x08005451
 8005478:	08005451 	.word	0x08005451
 800547c:	08005451 	.word	0x08005451
 8005480:	080054d5 	.word	0x080054d5
 8005484:	08005451 	.word	0x08005451
 8005488:	08005451 	.word	0x08005451
 800548c:	08005451 	.word	0x08005451
 8005490:	08005451 	.word	0x08005451
 8005494:	080055d3 	.word	0x080055d3
 8005498:	080054ff 	.word	0x080054ff
 800549c:	0800558d 	.word	0x0800558d
 80054a0:	08005451 	.word	0x08005451
 80054a4:	08005451 	.word	0x08005451
 80054a8:	080055f5 	.word	0x080055f5
 80054ac:	08005451 	.word	0x08005451
 80054b0:	080054ff 	.word	0x080054ff
 80054b4:	08005451 	.word	0x08005451
 80054b8:	08005451 	.word	0x08005451
 80054bc:	08005595 	.word	0x08005595
 80054c0:	6833      	ldr	r3, [r6, #0]
 80054c2:	1d1a      	adds	r2, r3, #4
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6032      	str	r2, [r6, #0]
 80054c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054d0:	2301      	movs	r3, #1
 80054d2:	e09c      	b.n	800560e <_printf_i+0x1e6>
 80054d4:	6833      	ldr	r3, [r6, #0]
 80054d6:	6820      	ldr	r0, [r4, #0]
 80054d8:	1d19      	adds	r1, r3, #4
 80054da:	6031      	str	r1, [r6, #0]
 80054dc:	0606      	lsls	r6, r0, #24
 80054de:	d501      	bpl.n	80054e4 <_printf_i+0xbc>
 80054e0:	681d      	ldr	r5, [r3, #0]
 80054e2:	e003      	b.n	80054ec <_printf_i+0xc4>
 80054e4:	0645      	lsls	r5, r0, #25
 80054e6:	d5fb      	bpl.n	80054e0 <_printf_i+0xb8>
 80054e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80054ec:	2d00      	cmp	r5, #0
 80054ee:	da03      	bge.n	80054f8 <_printf_i+0xd0>
 80054f0:	232d      	movs	r3, #45	@ 0x2d
 80054f2:	426d      	negs	r5, r5
 80054f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054f8:	4858      	ldr	r0, [pc, #352]	@ (800565c <_printf_i+0x234>)
 80054fa:	230a      	movs	r3, #10
 80054fc:	e011      	b.n	8005522 <_printf_i+0xfa>
 80054fe:	6821      	ldr	r1, [r4, #0]
 8005500:	6833      	ldr	r3, [r6, #0]
 8005502:	0608      	lsls	r0, r1, #24
 8005504:	f853 5b04 	ldr.w	r5, [r3], #4
 8005508:	d402      	bmi.n	8005510 <_printf_i+0xe8>
 800550a:	0649      	lsls	r1, r1, #25
 800550c:	bf48      	it	mi
 800550e:	b2ad      	uxthmi	r5, r5
 8005510:	2f6f      	cmp	r7, #111	@ 0x6f
 8005512:	4852      	ldr	r0, [pc, #328]	@ (800565c <_printf_i+0x234>)
 8005514:	6033      	str	r3, [r6, #0]
 8005516:	bf14      	ite	ne
 8005518:	230a      	movne	r3, #10
 800551a:	2308      	moveq	r3, #8
 800551c:	2100      	movs	r1, #0
 800551e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005522:	6866      	ldr	r6, [r4, #4]
 8005524:	60a6      	str	r6, [r4, #8]
 8005526:	2e00      	cmp	r6, #0
 8005528:	db05      	blt.n	8005536 <_printf_i+0x10e>
 800552a:	6821      	ldr	r1, [r4, #0]
 800552c:	432e      	orrs	r6, r5
 800552e:	f021 0104 	bic.w	r1, r1, #4
 8005532:	6021      	str	r1, [r4, #0]
 8005534:	d04b      	beq.n	80055ce <_printf_i+0x1a6>
 8005536:	4616      	mov	r6, r2
 8005538:	fbb5 f1f3 	udiv	r1, r5, r3
 800553c:	fb03 5711 	mls	r7, r3, r1, r5
 8005540:	5dc7      	ldrb	r7, [r0, r7]
 8005542:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005546:	462f      	mov	r7, r5
 8005548:	42bb      	cmp	r3, r7
 800554a:	460d      	mov	r5, r1
 800554c:	d9f4      	bls.n	8005538 <_printf_i+0x110>
 800554e:	2b08      	cmp	r3, #8
 8005550:	d10b      	bne.n	800556a <_printf_i+0x142>
 8005552:	6823      	ldr	r3, [r4, #0]
 8005554:	07df      	lsls	r7, r3, #31
 8005556:	d508      	bpl.n	800556a <_printf_i+0x142>
 8005558:	6923      	ldr	r3, [r4, #16]
 800555a:	6861      	ldr	r1, [r4, #4]
 800555c:	4299      	cmp	r1, r3
 800555e:	bfde      	ittt	le
 8005560:	2330      	movle	r3, #48	@ 0x30
 8005562:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005566:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800556a:	1b92      	subs	r2, r2, r6
 800556c:	6122      	str	r2, [r4, #16]
 800556e:	f8cd a000 	str.w	sl, [sp]
 8005572:	464b      	mov	r3, r9
 8005574:	aa03      	add	r2, sp, #12
 8005576:	4621      	mov	r1, r4
 8005578:	4640      	mov	r0, r8
 800557a:	f7ff fee7 	bl	800534c <_printf_common>
 800557e:	3001      	adds	r0, #1
 8005580:	d14a      	bne.n	8005618 <_printf_i+0x1f0>
 8005582:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005586:	b004      	add	sp, #16
 8005588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	f043 0320 	orr.w	r3, r3, #32
 8005592:	6023      	str	r3, [r4, #0]
 8005594:	4832      	ldr	r0, [pc, #200]	@ (8005660 <_printf_i+0x238>)
 8005596:	2778      	movs	r7, #120	@ 0x78
 8005598:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800559c:	6823      	ldr	r3, [r4, #0]
 800559e:	6831      	ldr	r1, [r6, #0]
 80055a0:	061f      	lsls	r7, r3, #24
 80055a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80055a6:	d402      	bmi.n	80055ae <_printf_i+0x186>
 80055a8:	065f      	lsls	r7, r3, #25
 80055aa:	bf48      	it	mi
 80055ac:	b2ad      	uxthmi	r5, r5
 80055ae:	6031      	str	r1, [r6, #0]
 80055b0:	07d9      	lsls	r1, r3, #31
 80055b2:	bf44      	itt	mi
 80055b4:	f043 0320 	orrmi.w	r3, r3, #32
 80055b8:	6023      	strmi	r3, [r4, #0]
 80055ba:	b11d      	cbz	r5, 80055c4 <_printf_i+0x19c>
 80055bc:	2310      	movs	r3, #16
 80055be:	e7ad      	b.n	800551c <_printf_i+0xf4>
 80055c0:	4826      	ldr	r0, [pc, #152]	@ (800565c <_printf_i+0x234>)
 80055c2:	e7e9      	b.n	8005598 <_printf_i+0x170>
 80055c4:	6823      	ldr	r3, [r4, #0]
 80055c6:	f023 0320 	bic.w	r3, r3, #32
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	e7f6      	b.n	80055bc <_printf_i+0x194>
 80055ce:	4616      	mov	r6, r2
 80055d0:	e7bd      	b.n	800554e <_printf_i+0x126>
 80055d2:	6833      	ldr	r3, [r6, #0]
 80055d4:	6825      	ldr	r5, [r4, #0]
 80055d6:	6961      	ldr	r1, [r4, #20]
 80055d8:	1d18      	adds	r0, r3, #4
 80055da:	6030      	str	r0, [r6, #0]
 80055dc:	062e      	lsls	r6, r5, #24
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	d501      	bpl.n	80055e6 <_printf_i+0x1be>
 80055e2:	6019      	str	r1, [r3, #0]
 80055e4:	e002      	b.n	80055ec <_printf_i+0x1c4>
 80055e6:	0668      	lsls	r0, r5, #25
 80055e8:	d5fb      	bpl.n	80055e2 <_printf_i+0x1ba>
 80055ea:	8019      	strh	r1, [r3, #0]
 80055ec:	2300      	movs	r3, #0
 80055ee:	6123      	str	r3, [r4, #16]
 80055f0:	4616      	mov	r6, r2
 80055f2:	e7bc      	b.n	800556e <_printf_i+0x146>
 80055f4:	6833      	ldr	r3, [r6, #0]
 80055f6:	1d1a      	adds	r2, r3, #4
 80055f8:	6032      	str	r2, [r6, #0]
 80055fa:	681e      	ldr	r6, [r3, #0]
 80055fc:	6862      	ldr	r2, [r4, #4]
 80055fe:	2100      	movs	r1, #0
 8005600:	4630      	mov	r0, r6
 8005602:	f7fa fe1d 	bl	8000240 <memchr>
 8005606:	b108      	cbz	r0, 800560c <_printf_i+0x1e4>
 8005608:	1b80      	subs	r0, r0, r6
 800560a:	6060      	str	r0, [r4, #4]
 800560c:	6863      	ldr	r3, [r4, #4]
 800560e:	6123      	str	r3, [r4, #16]
 8005610:	2300      	movs	r3, #0
 8005612:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005616:	e7aa      	b.n	800556e <_printf_i+0x146>
 8005618:	6923      	ldr	r3, [r4, #16]
 800561a:	4632      	mov	r2, r6
 800561c:	4649      	mov	r1, r9
 800561e:	4640      	mov	r0, r8
 8005620:	47d0      	blx	sl
 8005622:	3001      	adds	r0, #1
 8005624:	d0ad      	beq.n	8005582 <_printf_i+0x15a>
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	079b      	lsls	r3, r3, #30
 800562a:	d413      	bmi.n	8005654 <_printf_i+0x22c>
 800562c:	68e0      	ldr	r0, [r4, #12]
 800562e:	9b03      	ldr	r3, [sp, #12]
 8005630:	4298      	cmp	r0, r3
 8005632:	bfb8      	it	lt
 8005634:	4618      	movlt	r0, r3
 8005636:	e7a6      	b.n	8005586 <_printf_i+0x15e>
 8005638:	2301      	movs	r3, #1
 800563a:	4632      	mov	r2, r6
 800563c:	4649      	mov	r1, r9
 800563e:	4640      	mov	r0, r8
 8005640:	47d0      	blx	sl
 8005642:	3001      	adds	r0, #1
 8005644:	d09d      	beq.n	8005582 <_printf_i+0x15a>
 8005646:	3501      	adds	r5, #1
 8005648:	68e3      	ldr	r3, [r4, #12]
 800564a:	9903      	ldr	r1, [sp, #12]
 800564c:	1a5b      	subs	r3, r3, r1
 800564e:	42ab      	cmp	r3, r5
 8005650:	dcf2      	bgt.n	8005638 <_printf_i+0x210>
 8005652:	e7eb      	b.n	800562c <_printf_i+0x204>
 8005654:	2500      	movs	r5, #0
 8005656:	f104 0619 	add.w	r6, r4, #25
 800565a:	e7f5      	b.n	8005648 <_printf_i+0x220>
 800565c:	080079ba 	.word	0x080079ba
 8005660:	080079cb 	.word	0x080079cb

08005664 <std>:
 8005664:	2300      	movs	r3, #0
 8005666:	b510      	push	{r4, lr}
 8005668:	4604      	mov	r4, r0
 800566a:	e9c0 3300 	strd	r3, r3, [r0]
 800566e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005672:	6083      	str	r3, [r0, #8]
 8005674:	8181      	strh	r1, [r0, #12]
 8005676:	6643      	str	r3, [r0, #100]	@ 0x64
 8005678:	81c2      	strh	r2, [r0, #14]
 800567a:	6183      	str	r3, [r0, #24]
 800567c:	4619      	mov	r1, r3
 800567e:	2208      	movs	r2, #8
 8005680:	305c      	adds	r0, #92	@ 0x5c
 8005682:	f000 f931 	bl	80058e8 <memset>
 8005686:	4b0d      	ldr	r3, [pc, #52]	@ (80056bc <std+0x58>)
 8005688:	6263      	str	r3, [r4, #36]	@ 0x24
 800568a:	4b0d      	ldr	r3, [pc, #52]	@ (80056c0 <std+0x5c>)
 800568c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800568e:	4b0d      	ldr	r3, [pc, #52]	@ (80056c4 <std+0x60>)
 8005690:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005692:	4b0d      	ldr	r3, [pc, #52]	@ (80056c8 <std+0x64>)
 8005694:	6323      	str	r3, [r4, #48]	@ 0x30
 8005696:	4b0d      	ldr	r3, [pc, #52]	@ (80056cc <std+0x68>)
 8005698:	6224      	str	r4, [r4, #32]
 800569a:	429c      	cmp	r4, r3
 800569c:	d006      	beq.n	80056ac <std+0x48>
 800569e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80056a2:	4294      	cmp	r4, r2
 80056a4:	d002      	beq.n	80056ac <std+0x48>
 80056a6:	33d0      	adds	r3, #208	@ 0xd0
 80056a8:	429c      	cmp	r4, r3
 80056aa:	d105      	bne.n	80056b8 <std+0x54>
 80056ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80056b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b4:	f000 b9a4 	b.w	8005a00 <__retarget_lock_init_recursive>
 80056b8:	bd10      	pop	{r4, pc}
 80056ba:	bf00      	nop
 80056bc:	080057e9 	.word	0x080057e9
 80056c0:	0800580b 	.word	0x0800580b
 80056c4:	08005843 	.word	0x08005843
 80056c8:	08005867 	.word	0x08005867
 80056cc:	200003b8 	.word	0x200003b8

080056d0 <stdio_exit_handler>:
 80056d0:	4a02      	ldr	r2, [pc, #8]	@ (80056dc <stdio_exit_handler+0xc>)
 80056d2:	4903      	ldr	r1, [pc, #12]	@ (80056e0 <stdio_exit_handler+0x10>)
 80056d4:	4803      	ldr	r0, [pc, #12]	@ (80056e4 <stdio_exit_handler+0x14>)
 80056d6:	f000 b869 	b.w	80057ac <_fwalk_sglue>
 80056da:	bf00      	nop
 80056dc:	2000000c 	.word	0x2000000c
 80056e0:	08007135 	.word	0x08007135
 80056e4:	2000001c 	.word	0x2000001c

080056e8 <cleanup_stdio>:
 80056e8:	6841      	ldr	r1, [r0, #4]
 80056ea:	4b0c      	ldr	r3, [pc, #48]	@ (800571c <cleanup_stdio+0x34>)
 80056ec:	4299      	cmp	r1, r3
 80056ee:	b510      	push	{r4, lr}
 80056f0:	4604      	mov	r4, r0
 80056f2:	d001      	beq.n	80056f8 <cleanup_stdio+0x10>
 80056f4:	f001 fd1e 	bl	8007134 <_fflush_r>
 80056f8:	68a1      	ldr	r1, [r4, #8]
 80056fa:	4b09      	ldr	r3, [pc, #36]	@ (8005720 <cleanup_stdio+0x38>)
 80056fc:	4299      	cmp	r1, r3
 80056fe:	d002      	beq.n	8005706 <cleanup_stdio+0x1e>
 8005700:	4620      	mov	r0, r4
 8005702:	f001 fd17 	bl	8007134 <_fflush_r>
 8005706:	68e1      	ldr	r1, [r4, #12]
 8005708:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <cleanup_stdio+0x3c>)
 800570a:	4299      	cmp	r1, r3
 800570c:	d004      	beq.n	8005718 <cleanup_stdio+0x30>
 800570e:	4620      	mov	r0, r4
 8005710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005714:	f001 bd0e 	b.w	8007134 <_fflush_r>
 8005718:	bd10      	pop	{r4, pc}
 800571a:	bf00      	nop
 800571c:	200003b8 	.word	0x200003b8
 8005720:	20000420 	.word	0x20000420
 8005724:	20000488 	.word	0x20000488

08005728 <global_stdio_init.part.0>:
 8005728:	b510      	push	{r4, lr}
 800572a:	4b0b      	ldr	r3, [pc, #44]	@ (8005758 <global_stdio_init.part.0+0x30>)
 800572c:	4c0b      	ldr	r4, [pc, #44]	@ (800575c <global_stdio_init.part.0+0x34>)
 800572e:	4a0c      	ldr	r2, [pc, #48]	@ (8005760 <global_stdio_init.part.0+0x38>)
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	4620      	mov	r0, r4
 8005734:	2200      	movs	r2, #0
 8005736:	2104      	movs	r1, #4
 8005738:	f7ff ff94 	bl	8005664 <std>
 800573c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005740:	2201      	movs	r2, #1
 8005742:	2109      	movs	r1, #9
 8005744:	f7ff ff8e 	bl	8005664 <std>
 8005748:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800574c:	2202      	movs	r2, #2
 800574e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005752:	2112      	movs	r1, #18
 8005754:	f7ff bf86 	b.w	8005664 <std>
 8005758:	200004f0 	.word	0x200004f0
 800575c:	200003b8 	.word	0x200003b8
 8005760:	080056d1 	.word	0x080056d1

08005764 <__sfp_lock_acquire>:
 8005764:	4801      	ldr	r0, [pc, #4]	@ (800576c <__sfp_lock_acquire+0x8>)
 8005766:	f000 b94c 	b.w	8005a02 <__retarget_lock_acquire_recursive>
 800576a:	bf00      	nop
 800576c:	200004f9 	.word	0x200004f9

08005770 <__sfp_lock_release>:
 8005770:	4801      	ldr	r0, [pc, #4]	@ (8005778 <__sfp_lock_release+0x8>)
 8005772:	f000 b947 	b.w	8005a04 <__retarget_lock_release_recursive>
 8005776:	bf00      	nop
 8005778:	200004f9 	.word	0x200004f9

0800577c <__sinit>:
 800577c:	b510      	push	{r4, lr}
 800577e:	4604      	mov	r4, r0
 8005780:	f7ff fff0 	bl	8005764 <__sfp_lock_acquire>
 8005784:	6a23      	ldr	r3, [r4, #32]
 8005786:	b11b      	cbz	r3, 8005790 <__sinit+0x14>
 8005788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800578c:	f7ff bff0 	b.w	8005770 <__sfp_lock_release>
 8005790:	4b04      	ldr	r3, [pc, #16]	@ (80057a4 <__sinit+0x28>)
 8005792:	6223      	str	r3, [r4, #32]
 8005794:	4b04      	ldr	r3, [pc, #16]	@ (80057a8 <__sinit+0x2c>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1f5      	bne.n	8005788 <__sinit+0xc>
 800579c:	f7ff ffc4 	bl	8005728 <global_stdio_init.part.0>
 80057a0:	e7f2      	b.n	8005788 <__sinit+0xc>
 80057a2:	bf00      	nop
 80057a4:	080056e9 	.word	0x080056e9
 80057a8:	200004f0 	.word	0x200004f0

080057ac <_fwalk_sglue>:
 80057ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b0:	4607      	mov	r7, r0
 80057b2:	4688      	mov	r8, r1
 80057b4:	4614      	mov	r4, r2
 80057b6:	2600      	movs	r6, #0
 80057b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057bc:	f1b9 0901 	subs.w	r9, r9, #1
 80057c0:	d505      	bpl.n	80057ce <_fwalk_sglue+0x22>
 80057c2:	6824      	ldr	r4, [r4, #0]
 80057c4:	2c00      	cmp	r4, #0
 80057c6:	d1f7      	bne.n	80057b8 <_fwalk_sglue+0xc>
 80057c8:	4630      	mov	r0, r6
 80057ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057ce:	89ab      	ldrh	r3, [r5, #12]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d907      	bls.n	80057e4 <_fwalk_sglue+0x38>
 80057d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057d8:	3301      	adds	r3, #1
 80057da:	d003      	beq.n	80057e4 <_fwalk_sglue+0x38>
 80057dc:	4629      	mov	r1, r5
 80057de:	4638      	mov	r0, r7
 80057e0:	47c0      	blx	r8
 80057e2:	4306      	orrs	r6, r0
 80057e4:	3568      	adds	r5, #104	@ 0x68
 80057e6:	e7e9      	b.n	80057bc <_fwalk_sglue+0x10>

080057e8 <__sread>:
 80057e8:	b510      	push	{r4, lr}
 80057ea:	460c      	mov	r4, r1
 80057ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057f0:	f000 f8a8 	bl	8005944 <_read_r>
 80057f4:	2800      	cmp	r0, #0
 80057f6:	bfab      	itete	ge
 80057f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80057fa:	89a3      	ldrhlt	r3, [r4, #12]
 80057fc:	181b      	addge	r3, r3, r0
 80057fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005802:	bfac      	ite	ge
 8005804:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005806:	81a3      	strhlt	r3, [r4, #12]
 8005808:	bd10      	pop	{r4, pc}

0800580a <__swrite>:
 800580a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800580e:	461f      	mov	r7, r3
 8005810:	898b      	ldrh	r3, [r1, #12]
 8005812:	05db      	lsls	r3, r3, #23
 8005814:	4605      	mov	r5, r0
 8005816:	460c      	mov	r4, r1
 8005818:	4616      	mov	r6, r2
 800581a:	d505      	bpl.n	8005828 <__swrite+0x1e>
 800581c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005820:	2302      	movs	r3, #2
 8005822:	2200      	movs	r2, #0
 8005824:	f000 f87c 	bl	8005920 <_lseek_r>
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800582e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005832:	81a3      	strh	r3, [r4, #12]
 8005834:	4632      	mov	r2, r6
 8005836:	463b      	mov	r3, r7
 8005838:	4628      	mov	r0, r5
 800583a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800583e:	f000 b8a3 	b.w	8005988 <_write_r>

08005842 <__sseek>:
 8005842:	b510      	push	{r4, lr}
 8005844:	460c      	mov	r4, r1
 8005846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800584a:	f000 f869 	bl	8005920 <_lseek_r>
 800584e:	1c43      	adds	r3, r0, #1
 8005850:	89a3      	ldrh	r3, [r4, #12]
 8005852:	bf15      	itete	ne
 8005854:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005856:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800585a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800585e:	81a3      	strheq	r3, [r4, #12]
 8005860:	bf18      	it	ne
 8005862:	81a3      	strhne	r3, [r4, #12]
 8005864:	bd10      	pop	{r4, pc}

08005866 <__sclose>:
 8005866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800586a:	f000 b849 	b.w	8005900 <_close_r>

0800586e <_vsniprintf_r>:
 800586e:	b530      	push	{r4, r5, lr}
 8005870:	4614      	mov	r4, r2
 8005872:	2c00      	cmp	r4, #0
 8005874:	b09b      	sub	sp, #108	@ 0x6c
 8005876:	4605      	mov	r5, r0
 8005878:	461a      	mov	r2, r3
 800587a:	da05      	bge.n	8005888 <_vsniprintf_r+0x1a>
 800587c:	238b      	movs	r3, #139	@ 0x8b
 800587e:	6003      	str	r3, [r0, #0]
 8005880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005884:	b01b      	add	sp, #108	@ 0x6c
 8005886:	bd30      	pop	{r4, r5, pc}
 8005888:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800588c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	9319      	str	r3, [sp, #100]	@ 0x64
 8005896:	bf14      	ite	ne
 8005898:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800589c:	4623      	moveq	r3, r4
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	9305      	str	r3, [sp, #20]
 80058a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80058a6:	9100      	str	r1, [sp, #0]
 80058a8:	9104      	str	r1, [sp, #16]
 80058aa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80058ae:	4669      	mov	r1, sp
 80058b0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80058b2:	f001 fabf 	bl	8006e34 <_svfiprintf_r>
 80058b6:	1c43      	adds	r3, r0, #1
 80058b8:	bfbc      	itt	lt
 80058ba:	238b      	movlt	r3, #139	@ 0x8b
 80058bc:	602b      	strlt	r3, [r5, #0]
 80058be:	2c00      	cmp	r4, #0
 80058c0:	d0e0      	beq.n	8005884 <_vsniprintf_r+0x16>
 80058c2:	9b00      	ldr	r3, [sp, #0]
 80058c4:	2200      	movs	r2, #0
 80058c6:	701a      	strb	r2, [r3, #0]
 80058c8:	e7dc      	b.n	8005884 <_vsniprintf_r+0x16>
	...

080058cc <vsniprintf>:
 80058cc:	b507      	push	{r0, r1, r2, lr}
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	4613      	mov	r3, r2
 80058d2:	460a      	mov	r2, r1
 80058d4:	4601      	mov	r1, r0
 80058d6:	4803      	ldr	r0, [pc, #12]	@ (80058e4 <vsniprintf+0x18>)
 80058d8:	6800      	ldr	r0, [r0, #0]
 80058da:	f7ff ffc8 	bl	800586e <_vsniprintf_r>
 80058de:	b003      	add	sp, #12
 80058e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80058e4:	20000018 	.word	0x20000018

080058e8 <memset>:
 80058e8:	4402      	add	r2, r0
 80058ea:	4603      	mov	r3, r0
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d100      	bne.n	80058f2 <memset+0xa>
 80058f0:	4770      	bx	lr
 80058f2:	f803 1b01 	strb.w	r1, [r3], #1
 80058f6:	e7f9      	b.n	80058ec <memset+0x4>

080058f8 <_localeconv_r>:
 80058f8:	4800      	ldr	r0, [pc, #0]	@ (80058fc <_localeconv_r+0x4>)
 80058fa:	4770      	bx	lr
 80058fc:	20000158 	.word	0x20000158

08005900 <_close_r>:
 8005900:	b538      	push	{r3, r4, r5, lr}
 8005902:	4d06      	ldr	r5, [pc, #24]	@ (800591c <_close_r+0x1c>)
 8005904:	2300      	movs	r3, #0
 8005906:	4604      	mov	r4, r0
 8005908:	4608      	mov	r0, r1
 800590a:	602b      	str	r3, [r5, #0]
 800590c:	f7fb ff7a 	bl	8001804 <_close>
 8005910:	1c43      	adds	r3, r0, #1
 8005912:	d102      	bne.n	800591a <_close_r+0x1a>
 8005914:	682b      	ldr	r3, [r5, #0]
 8005916:	b103      	cbz	r3, 800591a <_close_r+0x1a>
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	bd38      	pop	{r3, r4, r5, pc}
 800591c:	200004f4 	.word	0x200004f4

08005920 <_lseek_r>:
 8005920:	b538      	push	{r3, r4, r5, lr}
 8005922:	4d07      	ldr	r5, [pc, #28]	@ (8005940 <_lseek_r+0x20>)
 8005924:	4604      	mov	r4, r0
 8005926:	4608      	mov	r0, r1
 8005928:	4611      	mov	r1, r2
 800592a:	2200      	movs	r2, #0
 800592c:	602a      	str	r2, [r5, #0]
 800592e:	461a      	mov	r2, r3
 8005930:	f7fb ff8f 	bl	8001852 <_lseek>
 8005934:	1c43      	adds	r3, r0, #1
 8005936:	d102      	bne.n	800593e <_lseek_r+0x1e>
 8005938:	682b      	ldr	r3, [r5, #0]
 800593a:	b103      	cbz	r3, 800593e <_lseek_r+0x1e>
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	bd38      	pop	{r3, r4, r5, pc}
 8005940:	200004f4 	.word	0x200004f4

08005944 <_read_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d07      	ldr	r5, [pc, #28]	@ (8005964 <_read_r+0x20>)
 8005948:	4604      	mov	r4, r0
 800594a:	4608      	mov	r0, r1
 800594c:	4611      	mov	r1, r2
 800594e:	2200      	movs	r2, #0
 8005950:	602a      	str	r2, [r5, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	f7fb ff1d 	bl	8001792 <_read>
 8005958:	1c43      	adds	r3, r0, #1
 800595a:	d102      	bne.n	8005962 <_read_r+0x1e>
 800595c:	682b      	ldr	r3, [r5, #0]
 800595e:	b103      	cbz	r3, 8005962 <_read_r+0x1e>
 8005960:	6023      	str	r3, [r4, #0]
 8005962:	bd38      	pop	{r3, r4, r5, pc}
 8005964:	200004f4 	.word	0x200004f4

08005968 <_sbrk_r>:
 8005968:	b538      	push	{r3, r4, r5, lr}
 800596a:	4d06      	ldr	r5, [pc, #24]	@ (8005984 <_sbrk_r+0x1c>)
 800596c:	2300      	movs	r3, #0
 800596e:	4604      	mov	r4, r0
 8005970:	4608      	mov	r0, r1
 8005972:	602b      	str	r3, [r5, #0]
 8005974:	f7fb ff7a 	bl	800186c <_sbrk>
 8005978:	1c43      	adds	r3, r0, #1
 800597a:	d102      	bne.n	8005982 <_sbrk_r+0x1a>
 800597c:	682b      	ldr	r3, [r5, #0]
 800597e:	b103      	cbz	r3, 8005982 <_sbrk_r+0x1a>
 8005980:	6023      	str	r3, [r4, #0]
 8005982:	bd38      	pop	{r3, r4, r5, pc}
 8005984:	200004f4 	.word	0x200004f4

08005988 <_write_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d07      	ldr	r5, [pc, #28]	@ (80059a8 <_write_r+0x20>)
 800598c:	4604      	mov	r4, r0
 800598e:	4608      	mov	r0, r1
 8005990:	4611      	mov	r1, r2
 8005992:	2200      	movs	r2, #0
 8005994:	602a      	str	r2, [r5, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	f7fb ff18 	bl	80017cc <_write>
 800599c:	1c43      	adds	r3, r0, #1
 800599e:	d102      	bne.n	80059a6 <_write_r+0x1e>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	b103      	cbz	r3, 80059a6 <_write_r+0x1e>
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	200004f4 	.word	0x200004f4

080059ac <__errno>:
 80059ac:	4b01      	ldr	r3, [pc, #4]	@ (80059b4 <__errno+0x8>)
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	20000018 	.word	0x20000018

080059b8 <__libc_init_array>:
 80059b8:	b570      	push	{r4, r5, r6, lr}
 80059ba:	4d0d      	ldr	r5, [pc, #52]	@ (80059f0 <__libc_init_array+0x38>)
 80059bc:	4c0d      	ldr	r4, [pc, #52]	@ (80059f4 <__libc_init_array+0x3c>)
 80059be:	1b64      	subs	r4, r4, r5
 80059c0:	10a4      	asrs	r4, r4, #2
 80059c2:	2600      	movs	r6, #0
 80059c4:	42a6      	cmp	r6, r4
 80059c6:	d109      	bne.n	80059dc <__libc_init_array+0x24>
 80059c8:	4d0b      	ldr	r5, [pc, #44]	@ (80059f8 <__libc_init_array+0x40>)
 80059ca:	4c0c      	ldr	r4, [pc, #48]	@ (80059fc <__libc_init_array+0x44>)
 80059cc:	f001 ff32 	bl	8007834 <_init>
 80059d0:	1b64      	subs	r4, r4, r5
 80059d2:	10a4      	asrs	r4, r4, #2
 80059d4:	2600      	movs	r6, #0
 80059d6:	42a6      	cmp	r6, r4
 80059d8:	d105      	bne.n	80059e6 <__libc_init_array+0x2e>
 80059da:	bd70      	pop	{r4, r5, r6, pc}
 80059dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80059e0:	4798      	blx	r3
 80059e2:	3601      	adds	r6, #1
 80059e4:	e7ee      	b.n	80059c4 <__libc_init_array+0xc>
 80059e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ea:	4798      	blx	r3
 80059ec:	3601      	adds	r6, #1
 80059ee:	e7f2      	b.n	80059d6 <__libc_init_array+0x1e>
 80059f0:	08007d24 	.word	0x08007d24
 80059f4:	08007d24 	.word	0x08007d24
 80059f8:	08007d24 	.word	0x08007d24
 80059fc:	08007d28 	.word	0x08007d28

08005a00 <__retarget_lock_init_recursive>:
 8005a00:	4770      	bx	lr

08005a02 <__retarget_lock_acquire_recursive>:
 8005a02:	4770      	bx	lr

08005a04 <__retarget_lock_release_recursive>:
 8005a04:	4770      	bx	lr

08005a06 <memcpy>:
 8005a06:	440a      	add	r2, r1
 8005a08:	4291      	cmp	r1, r2
 8005a0a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005a0e:	d100      	bne.n	8005a12 <memcpy+0xc>
 8005a10:	4770      	bx	lr
 8005a12:	b510      	push	{r4, lr}
 8005a14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a1c:	4291      	cmp	r1, r2
 8005a1e:	d1f9      	bne.n	8005a14 <memcpy+0xe>
 8005a20:	bd10      	pop	{r4, pc}

08005a22 <quorem>:
 8005a22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a26:	6903      	ldr	r3, [r0, #16]
 8005a28:	690c      	ldr	r4, [r1, #16]
 8005a2a:	42a3      	cmp	r3, r4
 8005a2c:	4607      	mov	r7, r0
 8005a2e:	db7e      	blt.n	8005b2e <quorem+0x10c>
 8005a30:	3c01      	subs	r4, #1
 8005a32:	f101 0814 	add.w	r8, r1, #20
 8005a36:	00a3      	lsls	r3, r4, #2
 8005a38:	f100 0514 	add.w	r5, r0, #20
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a42:	9301      	str	r3, [sp, #4]
 8005a44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a54:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a58:	d32e      	bcc.n	8005ab8 <quorem+0x96>
 8005a5a:	f04f 0a00 	mov.w	sl, #0
 8005a5e:	46c4      	mov	ip, r8
 8005a60:	46ae      	mov	lr, r5
 8005a62:	46d3      	mov	fp, sl
 8005a64:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a68:	b298      	uxth	r0, r3
 8005a6a:	fb06 a000 	mla	r0, r6, r0, sl
 8005a6e:	0c02      	lsrs	r2, r0, #16
 8005a70:	0c1b      	lsrs	r3, r3, #16
 8005a72:	fb06 2303 	mla	r3, r6, r3, r2
 8005a76:	f8de 2000 	ldr.w	r2, [lr]
 8005a7a:	b280      	uxth	r0, r0
 8005a7c:	b292      	uxth	r2, r2
 8005a7e:	1a12      	subs	r2, r2, r0
 8005a80:	445a      	add	r2, fp
 8005a82:	f8de 0000 	ldr.w	r0, [lr]
 8005a86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005a90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005a94:	b292      	uxth	r2, r2
 8005a96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005a9a:	45e1      	cmp	r9, ip
 8005a9c:	f84e 2b04 	str.w	r2, [lr], #4
 8005aa0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005aa4:	d2de      	bcs.n	8005a64 <quorem+0x42>
 8005aa6:	9b00      	ldr	r3, [sp, #0]
 8005aa8:	58eb      	ldr	r3, [r5, r3]
 8005aaa:	b92b      	cbnz	r3, 8005ab8 <quorem+0x96>
 8005aac:	9b01      	ldr	r3, [sp, #4]
 8005aae:	3b04      	subs	r3, #4
 8005ab0:	429d      	cmp	r5, r3
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	d32f      	bcc.n	8005b16 <quorem+0xf4>
 8005ab6:	613c      	str	r4, [r7, #16]
 8005ab8:	4638      	mov	r0, r7
 8005aba:	f001 f857 	bl	8006b6c <__mcmp>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	db25      	blt.n	8005b0e <quorem+0xec>
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	f858 2b04 	ldr.w	r2, [r8], #4
 8005aca:	f8d1 c000 	ldr.w	ip, [r1]
 8005ace:	fa1f fe82 	uxth.w	lr, r2
 8005ad2:	fa1f f38c 	uxth.w	r3, ip
 8005ad6:	eba3 030e 	sub.w	r3, r3, lr
 8005ada:	4403      	add	r3, r0
 8005adc:	0c12      	lsrs	r2, r2, #16
 8005ade:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005ae2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aec:	45c1      	cmp	r9, r8
 8005aee:	f841 3b04 	str.w	r3, [r1], #4
 8005af2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005af6:	d2e6      	bcs.n	8005ac6 <quorem+0xa4>
 8005af8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005afc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b00:	b922      	cbnz	r2, 8005b0c <quorem+0xea>
 8005b02:	3b04      	subs	r3, #4
 8005b04:	429d      	cmp	r5, r3
 8005b06:	461a      	mov	r2, r3
 8005b08:	d30b      	bcc.n	8005b22 <quorem+0x100>
 8005b0a:	613c      	str	r4, [r7, #16]
 8005b0c:	3601      	adds	r6, #1
 8005b0e:	4630      	mov	r0, r6
 8005b10:	b003      	add	sp, #12
 8005b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b16:	6812      	ldr	r2, [r2, #0]
 8005b18:	3b04      	subs	r3, #4
 8005b1a:	2a00      	cmp	r2, #0
 8005b1c:	d1cb      	bne.n	8005ab6 <quorem+0x94>
 8005b1e:	3c01      	subs	r4, #1
 8005b20:	e7c6      	b.n	8005ab0 <quorem+0x8e>
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	3b04      	subs	r3, #4
 8005b26:	2a00      	cmp	r2, #0
 8005b28:	d1ef      	bne.n	8005b0a <quorem+0xe8>
 8005b2a:	3c01      	subs	r4, #1
 8005b2c:	e7ea      	b.n	8005b04 <quorem+0xe2>
 8005b2e:	2000      	movs	r0, #0
 8005b30:	e7ee      	b.n	8005b10 <quorem+0xee>
 8005b32:	0000      	movs	r0, r0
 8005b34:	0000      	movs	r0, r0
	...

08005b38 <_dtoa_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	ed2d 8b02 	vpush	{d8}
 8005b40:	69c7      	ldr	r7, [r0, #28]
 8005b42:	b091      	sub	sp, #68	@ 0x44
 8005b44:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005b48:	ec55 4b10 	vmov	r4, r5, d0
 8005b4c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005b4e:	9107      	str	r1, [sp, #28]
 8005b50:	4681      	mov	r9, r0
 8005b52:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b54:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b56:	b97f      	cbnz	r7, 8005b78 <_dtoa_r+0x40>
 8005b58:	2010      	movs	r0, #16
 8005b5a:	f7ff f88f 	bl	8004c7c <malloc>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	f8c9 001c 	str.w	r0, [r9, #28]
 8005b64:	b920      	cbnz	r0, 8005b70 <_dtoa_r+0x38>
 8005b66:	4ba0      	ldr	r3, [pc, #640]	@ (8005de8 <_dtoa_r+0x2b0>)
 8005b68:	21ef      	movs	r1, #239	@ 0xef
 8005b6a:	48a0      	ldr	r0, [pc, #640]	@ (8005dec <_dtoa_r+0x2b4>)
 8005b6c:	f001 fb24 	bl	80071b8 <__assert_func>
 8005b70:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b74:	6007      	str	r7, [r0, #0]
 8005b76:	60c7      	str	r7, [r0, #12]
 8005b78:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b7c:	6819      	ldr	r1, [r3, #0]
 8005b7e:	b159      	cbz	r1, 8005b98 <_dtoa_r+0x60>
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	604a      	str	r2, [r1, #4]
 8005b84:	2301      	movs	r3, #1
 8005b86:	4093      	lsls	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
 8005b8a:	4648      	mov	r0, r9
 8005b8c:	f000 fdbc 	bl	8006708 <_Bfree>
 8005b90:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]
 8005b98:	1e2b      	subs	r3, r5, #0
 8005b9a:	bfbb      	ittet	lt
 8005b9c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ba0:	9303      	strlt	r3, [sp, #12]
 8005ba2:	2300      	movge	r3, #0
 8005ba4:	2201      	movlt	r2, #1
 8005ba6:	bfac      	ite	ge
 8005ba8:	6033      	strge	r3, [r6, #0]
 8005baa:	6032      	strlt	r2, [r6, #0]
 8005bac:	4b90      	ldr	r3, [pc, #576]	@ (8005df0 <_dtoa_r+0x2b8>)
 8005bae:	9e03      	ldr	r6, [sp, #12]
 8005bb0:	43b3      	bics	r3, r6
 8005bb2:	d110      	bne.n	8005bd6 <_dtoa_r+0x9e>
 8005bb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005bb6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005bc0:	4323      	orrs	r3, r4
 8005bc2:	f000 84e6 	beq.w	8006592 <_dtoa_r+0xa5a>
 8005bc6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005bc8:	4f8a      	ldr	r7, [pc, #552]	@ (8005df4 <_dtoa_r+0x2bc>)
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 84e8 	beq.w	80065a0 <_dtoa_r+0xa68>
 8005bd0:	1cfb      	adds	r3, r7, #3
 8005bd2:	f000 bce3 	b.w	800659c <_dtoa_r+0xa64>
 8005bd6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005bda:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005be2:	d10a      	bne.n	8005bfa <_dtoa_r+0xc2>
 8005be4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005be6:	2301      	movs	r3, #1
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005bec:	b113      	cbz	r3, 8005bf4 <_dtoa_r+0xbc>
 8005bee:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005bf0:	4b81      	ldr	r3, [pc, #516]	@ (8005df8 <_dtoa_r+0x2c0>)
 8005bf2:	6013      	str	r3, [r2, #0]
 8005bf4:	4f81      	ldr	r7, [pc, #516]	@ (8005dfc <_dtoa_r+0x2c4>)
 8005bf6:	f000 bcd3 	b.w	80065a0 <_dtoa_r+0xa68>
 8005bfa:	aa0e      	add	r2, sp, #56	@ 0x38
 8005bfc:	a90f      	add	r1, sp, #60	@ 0x3c
 8005bfe:	4648      	mov	r0, r9
 8005c00:	eeb0 0b48 	vmov.f64	d0, d8
 8005c04:	f001 f862 	bl	8006ccc <__d2b>
 8005c08:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005c0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c0e:	9001      	str	r0, [sp, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d045      	beq.n	8005ca0 <_dtoa_r+0x168>
 8005c14:	eeb0 7b48 	vmov.f64	d7, d8
 8005c18:	ee18 1a90 	vmov	r1, s17
 8005c1c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005c20:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005c24:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c28:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005c2c:	2500      	movs	r5, #0
 8005c2e:	ee07 1a90 	vmov	s15, r1
 8005c32:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005c36:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005dd0 <_dtoa_r+0x298>
 8005c3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005c3e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005dd8 <_dtoa_r+0x2a0>
 8005c42:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005c46:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005de0 <_dtoa_r+0x2a8>
 8005c4a:	ee07 3a90 	vmov	s15, r3
 8005c4e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005c52:	eeb0 7b46 	vmov.f64	d7, d6
 8005c56:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005c5a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005c5e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c66:	ee16 8a90 	vmov	r8, s13
 8005c6a:	d508      	bpl.n	8005c7e <_dtoa_r+0x146>
 8005c6c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005c70:	eeb4 6b47 	vcmp.f64	d6, d7
 8005c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c78:	bf18      	it	ne
 8005c7a:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8005c7e:	f1b8 0f16 	cmp.w	r8, #22
 8005c82:	d82b      	bhi.n	8005cdc <_dtoa_r+0x1a4>
 8005c84:	495e      	ldr	r1, [pc, #376]	@ (8005e00 <_dtoa_r+0x2c8>)
 8005c86:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005c8a:	ed91 7b00 	vldr	d7, [r1]
 8005c8e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c96:	d501      	bpl.n	8005c9c <_dtoa_r+0x164>
 8005c98:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	e01e      	b.n	8005cde <_dtoa_r+0x1a6>
 8005ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005ca8:	2920      	cmp	r1, #32
 8005caa:	bfc1      	itttt	gt
 8005cac:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005cb0:	408e      	lslgt	r6, r1
 8005cb2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005cb6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005cba:	bfd6      	itet	le
 8005cbc:	f1c1 0120 	rsble	r1, r1, #32
 8005cc0:	4331      	orrgt	r1, r6
 8005cc2:	fa04 f101 	lslle.w	r1, r4, r1
 8005cc6:	ee07 1a90 	vmov	s15, r1
 8005cca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	ee17 1a90 	vmov	r1, s15
 8005cd4:	2501      	movs	r5, #1
 8005cd6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005cda:	e7a8      	b.n	8005c2e <_dtoa_r+0xf6>
 8005cdc:	2101      	movs	r1, #1
 8005cde:	1ad2      	subs	r2, r2, r3
 8005ce0:	1e53      	subs	r3, r2, #1
 8005ce2:	9306      	str	r3, [sp, #24]
 8005ce4:	bf45      	ittet	mi
 8005ce6:	f1c2 0301 	rsbmi	r3, r2, #1
 8005cea:	9304      	strmi	r3, [sp, #16]
 8005cec:	2300      	movpl	r3, #0
 8005cee:	2300      	movmi	r3, #0
 8005cf0:	bf4c      	ite	mi
 8005cf2:	9306      	strmi	r3, [sp, #24]
 8005cf4:	9304      	strpl	r3, [sp, #16]
 8005cf6:	f1b8 0f00 	cmp.w	r8, #0
 8005cfa:	910c      	str	r1, [sp, #48]	@ 0x30
 8005cfc:	db18      	blt.n	8005d30 <_dtoa_r+0x1f8>
 8005cfe:	9b06      	ldr	r3, [sp, #24]
 8005d00:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005d04:	4443      	add	r3, r8
 8005d06:	9306      	str	r3, [sp, #24]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	9a07      	ldr	r2, [sp, #28]
 8005d0c:	2a09      	cmp	r2, #9
 8005d0e:	d845      	bhi.n	8005d9c <_dtoa_r+0x264>
 8005d10:	2a05      	cmp	r2, #5
 8005d12:	bfc4      	itt	gt
 8005d14:	3a04      	subgt	r2, #4
 8005d16:	9207      	strgt	r2, [sp, #28]
 8005d18:	9a07      	ldr	r2, [sp, #28]
 8005d1a:	f1a2 0202 	sub.w	r2, r2, #2
 8005d1e:	bfcc      	ite	gt
 8005d20:	2400      	movgt	r4, #0
 8005d22:	2401      	movle	r4, #1
 8005d24:	2a03      	cmp	r2, #3
 8005d26:	d844      	bhi.n	8005db2 <_dtoa_r+0x27a>
 8005d28:	e8df f002 	tbb	[pc, r2]
 8005d2c:	0b173634 	.word	0x0b173634
 8005d30:	9b04      	ldr	r3, [sp, #16]
 8005d32:	2200      	movs	r2, #0
 8005d34:	eba3 0308 	sub.w	r3, r3, r8
 8005d38:	9304      	str	r3, [sp, #16]
 8005d3a:	920a      	str	r2, [sp, #40]	@ 0x28
 8005d3c:	f1c8 0300 	rsb	r3, r8, #0
 8005d40:	e7e3      	b.n	8005d0a <_dtoa_r+0x1d2>
 8005d42:	2201      	movs	r2, #1
 8005d44:	9208      	str	r2, [sp, #32]
 8005d46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d48:	eb08 0b02 	add.w	fp, r8, r2
 8005d4c:	f10b 0a01 	add.w	sl, fp, #1
 8005d50:	4652      	mov	r2, sl
 8005d52:	2a01      	cmp	r2, #1
 8005d54:	bfb8      	it	lt
 8005d56:	2201      	movlt	r2, #1
 8005d58:	e006      	b.n	8005d68 <_dtoa_r+0x230>
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	9208      	str	r2, [sp, #32]
 8005d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	dd29      	ble.n	8005db8 <_dtoa_r+0x280>
 8005d64:	4693      	mov	fp, r2
 8005d66:	4692      	mov	sl, r2
 8005d68:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	2004      	movs	r0, #4
 8005d70:	f100 0614 	add.w	r6, r0, #20
 8005d74:	4296      	cmp	r6, r2
 8005d76:	d926      	bls.n	8005dc6 <_dtoa_r+0x28e>
 8005d78:	6079      	str	r1, [r7, #4]
 8005d7a:	4648      	mov	r0, r9
 8005d7c:	9305      	str	r3, [sp, #20]
 8005d7e:	f000 fc83 	bl	8006688 <_Balloc>
 8005d82:	9b05      	ldr	r3, [sp, #20]
 8005d84:	4607      	mov	r7, r0
 8005d86:	2800      	cmp	r0, #0
 8005d88:	d13e      	bne.n	8005e08 <_dtoa_r+0x2d0>
 8005d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8005e04 <_dtoa_r+0x2cc>)
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005d92:	e6ea      	b.n	8005b6a <_dtoa_r+0x32>
 8005d94:	2200      	movs	r2, #0
 8005d96:	e7e1      	b.n	8005d5c <_dtoa_r+0x224>
 8005d98:	2200      	movs	r2, #0
 8005d9a:	e7d3      	b.n	8005d44 <_dtoa_r+0x20c>
 8005d9c:	2401      	movs	r4, #1
 8005d9e:	2200      	movs	r2, #0
 8005da0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005da4:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005da8:	2100      	movs	r1, #0
 8005daa:	46da      	mov	sl, fp
 8005dac:	2212      	movs	r2, #18
 8005dae:	9109      	str	r1, [sp, #36]	@ 0x24
 8005db0:	e7da      	b.n	8005d68 <_dtoa_r+0x230>
 8005db2:	2201      	movs	r2, #1
 8005db4:	9208      	str	r2, [sp, #32]
 8005db6:	e7f5      	b.n	8005da4 <_dtoa_r+0x26c>
 8005db8:	f04f 0b01 	mov.w	fp, #1
 8005dbc:	46da      	mov	sl, fp
 8005dbe:	465a      	mov	r2, fp
 8005dc0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005dc4:	e7d0      	b.n	8005d68 <_dtoa_r+0x230>
 8005dc6:	3101      	adds	r1, #1
 8005dc8:	0040      	lsls	r0, r0, #1
 8005dca:	e7d1      	b.n	8005d70 <_dtoa_r+0x238>
 8005dcc:	f3af 8000 	nop.w
 8005dd0:	636f4361 	.word	0x636f4361
 8005dd4:	3fd287a7 	.word	0x3fd287a7
 8005dd8:	8b60c8b3 	.word	0x8b60c8b3
 8005ddc:	3fc68a28 	.word	0x3fc68a28
 8005de0:	509f79fb 	.word	0x509f79fb
 8005de4:	3fd34413 	.word	0x3fd34413
 8005de8:	080079e9 	.word	0x080079e9
 8005dec:	08007a00 	.word	0x08007a00
 8005df0:	7ff00000 	.word	0x7ff00000
 8005df4:	080079e5 	.word	0x080079e5
 8005df8:	080079b9 	.word	0x080079b9
 8005dfc:	080079b8 	.word	0x080079b8
 8005e00:	08007b50 	.word	0x08007b50
 8005e04:	08007a58 	.word	0x08007a58
 8005e08:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005e0c:	f1ba 0f0e 	cmp.w	sl, #14
 8005e10:	6010      	str	r0, [r2, #0]
 8005e12:	d86e      	bhi.n	8005ef2 <_dtoa_r+0x3ba>
 8005e14:	2c00      	cmp	r4, #0
 8005e16:	d06c      	beq.n	8005ef2 <_dtoa_r+0x3ba>
 8005e18:	f1b8 0f00 	cmp.w	r8, #0
 8005e1c:	f340 80b4 	ble.w	8005f88 <_dtoa_r+0x450>
 8005e20:	4ac8      	ldr	r2, [pc, #800]	@ (8006144 <_dtoa_r+0x60c>)
 8005e22:	f008 010f 	and.w	r1, r8, #15
 8005e26:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005e2a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005e2e:	ed92 7b00 	vldr	d7, [r2]
 8005e32:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005e36:	f000 809b 	beq.w	8005f70 <_dtoa_r+0x438>
 8005e3a:	4ac3      	ldr	r2, [pc, #780]	@ (8006148 <_dtoa_r+0x610>)
 8005e3c:	ed92 6b08 	vldr	d6, [r2, #32]
 8005e40:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005e44:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005e48:	f001 010f 	and.w	r1, r1, #15
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	48be      	ldr	r0, [pc, #760]	@ (8006148 <_dtoa_r+0x610>)
 8005e50:	2900      	cmp	r1, #0
 8005e52:	f040 808f 	bne.w	8005f74 <_dtoa_r+0x43c>
 8005e56:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005e5a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005e5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005e62:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005e64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e68:	2900      	cmp	r1, #0
 8005e6a:	f000 80b3 	beq.w	8005fd4 <_dtoa_r+0x49c>
 8005e6e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005e72:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e7a:	f140 80ab 	bpl.w	8005fd4 <_dtoa_r+0x49c>
 8005e7e:	f1ba 0f00 	cmp.w	sl, #0
 8005e82:	f000 80a7 	beq.w	8005fd4 <_dtoa_r+0x49c>
 8005e86:	f1bb 0f00 	cmp.w	fp, #0
 8005e8a:	dd30      	ble.n	8005eee <_dtoa_r+0x3b6>
 8005e8c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005e90:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005e94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005e98:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8005e9c:	9105      	str	r1, [sp, #20]
 8005e9e:	3201      	adds	r2, #1
 8005ea0:	465c      	mov	r4, fp
 8005ea2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005ea6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005eaa:	ee07 2a90 	vmov	s15, r2
 8005eae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005eb2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005eb6:	ee15 2a90 	vmov	r2, s11
 8005eba:	ec51 0b15 	vmov	r0, r1, d5
 8005ebe:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005ec2:	2c00      	cmp	r4, #0
 8005ec4:	f040 808a 	bne.w	8005fdc <_dtoa_r+0x4a4>
 8005ec8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005ecc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005ed0:	ec41 0b17 	vmov	d7, r0, r1
 8005ed4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005edc:	f300 826a 	bgt.w	80063b4 <_dtoa_r+0x87c>
 8005ee0:	eeb1 7b47 	vneg.f64	d7, d7
 8005ee4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eec:	d423      	bmi.n	8005f36 <_dtoa_r+0x3fe>
 8005eee:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005ef2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005ef4:	2a00      	cmp	r2, #0
 8005ef6:	f2c0 8129 	blt.w	800614c <_dtoa_r+0x614>
 8005efa:	f1b8 0f0e 	cmp.w	r8, #14
 8005efe:	f300 8125 	bgt.w	800614c <_dtoa_r+0x614>
 8005f02:	4b90      	ldr	r3, [pc, #576]	@ (8006144 <_dtoa_r+0x60c>)
 8005f04:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005f08:	ed93 6b00 	vldr	d6, [r3]
 8005f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f280 80c8 	bge.w	80060a4 <_dtoa_r+0x56c>
 8005f14:	f1ba 0f00 	cmp.w	sl, #0
 8005f18:	f300 80c4 	bgt.w	80060a4 <_dtoa_r+0x56c>
 8005f1c:	d10b      	bne.n	8005f36 <_dtoa_r+0x3fe>
 8005f1e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005f22:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005f26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f2a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f32:	f2c0 823c 	blt.w	80063ae <_dtoa_r+0x876>
 8005f36:	2400      	movs	r4, #0
 8005f38:	4625      	mov	r5, r4
 8005f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	9305      	str	r3, [sp, #20]
 8005f40:	463e      	mov	r6, r7
 8005f42:	f04f 0800 	mov.w	r8, #0
 8005f46:	4621      	mov	r1, r4
 8005f48:	4648      	mov	r0, r9
 8005f4a:	f000 fbdd 	bl	8006708 <_Bfree>
 8005f4e:	2d00      	cmp	r5, #0
 8005f50:	f000 80a2 	beq.w	8006098 <_dtoa_r+0x560>
 8005f54:	f1b8 0f00 	cmp.w	r8, #0
 8005f58:	d005      	beq.n	8005f66 <_dtoa_r+0x42e>
 8005f5a:	45a8      	cmp	r8, r5
 8005f5c:	d003      	beq.n	8005f66 <_dtoa_r+0x42e>
 8005f5e:	4641      	mov	r1, r8
 8005f60:	4648      	mov	r0, r9
 8005f62:	f000 fbd1 	bl	8006708 <_Bfree>
 8005f66:	4629      	mov	r1, r5
 8005f68:	4648      	mov	r0, r9
 8005f6a:	f000 fbcd 	bl	8006708 <_Bfree>
 8005f6e:	e093      	b.n	8006098 <_dtoa_r+0x560>
 8005f70:	2202      	movs	r2, #2
 8005f72:	e76c      	b.n	8005e4e <_dtoa_r+0x316>
 8005f74:	07cc      	lsls	r4, r1, #31
 8005f76:	d504      	bpl.n	8005f82 <_dtoa_r+0x44a>
 8005f78:	ed90 6b00 	vldr	d6, [r0]
 8005f7c:	3201      	adds	r2, #1
 8005f7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005f82:	1049      	asrs	r1, r1, #1
 8005f84:	3008      	adds	r0, #8
 8005f86:	e763      	b.n	8005e50 <_dtoa_r+0x318>
 8005f88:	d022      	beq.n	8005fd0 <_dtoa_r+0x498>
 8005f8a:	f1c8 0100 	rsb	r1, r8, #0
 8005f8e:	4a6d      	ldr	r2, [pc, #436]	@ (8006144 <_dtoa_r+0x60c>)
 8005f90:	f001 000f 	and.w	r0, r1, #15
 8005f94:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005f98:	ed92 7b00 	vldr	d7, [r2]
 8005f9c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005fa0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fa4:	4868      	ldr	r0, [pc, #416]	@ (8006148 <_dtoa_r+0x610>)
 8005fa6:	1109      	asrs	r1, r1, #4
 8005fa8:	2400      	movs	r4, #0
 8005faa:	2202      	movs	r2, #2
 8005fac:	b929      	cbnz	r1, 8005fba <_dtoa_r+0x482>
 8005fae:	2c00      	cmp	r4, #0
 8005fb0:	f43f af57 	beq.w	8005e62 <_dtoa_r+0x32a>
 8005fb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fb8:	e753      	b.n	8005e62 <_dtoa_r+0x32a>
 8005fba:	07ce      	lsls	r6, r1, #31
 8005fbc:	d505      	bpl.n	8005fca <_dtoa_r+0x492>
 8005fbe:	ed90 6b00 	vldr	d6, [r0]
 8005fc2:	3201      	adds	r2, #1
 8005fc4:	2401      	movs	r4, #1
 8005fc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005fca:	1049      	asrs	r1, r1, #1
 8005fcc:	3008      	adds	r0, #8
 8005fce:	e7ed      	b.n	8005fac <_dtoa_r+0x474>
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	e746      	b.n	8005e62 <_dtoa_r+0x32a>
 8005fd4:	f8cd 8014 	str.w	r8, [sp, #20]
 8005fd8:	4654      	mov	r4, sl
 8005fda:	e762      	b.n	8005ea2 <_dtoa_r+0x36a>
 8005fdc:	4a59      	ldr	r2, [pc, #356]	@ (8006144 <_dtoa_r+0x60c>)
 8005fde:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8005fe2:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005fe6:	9a08      	ldr	r2, [sp, #32]
 8005fe8:	ec41 0b17 	vmov	d7, r0, r1
 8005fec:	443c      	add	r4, r7
 8005fee:	b34a      	cbz	r2, 8006044 <_dtoa_r+0x50c>
 8005ff0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005ff4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005ff8:	463e      	mov	r6, r7
 8005ffa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005ffe:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006002:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006006:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800600a:	ee14 2a90 	vmov	r2, s9
 800600e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006012:	3230      	adds	r2, #48	@ 0x30
 8006014:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006018:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800601c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006020:	f806 2b01 	strb.w	r2, [r6], #1
 8006024:	d438      	bmi.n	8006098 <_dtoa_r+0x560>
 8006026:	ee32 5b46 	vsub.f64	d5, d2, d6
 800602a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800602e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006032:	d46e      	bmi.n	8006112 <_dtoa_r+0x5da>
 8006034:	42a6      	cmp	r6, r4
 8006036:	f43f af5a 	beq.w	8005eee <_dtoa_r+0x3b6>
 800603a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800603e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006042:	e7e0      	b.n	8006006 <_dtoa_r+0x4ce>
 8006044:	4621      	mov	r1, r4
 8006046:	463e      	mov	r6, r7
 8006048:	ee27 7b04 	vmul.f64	d7, d7, d4
 800604c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006050:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006054:	ee14 2a90 	vmov	r2, s9
 8006058:	3230      	adds	r2, #48	@ 0x30
 800605a:	f806 2b01 	strb.w	r2, [r6], #1
 800605e:	42a6      	cmp	r6, r4
 8006060:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006064:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006068:	d119      	bne.n	800609e <_dtoa_r+0x566>
 800606a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800606e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006072:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607a:	dc4a      	bgt.n	8006112 <_dtoa_r+0x5da>
 800607c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006080:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006088:	f57f af31 	bpl.w	8005eee <_dtoa_r+0x3b6>
 800608c:	460e      	mov	r6, r1
 800608e:	3901      	subs	r1, #1
 8006090:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006094:	2b30      	cmp	r3, #48	@ 0x30
 8006096:	d0f9      	beq.n	800608c <_dtoa_r+0x554>
 8006098:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800609c:	e027      	b.n	80060ee <_dtoa_r+0x5b6>
 800609e:	ee26 6b03 	vmul.f64	d6, d6, d3
 80060a2:	e7d5      	b.n	8006050 <_dtoa_r+0x518>
 80060a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060a8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80060ac:	463e      	mov	r6, r7
 80060ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80060b2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80060b6:	ee15 3a10 	vmov	r3, s10
 80060ba:	3330      	adds	r3, #48	@ 0x30
 80060bc:	f806 3b01 	strb.w	r3, [r6], #1
 80060c0:	1bf3      	subs	r3, r6, r7
 80060c2:	459a      	cmp	sl, r3
 80060c4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80060c8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80060cc:	d132      	bne.n	8006134 <_dtoa_r+0x5fc>
 80060ce:	ee37 7b07 	vadd.f64	d7, d7, d7
 80060d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80060d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060da:	dc18      	bgt.n	800610e <_dtoa_r+0x5d6>
 80060dc:	eeb4 7b46 	vcmp.f64	d7, d6
 80060e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e4:	d103      	bne.n	80060ee <_dtoa_r+0x5b6>
 80060e6:	ee15 3a10 	vmov	r3, s10
 80060ea:	07db      	lsls	r3, r3, #31
 80060ec:	d40f      	bmi.n	800610e <_dtoa_r+0x5d6>
 80060ee:	9901      	ldr	r1, [sp, #4]
 80060f0:	4648      	mov	r0, r9
 80060f2:	f000 fb09 	bl	8006708 <_Bfree>
 80060f6:	2300      	movs	r3, #0
 80060f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80060fa:	7033      	strb	r3, [r6, #0]
 80060fc:	f108 0301 	add.w	r3, r8, #1
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 824b 	beq.w	80065a0 <_dtoa_r+0xa68>
 800610a:	601e      	str	r6, [r3, #0]
 800610c:	e248      	b.n	80065a0 <_dtoa_r+0xa68>
 800610e:	f8cd 8014 	str.w	r8, [sp, #20]
 8006112:	4633      	mov	r3, r6
 8006114:	461e      	mov	r6, r3
 8006116:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800611a:	2a39      	cmp	r2, #57	@ 0x39
 800611c:	d106      	bne.n	800612c <_dtoa_r+0x5f4>
 800611e:	429f      	cmp	r7, r3
 8006120:	d1f8      	bne.n	8006114 <_dtoa_r+0x5dc>
 8006122:	9a05      	ldr	r2, [sp, #20]
 8006124:	3201      	adds	r2, #1
 8006126:	9205      	str	r2, [sp, #20]
 8006128:	2230      	movs	r2, #48	@ 0x30
 800612a:	703a      	strb	r2, [r7, #0]
 800612c:	781a      	ldrb	r2, [r3, #0]
 800612e:	3201      	adds	r2, #1
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	e7b1      	b.n	8006098 <_dtoa_r+0x560>
 8006134:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006138:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800613c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006140:	d1b5      	bne.n	80060ae <_dtoa_r+0x576>
 8006142:	e7d4      	b.n	80060ee <_dtoa_r+0x5b6>
 8006144:	08007b50 	.word	0x08007b50
 8006148:	08007b28 	.word	0x08007b28
 800614c:	9908      	ldr	r1, [sp, #32]
 800614e:	2900      	cmp	r1, #0
 8006150:	f000 80e9 	beq.w	8006326 <_dtoa_r+0x7ee>
 8006154:	9907      	ldr	r1, [sp, #28]
 8006156:	2901      	cmp	r1, #1
 8006158:	f300 80cb 	bgt.w	80062f2 <_dtoa_r+0x7ba>
 800615c:	2d00      	cmp	r5, #0
 800615e:	f000 80c4 	beq.w	80062ea <_dtoa_r+0x7b2>
 8006162:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006166:	9e04      	ldr	r6, [sp, #16]
 8006168:	461c      	mov	r4, r3
 800616a:	9305      	str	r3, [sp, #20]
 800616c:	9b04      	ldr	r3, [sp, #16]
 800616e:	4413      	add	r3, r2
 8006170:	9304      	str	r3, [sp, #16]
 8006172:	9b06      	ldr	r3, [sp, #24]
 8006174:	2101      	movs	r1, #1
 8006176:	4413      	add	r3, r2
 8006178:	4648      	mov	r0, r9
 800617a:	9306      	str	r3, [sp, #24]
 800617c:	f000 fb78 	bl	8006870 <__i2b>
 8006180:	9b05      	ldr	r3, [sp, #20]
 8006182:	4605      	mov	r5, r0
 8006184:	b166      	cbz	r6, 80061a0 <_dtoa_r+0x668>
 8006186:	9a06      	ldr	r2, [sp, #24]
 8006188:	2a00      	cmp	r2, #0
 800618a:	dd09      	ble.n	80061a0 <_dtoa_r+0x668>
 800618c:	42b2      	cmp	r2, r6
 800618e:	9904      	ldr	r1, [sp, #16]
 8006190:	bfa8      	it	ge
 8006192:	4632      	movge	r2, r6
 8006194:	1a89      	subs	r1, r1, r2
 8006196:	9104      	str	r1, [sp, #16]
 8006198:	9906      	ldr	r1, [sp, #24]
 800619a:	1ab6      	subs	r6, r6, r2
 800619c:	1a8a      	subs	r2, r1, r2
 800619e:	9206      	str	r2, [sp, #24]
 80061a0:	b30b      	cbz	r3, 80061e6 <_dtoa_r+0x6ae>
 80061a2:	9a08      	ldr	r2, [sp, #32]
 80061a4:	2a00      	cmp	r2, #0
 80061a6:	f000 80c5 	beq.w	8006334 <_dtoa_r+0x7fc>
 80061aa:	2c00      	cmp	r4, #0
 80061ac:	f000 80bf 	beq.w	800632e <_dtoa_r+0x7f6>
 80061b0:	4629      	mov	r1, r5
 80061b2:	4622      	mov	r2, r4
 80061b4:	4648      	mov	r0, r9
 80061b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061b8:	f000 fc12 	bl	80069e0 <__pow5mult>
 80061bc:	9a01      	ldr	r2, [sp, #4]
 80061be:	4601      	mov	r1, r0
 80061c0:	4605      	mov	r5, r0
 80061c2:	4648      	mov	r0, r9
 80061c4:	f000 fb6a 	bl	800689c <__multiply>
 80061c8:	9901      	ldr	r1, [sp, #4]
 80061ca:	9005      	str	r0, [sp, #20]
 80061cc:	4648      	mov	r0, r9
 80061ce:	f000 fa9b 	bl	8006708 <_Bfree>
 80061d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061d4:	1b1b      	subs	r3, r3, r4
 80061d6:	f000 80b0 	beq.w	800633a <_dtoa_r+0x802>
 80061da:	9905      	ldr	r1, [sp, #20]
 80061dc:	461a      	mov	r2, r3
 80061de:	4648      	mov	r0, r9
 80061e0:	f000 fbfe 	bl	80069e0 <__pow5mult>
 80061e4:	9001      	str	r0, [sp, #4]
 80061e6:	2101      	movs	r1, #1
 80061e8:	4648      	mov	r0, r9
 80061ea:	f000 fb41 	bl	8006870 <__i2b>
 80061ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061f0:	4604      	mov	r4, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f000 81da 	beq.w	80065ac <_dtoa_r+0xa74>
 80061f8:	461a      	mov	r2, r3
 80061fa:	4601      	mov	r1, r0
 80061fc:	4648      	mov	r0, r9
 80061fe:	f000 fbef 	bl	80069e0 <__pow5mult>
 8006202:	9b07      	ldr	r3, [sp, #28]
 8006204:	2b01      	cmp	r3, #1
 8006206:	4604      	mov	r4, r0
 8006208:	f300 80a0 	bgt.w	800634c <_dtoa_r+0x814>
 800620c:	9b02      	ldr	r3, [sp, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	f040 8096 	bne.w	8006340 <_dtoa_r+0x808>
 8006214:	9b03      	ldr	r3, [sp, #12]
 8006216:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800621a:	2a00      	cmp	r2, #0
 800621c:	f040 8092 	bne.w	8006344 <_dtoa_r+0x80c>
 8006220:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006224:	0d12      	lsrs	r2, r2, #20
 8006226:	0512      	lsls	r2, r2, #20
 8006228:	2a00      	cmp	r2, #0
 800622a:	f000 808d 	beq.w	8006348 <_dtoa_r+0x810>
 800622e:	9b04      	ldr	r3, [sp, #16]
 8006230:	3301      	adds	r3, #1
 8006232:	9304      	str	r3, [sp, #16]
 8006234:	9b06      	ldr	r3, [sp, #24]
 8006236:	3301      	adds	r3, #1
 8006238:	9306      	str	r3, [sp, #24]
 800623a:	2301      	movs	r3, #1
 800623c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800623e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 81b9 	beq.w	80065b8 <_dtoa_r+0xa80>
 8006246:	6922      	ldr	r2, [r4, #16]
 8006248:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800624c:	6910      	ldr	r0, [r2, #16]
 800624e:	f000 fac3 	bl	80067d8 <__hi0bits>
 8006252:	f1c0 0020 	rsb	r0, r0, #32
 8006256:	9b06      	ldr	r3, [sp, #24]
 8006258:	4418      	add	r0, r3
 800625a:	f010 001f 	ands.w	r0, r0, #31
 800625e:	f000 8081 	beq.w	8006364 <_dtoa_r+0x82c>
 8006262:	f1c0 0220 	rsb	r2, r0, #32
 8006266:	2a04      	cmp	r2, #4
 8006268:	dd73      	ble.n	8006352 <_dtoa_r+0x81a>
 800626a:	9b04      	ldr	r3, [sp, #16]
 800626c:	f1c0 001c 	rsb	r0, r0, #28
 8006270:	4403      	add	r3, r0
 8006272:	9304      	str	r3, [sp, #16]
 8006274:	9b06      	ldr	r3, [sp, #24]
 8006276:	4406      	add	r6, r0
 8006278:	4403      	add	r3, r0
 800627a:	9306      	str	r3, [sp, #24]
 800627c:	9b04      	ldr	r3, [sp, #16]
 800627e:	2b00      	cmp	r3, #0
 8006280:	dd05      	ble.n	800628e <_dtoa_r+0x756>
 8006282:	9901      	ldr	r1, [sp, #4]
 8006284:	461a      	mov	r2, r3
 8006286:	4648      	mov	r0, r9
 8006288:	f000 fc04 	bl	8006a94 <__lshift>
 800628c:	9001      	str	r0, [sp, #4]
 800628e:	9b06      	ldr	r3, [sp, #24]
 8006290:	2b00      	cmp	r3, #0
 8006292:	dd05      	ble.n	80062a0 <_dtoa_r+0x768>
 8006294:	4621      	mov	r1, r4
 8006296:	461a      	mov	r2, r3
 8006298:	4648      	mov	r0, r9
 800629a:	f000 fbfb 	bl	8006a94 <__lshift>
 800629e:	4604      	mov	r4, r0
 80062a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d060      	beq.n	8006368 <_dtoa_r+0x830>
 80062a6:	9801      	ldr	r0, [sp, #4]
 80062a8:	4621      	mov	r1, r4
 80062aa:	f000 fc5f 	bl	8006b6c <__mcmp>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	da5a      	bge.n	8006368 <_dtoa_r+0x830>
 80062b2:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80062b6:	9305      	str	r3, [sp, #20]
 80062b8:	9901      	ldr	r1, [sp, #4]
 80062ba:	2300      	movs	r3, #0
 80062bc:	220a      	movs	r2, #10
 80062be:	4648      	mov	r0, r9
 80062c0:	f000 fa44 	bl	800674c <__multadd>
 80062c4:	9b08      	ldr	r3, [sp, #32]
 80062c6:	9001      	str	r0, [sp, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 8177 	beq.w	80065bc <_dtoa_r+0xa84>
 80062ce:	4629      	mov	r1, r5
 80062d0:	2300      	movs	r3, #0
 80062d2:	220a      	movs	r2, #10
 80062d4:	4648      	mov	r0, r9
 80062d6:	f000 fa39 	bl	800674c <__multadd>
 80062da:	f1bb 0f00 	cmp.w	fp, #0
 80062de:	4605      	mov	r5, r0
 80062e0:	dc6e      	bgt.n	80063c0 <_dtoa_r+0x888>
 80062e2:	9b07      	ldr	r3, [sp, #28]
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	dc48      	bgt.n	800637a <_dtoa_r+0x842>
 80062e8:	e06a      	b.n	80063c0 <_dtoa_r+0x888>
 80062ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80062f0:	e739      	b.n	8006166 <_dtoa_r+0x62e>
 80062f2:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	db07      	blt.n	800630a <_dtoa_r+0x7d2>
 80062fa:	f1ba 0f00 	cmp.w	sl, #0
 80062fe:	eba3 0404 	sub.w	r4, r3, r4
 8006302:	db0b      	blt.n	800631c <_dtoa_r+0x7e4>
 8006304:	9e04      	ldr	r6, [sp, #16]
 8006306:	4652      	mov	r2, sl
 8006308:	e72f      	b.n	800616a <_dtoa_r+0x632>
 800630a:	1ae2      	subs	r2, r4, r3
 800630c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800630e:	9e04      	ldr	r6, [sp, #16]
 8006310:	4413      	add	r3, r2
 8006312:	930a      	str	r3, [sp, #40]	@ 0x28
 8006314:	4652      	mov	r2, sl
 8006316:	4623      	mov	r3, r4
 8006318:	2400      	movs	r4, #0
 800631a:	e726      	b.n	800616a <_dtoa_r+0x632>
 800631c:	9a04      	ldr	r2, [sp, #16]
 800631e:	eba2 060a 	sub.w	r6, r2, sl
 8006322:	2200      	movs	r2, #0
 8006324:	e721      	b.n	800616a <_dtoa_r+0x632>
 8006326:	9e04      	ldr	r6, [sp, #16]
 8006328:	9d08      	ldr	r5, [sp, #32]
 800632a:	461c      	mov	r4, r3
 800632c:	e72a      	b.n	8006184 <_dtoa_r+0x64c>
 800632e:	9a01      	ldr	r2, [sp, #4]
 8006330:	9205      	str	r2, [sp, #20]
 8006332:	e752      	b.n	80061da <_dtoa_r+0x6a2>
 8006334:	9901      	ldr	r1, [sp, #4]
 8006336:	461a      	mov	r2, r3
 8006338:	e751      	b.n	80061de <_dtoa_r+0x6a6>
 800633a:	9b05      	ldr	r3, [sp, #20]
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	e752      	b.n	80061e6 <_dtoa_r+0x6ae>
 8006340:	2300      	movs	r3, #0
 8006342:	e77b      	b.n	800623c <_dtoa_r+0x704>
 8006344:	9b02      	ldr	r3, [sp, #8]
 8006346:	e779      	b.n	800623c <_dtoa_r+0x704>
 8006348:	920b      	str	r2, [sp, #44]	@ 0x2c
 800634a:	e778      	b.n	800623e <_dtoa_r+0x706>
 800634c:	2300      	movs	r3, #0
 800634e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006350:	e779      	b.n	8006246 <_dtoa_r+0x70e>
 8006352:	d093      	beq.n	800627c <_dtoa_r+0x744>
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	321c      	adds	r2, #28
 8006358:	4413      	add	r3, r2
 800635a:	9304      	str	r3, [sp, #16]
 800635c:	9b06      	ldr	r3, [sp, #24]
 800635e:	4416      	add	r6, r2
 8006360:	4413      	add	r3, r2
 8006362:	e78a      	b.n	800627a <_dtoa_r+0x742>
 8006364:	4602      	mov	r2, r0
 8006366:	e7f5      	b.n	8006354 <_dtoa_r+0x81c>
 8006368:	f1ba 0f00 	cmp.w	sl, #0
 800636c:	f8cd 8014 	str.w	r8, [sp, #20]
 8006370:	46d3      	mov	fp, sl
 8006372:	dc21      	bgt.n	80063b8 <_dtoa_r+0x880>
 8006374:	9b07      	ldr	r3, [sp, #28]
 8006376:	2b02      	cmp	r3, #2
 8006378:	dd1e      	ble.n	80063b8 <_dtoa_r+0x880>
 800637a:	f1bb 0f00 	cmp.w	fp, #0
 800637e:	f47f addc 	bne.w	8005f3a <_dtoa_r+0x402>
 8006382:	4621      	mov	r1, r4
 8006384:	465b      	mov	r3, fp
 8006386:	2205      	movs	r2, #5
 8006388:	4648      	mov	r0, r9
 800638a:	f000 f9df 	bl	800674c <__multadd>
 800638e:	4601      	mov	r1, r0
 8006390:	4604      	mov	r4, r0
 8006392:	9801      	ldr	r0, [sp, #4]
 8006394:	f000 fbea 	bl	8006b6c <__mcmp>
 8006398:	2800      	cmp	r0, #0
 800639a:	f77f adce 	ble.w	8005f3a <_dtoa_r+0x402>
 800639e:	463e      	mov	r6, r7
 80063a0:	2331      	movs	r3, #49	@ 0x31
 80063a2:	f806 3b01 	strb.w	r3, [r6], #1
 80063a6:	9b05      	ldr	r3, [sp, #20]
 80063a8:	3301      	adds	r3, #1
 80063aa:	9305      	str	r3, [sp, #20]
 80063ac:	e5c9      	b.n	8005f42 <_dtoa_r+0x40a>
 80063ae:	f8cd 8014 	str.w	r8, [sp, #20]
 80063b2:	4654      	mov	r4, sl
 80063b4:	4625      	mov	r5, r4
 80063b6:	e7f2      	b.n	800639e <_dtoa_r+0x866>
 80063b8:	9b08      	ldr	r3, [sp, #32]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f000 8102 	beq.w	80065c4 <_dtoa_r+0xa8c>
 80063c0:	2e00      	cmp	r6, #0
 80063c2:	dd05      	ble.n	80063d0 <_dtoa_r+0x898>
 80063c4:	4629      	mov	r1, r5
 80063c6:	4632      	mov	r2, r6
 80063c8:	4648      	mov	r0, r9
 80063ca:	f000 fb63 	bl	8006a94 <__lshift>
 80063ce:	4605      	mov	r5, r0
 80063d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d058      	beq.n	8006488 <_dtoa_r+0x950>
 80063d6:	6869      	ldr	r1, [r5, #4]
 80063d8:	4648      	mov	r0, r9
 80063da:	f000 f955 	bl	8006688 <_Balloc>
 80063de:	4606      	mov	r6, r0
 80063e0:	b928      	cbnz	r0, 80063ee <_dtoa_r+0x8b6>
 80063e2:	4b82      	ldr	r3, [pc, #520]	@ (80065ec <_dtoa_r+0xab4>)
 80063e4:	4602      	mov	r2, r0
 80063e6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80063ea:	f7ff bbbe 	b.w	8005b6a <_dtoa_r+0x32>
 80063ee:	692a      	ldr	r2, [r5, #16]
 80063f0:	3202      	adds	r2, #2
 80063f2:	0092      	lsls	r2, r2, #2
 80063f4:	f105 010c 	add.w	r1, r5, #12
 80063f8:	300c      	adds	r0, #12
 80063fa:	f7ff fb04 	bl	8005a06 <memcpy>
 80063fe:	2201      	movs	r2, #1
 8006400:	4631      	mov	r1, r6
 8006402:	4648      	mov	r0, r9
 8006404:	f000 fb46 	bl	8006a94 <__lshift>
 8006408:	1c7b      	adds	r3, r7, #1
 800640a:	9304      	str	r3, [sp, #16]
 800640c:	eb07 030b 	add.w	r3, r7, fp
 8006410:	9309      	str	r3, [sp, #36]	@ 0x24
 8006412:	9b02      	ldr	r3, [sp, #8]
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	46a8      	mov	r8, r5
 800641a:	9308      	str	r3, [sp, #32]
 800641c:	4605      	mov	r5, r0
 800641e:	9b04      	ldr	r3, [sp, #16]
 8006420:	9801      	ldr	r0, [sp, #4]
 8006422:	4621      	mov	r1, r4
 8006424:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006428:	f7ff fafb 	bl	8005a22 <quorem>
 800642c:	4641      	mov	r1, r8
 800642e:	9002      	str	r0, [sp, #8]
 8006430:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006434:	9801      	ldr	r0, [sp, #4]
 8006436:	f000 fb99 	bl	8006b6c <__mcmp>
 800643a:	462a      	mov	r2, r5
 800643c:	9006      	str	r0, [sp, #24]
 800643e:	4621      	mov	r1, r4
 8006440:	4648      	mov	r0, r9
 8006442:	f000 fbaf 	bl	8006ba4 <__mdiff>
 8006446:	68c2      	ldr	r2, [r0, #12]
 8006448:	4606      	mov	r6, r0
 800644a:	b9fa      	cbnz	r2, 800648c <_dtoa_r+0x954>
 800644c:	4601      	mov	r1, r0
 800644e:	9801      	ldr	r0, [sp, #4]
 8006450:	f000 fb8c 	bl	8006b6c <__mcmp>
 8006454:	4602      	mov	r2, r0
 8006456:	4631      	mov	r1, r6
 8006458:	4648      	mov	r0, r9
 800645a:	920a      	str	r2, [sp, #40]	@ 0x28
 800645c:	f000 f954 	bl	8006708 <_Bfree>
 8006460:	9b07      	ldr	r3, [sp, #28]
 8006462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006464:	9e04      	ldr	r6, [sp, #16]
 8006466:	ea42 0103 	orr.w	r1, r2, r3
 800646a:	9b08      	ldr	r3, [sp, #32]
 800646c:	4319      	orrs	r1, r3
 800646e:	d10f      	bne.n	8006490 <_dtoa_r+0x958>
 8006470:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006474:	d028      	beq.n	80064c8 <_dtoa_r+0x990>
 8006476:	9b06      	ldr	r3, [sp, #24]
 8006478:	2b00      	cmp	r3, #0
 800647a:	dd02      	ble.n	8006482 <_dtoa_r+0x94a>
 800647c:	9b02      	ldr	r3, [sp, #8]
 800647e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006482:	f88b a000 	strb.w	sl, [fp]
 8006486:	e55e      	b.n	8005f46 <_dtoa_r+0x40e>
 8006488:	4628      	mov	r0, r5
 800648a:	e7bd      	b.n	8006408 <_dtoa_r+0x8d0>
 800648c:	2201      	movs	r2, #1
 800648e:	e7e2      	b.n	8006456 <_dtoa_r+0x91e>
 8006490:	9b06      	ldr	r3, [sp, #24]
 8006492:	2b00      	cmp	r3, #0
 8006494:	db04      	blt.n	80064a0 <_dtoa_r+0x968>
 8006496:	9907      	ldr	r1, [sp, #28]
 8006498:	430b      	orrs	r3, r1
 800649a:	9908      	ldr	r1, [sp, #32]
 800649c:	430b      	orrs	r3, r1
 800649e:	d120      	bne.n	80064e2 <_dtoa_r+0x9aa>
 80064a0:	2a00      	cmp	r2, #0
 80064a2:	ddee      	ble.n	8006482 <_dtoa_r+0x94a>
 80064a4:	9901      	ldr	r1, [sp, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	4648      	mov	r0, r9
 80064aa:	f000 faf3 	bl	8006a94 <__lshift>
 80064ae:	4621      	mov	r1, r4
 80064b0:	9001      	str	r0, [sp, #4]
 80064b2:	f000 fb5b 	bl	8006b6c <__mcmp>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	dc03      	bgt.n	80064c2 <_dtoa_r+0x98a>
 80064ba:	d1e2      	bne.n	8006482 <_dtoa_r+0x94a>
 80064bc:	f01a 0f01 	tst.w	sl, #1
 80064c0:	d0df      	beq.n	8006482 <_dtoa_r+0x94a>
 80064c2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80064c6:	d1d9      	bne.n	800647c <_dtoa_r+0x944>
 80064c8:	2339      	movs	r3, #57	@ 0x39
 80064ca:	f88b 3000 	strb.w	r3, [fp]
 80064ce:	4633      	mov	r3, r6
 80064d0:	461e      	mov	r6, r3
 80064d2:	3b01      	subs	r3, #1
 80064d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80064d8:	2a39      	cmp	r2, #57	@ 0x39
 80064da:	d052      	beq.n	8006582 <_dtoa_r+0xa4a>
 80064dc:	3201      	adds	r2, #1
 80064de:	701a      	strb	r2, [r3, #0]
 80064e0:	e531      	b.n	8005f46 <_dtoa_r+0x40e>
 80064e2:	2a00      	cmp	r2, #0
 80064e4:	dd07      	ble.n	80064f6 <_dtoa_r+0x9be>
 80064e6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80064ea:	d0ed      	beq.n	80064c8 <_dtoa_r+0x990>
 80064ec:	f10a 0301 	add.w	r3, sl, #1
 80064f0:	f88b 3000 	strb.w	r3, [fp]
 80064f4:	e527      	b.n	8005f46 <_dtoa_r+0x40e>
 80064f6:	9b04      	ldr	r3, [sp, #16]
 80064f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064fa:	f803 ac01 	strb.w	sl, [r3, #-1]
 80064fe:	4293      	cmp	r3, r2
 8006500:	d029      	beq.n	8006556 <_dtoa_r+0xa1e>
 8006502:	9901      	ldr	r1, [sp, #4]
 8006504:	2300      	movs	r3, #0
 8006506:	220a      	movs	r2, #10
 8006508:	4648      	mov	r0, r9
 800650a:	f000 f91f 	bl	800674c <__multadd>
 800650e:	45a8      	cmp	r8, r5
 8006510:	9001      	str	r0, [sp, #4]
 8006512:	f04f 0300 	mov.w	r3, #0
 8006516:	f04f 020a 	mov.w	r2, #10
 800651a:	4641      	mov	r1, r8
 800651c:	4648      	mov	r0, r9
 800651e:	d107      	bne.n	8006530 <_dtoa_r+0x9f8>
 8006520:	f000 f914 	bl	800674c <__multadd>
 8006524:	4680      	mov	r8, r0
 8006526:	4605      	mov	r5, r0
 8006528:	9b04      	ldr	r3, [sp, #16]
 800652a:	3301      	adds	r3, #1
 800652c:	9304      	str	r3, [sp, #16]
 800652e:	e776      	b.n	800641e <_dtoa_r+0x8e6>
 8006530:	f000 f90c 	bl	800674c <__multadd>
 8006534:	4629      	mov	r1, r5
 8006536:	4680      	mov	r8, r0
 8006538:	2300      	movs	r3, #0
 800653a:	220a      	movs	r2, #10
 800653c:	4648      	mov	r0, r9
 800653e:	f000 f905 	bl	800674c <__multadd>
 8006542:	4605      	mov	r5, r0
 8006544:	e7f0      	b.n	8006528 <_dtoa_r+0x9f0>
 8006546:	f1bb 0f00 	cmp.w	fp, #0
 800654a:	bfcc      	ite	gt
 800654c:	465e      	movgt	r6, fp
 800654e:	2601      	movle	r6, #1
 8006550:	443e      	add	r6, r7
 8006552:	f04f 0800 	mov.w	r8, #0
 8006556:	9901      	ldr	r1, [sp, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	4648      	mov	r0, r9
 800655c:	f000 fa9a 	bl	8006a94 <__lshift>
 8006560:	4621      	mov	r1, r4
 8006562:	9001      	str	r0, [sp, #4]
 8006564:	f000 fb02 	bl	8006b6c <__mcmp>
 8006568:	2800      	cmp	r0, #0
 800656a:	dcb0      	bgt.n	80064ce <_dtoa_r+0x996>
 800656c:	d102      	bne.n	8006574 <_dtoa_r+0xa3c>
 800656e:	f01a 0f01 	tst.w	sl, #1
 8006572:	d1ac      	bne.n	80064ce <_dtoa_r+0x996>
 8006574:	4633      	mov	r3, r6
 8006576:	461e      	mov	r6, r3
 8006578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800657c:	2a30      	cmp	r2, #48	@ 0x30
 800657e:	d0fa      	beq.n	8006576 <_dtoa_r+0xa3e>
 8006580:	e4e1      	b.n	8005f46 <_dtoa_r+0x40e>
 8006582:	429f      	cmp	r7, r3
 8006584:	d1a4      	bne.n	80064d0 <_dtoa_r+0x998>
 8006586:	9b05      	ldr	r3, [sp, #20]
 8006588:	3301      	adds	r3, #1
 800658a:	9305      	str	r3, [sp, #20]
 800658c:	2331      	movs	r3, #49	@ 0x31
 800658e:	703b      	strb	r3, [r7, #0]
 8006590:	e4d9      	b.n	8005f46 <_dtoa_r+0x40e>
 8006592:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006594:	4f16      	ldr	r7, [pc, #88]	@ (80065f0 <_dtoa_r+0xab8>)
 8006596:	b11b      	cbz	r3, 80065a0 <_dtoa_r+0xa68>
 8006598:	f107 0308 	add.w	r3, r7, #8
 800659c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	4638      	mov	r0, r7
 80065a2:	b011      	add	sp, #68	@ 0x44
 80065a4:	ecbd 8b02 	vpop	{d8}
 80065a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	f77f ae2c 	ble.w	800620c <_dtoa_r+0x6d4>
 80065b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065b8:	2001      	movs	r0, #1
 80065ba:	e64c      	b.n	8006256 <_dtoa_r+0x71e>
 80065bc:	f1bb 0f00 	cmp.w	fp, #0
 80065c0:	f77f aed8 	ble.w	8006374 <_dtoa_r+0x83c>
 80065c4:	463e      	mov	r6, r7
 80065c6:	9801      	ldr	r0, [sp, #4]
 80065c8:	4621      	mov	r1, r4
 80065ca:	f7ff fa2a 	bl	8005a22 <quorem>
 80065ce:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80065d2:	f806 ab01 	strb.w	sl, [r6], #1
 80065d6:	1bf2      	subs	r2, r6, r7
 80065d8:	4593      	cmp	fp, r2
 80065da:	ddb4      	ble.n	8006546 <_dtoa_r+0xa0e>
 80065dc:	9901      	ldr	r1, [sp, #4]
 80065de:	2300      	movs	r3, #0
 80065e0:	220a      	movs	r2, #10
 80065e2:	4648      	mov	r0, r9
 80065e4:	f000 f8b2 	bl	800674c <__multadd>
 80065e8:	9001      	str	r0, [sp, #4]
 80065ea:	e7ec      	b.n	80065c6 <_dtoa_r+0xa8e>
 80065ec:	08007a58 	.word	0x08007a58
 80065f0:	080079dc 	.word	0x080079dc

080065f4 <_free_r>:
 80065f4:	b538      	push	{r3, r4, r5, lr}
 80065f6:	4605      	mov	r5, r0
 80065f8:	2900      	cmp	r1, #0
 80065fa:	d041      	beq.n	8006680 <_free_r+0x8c>
 80065fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006600:	1f0c      	subs	r4, r1, #4
 8006602:	2b00      	cmp	r3, #0
 8006604:	bfb8      	it	lt
 8006606:	18e4      	addlt	r4, r4, r3
 8006608:	f7fe fbea 	bl	8004de0 <__malloc_lock>
 800660c:	4a1d      	ldr	r2, [pc, #116]	@ (8006684 <_free_r+0x90>)
 800660e:	6813      	ldr	r3, [r2, #0]
 8006610:	b933      	cbnz	r3, 8006620 <_free_r+0x2c>
 8006612:	6063      	str	r3, [r4, #4]
 8006614:	6014      	str	r4, [r2, #0]
 8006616:	4628      	mov	r0, r5
 8006618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800661c:	f7fe bbe6 	b.w	8004dec <__malloc_unlock>
 8006620:	42a3      	cmp	r3, r4
 8006622:	d908      	bls.n	8006636 <_free_r+0x42>
 8006624:	6820      	ldr	r0, [r4, #0]
 8006626:	1821      	adds	r1, r4, r0
 8006628:	428b      	cmp	r3, r1
 800662a:	bf01      	itttt	eq
 800662c:	6819      	ldreq	r1, [r3, #0]
 800662e:	685b      	ldreq	r3, [r3, #4]
 8006630:	1809      	addeq	r1, r1, r0
 8006632:	6021      	streq	r1, [r4, #0]
 8006634:	e7ed      	b.n	8006612 <_free_r+0x1e>
 8006636:	461a      	mov	r2, r3
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	b10b      	cbz	r3, 8006640 <_free_r+0x4c>
 800663c:	42a3      	cmp	r3, r4
 800663e:	d9fa      	bls.n	8006636 <_free_r+0x42>
 8006640:	6811      	ldr	r1, [r2, #0]
 8006642:	1850      	adds	r0, r2, r1
 8006644:	42a0      	cmp	r0, r4
 8006646:	d10b      	bne.n	8006660 <_free_r+0x6c>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	4401      	add	r1, r0
 800664c:	1850      	adds	r0, r2, r1
 800664e:	4283      	cmp	r3, r0
 8006650:	6011      	str	r1, [r2, #0]
 8006652:	d1e0      	bne.n	8006616 <_free_r+0x22>
 8006654:	6818      	ldr	r0, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	6053      	str	r3, [r2, #4]
 800665a:	4408      	add	r0, r1
 800665c:	6010      	str	r0, [r2, #0]
 800665e:	e7da      	b.n	8006616 <_free_r+0x22>
 8006660:	d902      	bls.n	8006668 <_free_r+0x74>
 8006662:	230c      	movs	r3, #12
 8006664:	602b      	str	r3, [r5, #0]
 8006666:	e7d6      	b.n	8006616 <_free_r+0x22>
 8006668:	6820      	ldr	r0, [r4, #0]
 800666a:	1821      	adds	r1, r4, r0
 800666c:	428b      	cmp	r3, r1
 800666e:	bf04      	itt	eq
 8006670:	6819      	ldreq	r1, [r3, #0]
 8006672:	685b      	ldreq	r3, [r3, #4]
 8006674:	6063      	str	r3, [r4, #4]
 8006676:	bf04      	itt	eq
 8006678:	1809      	addeq	r1, r1, r0
 800667a:	6021      	streq	r1, [r4, #0]
 800667c:	6054      	str	r4, [r2, #4]
 800667e:	e7ca      	b.n	8006616 <_free_r+0x22>
 8006680:	bd38      	pop	{r3, r4, r5, pc}
 8006682:	bf00      	nop
 8006684:	200003b4 	.word	0x200003b4

08006688 <_Balloc>:
 8006688:	b570      	push	{r4, r5, r6, lr}
 800668a:	69c6      	ldr	r6, [r0, #28]
 800668c:	4604      	mov	r4, r0
 800668e:	460d      	mov	r5, r1
 8006690:	b976      	cbnz	r6, 80066b0 <_Balloc+0x28>
 8006692:	2010      	movs	r0, #16
 8006694:	f7fe faf2 	bl	8004c7c <malloc>
 8006698:	4602      	mov	r2, r0
 800669a:	61e0      	str	r0, [r4, #28]
 800669c:	b920      	cbnz	r0, 80066a8 <_Balloc+0x20>
 800669e:	4b18      	ldr	r3, [pc, #96]	@ (8006700 <_Balloc+0x78>)
 80066a0:	4818      	ldr	r0, [pc, #96]	@ (8006704 <_Balloc+0x7c>)
 80066a2:	216b      	movs	r1, #107	@ 0x6b
 80066a4:	f000 fd88 	bl	80071b8 <__assert_func>
 80066a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066ac:	6006      	str	r6, [r0, #0]
 80066ae:	60c6      	str	r6, [r0, #12]
 80066b0:	69e6      	ldr	r6, [r4, #28]
 80066b2:	68f3      	ldr	r3, [r6, #12]
 80066b4:	b183      	cbz	r3, 80066d8 <_Balloc+0x50>
 80066b6:	69e3      	ldr	r3, [r4, #28]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066be:	b9b8      	cbnz	r0, 80066f0 <_Balloc+0x68>
 80066c0:	2101      	movs	r1, #1
 80066c2:	fa01 f605 	lsl.w	r6, r1, r5
 80066c6:	1d72      	adds	r2, r6, #5
 80066c8:	0092      	lsls	r2, r2, #2
 80066ca:	4620      	mov	r0, r4
 80066cc:	f000 fd92 	bl	80071f4 <_calloc_r>
 80066d0:	b160      	cbz	r0, 80066ec <_Balloc+0x64>
 80066d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066d6:	e00e      	b.n	80066f6 <_Balloc+0x6e>
 80066d8:	2221      	movs	r2, #33	@ 0x21
 80066da:	2104      	movs	r1, #4
 80066dc:	4620      	mov	r0, r4
 80066de:	f000 fd89 	bl	80071f4 <_calloc_r>
 80066e2:	69e3      	ldr	r3, [r4, #28]
 80066e4:	60f0      	str	r0, [r6, #12]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1e4      	bne.n	80066b6 <_Balloc+0x2e>
 80066ec:	2000      	movs	r0, #0
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	6802      	ldr	r2, [r0, #0]
 80066f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80066f6:	2300      	movs	r3, #0
 80066f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80066fc:	e7f7      	b.n	80066ee <_Balloc+0x66>
 80066fe:	bf00      	nop
 8006700:	080079e9 	.word	0x080079e9
 8006704:	08007a69 	.word	0x08007a69

08006708 <_Bfree>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	69c6      	ldr	r6, [r0, #28]
 800670c:	4605      	mov	r5, r0
 800670e:	460c      	mov	r4, r1
 8006710:	b976      	cbnz	r6, 8006730 <_Bfree+0x28>
 8006712:	2010      	movs	r0, #16
 8006714:	f7fe fab2 	bl	8004c7c <malloc>
 8006718:	4602      	mov	r2, r0
 800671a:	61e8      	str	r0, [r5, #28]
 800671c:	b920      	cbnz	r0, 8006728 <_Bfree+0x20>
 800671e:	4b09      	ldr	r3, [pc, #36]	@ (8006744 <_Bfree+0x3c>)
 8006720:	4809      	ldr	r0, [pc, #36]	@ (8006748 <_Bfree+0x40>)
 8006722:	218f      	movs	r1, #143	@ 0x8f
 8006724:	f000 fd48 	bl	80071b8 <__assert_func>
 8006728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800672c:	6006      	str	r6, [r0, #0]
 800672e:	60c6      	str	r6, [r0, #12]
 8006730:	b13c      	cbz	r4, 8006742 <_Bfree+0x3a>
 8006732:	69eb      	ldr	r3, [r5, #28]
 8006734:	6862      	ldr	r2, [r4, #4]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800673c:	6021      	str	r1, [r4, #0]
 800673e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006742:	bd70      	pop	{r4, r5, r6, pc}
 8006744:	080079e9 	.word	0x080079e9
 8006748:	08007a69 	.word	0x08007a69

0800674c <__multadd>:
 800674c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006750:	690d      	ldr	r5, [r1, #16]
 8006752:	4607      	mov	r7, r0
 8006754:	460c      	mov	r4, r1
 8006756:	461e      	mov	r6, r3
 8006758:	f101 0c14 	add.w	ip, r1, #20
 800675c:	2000      	movs	r0, #0
 800675e:	f8dc 3000 	ldr.w	r3, [ip]
 8006762:	b299      	uxth	r1, r3
 8006764:	fb02 6101 	mla	r1, r2, r1, r6
 8006768:	0c1e      	lsrs	r6, r3, #16
 800676a:	0c0b      	lsrs	r3, r1, #16
 800676c:	fb02 3306 	mla	r3, r2, r6, r3
 8006770:	b289      	uxth	r1, r1
 8006772:	3001      	adds	r0, #1
 8006774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006778:	4285      	cmp	r5, r0
 800677a:	f84c 1b04 	str.w	r1, [ip], #4
 800677e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006782:	dcec      	bgt.n	800675e <__multadd+0x12>
 8006784:	b30e      	cbz	r6, 80067ca <__multadd+0x7e>
 8006786:	68a3      	ldr	r3, [r4, #8]
 8006788:	42ab      	cmp	r3, r5
 800678a:	dc19      	bgt.n	80067c0 <__multadd+0x74>
 800678c:	6861      	ldr	r1, [r4, #4]
 800678e:	4638      	mov	r0, r7
 8006790:	3101      	adds	r1, #1
 8006792:	f7ff ff79 	bl	8006688 <_Balloc>
 8006796:	4680      	mov	r8, r0
 8006798:	b928      	cbnz	r0, 80067a6 <__multadd+0x5a>
 800679a:	4602      	mov	r2, r0
 800679c:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <__multadd+0x84>)
 800679e:	480d      	ldr	r0, [pc, #52]	@ (80067d4 <__multadd+0x88>)
 80067a0:	21ba      	movs	r1, #186	@ 0xba
 80067a2:	f000 fd09 	bl	80071b8 <__assert_func>
 80067a6:	6922      	ldr	r2, [r4, #16]
 80067a8:	3202      	adds	r2, #2
 80067aa:	f104 010c 	add.w	r1, r4, #12
 80067ae:	0092      	lsls	r2, r2, #2
 80067b0:	300c      	adds	r0, #12
 80067b2:	f7ff f928 	bl	8005a06 <memcpy>
 80067b6:	4621      	mov	r1, r4
 80067b8:	4638      	mov	r0, r7
 80067ba:	f7ff ffa5 	bl	8006708 <_Bfree>
 80067be:	4644      	mov	r4, r8
 80067c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067c4:	3501      	adds	r5, #1
 80067c6:	615e      	str	r6, [r3, #20]
 80067c8:	6125      	str	r5, [r4, #16]
 80067ca:	4620      	mov	r0, r4
 80067cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067d0:	08007a58 	.word	0x08007a58
 80067d4:	08007a69 	.word	0x08007a69

080067d8 <__hi0bits>:
 80067d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80067dc:	4603      	mov	r3, r0
 80067de:	bf36      	itet	cc
 80067e0:	0403      	lslcc	r3, r0, #16
 80067e2:	2000      	movcs	r0, #0
 80067e4:	2010      	movcc	r0, #16
 80067e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ea:	bf3c      	itt	cc
 80067ec:	021b      	lslcc	r3, r3, #8
 80067ee:	3008      	addcc	r0, #8
 80067f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067f4:	bf3c      	itt	cc
 80067f6:	011b      	lslcc	r3, r3, #4
 80067f8:	3004      	addcc	r0, #4
 80067fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067fe:	bf3c      	itt	cc
 8006800:	009b      	lslcc	r3, r3, #2
 8006802:	3002      	addcc	r0, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	db05      	blt.n	8006814 <__hi0bits+0x3c>
 8006808:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800680c:	f100 0001 	add.w	r0, r0, #1
 8006810:	bf08      	it	eq
 8006812:	2020      	moveq	r0, #32
 8006814:	4770      	bx	lr

08006816 <__lo0bits>:
 8006816:	6803      	ldr	r3, [r0, #0]
 8006818:	4602      	mov	r2, r0
 800681a:	f013 0007 	ands.w	r0, r3, #7
 800681e:	d00b      	beq.n	8006838 <__lo0bits+0x22>
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	d421      	bmi.n	8006868 <__lo0bits+0x52>
 8006824:	0798      	lsls	r0, r3, #30
 8006826:	bf49      	itett	mi
 8006828:	085b      	lsrmi	r3, r3, #1
 800682a:	089b      	lsrpl	r3, r3, #2
 800682c:	2001      	movmi	r0, #1
 800682e:	6013      	strmi	r3, [r2, #0]
 8006830:	bf5c      	itt	pl
 8006832:	6013      	strpl	r3, [r2, #0]
 8006834:	2002      	movpl	r0, #2
 8006836:	4770      	bx	lr
 8006838:	b299      	uxth	r1, r3
 800683a:	b909      	cbnz	r1, 8006840 <__lo0bits+0x2a>
 800683c:	0c1b      	lsrs	r3, r3, #16
 800683e:	2010      	movs	r0, #16
 8006840:	b2d9      	uxtb	r1, r3
 8006842:	b909      	cbnz	r1, 8006848 <__lo0bits+0x32>
 8006844:	3008      	adds	r0, #8
 8006846:	0a1b      	lsrs	r3, r3, #8
 8006848:	0719      	lsls	r1, r3, #28
 800684a:	bf04      	itt	eq
 800684c:	091b      	lsreq	r3, r3, #4
 800684e:	3004      	addeq	r0, #4
 8006850:	0799      	lsls	r1, r3, #30
 8006852:	bf04      	itt	eq
 8006854:	089b      	lsreq	r3, r3, #2
 8006856:	3002      	addeq	r0, #2
 8006858:	07d9      	lsls	r1, r3, #31
 800685a:	d403      	bmi.n	8006864 <__lo0bits+0x4e>
 800685c:	085b      	lsrs	r3, r3, #1
 800685e:	f100 0001 	add.w	r0, r0, #1
 8006862:	d003      	beq.n	800686c <__lo0bits+0x56>
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	4770      	bx	lr
 8006868:	2000      	movs	r0, #0
 800686a:	4770      	bx	lr
 800686c:	2020      	movs	r0, #32
 800686e:	4770      	bx	lr

08006870 <__i2b>:
 8006870:	b510      	push	{r4, lr}
 8006872:	460c      	mov	r4, r1
 8006874:	2101      	movs	r1, #1
 8006876:	f7ff ff07 	bl	8006688 <_Balloc>
 800687a:	4602      	mov	r2, r0
 800687c:	b928      	cbnz	r0, 800688a <__i2b+0x1a>
 800687e:	4b05      	ldr	r3, [pc, #20]	@ (8006894 <__i2b+0x24>)
 8006880:	4805      	ldr	r0, [pc, #20]	@ (8006898 <__i2b+0x28>)
 8006882:	f240 1145 	movw	r1, #325	@ 0x145
 8006886:	f000 fc97 	bl	80071b8 <__assert_func>
 800688a:	2301      	movs	r3, #1
 800688c:	6144      	str	r4, [r0, #20]
 800688e:	6103      	str	r3, [r0, #16]
 8006890:	bd10      	pop	{r4, pc}
 8006892:	bf00      	nop
 8006894:	08007a58 	.word	0x08007a58
 8006898:	08007a69 	.word	0x08007a69

0800689c <__multiply>:
 800689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a0:	4617      	mov	r7, r2
 80068a2:	690a      	ldr	r2, [r1, #16]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	bfa8      	it	ge
 80068aa:	463b      	movge	r3, r7
 80068ac:	4689      	mov	r9, r1
 80068ae:	bfa4      	itt	ge
 80068b0:	460f      	movge	r7, r1
 80068b2:	4699      	movge	r9, r3
 80068b4:	693d      	ldr	r5, [r7, #16]
 80068b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	6879      	ldr	r1, [r7, #4]
 80068be:	eb05 060a 	add.w	r6, r5, sl
 80068c2:	42b3      	cmp	r3, r6
 80068c4:	b085      	sub	sp, #20
 80068c6:	bfb8      	it	lt
 80068c8:	3101      	addlt	r1, #1
 80068ca:	f7ff fedd 	bl	8006688 <_Balloc>
 80068ce:	b930      	cbnz	r0, 80068de <__multiply+0x42>
 80068d0:	4602      	mov	r2, r0
 80068d2:	4b41      	ldr	r3, [pc, #260]	@ (80069d8 <__multiply+0x13c>)
 80068d4:	4841      	ldr	r0, [pc, #260]	@ (80069dc <__multiply+0x140>)
 80068d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80068da:	f000 fc6d 	bl	80071b8 <__assert_func>
 80068de:	f100 0414 	add.w	r4, r0, #20
 80068e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80068e6:	4623      	mov	r3, r4
 80068e8:	2200      	movs	r2, #0
 80068ea:	4573      	cmp	r3, lr
 80068ec:	d320      	bcc.n	8006930 <__multiply+0x94>
 80068ee:	f107 0814 	add.w	r8, r7, #20
 80068f2:	f109 0114 	add.w	r1, r9, #20
 80068f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80068fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80068fe:	9302      	str	r3, [sp, #8]
 8006900:	1beb      	subs	r3, r5, r7
 8006902:	3b15      	subs	r3, #21
 8006904:	f023 0303 	bic.w	r3, r3, #3
 8006908:	3304      	adds	r3, #4
 800690a:	3715      	adds	r7, #21
 800690c:	42bd      	cmp	r5, r7
 800690e:	bf38      	it	cc
 8006910:	2304      	movcc	r3, #4
 8006912:	9301      	str	r3, [sp, #4]
 8006914:	9b02      	ldr	r3, [sp, #8]
 8006916:	9103      	str	r1, [sp, #12]
 8006918:	428b      	cmp	r3, r1
 800691a:	d80c      	bhi.n	8006936 <__multiply+0x9a>
 800691c:	2e00      	cmp	r6, #0
 800691e:	dd03      	ble.n	8006928 <__multiply+0x8c>
 8006920:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006924:	2b00      	cmp	r3, #0
 8006926:	d055      	beq.n	80069d4 <__multiply+0x138>
 8006928:	6106      	str	r6, [r0, #16]
 800692a:	b005      	add	sp, #20
 800692c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006930:	f843 2b04 	str.w	r2, [r3], #4
 8006934:	e7d9      	b.n	80068ea <__multiply+0x4e>
 8006936:	f8b1 a000 	ldrh.w	sl, [r1]
 800693a:	f1ba 0f00 	cmp.w	sl, #0
 800693e:	d01f      	beq.n	8006980 <__multiply+0xe4>
 8006940:	46c4      	mov	ip, r8
 8006942:	46a1      	mov	r9, r4
 8006944:	2700      	movs	r7, #0
 8006946:	f85c 2b04 	ldr.w	r2, [ip], #4
 800694a:	f8d9 3000 	ldr.w	r3, [r9]
 800694e:	fa1f fb82 	uxth.w	fp, r2
 8006952:	b29b      	uxth	r3, r3
 8006954:	fb0a 330b 	mla	r3, sl, fp, r3
 8006958:	443b      	add	r3, r7
 800695a:	f8d9 7000 	ldr.w	r7, [r9]
 800695e:	0c12      	lsrs	r2, r2, #16
 8006960:	0c3f      	lsrs	r7, r7, #16
 8006962:	fb0a 7202 	mla	r2, sl, r2, r7
 8006966:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800696a:	b29b      	uxth	r3, r3
 800696c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006970:	4565      	cmp	r5, ip
 8006972:	f849 3b04 	str.w	r3, [r9], #4
 8006976:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800697a:	d8e4      	bhi.n	8006946 <__multiply+0xaa>
 800697c:	9b01      	ldr	r3, [sp, #4]
 800697e:	50e7      	str	r7, [r4, r3]
 8006980:	9b03      	ldr	r3, [sp, #12]
 8006982:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006986:	3104      	adds	r1, #4
 8006988:	f1b9 0f00 	cmp.w	r9, #0
 800698c:	d020      	beq.n	80069d0 <__multiply+0x134>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	4647      	mov	r7, r8
 8006992:	46a4      	mov	ip, r4
 8006994:	f04f 0a00 	mov.w	sl, #0
 8006998:	f8b7 b000 	ldrh.w	fp, [r7]
 800699c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80069a0:	fb09 220b 	mla	r2, r9, fp, r2
 80069a4:	4452      	add	r2, sl
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069ac:	f84c 3b04 	str.w	r3, [ip], #4
 80069b0:	f857 3b04 	ldr.w	r3, [r7], #4
 80069b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069b8:	f8bc 3000 	ldrh.w	r3, [ip]
 80069bc:	fb09 330a 	mla	r3, r9, sl, r3
 80069c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80069c4:	42bd      	cmp	r5, r7
 80069c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069ca:	d8e5      	bhi.n	8006998 <__multiply+0xfc>
 80069cc:	9a01      	ldr	r2, [sp, #4]
 80069ce:	50a3      	str	r3, [r4, r2]
 80069d0:	3404      	adds	r4, #4
 80069d2:	e79f      	b.n	8006914 <__multiply+0x78>
 80069d4:	3e01      	subs	r6, #1
 80069d6:	e7a1      	b.n	800691c <__multiply+0x80>
 80069d8:	08007a58 	.word	0x08007a58
 80069dc:	08007a69 	.word	0x08007a69

080069e0 <__pow5mult>:
 80069e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069e4:	4615      	mov	r5, r2
 80069e6:	f012 0203 	ands.w	r2, r2, #3
 80069ea:	4607      	mov	r7, r0
 80069ec:	460e      	mov	r6, r1
 80069ee:	d007      	beq.n	8006a00 <__pow5mult+0x20>
 80069f0:	4c25      	ldr	r4, [pc, #148]	@ (8006a88 <__pow5mult+0xa8>)
 80069f2:	3a01      	subs	r2, #1
 80069f4:	2300      	movs	r3, #0
 80069f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069fa:	f7ff fea7 	bl	800674c <__multadd>
 80069fe:	4606      	mov	r6, r0
 8006a00:	10ad      	asrs	r5, r5, #2
 8006a02:	d03d      	beq.n	8006a80 <__pow5mult+0xa0>
 8006a04:	69fc      	ldr	r4, [r7, #28]
 8006a06:	b97c      	cbnz	r4, 8006a28 <__pow5mult+0x48>
 8006a08:	2010      	movs	r0, #16
 8006a0a:	f7fe f937 	bl	8004c7c <malloc>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	61f8      	str	r0, [r7, #28]
 8006a12:	b928      	cbnz	r0, 8006a20 <__pow5mult+0x40>
 8006a14:	4b1d      	ldr	r3, [pc, #116]	@ (8006a8c <__pow5mult+0xac>)
 8006a16:	481e      	ldr	r0, [pc, #120]	@ (8006a90 <__pow5mult+0xb0>)
 8006a18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a1c:	f000 fbcc 	bl	80071b8 <__assert_func>
 8006a20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a24:	6004      	str	r4, [r0, #0]
 8006a26:	60c4      	str	r4, [r0, #12]
 8006a28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a30:	b94c      	cbnz	r4, 8006a46 <__pow5mult+0x66>
 8006a32:	f240 2171 	movw	r1, #625	@ 0x271
 8006a36:	4638      	mov	r0, r7
 8006a38:	f7ff ff1a 	bl	8006870 <__i2b>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a42:	4604      	mov	r4, r0
 8006a44:	6003      	str	r3, [r0, #0]
 8006a46:	f04f 0900 	mov.w	r9, #0
 8006a4a:	07eb      	lsls	r3, r5, #31
 8006a4c:	d50a      	bpl.n	8006a64 <__pow5mult+0x84>
 8006a4e:	4631      	mov	r1, r6
 8006a50:	4622      	mov	r2, r4
 8006a52:	4638      	mov	r0, r7
 8006a54:	f7ff ff22 	bl	800689c <__multiply>
 8006a58:	4631      	mov	r1, r6
 8006a5a:	4680      	mov	r8, r0
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7ff fe53 	bl	8006708 <_Bfree>
 8006a62:	4646      	mov	r6, r8
 8006a64:	106d      	asrs	r5, r5, #1
 8006a66:	d00b      	beq.n	8006a80 <__pow5mult+0xa0>
 8006a68:	6820      	ldr	r0, [r4, #0]
 8006a6a:	b938      	cbnz	r0, 8006a7c <__pow5mult+0x9c>
 8006a6c:	4622      	mov	r2, r4
 8006a6e:	4621      	mov	r1, r4
 8006a70:	4638      	mov	r0, r7
 8006a72:	f7ff ff13 	bl	800689c <__multiply>
 8006a76:	6020      	str	r0, [r4, #0]
 8006a78:	f8c0 9000 	str.w	r9, [r0]
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	e7e4      	b.n	8006a4a <__pow5mult+0x6a>
 8006a80:	4630      	mov	r0, r6
 8006a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a86:	bf00      	nop
 8006a88:	08007b1c 	.word	0x08007b1c
 8006a8c:	080079e9 	.word	0x080079e9
 8006a90:	08007a69 	.word	0x08007a69

08006a94 <__lshift>:
 8006a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a98:	460c      	mov	r4, r1
 8006a9a:	6849      	ldr	r1, [r1, #4]
 8006a9c:	6923      	ldr	r3, [r4, #16]
 8006a9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006aa2:	68a3      	ldr	r3, [r4, #8]
 8006aa4:	4607      	mov	r7, r0
 8006aa6:	4691      	mov	r9, r2
 8006aa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006aac:	f108 0601 	add.w	r6, r8, #1
 8006ab0:	42b3      	cmp	r3, r6
 8006ab2:	db0b      	blt.n	8006acc <__lshift+0x38>
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	f7ff fde7 	bl	8006688 <_Balloc>
 8006aba:	4605      	mov	r5, r0
 8006abc:	b948      	cbnz	r0, 8006ad2 <__lshift+0x3e>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	4b28      	ldr	r3, [pc, #160]	@ (8006b64 <__lshift+0xd0>)
 8006ac2:	4829      	ldr	r0, [pc, #164]	@ (8006b68 <__lshift+0xd4>)
 8006ac4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ac8:	f000 fb76 	bl	80071b8 <__assert_func>
 8006acc:	3101      	adds	r1, #1
 8006ace:	005b      	lsls	r3, r3, #1
 8006ad0:	e7ee      	b.n	8006ab0 <__lshift+0x1c>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	f100 0114 	add.w	r1, r0, #20
 8006ad8:	f100 0210 	add.w	r2, r0, #16
 8006adc:	4618      	mov	r0, r3
 8006ade:	4553      	cmp	r3, sl
 8006ae0:	db33      	blt.n	8006b4a <__lshift+0xb6>
 8006ae2:	6920      	ldr	r0, [r4, #16]
 8006ae4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ae8:	f104 0314 	add.w	r3, r4, #20
 8006aec:	f019 091f 	ands.w	r9, r9, #31
 8006af0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006af4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006af8:	d02b      	beq.n	8006b52 <__lshift+0xbe>
 8006afa:	f1c9 0e20 	rsb	lr, r9, #32
 8006afe:	468a      	mov	sl, r1
 8006b00:	2200      	movs	r2, #0
 8006b02:	6818      	ldr	r0, [r3, #0]
 8006b04:	fa00 f009 	lsl.w	r0, r0, r9
 8006b08:	4310      	orrs	r0, r2
 8006b0a:	f84a 0b04 	str.w	r0, [sl], #4
 8006b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b12:	459c      	cmp	ip, r3
 8006b14:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b18:	d8f3      	bhi.n	8006b02 <__lshift+0x6e>
 8006b1a:	ebac 0304 	sub.w	r3, ip, r4
 8006b1e:	3b15      	subs	r3, #21
 8006b20:	f023 0303 	bic.w	r3, r3, #3
 8006b24:	3304      	adds	r3, #4
 8006b26:	f104 0015 	add.w	r0, r4, #21
 8006b2a:	4560      	cmp	r0, ip
 8006b2c:	bf88      	it	hi
 8006b2e:	2304      	movhi	r3, #4
 8006b30:	50ca      	str	r2, [r1, r3]
 8006b32:	b10a      	cbz	r2, 8006b38 <__lshift+0xa4>
 8006b34:	f108 0602 	add.w	r6, r8, #2
 8006b38:	3e01      	subs	r6, #1
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	612e      	str	r6, [r5, #16]
 8006b3e:	4621      	mov	r1, r4
 8006b40:	f7ff fde2 	bl	8006708 <_Bfree>
 8006b44:	4628      	mov	r0, r5
 8006b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b4e:	3301      	adds	r3, #1
 8006b50:	e7c5      	b.n	8006ade <__lshift+0x4a>
 8006b52:	3904      	subs	r1, #4
 8006b54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b58:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b5c:	459c      	cmp	ip, r3
 8006b5e:	d8f9      	bhi.n	8006b54 <__lshift+0xc0>
 8006b60:	e7ea      	b.n	8006b38 <__lshift+0xa4>
 8006b62:	bf00      	nop
 8006b64:	08007a58 	.word	0x08007a58
 8006b68:	08007a69 	.word	0x08007a69

08006b6c <__mcmp>:
 8006b6c:	690a      	ldr	r2, [r1, #16]
 8006b6e:	4603      	mov	r3, r0
 8006b70:	6900      	ldr	r0, [r0, #16]
 8006b72:	1a80      	subs	r0, r0, r2
 8006b74:	b530      	push	{r4, r5, lr}
 8006b76:	d10e      	bne.n	8006b96 <__mcmp+0x2a>
 8006b78:	3314      	adds	r3, #20
 8006b7a:	3114      	adds	r1, #20
 8006b7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b8c:	4295      	cmp	r5, r2
 8006b8e:	d003      	beq.n	8006b98 <__mcmp+0x2c>
 8006b90:	d205      	bcs.n	8006b9e <__mcmp+0x32>
 8006b92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b96:	bd30      	pop	{r4, r5, pc}
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	d3f3      	bcc.n	8006b84 <__mcmp+0x18>
 8006b9c:	e7fb      	b.n	8006b96 <__mcmp+0x2a>
 8006b9e:	2001      	movs	r0, #1
 8006ba0:	e7f9      	b.n	8006b96 <__mcmp+0x2a>
	...

08006ba4 <__mdiff>:
 8006ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba8:	4689      	mov	r9, r1
 8006baa:	4606      	mov	r6, r0
 8006bac:	4611      	mov	r1, r2
 8006bae:	4648      	mov	r0, r9
 8006bb0:	4614      	mov	r4, r2
 8006bb2:	f7ff ffdb 	bl	8006b6c <__mcmp>
 8006bb6:	1e05      	subs	r5, r0, #0
 8006bb8:	d112      	bne.n	8006be0 <__mdiff+0x3c>
 8006bba:	4629      	mov	r1, r5
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	f7ff fd63 	bl	8006688 <_Balloc>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	b928      	cbnz	r0, 8006bd2 <__mdiff+0x2e>
 8006bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8006cc4 <__mdiff+0x120>)
 8006bc8:	f240 2137 	movw	r1, #567	@ 0x237
 8006bcc:	483e      	ldr	r0, [pc, #248]	@ (8006cc8 <__mdiff+0x124>)
 8006bce:	f000 faf3 	bl	80071b8 <__assert_func>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006bd8:	4610      	mov	r0, r2
 8006bda:	b003      	add	sp, #12
 8006bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be0:	bfbc      	itt	lt
 8006be2:	464b      	movlt	r3, r9
 8006be4:	46a1      	movlt	r9, r4
 8006be6:	4630      	mov	r0, r6
 8006be8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006bec:	bfba      	itte	lt
 8006bee:	461c      	movlt	r4, r3
 8006bf0:	2501      	movlt	r5, #1
 8006bf2:	2500      	movge	r5, #0
 8006bf4:	f7ff fd48 	bl	8006688 <_Balloc>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	b918      	cbnz	r0, 8006c04 <__mdiff+0x60>
 8006bfc:	4b31      	ldr	r3, [pc, #196]	@ (8006cc4 <__mdiff+0x120>)
 8006bfe:	f240 2145 	movw	r1, #581	@ 0x245
 8006c02:	e7e3      	b.n	8006bcc <__mdiff+0x28>
 8006c04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c08:	6926      	ldr	r6, [r4, #16]
 8006c0a:	60c5      	str	r5, [r0, #12]
 8006c0c:	f109 0310 	add.w	r3, r9, #16
 8006c10:	f109 0514 	add.w	r5, r9, #20
 8006c14:	f104 0e14 	add.w	lr, r4, #20
 8006c18:	f100 0b14 	add.w	fp, r0, #20
 8006c1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	46d9      	mov	r9, fp
 8006c28:	f04f 0c00 	mov.w	ip, #0
 8006c2c:	9b01      	ldr	r3, [sp, #4]
 8006c2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c36:	9301      	str	r3, [sp, #4]
 8006c38:	fa1f f38a 	uxth.w	r3, sl
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	b283      	uxth	r3, r0
 8006c40:	1acb      	subs	r3, r1, r3
 8006c42:	0c00      	lsrs	r0, r0, #16
 8006c44:	4463      	add	r3, ip
 8006c46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c54:	4576      	cmp	r6, lr
 8006c56:	f849 3b04 	str.w	r3, [r9], #4
 8006c5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c5e:	d8e5      	bhi.n	8006c2c <__mdiff+0x88>
 8006c60:	1b33      	subs	r3, r6, r4
 8006c62:	3b15      	subs	r3, #21
 8006c64:	f023 0303 	bic.w	r3, r3, #3
 8006c68:	3415      	adds	r4, #21
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	42a6      	cmp	r6, r4
 8006c6e:	bf38      	it	cc
 8006c70:	2304      	movcc	r3, #4
 8006c72:	441d      	add	r5, r3
 8006c74:	445b      	add	r3, fp
 8006c76:	461e      	mov	r6, r3
 8006c78:	462c      	mov	r4, r5
 8006c7a:	4544      	cmp	r4, r8
 8006c7c:	d30e      	bcc.n	8006c9c <__mdiff+0xf8>
 8006c7e:	f108 0103 	add.w	r1, r8, #3
 8006c82:	1b49      	subs	r1, r1, r5
 8006c84:	f021 0103 	bic.w	r1, r1, #3
 8006c88:	3d03      	subs	r5, #3
 8006c8a:	45a8      	cmp	r8, r5
 8006c8c:	bf38      	it	cc
 8006c8e:	2100      	movcc	r1, #0
 8006c90:	440b      	add	r3, r1
 8006c92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c96:	b191      	cbz	r1, 8006cbe <__mdiff+0x11a>
 8006c98:	6117      	str	r7, [r2, #16]
 8006c9a:	e79d      	b.n	8006bd8 <__mdiff+0x34>
 8006c9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006ca0:	46e6      	mov	lr, ip
 8006ca2:	0c08      	lsrs	r0, r1, #16
 8006ca4:	fa1c fc81 	uxtah	ip, ip, r1
 8006ca8:	4471      	add	r1, lr
 8006caa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006cae:	b289      	uxth	r1, r1
 8006cb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006cb4:	f846 1b04 	str.w	r1, [r6], #4
 8006cb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cbc:	e7dd      	b.n	8006c7a <__mdiff+0xd6>
 8006cbe:	3f01      	subs	r7, #1
 8006cc0:	e7e7      	b.n	8006c92 <__mdiff+0xee>
 8006cc2:	bf00      	nop
 8006cc4:	08007a58 	.word	0x08007a58
 8006cc8:	08007a69 	.word	0x08007a69

08006ccc <__d2b>:
 8006ccc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006cd0:	460f      	mov	r7, r1
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	ec59 8b10 	vmov	r8, r9, d0
 8006cd8:	4616      	mov	r6, r2
 8006cda:	f7ff fcd5 	bl	8006688 <_Balloc>
 8006cde:	4604      	mov	r4, r0
 8006ce0:	b930      	cbnz	r0, 8006cf0 <__d2b+0x24>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	4b23      	ldr	r3, [pc, #140]	@ (8006d74 <__d2b+0xa8>)
 8006ce6:	4824      	ldr	r0, [pc, #144]	@ (8006d78 <__d2b+0xac>)
 8006ce8:	f240 310f 	movw	r1, #783	@ 0x30f
 8006cec:	f000 fa64 	bl	80071b8 <__assert_func>
 8006cf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006cf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006cf8:	b10d      	cbz	r5, 8006cfe <__d2b+0x32>
 8006cfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cfe:	9301      	str	r3, [sp, #4]
 8006d00:	f1b8 0300 	subs.w	r3, r8, #0
 8006d04:	d023      	beq.n	8006d4e <__d2b+0x82>
 8006d06:	4668      	mov	r0, sp
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	f7ff fd84 	bl	8006816 <__lo0bits>
 8006d0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d12:	b1d0      	cbz	r0, 8006d4a <__d2b+0x7e>
 8006d14:	f1c0 0320 	rsb	r3, r0, #32
 8006d18:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	40c2      	lsrs	r2, r0
 8006d20:	6163      	str	r3, [r4, #20]
 8006d22:	9201      	str	r2, [sp, #4]
 8006d24:	9b01      	ldr	r3, [sp, #4]
 8006d26:	61a3      	str	r3, [r4, #24]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	bf0c      	ite	eq
 8006d2c:	2201      	moveq	r2, #1
 8006d2e:	2202      	movne	r2, #2
 8006d30:	6122      	str	r2, [r4, #16]
 8006d32:	b1a5      	cbz	r5, 8006d5e <__d2b+0x92>
 8006d34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d38:	4405      	add	r5, r0
 8006d3a:	603d      	str	r5, [r7, #0]
 8006d3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006d40:	6030      	str	r0, [r6, #0]
 8006d42:	4620      	mov	r0, r4
 8006d44:	b003      	add	sp, #12
 8006d46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d4a:	6161      	str	r1, [r4, #20]
 8006d4c:	e7ea      	b.n	8006d24 <__d2b+0x58>
 8006d4e:	a801      	add	r0, sp, #4
 8006d50:	f7ff fd61 	bl	8006816 <__lo0bits>
 8006d54:	9b01      	ldr	r3, [sp, #4]
 8006d56:	6163      	str	r3, [r4, #20]
 8006d58:	3020      	adds	r0, #32
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	e7e8      	b.n	8006d30 <__d2b+0x64>
 8006d5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d66:	6038      	str	r0, [r7, #0]
 8006d68:	6918      	ldr	r0, [r3, #16]
 8006d6a:	f7ff fd35 	bl	80067d8 <__hi0bits>
 8006d6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d72:	e7e5      	b.n	8006d40 <__d2b+0x74>
 8006d74:	08007a58 	.word	0x08007a58
 8006d78:	08007a69 	.word	0x08007a69

08006d7c <__ssputs_r>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	688e      	ldr	r6, [r1, #8]
 8006d82:	461f      	mov	r7, r3
 8006d84:	42be      	cmp	r6, r7
 8006d86:	680b      	ldr	r3, [r1, #0]
 8006d88:	4682      	mov	sl, r0
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	4690      	mov	r8, r2
 8006d8e:	d82d      	bhi.n	8006dec <__ssputs_r+0x70>
 8006d90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006d98:	d026      	beq.n	8006de8 <__ssputs_r+0x6c>
 8006d9a:	6965      	ldr	r5, [r4, #20]
 8006d9c:	6909      	ldr	r1, [r1, #16]
 8006d9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006da2:	eba3 0901 	sub.w	r9, r3, r1
 8006da6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006daa:	1c7b      	adds	r3, r7, #1
 8006dac:	444b      	add	r3, r9
 8006dae:	106d      	asrs	r5, r5, #1
 8006db0:	429d      	cmp	r5, r3
 8006db2:	bf38      	it	cc
 8006db4:	461d      	movcc	r5, r3
 8006db6:	0553      	lsls	r3, r2, #21
 8006db8:	d527      	bpl.n	8006e0a <__ssputs_r+0x8e>
 8006dba:	4629      	mov	r1, r5
 8006dbc:	f7fd ff90 	bl	8004ce0 <_malloc_r>
 8006dc0:	4606      	mov	r6, r0
 8006dc2:	b360      	cbz	r0, 8006e1e <__ssputs_r+0xa2>
 8006dc4:	6921      	ldr	r1, [r4, #16]
 8006dc6:	464a      	mov	r2, r9
 8006dc8:	f7fe fe1d 	bl	8005a06 <memcpy>
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dd6:	81a3      	strh	r3, [r4, #12]
 8006dd8:	6126      	str	r6, [r4, #16]
 8006dda:	6165      	str	r5, [r4, #20]
 8006ddc:	444e      	add	r6, r9
 8006dde:	eba5 0509 	sub.w	r5, r5, r9
 8006de2:	6026      	str	r6, [r4, #0]
 8006de4:	60a5      	str	r5, [r4, #8]
 8006de6:	463e      	mov	r6, r7
 8006de8:	42be      	cmp	r6, r7
 8006dea:	d900      	bls.n	8006dee <__ssputs_r+0x72>
 8006dec:	463e      	mov	r6, r7
 8006dee:	6820      	ldr	r0, [r4, #0]
 8006df0:	4632      	mov	r2, r6
 8006df2:	4641      	mov	r1, r8
 8006df4:	f000 f9c6 	bl	8007184 <memmove>
 8006df8:	68a3      	ldr	r3, [r4, #8]
 8006dfa:	1b9b      	subs	r3, r3, r6
 8006dfc:	60a3      	str	r3, [r4, #8]
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	4433      	add	r3, r6
 8006e02:	6023      	str	r3, [r4, #0]
 8006e04:	2000      	movs	r0, #0
 8006e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e0a:	462a      	mov	r2, r5
 8006e0c:	f000 fa18 	bl	8007240 <_realloc_r>
 8006e10:	4606      	mov	r6, r0
 8006e12:	2800      	cmp	r0, #0
 8006e14:	d1e0      	bne.n	8006dd8 <__ssputs_r+0x5c>
 8006e16:	6921      	ldr	r1, [r4, #16]
 8006e18:	4650      	mov	r0, sl
 8006e1a:	f7ff fbeb 	bl	80065f4 <_free_r>
 8006e1e:	230c      	movs	r3, #12
 8006e20:	f8ca 3000 	str.w	r3, [sl]
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e2a:	81a3      	strh	r3, [r4, #12]
 8006e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e30:	e7e9      	b.n	8006e06 <__ssputs_r+0x8a>
	...

08006e34 <_svfiprintf_r>:
 8006e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e38:	4698      	mov	r8, r3
 8006e3a:	898b      	ldrh	r3, [r1, #12]
 8006e3c:	061b      	lsls	r3, r3, #24
 8006e3e:	b09d      	sub	sp, #116	@ 0x74
 8006e40:	4607      	mov	r7, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	4614      	mov	r4, r2
 8006e46:	d510      	bpl.n	8006e6a <_svfiprintf_r+0x36>
 8006e48:	690b      	ldr	r3, [r1, #16]
 8006e4a:	b973      	cbnz	r3, 8006e6a <_svfiprintf_r+0x36>
 8006e4c:	2140      	movs	r1, #64	@ 0x40
 8006e4e:	f7fd ff47 	bl	8004ce0 <_malloc_r>
 8006e52:	6028      	str	r0, [r5, #0]
 8006e54:	6128      	str	r0, [r5, #16]
 8006e56:	b930      	cbnz	r0, 8006e66 <_svfiprintf_r+0x32>
 8006e58:	230c      	movs	r3, #12
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e60:	b01d      	add	sp, #116	@ 0x74
 8006e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e66:	2340      	movs	r3, #64	@ 0x40
 8006e68:	616b      	str	r3, [r5, #20]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e6e:	2320      	movs	r3, #32
 8006e70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e74:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e78:	2330      	movs	r3, #48	@ 0x30
 8006e7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007018 <_svfiprintf_r+0x1e4>
 8006e7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e82:	f04f 0901 	mov.w	r9, #1
 8006e86:	4623      	mov	r3, r4
 8006e88:	469a      	mov	sl, r3
 8006e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e8e:	b10a      	cbz	r2, 8006e94 <_svfiprintf_r+0x60>
 8006e90:	2a25      	cmp	r2, #37	@ 0x25
 8006e92:	d1f9      	bne.n	8006e88 <_svfiprintf_r+0x54>
 8006e94:	ebba 0b04 	subs.w	fp, sl, r4
 8006e98:	d00b      	beq.n	8006eb2 <_svfiprintf_r+0x7e>
 8006e9a:	465b      	mov	r3, fp
 8006e9c:	4622      	mov	r2, r4
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	f7ff ff6b 	bl	8006d7c <__ssputs_r>
 8006ea6:	3001      	adds	r0, #1
 8006ea8:	f000 80a7 	beq.w	8006ffa <_svfiprintf_r+0x1c6>
 8006eac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eae:	445a      	add	r2, fp
 8006eb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eb2:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 809f 	beq.w	8006ffa <_svfiprintf_r+0x1c6>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec6:	f10a 0a01 	add.w	sl, sl, #1
 8006eca:	9304      	str	r3, [sp, #16]
 8006ecc:	9307      	str	r3, [sp, #28]
 8006ece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ed2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ed4:	4654      	mov	r4, sl
 8006ed6:	2205      	movs	r2, #5
 8006ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006edc:	484e      	ldr	r0, [pc, #312]	@ (8007018 <_svfiprintf_r+0x1e4>)
 8006ede:	f7f9 f9af 	bl	8000240 <memchr>
 8006ee2:	9a04      	ldr	r2, [sp, #16]
 8006ee4:	b9d8      	cbnz	r0, 8006f1e <_svfiprintf_r+0xea>
 8006ee6:	06d0      	lsls	r0, r2, #27
 8006ee8:	bf44      	itt	mi
 8006eea:	2320      	movmi	r3, #32
 8006eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ef0:	0711      	lsls	r1, r2, #28
 8006ef2:	bf44      	itt	mi
 8006ef4:	232b      	movmi	r3, #43	@ 0x2b
 8006ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006efa:	f89a 3000 	ldrb.w	r3, [sl]
 8006efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f00:	d015      	beq.n	8006f2e <_svfiprintf_r+0xfa>
 8006f02:	9a07      	ldr	r2, [sp, #28]
 8006f04:	4654      	mov	r4, sl
 8006f06:	2000      	movs	r0, #0
 8006f08:	f04f 0c0a 	mov.w	ip, #10
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f12:	3b30      	subs	r3, #48	@ 0x30
 8006f14:	2b09      	cmp	r3, #9
 8006f16:	d94b      	bls.n	8006fb0 <_svfiprintf_r+0x17c>
 8006f18:	b1b0      	cbz	r0, 8006f48 <_svfiprintf_r+0x114>
 8006f1a:	9207      	str	r2, [sp, #28]
 8006f1c:	e014      	b.n	8006f48 <_svfiprintf_r+0x114>
 8006f1e:	eba0 0308 	sub.w	r3, r0, r8
 8006f22:	fa09 f303 	lsl.w	r3, r9, r3
 8006f26:	4313      	orrs	r3, r2
 8006f28:	9304      	str	r3, [sp, #16]
 8006f2a:	46a2      	mov	sl, r4
 8006f2c:	e7d2      	b.n	8006ed4 <_svfiprintf_r+0xa0>
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	1d19      	adds	r1, r3, #4
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	9103      	str	r1, [sp, #12]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	bfbb      	ittet	lt
 8006f3a:	425b      	neglt	r3, r3
 8006f3c:	f042 0202 	orrlt.w	r2, r2, #2
 8006f40:	9307      	strge	r3, [sp, #28]
 8006f42:	9307      	strlt	r3, [sp, #28]
 8006f44:	bfb8      	it	lt
 8006f46:	9204      	strlt	r2, [sp, #16]
 8006f48:	7823      	ldrb	r3, [r4, #0]
 8006f4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f4c:	d10a      	bne.n	8006f64 <_svfiprintf_r+0x130>
 8006f4e:	7863      	ldrb	r3, [r4, #1]
 8006f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f52:	d132      	bne.n	8006fba <_svfiprintf_r+0x186>
 8006f54:	9b03      	ldr	r3, [sp, #12]
 8006f56:	1d1a      	adds	r2, r3, #4
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	9203      	str	r2, [sp, #12]
 8006f5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f60:	3402      	adds	r4, #2
 8006f62:	9305      	str	r3, [sp, #20]
 8006f64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007028 <_svfiprintf_r+0x1f4>
 8006f68:	7821      	ldrb	r1, [r4, #0]
 8006f6a:	2203      	movs	r2, #3
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	f7f9 f967 	bl	8000240 <memchr>
 8006f72:	b138      	cbz	r0, 8006f84 <_svfiprintf_r+0x150>
 8006f74:	9b04      	ldr	r3, [sp, #16]
 8006f76:	eba0 000a 	sub.w	r0, r0, sl
 8006f7a:	2240      	movs	r2, #64	@ 0x40
 8006f7c:	4082      	lsls	r2, r0
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	3401      	adds	r4, #1
 8006f82:	9304      	str	r3, [sp, #16]
 8006f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f88:	4824      	ldr	r0, [pc, #144]	@ (800701c <_svfiprintf_r+0x1e8>)
 8006f8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f8e:	2206      	movs	r2, #6
 8006f90:	f7f9 f956 	bl	8000240 <memchr>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	d036      	beq.n	8007006 <_svfiprintf_r+0x1d2>
 8006f98:	4b21      	ldr	r3, [pc, #132]	@ (8007020 <_svfiprintf_r+0x1ec>)
 8006f9a:	bb1b      	cbnz	r3, 8006fe4 <_svfiprintf_r+0x1b0>
 8006f9c:	9b03      	ldr	r3, [sp, #12]
 8006f9e:	3307      	adds	r3, #7
 8006fa0:	f023 0307 	bic.w	r3, r3, #7
 8006fa4:	3308      	adds	r3, #8
 8006fa6:	9303      	str	r3, [sp, #12]
 8006fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006faa:	4433      	add	r3, r6
 8006fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fae:	e76a      	b.n	8006e86 <_svfiprintf_r+0x52>
 8006fb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	2001      	movs	r0, #1
 8006fb8:	e7a8      	b.n	8006f0c <_svfiprintf_r+0xd8>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	3401      	adds	r4, #1
 8006fbe:	9305      	str	r3, [sp, #20]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	f04f 0c0a 	mov.w	ip, #10
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fcc:	3a30      	subs	r2, #48	@ 0x30
 8006fce:	2a09      	cmp	r2, #9
 8006fd0:	d903      	bls.n	8006fda <_svfiprintf_r+0x1a6>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0c6      	beq.n	8006f64 <_svfiprintf_r+0x130>
 8006fd6:	9105      	str	r1, [sp, #20]
 8006fd8:	e7c4      	b.n	8006f64 <_svfiprintf_r+0x130>
 8006fda:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fde:	4604      	mov	r4, r0
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e7f0      	b.n	8006fc6 <_svfiprintf_r+0x192>
 8006fe4:	ab03      	add	r3, sp, #12
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	462a      	mov	r2, r5
 8006fea:	4b0e      	ldr	r3, [pc, #56]	@ (8007024 <_svfiprintf_r+0x1f0>)
 8006fec:	a904      	add	r1, sp, #16
 8006fee:	4638      	mov	r0, r7
 8006ff0:	f7fd ff92 	bl	8004f18 <_printf_float>
 8006ff4:	1c42      	adds	r2, r0, #1
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	d1d6      	bne.n	8006fa8 <_svfiprintf_r+0x174>
 8006ffa:	89ab      	ldrh	r3, [r5, #12]
 8006ffc:	065b      	lsls	r3, r3, #25
 8006ffe:	f53f af2d 	bmi.w	8006e5c <_svfiprintf_r+0x28>
 8007002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007004:	e72c      	b.n	8006e60 <_svfiprintf_r+0x2c>
 8007006:	ab03      	add	r3, sp, #12
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	462a      	mov	r2, r5
 800700c:	4b05      	ldr	r3, [pc, #20]	@ (8007024 <_svfiprintf_r+0x1f0>)
 800700e:	a904      	add	r1, sp, #16
 8007010:	4638      	mov	r0, r7
 8007012:	f7fe fa09 	bl	8005428 <_printf_i>
 8007016:	e7ed      	b.n	8006ff4 <_svfiprintf_r+0x1c0>
 8007018:	08007ac2 	.word	0x08007ac2
 800701c:	08007acc 	.word	0x08007acc
 8007020:	08004f19 	.word	0x08004f19
 8007024:	08006d7d 	.word	0x08006d7d
 8007028:	08007ac8 	.word	0x08007ac8

0800702c <__sflush_r>:
 800702c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007034:	0716      	lsls	r6, r2, #28
 8007036:	4605      	mov	r5, r0
 8007038:	460c      	mov	r4, r1
 800703a:	d454      	bmi.n	80070e6 <__sflush_r+0xba>
 800703c:	684b      	ldr	r3, [r1, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	dc02      	bgt.n	8007048 <__sflush_r+0x1c>
 8007042:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007044:	2b00      	cmp	r3, #0
 8007046:	dd48      	ble.n	80070da <__sflush_r+0xae>
 8007048:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800704a:	2e00      	cmp	r6, #0
 800704c:	d045      	beq.n	80070da <__sflush_r+0xae>
 800704e:	2300      	movs	r3, #0
 8007050:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007054:	682f      	ldr	r7, [r5, #0]
 8007056:	6a21      	ldr	r1, [r4, #32]
 8007058:	602b      	str	r3, [r5, #0]
 800705a:	d030      	beq.n	80070be <__sflush_r+0x92>
 800705c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800705e:	89a3      	ldrh	r3, [r4, #12]
 8007060:	0759      	lsls	r1, r3, #29
 8007062:	d505      	bpl.n	8007070 <__sflush_r+0x44>
 8007064:	6863      	ldr	r3, [r4, #4]
 8007066:	1ad2      	subs	r2, r2, r3
 8007068:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800706a:	b10b      	cbz	r3, 8007070 <__sflush_r+0x44>
 800706c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800706e:	1ad2      	subs	r2, r2, r3
 8007070:	2300      	movs	r3, #0
 8007072:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007074:	6a21      	ldr	r1, [r4, #32]
 8007076:	4628      	mov	r0, r5
 8007078:	47b0      	blx	r6
 800707a:	1c43      	adds	r3, r0, #1
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	d106      	bne.n	800708e <__sflush_r+0x62>
 8007080:	6829      	ldr	r1, [r5, #0]
 8007082:	291d      	cmp	r1, #29
 8007084:	d82b      	bhi.n	80070de <__sflush_r+0xb2>
 8007086:	4a2a      	ldr	r2, [pc, #168]	@ (8007130 <__sflush_r+0x104>)
 8007088:	40ca      	lsrs	r2, r1
 800708a:	07d6      	lsls	r6, r2, #31
 800708c:	d527      	bpl.n	80070de <__sflush_r+0xb2>
 800708e:	2200      	movs	r2, #0
 8007090:	6062      	str	r2, [r4, #4]
 8007092:	04d9      	lsls	r1, r3, #19
 8007094:	6922      	ldr	r2, [r4, #16]
 8007096:	6022      	str	r2, [r4, #0]
 8007098:	d504      	bpl.n	80070a4 <__sflush_r+0x78>
 800709a:	1c42      	adds	r2, r0, #1
 800709c:	d101      	bne.n	80070a2 <__sflush_r+0x76>
 800709e:	682b      	ldr	r3, [r5, #0]
 80070a0:	b903      	cbnz	r3, 80070a4 <__sflush_r+0x78>
 80070a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80070a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070a6:	602f      	str	r7, [r5, #0]
 80070a8:	b1b9      	cbz	r1, 80070da <__sflush_r+0xae>
 80070aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070ae:	4299      	cmp	r1, r3
 80070b0:	d002      	beq.n	80070b8 <__sflush_r+0x8c>
 80070b2:	4628      	mov	r0, r5
 80070b4:	f7ff fa9e 	bl	80065f4 <_free_r>
 80070b8:	2300      	movs	r3, #0
 80070ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80070bc:	e00d      	b.n	80070da <__sflush_r+0xae>
 80070be:	2301      	movs	r3, #1
 80070c0:	4628      	mov	r0, r5
 80070c2:	47b0      	blx	r6
 80070c4:	4602      	mov	r2, r0
 80070c6:	1c50      	adds	r0, r2, #1
 80070c8:	d1c9      	bne.n	800705e <__sflush_r+0x32>
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0c6      	beq.n	800705e <__sflush_r+0x32>
 80070d0:	2b1d      	cmp	r3, #29
 80070d2:	d001      	beq.n	80070d8 <__sflush_r+0xac>
 80070d4:	2b16      	cmp	r3, #22
 80070d6:	d11e      	bne.n	8007116 <__sflush_r+0xea>
 80070d8:	602f      	str	r7, [r5, #0]
 80070da:	2000      	movs	r0, #0
 80070dc:	e022      	b.n	8007124 <__sflush_r+0xf8>
 80070de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070e2:	b21b      	sxth	r3, r3
 80070e4:	e01b      	b.n	800711e <__sflush_r+0xf2>
 80070e6:	690f      	ldr	r7, [r1, #16]
 80070e8:	2f00      	cmp	r7, #0
 80070ea:	d0f6      	beq.n	80070da <__sflush_r+0xae>
 80070ec:	0793      	lsls	r3, r2, #30
 80070ee:	680e      	ldr	r6, [r1, #0]
 80070f0:	bf08      	it	eq
 80070f2:	694b      	ldreq	r3, [r1, #20]
 80070f4:	600f      	str	r7, [r1, #0]
 80070f6:	bf18      	it	ne
 80070f8:	2300      	movne	r3, #0
 80070fa:	eba6 0807 	sub.w	r8, r6, r7
 80070fe:	608b      	str	r3, [r1, #8]
 8007100:	f1b8 0f00 	cmp.w	r8, #0
 8007104:	dde9      	ble.n	80070da <__sflush_r+0xae>
 8007106:	6a21      	ldr	r1, [r4, #32]
 8007108:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800710a:	4643      	mov	r3, r8
 800710c:	463a      	mov	r2, r7
 800710e:	4628      	mov	r0, r5
 8007110:	47b0      	blx	r6
 8007112:	2800      	cmp	r0, #0
 8007114:	dc08      	bgt.n	8007128 <__sflush_r+0xfc>
 8007116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800711a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007128:	4407      	add	r7, r0
 800712a:	eba8 0800 	sub.w	r8, r8, r0
 800712e:	e7e7      	b.n	8007100 <__sflush_r+0xd4>
 8007130:	20400001 	.word	0x20400001

08007134 <_fflush_r>:
 8007134:	b538      	push	{r3, r4, r5, lr}
 8007136:	690b      	ldr	r3, [r1, #16]
 8007138:	4605      	mov	r5, r0
 800713a:	460c      	mov	r4, r1
 800713c:	b913      	cbnz	r3, 8007144 <_fflush_r+0x10>
 800713e:	2500      	movs	r5, #0
 8007140:	4628      	mov	r0, r5
 8007142:	bd38      	pop	{r3, r4, r5, pc}
 8007144:	b118      	cbz	r0, 800714e <_fflush_r+0x1a>
 8007146:	6a03      	ldr	r3, [r0, #32]
 8007148:	b90b      	cbnz	r3, 800714e <_fflush_r+0x1a>
 800714a:	f7fe fb17 	bl	800577c <__sinit>
 800714e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0f3      	beq.n	800713e <_fflush_r+0xa>
 8007156:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007158:	07d0      	lsls	r0, r2, #31
 800715a:	d404      	bmi.n	8007166 <_fflush_r+0x32>
 800715c:	0599      	lsls	r1, r3, #22
 800715e:	d402      	bmi.n	8007166 <_fflush_r+0x32>
 8007160:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007162:	f7fe fc4e 	bl	8005a02 <__retarget_lock_acquire_recursive>
 8007166:	4628      	mov	r0, r5
 8007168:	4621      	mov	r1, r4
 800716a:	f7ff ff5f 	bl	800702c <__sflush_r>
 800716e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007170:	07da      	lsls	r2, r3, #31
 8007172:	4605      	mov	r5, r0
 8007174:	d4e4      	bmi.n	8007140 <_fflush_r+0xc>
 8007176:	89a3      	ldrh	r3, [r4, #12]
 8007178:	059b      	lsls	r3, r3, #22
 800717a:	d4e1      	bmi.n	8007140 <_fflush_r+0xc>
 800717c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717e:	f7fe fc41 	bl	8005a04 <__retarget_lock_release_recursive>
 8007182:	e7dd      	b.n	8007140 <_fflush_r+0xc>

08007184 <memmove>:
 8007184:	4288      	cmp	r0, r1
 8007186:	b510      	push	{r4, lr}
 8007188:	eb01 0402 	add.w	r4, r1, r2
 800718c:	d902      	bls.n	8007194 <memmove+0x10>
 800718e:	4284      	cmp	r4, r0
 8007190:	4623      	mov	r3, r4
 8007192:	d807      	bhi.n	80071a4 <memmove+0x20>
 8007194:	1e43      	subs	r3, r0, #1
 8007196:	42a1      	cmp	r1, r4
 8007198:	d008      	beq.n	80071ac <memmove+0x28>
 800719a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800719e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071a2:	e7f8      	b.n	8007196 <memmove+0x12>
 80071a4:	4402      	add	r2, r0
 80071a6:	4601      	mov	r1, r0
 80071a8:	428a      	cmp	r2, r1
 80071aa:	d100      	bne.n	80071ae <memmove+0x2a>
 80071ac:	bd10      	pop	{r4, pc}
 80071ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071b6:	e7f7      	b.n	80071a8 <memmove+0x24>

080071b8 <__assert_func>:
 80071b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071ba:	4614      	mov	r4, r2
 80071bc:	461a      	mov	r2, r3
 80071be:	4b09      	ldr	r3, [pc, #36]	@ (80071e4 <__assert_func+0x2c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4605      	mov	r5, r0
 80071c4:	68d8      	ldr	r0, [r3, #12]
 80071c6:	b14c      	cbz	r4, 80071dc <__assert_func+0x24>
 80071c8:	4b07      	ldr	r3, [pc, #28]	@ (80071e8 <__assert_func+0x30>)
 80071ca:	9100      	str	r1, [sp, #0]
 80071cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071d0:	4906      	ldr	r1, [pc, #24]	@ (80071ec <__assert_func+0x34>)
 80071d2:	462b      	mov	r3, r5
 80071d4:	f000 f870 	bl	80072b8 <fiprintf>
 80071d8:	f000 f880 	bl	80072dc <abort>
 80071dc:	4b04      	ldr	r3, [pc, #16]	@ (80071f0 <__assert_func+0x38>)
 80071de:	461c      	mov	r4, r3
 80071e0:	e7f3      	b.n	80071ca <__assert_func+0x12>
 80071e2:	bf00      	nop
 80071e4:	20000018 	.word	0x20000018
 80071e8:	08007add 	.word	0x08007add
 80071ec:	08007aea 	.word	0x08007aea
 80071f0:	08007b18 	.word	0x08007b18

080071f4 <_calloc_r>:
 80071f4:	b570      	push	{r4, r5, r6, lr}
 80071f6:	fba1 5402 	umull	r5, r4, r1, r2
 80071fa:	b934      	cbnz	r4, 800720a <_calloc_r+0x16>
 80071fc:	4629      	mov	r1, r5
 80071fe:	f7fd fd6f 	bl	8004ce0 <_malloc_r>
 8007202:	4606      	mov	r6, r0
 8007204:	b928      	cbnz	r0, 8007212 <_calloc_r+0x1e>
 8007206:	4630      	mov	r0, r6
 8007208:	bd70      	pop	{r4, r5, r6, pc}
 800720a:	220c      	movs	r2, #12
 800720c:	6002      	str	r2, [r0, #0]
 800720e:	2600      	movs	r6, #0
 8007210:	e7f9      	b.n	8007206 <_calloc_r+0x12>
 8007212:	462a      	mov	r2, r5
 8007214:	4621      	mov	r1, r4
 8007216:	f7fe fb67 	bl	80058e8 <memset>
 800721a:	e7f4      	b.n	8007206 <_calloc_r+0x12>

0800721c <__ascii_mbtowc>:
 800721c:	b082      	sub	sp, #8
 800721e:	b901      	cbnz	r1, 8007222 <__ascii_mbtowc+0x6>
 8007220:	a901      	add	r1, sp, #4
 8007222:	b142      	cbz	r2, 8007236 <__ascii_mbtowc+0x1a>
 8007224:	b14b      	cbz	r3, 800723a <__ascii_mbtowc+0x1e>
 8007226:	7813      	ldrb	r3, [r2, #0]
 8007228:	600b      	str	r3, [r1, #0]
 800722a:	7812      	ldrb	r2, [r2, #0]
 800722c:	1e10      	subs	r0, r2, #0
 800722e:	bf18      	it	ne
 8007230:	2001      	movne	r0, #1
 8007232:	b002      	add	sp, #8
 8007234:	4770      	bx	lr
 8007236:	4610      	mov	r0, r2
 8007238:	e7fb      	b.n	8007232 <__ascii_mbtowc+0x16>
 800723a:	f06f 0001 	mvn.w	r0, #1
 800723e:	e7f8      	b.n	8007232 <__ascii_mbtowc+0x16>

08007240 <_realloc_r>:
 8007240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007244:	4607      	mov	r7, r0
 8007246:	4614      	mov	r4, r2
 8007248:	460d      	mov	r5, r1
 800724a:	b921      	cbnz	r1, 8007256 <_realloc_r+0x16>
 800724c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007250:	4611      	mov	r1, r2
 8007252:	f7fd bd45 	b.w	8004ce0 <_malloc_r>
 8007256:	b92a      	cbnz	r2, 8007264 <_realloc_r+0x24>
 8007258:	f7ff f9cc 	bl	80065f4 <_free_r>
 800725c:	4625      	mov	r5, r4
 800725e:	4628      	mov	r0, r5
 8007260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007264:	f000 f841 	bl	80072ea <_malloc_usable_size_r>
 8007268:	4284      	cmp	r4, r0
 800726a:	4606      	mov	r6, r0
 800726c:	d802      	bhi.n	8007274 <_realloc_r+0x34>
 800726e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007272:	d8f4      	bhi.n	800725e <_realloc_r+0x1e>
 8007274:	4621      	mov	r1, r4
 8007276:	4638      	mov	r0, r7
 8007278:	f7fd fd32 	bl	8004ce0 <_malloc_r>
 800727c:	4680      	mov	r8, r0
 800727e:	b908      	cbnz	r0, 8007284 <_realloc_r+0x44>
 8007280:	4645      	mov	r5, r8
 8007282:	e7ec      	b.n	800725e <_realloc_r+0x1e>
 8007284:	42b4      	cmp	r4, r6
 8007286:	4622      	mov	r2, r4
 8007288:	4629      	mov	r1, r5
 800728a:	bf28      	it	cs
 800728c:	4632      	movcs	r2, r6
 800728e:	f7fe fbba 	bl	8005a06 <memcpy>
 8007292:	4629      	mov	r1, r5
 8007294:	4638      	mov	r0, r7
 8007296:	f7ff f9ad 	bl	80065f4 <_free_r>
 800729a:	e7f1      	b.n	8007280 <_realloc_r+0x40>

0800729c <__ascii_wctomb>:
 800729c:	4603      	mov	r3, r0
 800729e:	4608      	mov	r0, r1
 80072a0:	b141      	cbz	r1, 80072b4 <__ascii_wctomb+0x18>
 80072a2:	2aff      	cmp	r2, #255	@ 0xff
 80072a4:	d904      	bls.n	80072b0 <__ascii_wctomb+0x14>
 80072a6:	228a      	movs	r2, #138	@ 0x8a
 80072a8:	601a      	str	r2, [r3, #0]
 80072aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072ae:	4770      	bx	lr
 80072b0:	700a      	strb	r2, [r1, #0]
 80072b2:	2001      	movs	r0, #1
 80072b4:	4770      	bx	lr
	...

080072b8 <fiprintf>:
 80072b8:	b40e      	push	{r1, r2, r3}
 80072ba:	b503      	push	{r0, r1, lr}
 80072bc:	4601      	mov	r1, r0
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	4805      	ldr	r0, [pc, #20]	@ (80072d8 <fiprintf+0x20>)
 80072c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c6:	6800      	ldr	r0, [r0, #0]
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	f000 f83f 	bl	800734c <_vfiprintf_r>
 80072ce:	b002      	add	sp, #8
 80072d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072d4:	b003      	add	sp, #12
 80072d6:	4770      	bx	lr
 80072d8:	20000018 	.word	0x20000018

080072dc <abort>:
 80072dc:	b508      	push	{r3, lr}
 80072de:	2006      	movs	r0, #6
 80072e0:	f000 fa08 	bl	80076f4 <raise>
 80072e4:	2001      	movs	r0, #1
 80072e6:	f7fa fa49 	bl	800177c <_exit>

080072ea <_malloc_usable_size_r>:
 80072ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072ee:	1f18      	subs	r0, r3, #4
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	bfbc      	itt	lt
 80072f4:	580b      	ldrlt	r3, [r1, r0]
 80072f6:	18c0      	addlt	r0, r0, r3
 80072f8:	4770      	bx	lr

080072fa <__sfputc_r>:
 80072fa:	6893      	ldr	r3, [r2, #8]
 80072fc:	3b01      	subs	r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	b410      	push	{r4}
 8007302:	6093      	str	r3, [r2, #8]
 8007304:	da08      	bge.n	8007318 <__sfputc_r+0x1e>
 8007306:	6994      	ldr	r4, [r2, #24]
 8007308:	42a3      	cmp	r3, r4
 800730a:	db01      	blt.n	8007310 <__sfputc_r+0x16>
 800730c:	290a      	cmp	r1, #10
 800730e:	d103      	bne.n	8007318 <__sfputc_r+0x1e>
 8007310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007314:	f000 b932 	b.w	800757c <__swbuf_r>
 8007318:	6813      	ldr	r3, [r2, #0]
 800731a:	1c58      	adds	r0, r3, #1
 800731c:	6010      	str	r0, [r2, #0]
 800731e:	7019      	strb	r1, [r3, #0]
 8007320:	4608      	mov	r0, r1
 8007322:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007326:	4770      	bx	lr

08007328 <__sfputs_r>:
 8007328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732a:	4606      	mov	r6, r0
 800732c:	460f      	mov	r7, r1
 800732e:	4614      	mov	r4, r2
 8007330:	18d5      	adds	r5, r2, r3
 8007332:	42ac      	cmp	r4, r5
 8007334:	d101      	bne.n	800733a <__sfputs_r+0x12>
 8007336:	2000      	movs	r0, #0
 8007338:	e007      	b.n	800734a <__sfputs_r+0x22>
 800733a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800733e:	463a      	mov	r2, r7
 8007340:	4630      	mov	r0, r6
 8007342:	f7ff ffda 	bl	80072fa <__sfputc_r>
 8007346:	1c43      	adds	r3, r0, #1
 8007348:	d1f3      	bne.n	8007332 <__sfputs_r+0xa>
 800734a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800734c <_vfiprintf_r>:
 800734c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007350:	460d      	mov	r5, r1
 8007352:	b09d      	sub	sp, #116	@ 0x74
 8007354:	4614      	mov	r4, r2
 8007356:	4698      	mov	r8, r3
 8007358:	4606      	mov	r6, r0
 800735a:	b118      	cbz	r0, 8007364 <_vfiprintf_r+0x18>
 800735c:	6a03      	ldr	r3, [r0, #32]
 800735e:	b90b      	cbnz	r3, 8007364 <_vfiprintf_r+0x18>
 8007360:	f7fe fa0c 	bl	800577c <__sinit>
 8007364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007366:	07d9      	lsls	r1, r3, #31
 8007368:	d405      	bmi.n	8007376 <_vfiprintf_r+0x2a>
 800736a:	89ab      	ldrh	r3, [r5, #12]
 800736c:	059a      	lsls	r2, r3, #22
 800736e:	d402      	bmi.n	8007376 <_vfiprintf_r+0x2a>
 8007370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007372:	f7fe fb46 	bl	8005a02 <__retarget_lock_acquire_recursive>
 8007376:	89ab      	ldrh	r3, [r5, #12]
 8007378:	071b      	lsls	r3, r3, #28
 800737a:	d501      	bpl.n	8007380 <_vfiprintf_r+0x34>
 800737c:	692b      	ldr	r3, [r5, #16]
 800737e:	b99b      	cbnz	r3, 80073a8 <_vfiprintf_r+0x5c>
 8007380:	4629      	mov	r1, r5
 8007382:	4630      	mov	r0, r6
 8007384:	f000 f938 	bl	80075f8 <__swsetup_r>
 8007388:	b170      	cbz	r0, 80073a8 <_vfiprintf_r+0x5c>
 800738a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800738c:	07dc      	lsls	r4, r3, #31
 800738e:	d504      	bpl.n	800739a <_vfiprintf_r+0x4e>
 8007390:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007394:	b01d      	add	sp, #116	@ 0x74
 8007396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739a:	89ab      	ldrh	r3, [r5, #12]
 800739c:	0598      	lsls	r0, r3, #22
 800739e:	d4f7      	bmi.n	8007390 <_vfiprintf_r+0x44>
 80073a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073a2:	f7fe fb2f 	bl	8005a04 <__retarget_lock_release_recursive>
 80073a6:	e7f3      	b.n	8007390 <_vfiprintf_r+0x44>
 80073a8:	2300      	movs	r3, #0
 80073aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ac:	2320      	movs	r3, #32
 80073ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b6:	2330      	movs	r3, #48	@ 0x30
 80073b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007568 <_vfiprintf_r+0x21c>
 80073bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073c0:	f04f 0901 	mov.w	r9, #1
 80073c4:	4623      	mov	r3, r4
 80073c6:	469a      	mov	sl, r3
 80073c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073cc:	b10a      	cbz	r2, 80073d2 <_vfiprintf_r+0x86>
 80073ce:	2a25      	cmp	r2, #37	@ 0x25
 80073d0:	d1f9      	bne.n	80073c6 <_vfiprintf_r+0x7a>
 80073d2:	ebba 0b04 	subs.w	fp, sl, r4
 80073d6:	d00b      	beq.n	80073f0 <_vfiprintf_r+0xa4>
 80073d8:	465b      	mov	r3, fp
 80073da:	4622      	mov	r2, r4
 80073dc:	4629      	mov	r1, r5
 80073de:	4630      	mov	r0, r6
 80073e0:	f7ff ffa2 	bl	8007328 <__sfputs_r>
 80073e4:	3001      	adds	r0, #1
 80073e6:	f000 80a7 	beq.w	8007538 <_vfiprintf_r+0x1ec>
 80073ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ec:	445a      	add	r2, fp
 80073ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f0:	f89a 3000 	ldrb.w	r3, [sl]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 809f 	beq.w	8007538 <_vfiprintf_r+0x1ec>
 80073fa:	2300      	movs	r3, #0
 80073fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007404:	f10a 0a01 	add.w	sl, sl, #1
 8007408:	9304      	str	r3, [sp, #16]
 800740a:	9307      	str	r3, [sp, #28]
 800740c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007410:	931a      	str	r3, [sp, #104]	@ 0x68
 8007412:	4654      	mov	r4, sl
 8007414:	2205      	movs	r2, #5
 8007416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800741a:	4853      	ldr	r0, [pc, #332]	@ (8007568 <_vfiprintf_r+0x21c>)
 800741c:	f7f8 ff10 	bl	8000240 <memchr>
 8007420:	9a04      	ldr	r2, [sp, #16]
 8007422:	b9d8      	cbnz	r0, 800745c <_vfiprintf_r+0x110>
 8007424:	06d1      	lsls	r1, r2, #27
 8007426:	bf44      	itt	mi
 8007428:	2320      	movmi	r3, #32
 800742a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800742e:	0713      	lsls	r3, r2, #28
 8007430:	bf44      	itt	mi
 8007432:	232b      	movmi	r3, #43	@ 0x2b
 8007434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007438:	f89a 3000 	ldrb.w	r3, [sl]
 800743c:	2b2a      	cmp	r3, #42	@ 0x2a
 800743e:	d015      	beq.n	800746c <_vfiprintf_r+0x120>
 8007440:	9a07      	ldr	r2, [sp, #28]
 8007442:	4654      	mov	r4, sl
 8007444:	2000      	movs	r0, #0
 8007446:	f04f 0c0a 	mov.w	ip, #10
 800744a:	4621      	mov	r1, r4
 800744c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007450:	3b30      	subs	r3, #48	@ 0x30
 8007452:	2b09      	cmp	r3, #9
 8007454:	d94b      	bls.n	80074ee <_vfiprintf_r+0x1a2>
 8007456:	b1b0      	cbz	r0, 8007486 <_vfiprintf_r+0x13a>
 8007458:	9207      	str	r2, [sp, #28]
 800745a:	e014      	b.n	8007486 <_vfiprintf_r+0x13a>
 800745c:	eba0 0308 	sub.w	r3, r0, r8
 8007460:	fa09 f303 	lsl.w	r3, r9, r3
 8007464:	4313      	orrs	r3, r2
 8007466:	9304      	str	r3, [sp, #16]
 8007468:	46a2      	mov	sl, r4
 800746a:	e7d2      	b.n	8007412 <_vfiprintf_r+0xc6>
 800746c:	9b03      	ldr	r3, [sp, #12]
 800746e:	1d19      	adds	r1, r3, #4
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	9103      	str	r1, [sp, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	bfbb      	ittet	lt
 8007478:	425b      	neglt	r3, r3
 800747a:	f042 0202 	orrlt.w	r2, r2, #2
 800747e:	9307      	strge	r3, [sp, #28]
 8007480:	9307      	strlt	r3, [sp, #28]
 8007482:	bfb8      	it	lt
 8007484:	9204      	strlt	r2, [sp, #16]
 8007486:	7823      	ldrb	r3, [r4, #0]
 8007488:	2b2e      	cmp	r3, #46	@ 0x2e
 800748a:	d10a      	bne.n	80074a2 <_vfiprintf_r+0x156>
 800748c:	7863      	ldrb	r3, [r4, #1]
 800748e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007490:	d132      	bne.n	80074f8 <_vfiprintf_r+0x1ac>
 8007492:	9b03      	ldr	r3, [sp, #12]
 8007494:	1d1a      	adds	r2, r3, #4
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	9203      	str	r2, [sp, #12]
 800749a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800749e:	3402      	adds	r4, #2
 80074a0:	9305      	str	r3, [sp, #20]
 80074a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007578 <_vfiprintf_r+0x22c>
 80074a6:	7821      	ldrb	r1, [r4, #0]
 80074a8:	2203      	movs	r2, #3
 80074aa:	4650      	mov	r0, sl
 80074ac:	f7f8 fec8 	bl	8000240 <memchr>
 80074b0:	b138      	cbz	r0, 80074c2 <_vfiprintf_r+0x176>
 80074b2:	9b04      	ldr	r3, [sp, #16]
 80074b4:	eba0 000a 	sub.w	r0, r0, sl
 80074b8:	2240      	movs	r2, #64	@ 0x40
 80074ba:	4082      	lsls	r2, r0
 80074bc:	4313      	orrs	r3, r2
 80074be:	3401      	adds	r4, #1
 80074c0:	9304      	str	r3, [sp, #16]
 80074c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c6:	4829      	ldr	r0, [pc, #164]	@ (800756c <_vfiprintf_r+0x220>)
 80074c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074cc:	2206      	movs	r2, #6
 80074ce:	f7f8 feb7 	bl	8000240 <memchr>
 80074d2:	2800      	cmp	r0, #0
 80074d4:	d03f      	beq.n	8007556 <_vfiprintf_r+0x20a>
 80074d6:	4b26      	ldr	r3, [pc, #152]	@ (8007570 <_vfiprintf_r+0x224>)
 80074d8:	bb1b      	cbnz	r3, 8007522 <_vfiprintf_r+0x1d6>
 80074da:	9b03      	ldr	r3, [sp, #12]
 80074dc:	3307      	adds	r3, #7
 80074de:	f023 0307 	bic.w	r3, r3, #7
 80074e2:	3308      	adds	r3, #8
 80074e4:	9303      	str	r3, [sp, #12]
 80074e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e8:	443b      	add	r3, r7
 80074ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ec:	e76a      	b.n	80073c4 <_vfiprintf_r+0x78>
 80074ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f2:	460c      	mov	r4, r1
 80074f4:	2001      	movs	r0, #1
 80074f6:	e7a8      	b.n	800744a <_vfiprintf_r+0xfe>
 80074f8:	2300      	movs	r3, #0
 80074fa:	3401      	adds	r4, #1
 80074fc:	9305      	str	r3, [sp, #20]
 80074fe:	4619      	mov	r1, r3
 8007500:	f04f 0c0a 	mov.w	ip, #10
 8007504:	4620      	mov	r0, r4
 8007506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800750a:	3a30      	subs	r2, #48	@ 0x30
 800750c:	2a09      	cmp	r2, #9
 800750e:	d903      	bls.n	8007518 <_vfiprintf_r+0x1cc>
 8007510:	2b00      	cmp	r3, #0
 8007512:	d0c6      	beq.n	80074a2 <_vfiprintf_r+0x156>
 8007514:	9105      	str	r1, [sp, #20]
 8007516:	e7c4      	b.n	80074a2 <_vfiprintf_r+0x156>
 8007518:	fb0c 2101 	mla	r1, ip, r1, r2
 800751c:	4604      	mov	r4, r0
 800751e:	2301      	movs	r3, #1
 8007520:	e7f0      	b.n	8007504 <_vfiprintf_r+0x1b8>
 8007522:	ab03      	add	r3, sp, #12
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	462a      	mov	r2, r5
 8007528:	4b12      	ldr	r3, [pc, #72]	@ (8007574 <_vfiprintf_r+0x228>)
 800752a:	a904      	add	r1, sp, #16
 800752c:	4630      	mov	r0, r6
 800752e:	f7fd fcf3 	bl	8004f18 <_printf_float>
 8007532:	4607      	mov	r7, r0
 8007534:	1c78      	adds	r0, r7, #1
 8007536:	d1d6      	bne.n	80074e6 <_vfiprintf_r+0x19a>
 8007538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800753a:	07d9      	lsls	r1, r3, #31
 800753c:	d405      	bmi.n	800754a <_vfiprintf_r+0x1fe>
 800753e:	89ab      	ldrh	r3, [r5, #12]
 8007540:	059a      	lsls	r2, r3, #22
 8007542:	d402      	bmi.n	800754a <_vfiprintf_r+0x1fe>
 8007544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007546:	f7fe fa5d 	bl	8005a04 <__retarget_lock_release_recursive>
 800754a:	89ab      	ldrh	r3, [r5, #12]
 800754c:	065b      	lsls	r3, r3, #25
 800754e:	f53f af1f 	bmi.w	8007390 <_vfiprintf_r+0x44>
 8007552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007554:	e71e      	b.n	8007394 <_vfiprintf_r+0x48>
 8007556:	ab03      	add	r3, sp, #12
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	462a      	mov	r2, r5
 800755c:	4b05      	ldr	r3, [pc, #20]	@ (8007574 <_vfiprintf_r+0x228>)
 800755e:	a904      	add	r1, sp, #16
 8007560:	4630      	mov	r0, r6
 8007562:	f7fd ff61 	bl	8005428 <_printf_i>
 8007566:	e7e4      	b.n	8007532 <_vfiprintf_r+0x1e6>
 8007568:	08007ac2 	.word	0x08007ac2
 800756c:	08007acc 	.word	0x08007acc
 8007570:	08004f19 	.word	0x08004f19
 8007574:	08007329 	.word	0x08007329
 8007578:	08007ac8 	.word	0x08007ac8

0800757c <__swbuf_r>:
 800757c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757e:	460e      	mov	r6, r1
 8007580:	4614      	mov	r4, r2
 8007582:	4605      	mov	r5, r0
 8007584:	b118      	cbz	r0, 800758e <__swbuf_r+0x12>
 8007586:	6a03      	ldr	r3, [r0, #32]
 8007588:	b90b      	cbnz	r3, 800758e <__swbuf_r+0x12>
 800758a:	f7fe f8f7 	bl	800577c <__sinit>
 800758e:	69a3      	ldr	r3, [r4, #24]
 8007590:	60a3      	str	r3, [r4, #8]
 8007592:	89a3      	ldrh	r3, [r4, #12]
 8007594:	071a      	lsls	r2, r3, #28
 8007596:	d501      	bpl.n	800759c <__swbuf_r+0x20>
 8007598:	6923      	ldr	r3, [r4, #16]
 800759a:	b943      	cbnz	r3, 80075ae <__swbuf_r+0x32>
 800759c:	4621      	mov	r1, r4
 800759e:	4628      	mov	r0, r5
 80075a0:	f000 f82a 	bl	80075f8 <__swsetup_r>
 80075a4:	b118      	cbz	r0, 80075ae <__swbuf_r+0x32>
 80075a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80075aa:	4638      	mov	r0, r7
 80075ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075ae:	6823      	ldr	r3, [r4, #0]
 80075b0:	6922      	ldr	r2, [r4, #16]
 80075b2:	1a98      	subs	r0, r3, r2
 80075b4:	6963      	ldr	r3, [r4, #20]
 80075b6:	b2f6      	uxtb	r6, r6
 80075b8:	4283      	cmp	r3, r0
 80075ba:	4637      	mov	r7, r6
 80075bc:	dc05      	bgt.n	80075ca <__swbuf_r+0x4e>
 80075be:	4621      	mov	r1, r4
 80075c0:	4628      	mov	r0, r5
 80075c2:	f7ff fdb7 	bl	8007134 <_fflush_r>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	d1ed      	bne.n	80075a6 <__swbuf_r+0x2a>
 80075ca:	68a3      	ldr	r3, [r4, #8]
 80075cc:	3b01      	subs	r3, #1
 80075ce:	60a3      	str	r3, [r4, #8]
 80075d0:	6823      	ldr	r3, [r4, #0]
 80075d2:	1c5a      	adds	r2, r3, #1
 80075d4:	6022      	str	r2, [r4, #0]
 80075d6:	701e      	strb	r6, [r3, #0]
 80075d8:	6962      	ldr	r2, [r4, #20]
 80075da:	1c43      	adds	r3, r0, #1
 80075dc:	429a      	cmp	r2, r3
 80075de:	d004      	beq.n	80075ea <__swbuf_r+0x6e>
 80075e0:	89a3      	ldrh	r3, [r4, #12]
 80075e2:	07db      	lsls	r3, r3, #31
 80075e4:	d5e1      	bpl.n	80075aa <__swbuf_r+0x2e>
 80075e6:	2e0a      	cmp	r6, #10
 80075e8:	d1df      	bne.n	80075aa <__swbuf_r+0x2e>
 80075ea:	4621      	mov	r1, r4
 80075ec:	4628      	mov	r0, r5
 80075ee:	f7ff fda1 	bl	8007134 <_fflush_r>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	d0d9      	beq.n	80075aa <__swbuf_r+0x2e>
 80075f6:	e7d6      	b.n	80075a6 <__swbuf_r+0x2a>

080075f8 <__swsetup_r>:
 80075f8:	b538      	push	{r3, r4, r5, lr}
 80075fa:	4b29      	ldr	r3, [pc, #164]	@ (80076a0 <__swsetup_r+0xa8>)
 80075fc:	4605      	mov	r5, r0
 80075fe:	6818      	ldr	r0, [r3, #0]
 8007600:	460c      	mov	r4, r1
 8007602:	b118      	cbz	r0, 800760c <__swsetup_r+0x14>
 8007604:	6a03      	ldr	r3, [r0, #32]
 8007606:	b90b      	cbnz	r3, 800760c <__swsetup_r+0x14>
 8007608:	f7fe f8b8 	bl	800577c <__sinit>
 800760c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007610:	0719      	lsls	r1, r3, #28
 8007612:	d422      	bmi.n	800765a <__swsetup_r+0x62>
 8007614:	06da      	lsls	r2, r3, #27
 8007616:	d407      	bmi.n	8007628 <__swsetup_r+0x30>
 8007618:	2209      	movs	r2, #9
 800761a:	602a      	str	r2, [r5, #0]
 800761c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007620:	81a3      	strh	r3, [r4, #12]
 8007622:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007626:	e033      	b.n	8007690 <__swsetup_r+0x98>
 8007628:	0758      	lsls	r0, r3, #29
 800762a:	d512      	bpl.n	8007652 <__swsetup_r+0x5a>
 800762c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800762e:	b141      	cbz	r1, 8007642 <__swsetup_r+0x4a>
 8007630:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007634:	4299      	cmp	r1, r3
 8007636:	d002      	beq.n	800763e <__swsetup_r+0x46>
 8007638:	4628      	mov	r0, r5
 800763a:	f7fe ffdb 	bl	80065f4 <_free_r>
 800763e:	2300      	movs	r3, #0
 8007640:	6363      	str	r3, [r4, #52]	@ 0x34
 8007642:	89a3      	ldrh	r3, [r4, #12]
 8007644:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007648:	81a3      	strh	r3, [r4, #12]
 800764a:	2300      	movs	r3, #0
 800764c:	6063      	str	r3, [r4, #4]
 800764e:	6923      	ldr	r3, [r4, #16]
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	f043 0308 	orr.w	r3, r3, #8
 8007658:	81a3      	strh	r3, [r4, #12]
 800765a:	6923      	ldr	r3, [r4, #16]
 800765c:	b94b      	cbnz	r3, 8007672 <__swsetup_r+0x7a>
 800765e:	89a3      	ldrh	r3, [r4, #12]
 8007660:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007668:	d003      	beq.n	8007672 <__swsetup_r+0x7a>
 800766a:	4621      	mov	r1, r4
 800766c:	4628      	mov	r0, r5
 800766e:	f000 f883 	bl	8007778 <__smakebuf_r>
 8007672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007676:	f013 0201 	ands.w	r2, r3, #1
 800767a:	d00a      	beq.n	8007692 <__swsetup_r+0x9a>
 800767c:	2200      	movs	r2, #0
 800767e:	60a2      	str	r2, [r4, #8]
 8007680:	6962      	ldr	r2, [r4, #20]
 8007682:	4252      	negs	r2, r2
 8007684:	61a2      	str	r2, [r4, #24]
 8007686:	6922      	ldr	r2, [r4, #16]
 8007688:	b942      	cbnz	r2, 800769c <__swsetup_r+0xa4>
 800768a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800768e:	d1c5      	bne.n	800761c <__swsetup_r+0x24>
 8007690:	bd38      	pop	{r3, r4, r5, pc}
 8007692:	0799      	lsls	r1, r3, #30
 8007694:	bf58      	it	pl
 8007696:	6962      	ldrpl	r2, [r4, #20]
 8007698:	60a2      	str	r2, [r4, #8]
 800769a:	e7f4      	b.n	8007686 <__swsetup_r+0x8e>
 800769c:	2000      	movs	r0, #0
 800769e:	e7f7      	b.n	8007690 <__swsetup_r+0x98>
 80076a0:	20000018 	.word	0x20000018

080076a4 <_raise_r>:
 80076a4:	291f      	cmp	r1, #31
 80076a6:	b538      	push	{r3, r4, r5, lr}
 80076a8:	4605      	mov	r5, r0
 80076aa:	460c      	mov	r4, r1
 80076ac:	d904      	bls.n	80076b8 <_raise_r+0x14>
 80076ae:	2316      	movs	r3, #22
 80076b0:	6003      	str	r3, [r0, #0]
 80076b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076b6:	bd38      	pop	{r3, r4, r5, pc}
 80076b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80076ba:	b112      	cbz	r2, 80076c2 <_raise_r+0x1e>
 80076bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076c0:	b94b      	cbnz	r3, 80076d6 <_raise_r+0x32>
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 f830 	bl	8007728 <_getpid_r>
 80076c8:	4622      	mov	r2, r4
 80076ca:	4601      	mov	r1, r0
 80076cc:	4628      	mov	r0, r5
 80076ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076d2:	f000 b817 	b.w	8007704 <_kill_r>
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d00a      	beq.n	80076f0 <_raise_r+0x4c>
 80076da:	1c59      	adds	r1, r3, #1
 80076dc:	d103      	bne.n	80076e6 <_raise_r+0x42>
 80076de:	2316      	movs	r3, #22
 80076e0:	6003      	str	r3, [r0, #0]
 80076e2:	2001      	movs	r0, #1
 80076e4:	e7e7      	b.n	80076b6 <_raise_r+0x12>
 80076e6:	2100      	movs	r1, #0
 80076e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80076ec:	4620      	mov	r0, r4
 80076ee:	4798      	blx	r3
 80076f0:	2000      	movs	r0, #0
 80076f2:	e7e0      	b.n	80076b6 <_raise_r+0x12>

080076f4 <raise>:
 80076f4:	4b02      	ldr	r3, [pc, #8]	@ (8007700 <raise+0xc>)
 80076f6:	4601      	mov	r1, r0
 80076f8:	6818      	ldr	r0, [r3, #0]
 80076fa:	f7ff bfd3 	b.w	80076a4 <_raise_r>
 80076fe:	bf00      	nop
 8007700:	20000018 	.word	0x20000018

08007704 <_kill_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4d07      	ldr	r5, [pc, #28]	@ (8007724 <_kill_r+0x20>)
 8007708:	2300      	movs	r3, #0
 800770a:	4604      	mov	r4, r0
 800770c:	4608      	mov	r0, r1
 800770e:	4611      	mov	r1, r2
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	f7fa f823 	bl	800175c <_kill>
 8007716:	1c43      	adds	r3, r0, #1
 8007718:	d102      	bne.n	8007720 <_kill_r+0x1c>
 800771a:	682b      	ldr	r3, [r5, #0]
 800771c:	b103      	cbz	r3, 8007720 <_kill_r+0x1c>
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	bd38      	pop	{r3, r4, r5, pc}
 8007722:	bf00      	nop
 8007724:	200004f4 	.word	0x200004f4

08007728 <_getpid_r>:
 8007728:	f7fa b810 	b.w	800174c <_getpid>

0800772c <__swhatbuf_r>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	460c      	mov	r4, r1
 8007730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007734:	2900      	cmp	r1, #0
 8007736:	b096      	sub	sp, #88	@ 0x58
 8007738:	4615      	mov	r5, r2
 800773a:	461e      	mov	r6, r3
 800773c:	da0d      	bge.n	800775a <__swhatbuf_r+0x2e>
 800773e:	89a3      	ldrh	r3, [r4, #12]
 8007740:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007744:	f04f 0100 	mov.w	r1, #0
 8007748:	bf14      	ite	ne
 800774a:	2340      	movne	r3, #64	@ 0x40
 800774c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007750:	2000      	movs	r0, #0
 8007752:	6031      	str	r1, [r6, #0]
 8007754:	602b      	str	r3, [r5, #0]
 8007756:	b016      	add	sp, #88	@ 0x58
 8007758:	bd70      	pop	{r4, r5, r6, pc}
 800775a:	466a      	mov	r2, sp
 800775c:	f000 f848 	bl	80077f0 <_fstat_r>
 8007760:	2800      	cmp	r0, #0
 8007762:	dbec      	blt.n	800773e <__swhatbuf_r+0x12>
 8007764:	9901      	ldr	r1, [sp, #4]
 8007766:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800776a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800776e:	4259      	negs	r1, r3
 8007770:	4159      	adcs	r1, r3
 8007772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007776:	e7eb      	b.n	8007750 <__swhatbuf_r+0x24>

08007778 <__smakebuf_r>:
 8007778:	898b      	ldrh	r3, [r1, #12]
 800777a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800777c:	079d      	lsls	r5, r3, #30
 800777e:	4606      	mov	r6, r0
 8007780:	460c      	mov	r4, r1
 8007782:	d507      	bpl.n	8007794 <__smakebuf_r+0x1c>
 8007784:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	2301      	movs	r3, #1
 800778e:	6163      	str	r3, [r4, #20]
 8007790:	b003      	add	sp, #12
 8007792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007794:	ab01      	add	r3, sp, #4
 8007796:	466a      	mov	r2, sp
 8007798:	f7ff ffc8 	bl	800772c <__swhatbuf_r>
 800779c:	9f00      	ldr	r7, [sp, #0]
 800779e:	4605      	mov	r5, r0
 80077a0:	4639      	mov	r1, r7
 80077a2:	4630      	mov	r0, r6
 80077a4:	f7fd fa9c 	bl	8004ce0 <_malloc_r>
 80077a8:	b948      	cbnz	r0, 80077be <__smakebuf_r+0x46>
 80077aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ae:	059a      	lsls	r2, r3, #22
 80077b0:	d4ee      	bmi.n	8007790 <__smakebuf_r+0x18>
 80077b2:	f023 0303 	bic.w	r3, r3, #3
 80077b6:	f043 0302 	orr.w	r3, r3, #2
 80077ba:	81a3      	strh	r3, [r4, #12]
 80077bc:	e7e2      	b.n	8007784 <__smakebuf_r+0xc>
 80077be:	89a3      	ldrh	r3, [r4, #12]
 80077c0:	6020      	str	r0, [r4, #0]
 80077c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077c6:	81a3      	strh	r3, [r4, #12]
 80077c8:	9b01      	ldr	r3, [sp, #4]
 80077ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077ce:	b15b      	cbz	r3, 80077e8 <__smakebuf_r+0x70>
 80077d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077d4:	4630      	mov	r0, r6
 80077d6:	f000 f81d 	bl	8007814 <_isatty_r>
 80077da:	b128      	cbz	r0, 80077e8 <__smakebuf_r+0x70>
 80077dc:	89a3      	ldrh	r3, [r4, #12]
 80077de:	f023 0303 	bic.w	r3, r3, #3
 80077e2:	f043 0301 	orr.w	r3, r3, #1
 80077e6:	81a3      	strh	r3, [r4, #12]
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	431d      	orrs	r5, r3
 80077ec:	81a5      	strh	r5, [r4, #12]
 80077ee:	e7cf      	b.n	8007790 <__smakebuf_r+0x18>

080077f0 <_fstat_r>:
 80077f0:	b538      	push	{r3, r4, r5, lr}
 80077f2:	4d07      	ldr	r5, [pc, #28]	@ (8007810 <_fstat_r+0x20>)
 80077f4:	2300      	movs	r3, #0
 80077f6:	4604      	mov	r4, r0
 80077f8:	4608      	mov	r0, r1
 80077fa:	4611      	mov	r1, r2
 80077fc:	602b      	str	r3, [r5, #0]
 80077fe:	f7fa f80d 	bl	800181c <_fstat>
 8007802:	1c43      	adds	r3, r0, #1
 8007804:	d102      	bne.n	800780c <_fstat_r+0x1c>
 8007806:	682b      	ldr	r3, [r5, #0]
 8007808:	b103      	cbz	r3, 800780c <_fstat_r+0x1c>
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	bd38      	pop	{r3, r4, r5, pc}
 800780e:	bf00      	nop
 8007810:	200004f4 	.word	0x200004f4

08007814 <_isatty_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4d06      	ldr	r5, [pc, #24]	@ (8007830 <_isatty_r+0x1c>)
 8007818:	2300      	movs	r3, #0
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	f7fa f80c 	bl	800183c <_isatty>
 8007824:	1c43      	adds	r3, r0, #1
 8007826:	d102      	bne.n	800782e <_isatty_r+0x1a>
 8007828:	682b      	ldr	r3, [r5, #0]
 800782a:	b103      	cbz	r3, 800782e <_isatty_r+0x1a>
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	200004f4 	.word	0x200004f4

08007834 <_init>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	bf00      	nop
 8007838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800783a:	bc08      	pop	{r3}
 800783c:	469e      	mov	lr, r3
 800783e:	4770      	bx	lr

08007840 <_fini>:
 8007840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007842:	bf00      	nop
 8007844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007846:	bc08      	pop	{r3}
 8007848:	469e      	mov	lr, r3
 800784a:	4770      	bx	lr
