KEY LIBERO "11.8"
KEY CAPTURE "11.8.0.26"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "RTG4"
KEY VendorTechnology_Die "PA4RT12000"
KEY VendorTechnology_Package "cg1657"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "MIL"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE "0"
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4RT12000"
KEY VendorTechnology_TEMPR "MIL"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.8_VOLTR "MIL"
KEY VendorTechnology_VCCI_2.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_3.3_VOLTR "MIL"
KEY VendorTechnology_VOLTR "MIL"
KEY ProjectLocation "C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "RTG4_CoreRISCV_AXI4_BaseDesign::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL
COREJTAGDEBUG_LIB
CORETIMER_LIB
COREAHBLSRAM_LIB
CORERISCV_AXI4_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCV_AXI4_LIB
ALIAS=CORERISCV_AXI4_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREABC\3.6.100\COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1499270686"
SIZE="480"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1499881427"
SIZE="4344"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881427"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1462310015"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1499881428"
SIZE="2657"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881428"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1499881428"
SIZE="2736"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881428"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1462310019"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1462310020"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1462310020"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1499881429"
SIZE="2919"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881429"
SIZE="442"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="18989"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="115199"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="4247"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="36011"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1976"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="7051"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="2579"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1805"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1938"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="7801"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="14945"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="9084"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
STATE="utd"
TIME="1466783371"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf,actgen_cxf"
STATE="utd"
TIME="1499881429"
SIZE="2906"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881429"
SIZE="683"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="10913"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="10296"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_boot_reset.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="3165"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="2455"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="30055"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_reader.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="5889"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_sel.v,hdl"
STATE="utd"
TIME="1499274397"
SIZE="2622"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="13100"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="6358"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\cypress_512mb_settings.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="2684"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\incr_data.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="5435"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="770046"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="331371"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="23289"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="14025"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="6015"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v,tb_hdl"
STATE="utd"
TIME="1499274397"
SIZE="70023"
PARENT="<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\COREBOOTSTRAP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1479250108"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1499881431"
SIZE="2725"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881431"
SIZE="4093"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1479250108"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1479250108"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1499881431"
SIZE="679"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1493913457"
SIZE="9851"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1493913457"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\2.0.102\CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1499881433"
SIZE="371"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1499881433"
SIZE="2961"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1493913458"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\wave.do,do"
STATE="utd"
TIME="1493913458"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1493913458"
SIZE="6486"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1493913458"
SIZE="9201"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1493913458"
SIZE="197636"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1493913458"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="4528"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="12770"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="39665"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1493913458"
SIZE="8715"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1493913458"
SIZE="6636"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1499881433"
SIZE="2315"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1479250109"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1479250109"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1479250109"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1499881434"
SIZE="1812"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v,hdl"
STATE="utd"
TIME="1499274402"
SIZE="7550"
PARENT="<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\RTG4FCCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1499881436"
SIZE="490"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FDDRC\1.2.405\RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1499270686"
SIZE="246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf,actgen_cxf"
STATE="utd"
TIME="1499881426"
SIZE="468"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v,hdl"
STATE="utd"
TIME="1479133365"
SIZE="17843"
PARENT="<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\CoreABC.log,log"
STATE="utd"
TIME="1499270686"
SIZE="1297"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\coreparameters_tgi.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="1718"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1499270686"
SIZE="3296"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="3370"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="57423"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="28059"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="139279"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="2143"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="12049"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="1985"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="1369"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="1246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="1240"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="19723"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\support.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="56274"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
STATE="utd"
TIME="1499270686"
SIZE="4840"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1499270686"
SIZE="23680"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
MODULE_UNDER_TEST="TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
STATE="utd"
TIME="1499270686"
SIZE="29932"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1499270686"
SIZE="13113"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="29485"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1499270686"
SIZE="951"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="33734"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_pre.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="21853"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v,hdl"
STATE="utd"
TIME="1499270686"
SIZE="17118"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1499881433"
SIZE="19005"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="23094"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="9680"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="3687"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="4531"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="5707"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="12219"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="18981"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="17257"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="10826"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="17673"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="9488"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="8604"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7465"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="20070"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="14359"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="4739"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="4751"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="18977"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="30493"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="12181"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="18442"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="14321"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="114460"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="48614"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="14350"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="1937"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="96162"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="10723"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="5858"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7194"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7640"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="3177"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="29347"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="5985"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="2473"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="21199"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="3024"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="6501"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="6503"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="12669"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="12087"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7736"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="12215"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7112"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="7007"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="6843"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="10349"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1499881431"
SIZE="12388"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="12390"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9208"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="5760"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="16828"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="17335"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="34412"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="34341"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="128648"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="114352"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="245961"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="14005"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="15942"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="8764"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="14940"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9341"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9341"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="6304"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="15562"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="15868"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="11783"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="10652"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="7800"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9517"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9517"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="174889"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="118592"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="16589"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="22659"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="22811"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="9830"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="13761"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="40106"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="22766"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v,hdl"
STATE="utd"
TIME="1499881432"
SIZE="19143"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="52057"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v,hdl"
STATE="utd"
TIME="1499881433"
SIZE="143322"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1499881434"
SIZE="605"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1499881434"
SIZE="1011"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1499881434"
SIZE="2034"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1499881434"
SIZE="4071"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="13292"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="14396"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="13997"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="8179"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="21201"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1499881434"
SIZE="8883"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1499881434"
SIZE="8984"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1499881436"
SIZE="787"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v,hdl"
STATE="utd"
TIME="1499881436"
SIZE="1791"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf,actgen_cxf"
STATE="utd"
TIME="1499881449"
SIZE="15284"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v,hdl"
STATE="utd"
TIME="1499881437"
SIZE="126366"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1499345078"
SIZE="3037"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1499270686"
SIZE="803"
ENDFILE
VALUE "<project>\constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1499881611"
SIZE="883"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1499270686"
SIZE="550"
ENDFILE
VALUE "<project>\designer\impl1\RTG4_CoreRISCV_AXI4_BaseDesign.ide_des,ide_des"
STATE="utd"
TIME="1499343833"
SIZE="790"
ENDFILE
VALUE "<project>\hdl\reset_synchronizer.v,hdl"
STATE="utd"
TIME="1499270744"
SIZE="2023"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1462310019"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="2906"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="13416"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1462310018"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1466783371"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1499881437"
SIZE="2143"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1499270686"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.1.104\CORESPI.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.so,so"
STATE="utd"
TIME="1499849227"
SIZE="336"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign_syn.prj,prj"
STATE="utd"
TIME="1499849229"
SIZE="38700"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREBOOTSTRAP::work"
FILE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\incr_data.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\cypress_512mb_settings.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\incr_data.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\cypress_512mb_settings.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL::work"
FILE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
FILE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign::work"
FILE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc,sdc"
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
FILE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST COREBOOTSTRAP
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\incr_data.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\cypress_512mb_settings.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST DDR_MEMORY_CTRL
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CORESPI
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST RTG4_CoreRISCV_AXI4_BaseDesign
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST COREBOOTSTRAP
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\incr_data.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\cypress_512mb_settings.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST CORESPI
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.1.104\mti\wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Modelsim\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "COREBOOTSTRAP::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Export FlashPro Express Job:RTG4_CoreRISCV_AXI4_BaseDesign_exportJob.log
StartPage;StartPage;0
SmartDesign;RTG4_CoreRISCV_AXI4_BaseDesign;0
Constraint Manager;Constraint Manager;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
ENDLIST
LIST "BUFD_DELAY::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCAPB::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCDYN::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_AHB_WRITER::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_BOOT_RESET::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_boot_reset.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_SPI_READER::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_reader.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_SPI_SEL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_sel.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_AHB_WRITER::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_BOOT_RESET::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_boot_reset.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_CKSUM_CTRL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_SPI_CTRL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_SPI_READER::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_reader.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_CKSUM_CTRL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP_SPI_CTRL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "COREBOOTSTRAP_SPI_SEL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_sel.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v","TRUE","FALSE"
SUBBLOCK "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
SUBBLOCK "COREBOOTSTRAP::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v","FALSE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_256x8::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_256x8::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_ctrl_128::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_ctrl_128::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_ram128x8_pa4::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_ram128x8_pa4::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "AHBLSramIf::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLSRAM::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v","FALSE","TRUE"
SUBBLOCK "AHBLSramIf::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\AHBLSramIf.v","FALSE","TRUE"
SUBBLOCK "SramCtrlIf::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v","FALSE","TRUE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
ENDLIST
LIST "lsram_2048to139264x8::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v","FALSE","TRUE"
ENDLIST
LIST "s25fl512s::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v","FALSE","TRUE"
ENDLIST
LIST "SPI_HOST_MODEL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v","FALSE","TRUE"
ENDLIST
LIST "SramCtrlIf::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SramCtrlIf.v","FALSE","TRUE"
SUBBLOCK "lsram_2048to139264x8::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v","FALSE","TRUE"
SUBBLOCK "usram_128to9216x8::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREAHBLSRAM::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\CoreAHBLSRAM.v","FALSE","TRUE"
SUBBLOCK "COREBOOTSTRAP::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v","FALSE","FALSE"
SUBBLOCK "SPI_HOST_MODEL::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\SPI_HOST_MODEL.v","FALSE","TRUE"
SUBBLOCK "s25fl512s::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\s25fl512s.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "TESTBENCH::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "usram_128to9216x8::work","component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\test\user\usram_128to9216x8_rtg4.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FLOW_THROUGH_SERIALIZER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_HELLA_CACHE_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FLOW_THROUGH_SERIALIZER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TO_CLIENT_STATELESS_BRIDGE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TO_CLIENT_STATELESS_BRIDGE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_MEMORY_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_HELLA_CACHE_ARBITER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_2::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_MEMORY_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc"
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
