Drill report for /home/deepak/Logic_Boards/Logic_Board_1/Logic_Board_1A/LB1A_DCA7M4_R512MB_F4GB/Design/Rev_1.0.0/Kicad/LB1A_DCA7M4_R512MB_F4GB.kicad_pcb
Created on Thu Jun 10 18:39:14 2021

Copper Layer Stackup:
    =============================================================
    L1 :  Top_Layer.Cu              front
    L2 :  Signal_Layer_1.Cu         in1
    L3 :  Signal_Layer_2.Cu         in2
    L4 :  Signal_Layer_3.Cu         in3
    L5 :  Signal_Layer_4.Cu         in4
    L6 :  Bottom_Layer.Cu           back


Drill file 'LB1A_DCA7M4_R512MB_F4GB-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.201mm  0.0079"  (490 holes)
    T2  2.200mm  0.0866"  (4 holes)

    Total plated holes count 494


Drill file 'LB1A_DCA7M4_R512MB_F4GB-front-in1.drl' contains
    holes connecting layer pair: 'Top_Layer.Cu and Signal_Layer_1.Cu' (blind vias):
    =============================================================
    T1  0.100mm  0.0039"  (79 holes)

    Total plated holes count 79


Drill file 'LB1A_DCA7M4_R512MB_F4GB-in4-back.drl' contains
    holes connecting layer pair: 'Signal_Layer_4.Cu and Bottom_Layer.Cu' (blind vias):
    =============================================================
    T1  0.100mm  0.0039"  (19 holes)

    Total plated holes count 19


Drill file 'LB1A_DCA7M4_R512MB_F4GB-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
