$date
	Fri May 13 20:46:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! overflow $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ! overflow $end
$var reg 4 $ counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
0#
#110
b1 $
1"
#120
0"
#130
b10 $
1"
#140
0"
#150
b11 $
1"
#160
0"
#170
b100 $
1"
#180
0"
#190
b101 $
1"
#200
0"
#210
b110 $
1"
#220
0"
#230
b111 $
1"
#240
0"
#250
b1000 $
1"
#260
0"
#270
b1001 $
1"
#280
0"
#290
b1010 $
1"
#300
0"
#310
b1011 $
1"
#320
0"
#330
b1100 $
1"
#340
0"
#350
b1101 $
1"
#360
0"
#370
b1110 $
1"
#380
0"
#390
1!
b1111 $
1"
#400
0"
#410
0!
b0 $
1"
#420
0"
#430
b1 $
1"
#440
0"
#450
b10 $
1"
#460
0"
#470
b11 $
1"
#480
0"
#490
b100 $
1"
#500
0"
#510
b101 $
1"
#520
0"
#530
b110 $
1"
#540
0"
#550
b111 $
1"
#560
0"
#570
b1000 $
1"
#580
0"
#590
b1001 $
1"
#600
0"
#610
b1010 $
1"
#620
0"
#630
b1011 $
1"
#640
0"
#650
b1100 $
1"
#660
0"
#670
b1101 $
1"
#680
0"
#690
b1110 $
1"
#700
0"
#710
1!
b1111 $
1"
#720
0"
#730
0!
b0 $
1"
#740
0"
#750
b1 $
1"
#760
0"
#770
b10 $
1"
#780
0"
#790
b11 $
1"
#800
0"
