
nemo2.space_tracker_p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df00  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f0c  0800dfc0  0800dfc0  0001dfc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fecc  0800fecc  000206e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fecc  0800fecc  0001fecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fed4  0800fed4  000206e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fed4  0800fed4  0001fed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fedc  0800fedc  0001fedc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e0  20000000  0800fee0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  200006e0  080105c0  000206e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e18  080105c0  00020e18  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020708  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016ae7  00000000  00000000  0002074b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003414  00000000  00000000  00037232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f0  00000000  00000000  0003a648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001073  00000000  00000000  0003bb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ffa0  00000000  00000000  0003cbab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3d3  00000000  00000000  0005cb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5ae6  00000000  00000000  00076f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f88  00000000  00000000  0013ca04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0014298c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006e0 	.word	0x200006e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800dfa4 	.word	0x0800dfa4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006e4 	.word	0x200006e4
 8000100:	0800dfa4 	.word	0x0800dfa4

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f9af 	bl	800179c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f8ff 	bl	800164c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f9a1 	bl	800179c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f997 	bl	800179c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f927 	bl	80016d0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f91d 	bl	80016d0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f834 	bl	8000540 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__udivmoddi4>:
 8000540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000542:	4657      	mov	r7, sl
 8000544:	464e      	mov	r6, r9
 8000546:	4645      	mov	r5, r8
 8000548:	46de      	mov	lr, fp
 800054a:	b5e0      	push	{r5, r6, r7, lr}
 800054c:	0004      	movs	r4, r0
 800054e:	000d      	movs	r5, r1
 8000550:	4692      	mov	sl, r2
 8000552:	4699      	mov	r9, r3
 8000554:	b083      	sub	sp, #12
 8000556:	428b      	cmp	r3, r1
 8000558:	d830      	bhi.n	80005bc <__udivmoddi4+0x7c>
 800055a:	d02d      	beq.n	80005b8 <__udivmoddi4+0x78>
 800055c:	4649      	mov	r1, r9
 800055e:	4650      	mov	r0, sl
 8000560:	f002 f95a 	bl	8002818 <__clzdi2>
 8000564:	0029      	movs	r1, r5
 8000566:	0006      	movs	r6, r0
 8000568:	0020      	movs	r0, r4
 800056a:	f002 f955 	bl	8002818 <__clzdi2>
 800056e:	1a33      	subs	r3, r6, r0
 8000570:	4698      	mov	r8, r3
 8000572:	3b20      	subs	r3, #32
 8000574:	d434      	bmi.n	80005e0 <__udivmoddi4+0xa0>
 8000576:	469b      	mov	fp, r3
 8000578:	4653      	mov	r3, sl
 800057a:	465a      	mov	r2, fp
 800057c:	4093      	lsls	r3, r2
 800057e:	4642      	mov	r2, r8
 8000580:	001f      	movs	r7, r3
 8000582:	4653      	mov	r3, sl
 8000584:	4093      	lsls	r3, r2
 8000586:	001e      	movs	r6, r3
 8000588:	42af      	cmp	r7, r5
 800058a:	d83b      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800058c:	42af      	cmp	r7, r5
 800058e:	d100      	bne.n	8000592 <__udivmoddi4+0x52>
 8000590:	e079      	b.n	8000686 <__udivmoddi4+0x146>
 8000592:	465b      	mov	r3, fp
 8000594:	1ba4      	subs	r4, r4, r6
 8000596:	41bd      	sbcs	r5, r7
 8000598:	2b00      	cmp	r3, #0
 800059a:	da00      	bge.n	800059e <__udivmoddi4+0x5e>
 800059c:	e076      	b.n	800068c <__udivmoddi4+0x14c>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	465a      	mov	r2, fp
 80005aa:	4093      	lsls	r3, r2
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	2301      	movs	r3, #1
 80005b0:	4642      	mov	r2, r8
 80005b2:	4093      	lsls	r3, r2
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	e029      	b.n	800060c <__udivmoddi4+0xcc>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	d9cf      	bls.n	800055c <__udivmoddi4+0x1c>
 80005bc:	2200      	movs	r2, #0
 80005be:	2300      	movs	r3, #0
 80005c0:	9200      	str	r2, [sp, #0]
 80005c2:	9301      	str	r3, [sp, #4]
 80005c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <__udivmoddi4+0x8e>
 80005ca:	601c      	str	r4, [r3, #0]
 80005cc:	605d      	str	r5, [r3, #4]
 80005ce:	9800      	ldr	r0, [sp, #0]
 80005d0:	9901      	ldr	r1, [sp, #4]
 80005d2:	b003      	add	sp, #12
 80005d4:	bcf0      	pop	{r4, r5, r6, r7}
 80005d6:	46bb      	mov	fp, r7
 80005d8:	46b2      	mov	sl, r6
 80005da:	46a9      	mov	r9, r5
 80005dc:	46a0      	mov	r8, r4
 80005de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e0:	4642      	mov	r2, r8
 80005e2:	469b      	mov	fp, r3
 80005e4:	2320      	movs	r3, #32
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	4652      	mov	r2, sl
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	4641      	mov	r1, r8
 80005ee:	0013      	movs	r3, r2
 80005f0:	464a      	mov	r2, r9
 80005f2:	408a      	lsls	r2, r1
 80005f4:	0017      	movs	r7, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	431f      	orrs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d9c3      	bls.n	800058c <__udivmoddi4+0x4c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	4643      	mov	r3, r8
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0d8      	beq.n	80005c4 <__udivmoddi4+0x84>
 8000612:	07fb      	lsls	r3, r7, #31
 8000614:	0872      	lsrs	r2, r6, #1
 8000616:	431a      	orrs	r2, r3
 8000618:	4646      	mov	r6, r8
 800061a:	087b      	lsrs	r3, r7, #1
 800061c:	e00e      	b.n	800063c <__udivmoddi4+0xfc>
 800061e:	42ab      	cmp	r3, r5
 8000620:	d101      	bne.n	8000626 <__udivmoddi4+0xe6>
 8000622:	42a2      	cmp	r2, r4
 8000624:	d80c      	bhi.n	8000640 <__udivmoddi4+0x100>
 8000626:	1aa4      	subs	r4, r4, r2
 8000628:	419d      	sbcs	r5, r3
 800062a:	2001      	movs	r0, #1
 800062c:	1924      	adds	r4, r4, r4
 800062e:	416d      	adcs	r5, r5
 8000630:	2100      	movs	r1, #0
 8000632:	3e01      	subs	r6, #1
 8000634:	1824      	adds	r4, r4, r0
 8000636:	414d      	adcs	r5, r1
 8000638:	2e00      	cmp	r6, #0
 800063a:	d006      	beq.n	800064a <__udivmoddi4+0x10a>
 800063c:	42ab      	cmp	r3, r5
 800063e:	d9ee      	bls.n	800061e <__udivmoddi4+0xde>
 8000640:	3e01      	subs	r6, #1
 8000642:	1924      	adds	r4, r4, r4
 8000644:	416d      	adcs	r5, r5
 8000646:	2e00      	cmp	r6, #0
 8000648:	d1f8      	bne.n	800063c <__udivmoddi4+0xfc>
 800064a:	9800      	ldr	r0, [sp, #0]
 800064c:	9901      	ldr	r1, [sp, #4]
 800064e:	465b      	mov	r3, fp
 8000650:	1900      	adds	r0, r0, r4
 8000652:	4169      	adcs	r1, r5
 8000654:	2b00      	cmp	r3, #0
 8000656:	db24      	blt.n	80006a2 <__udivmoddi4+0x162>
 8000658:	002b      	movs	r3, r5
 800065a:	465a      	mov	r2, fp
 800065c:	4644      	mov	r4, r8
 800065e:	40d3      	lsrs	r3, r2
 8000660:	002a      	movs	r2, r5
 8000662:	40e2      	lsrs	r2, r4
 8000664:	001c      	movs	r4, r3
 8000666:	465b      	mov	r3, fp
 8000668:	0015      	movs	r5, r2
 800066a:	2b00      	cmp	r3, #0
 800066c:	db2a      	blt.n	80006c4 <__udivmoddi4+0x184>
 800066e:	0026      	movs	r6, r4
 8000670:	409e      	lsls	r6, r3
 8000672:	0033      	movs	r3, r6
 8000674:	0026      	movs	r6, r4
 8000676:	4647      	mov	r7, r8
 8000678:	40be      	lsls	r6, r7
 800067a:	0032      	movs	r2, r6
 800067c:	1a80      	subs	r0, r0, r2
 800067e:	4199      	sbcs	r1, r3
 8000680:	9000      	str	r0, [sp, #0]
 8000682:	9101      	str	r1, [sp, #4]
 8000684:	e79e      	b.n	80005c4 <__udivmoddi4+0x84>
 8000686:	42a3      	cmp	r3, r4
 8000688:	d8bc      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800068a:	e782      	b.n	8000592 <__udivmoddi4+0x52>
 800068c:	4642      	mov	r2, r8
 800068e:	2320      	movs	r3, #32
 8000690:	2100      	movs	r1, #0
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	2200      	movs	r2, #0
 8000696:	9100      	str	r1, [sp, #0]
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	2201      	movs	r2, #1
 800069c:	40da      	lsrs	r2, r3
 800069e:	9201      	str	r2, [sp, #4]
 80006a0:	e785      	b.n	80005ae <__udivmoddi4+0x6e>
 80006a2:	4642      	mov	r2, r8
 80006a4:	2320      	movs	r3, #32
 80006a6:	1a9b      	subs	r3, r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	4646      	mov	r6, r8
 80006ac:	409a      	lsls	r2, r3
 80006ae:	0023      	movs	r3, r4
 80006b0:	40f3      	lsrs	r3, r6
 80006b2:	4644      	mov	r4, r8
 80006b4:	4313      	orrs	r3, r2
 80006b6:	002a      	movs	r2, r5
 80006b8:	40e2      	lsrs	r2, r4
 80006ba:	001c      	movs	r4, r3
 80006bc:	465b      	mov	r3, fp
 80006be:	0015      	movs	r5, r2
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	dad4      	bge.n	800066e <__udivmoddi4+0x12e>
 80006c4:	4642      	mov	r2, r8
 80006c6:	002f      	movs	r7, r5
 80006c8:	2320      	movs	r3, #32
 80006ca:	0026      	movs	r6, r4
 80006cc:	4097      	lsls	r7, r2
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	40de      	lsrs	r6, r3
 80006d2:	003b      	movs	r3, r7
 80006d4:	4333      	orrs	r3, r6
 80006d6:	e7cd      	b.n	8000674 <__udivmoddi4+0x134>

080006d8 <__aeabi_fdiv>:
 80006d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006da:	464f      	mov	r7, r9
 80006dc:	4646      	mov	r6, r8
 80006de:	46d6      	mov	lr, sl
 80006e0:	0245      	lsls	r5, r0, #9
 80006e2:	b5c0      	push	{r6, r7, lr}
 80006e4:	0047      	lsls	r7, r0, #1
 80006e6:	1c0c      	adds	r4, r1, #0
 80006e8:	0a6d      	lsrs	r5, r5, #9
 80006ea:	0e3f      	lsrs	r7, r7, #24
 80006ec:	0fc6      	lsrs	r6, r0, #31
 80006ee:	2f00      	cmp	r7, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fdiv+0x1c>
 80006f2:	e06f      	b.n	80007d4 <__aeabi_fdiv+0xfc>
 80006f4:	2fff      	cmp	r7, #255	; 0xff
 80006f6:	d100      	bne.n	80006fa <__aeabi_fdiv+0x22>
 80006f8:	e074      	b.n	80007e4 <__aeabi_fdiv+0x10c>
 80006fa:	2300      	movs	r3, #0
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	4699      	mov	r9, r3
 8000700:	469a      	mov	sl, r3
 8000702:	00ed      	lsls	r5, r5, #3
 8000704:	04d2      	lsls	r2, r2, #19
 8000706:	4315      	orrs	r5, r2
 8000708:	3f7f      	subs	r7, #127	; 0x7f
 800070a:	0263      	lsls	r3, r4, #9
 800070c:	0a5b      	lsrs	r3, r3, #9
 800070e:	4698      	mov	r8, r3
 8000710:	0063      	lsls	r3, r4, #1
 8000712:	0e1b      	lsrs	r3, r3, #24
 8000714:	0fe4      	lsrs	r4, r4, #31
 8000716:	2b00      	cmp	r3, #0
 8000718:	d04d      	beq.n	80007b6 <__aeabi_fdiv+0xde>
 800071a:	2bff      	cmp	r3, #255	; 0xff
 800071c:	d045      	beq.n	80007aa <__aeabi_fdiv+0xd2>
 800071e:	4642      	mov	r2, r8
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	00d2      	lsls	r2, r2, #3
 8000724:	04c9      	lsls	r1, r1, #19
 8000726:	4311      	orrs	r1, r2
 8000728:	4688      	mov	r8, r1
 800072a:	2200      	movs	r2, #0
 800072c:	3b7f      	subs	r3, #127	; 0x7f
 800072e:	0031      	movs	r1, r6
 8000730:	1aff      	subs	r7, r7, r3
 8000732:	464b      	mov	r3, r9
 8000734:	4061      	eors	r1, r4
 8000736:	b2c9      	uxtb	r1, r1
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d900      	bls.n	800073e <__aeabi_fdiv+0x66>
 800073c:	e0b8      	b.n	80008b0 <__aeabi_fdiv+0x1d8>
 800073e:	4870      	ldr	r0, [pc, #448]	; (8000900 <__aeabi_fdiv+0x228>)
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	58c3      	ldr	r3, [r0, r3]
 8000744:	469f      	mov	pc, r3
 8000746:	2300      	movs	r3, #0
 8000748:	4698      	mov	r8, r3
 800074a:	0026      	movs	r6, r4
 800074c:	4645      	mov	r5, r8
 800074e:	4692      	mov	sl, r2
 8000750:	4653      	mov	r3, sl
 8000752:	2b02      	cmp	r3, #2
 8000754:	d100      	bne.n	8000758 <__aeabi_fdiv+0x80>
 8000756:	e08d      	b.n	8000874 <__aeabi_fdiv+0x19c>
 8000758:	2b03      	cmp	r3, #3
 800075a:	d100      	bne.n	800075e <__aeabi_fdiv+0x86>
 800075c:	e0a1      	b.n	80008a2 <__aeabi_fdiv+0x1ca>
 800075e:	2b01      	cmp	r3, #1
 8000760:	d018      	beq.n	8000794 <__aeabi_fdiv+0xbc>
 8000762:	003b      	movs	r3, r7
 8000764:	337f      	adds	r3, #127	; 0x7f
 8000766:	2b00      	cmp	r3, #0
 8000768:	dd6d      	ble.n	8000846 <__aeabi_fdiv+0x16e>
 800076a:	076a      	lsls	r2, r5, #29
 800076c:	d004      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 800076e:	220f      	movs	r2, #15
 8000770:	402a      	ands	r2, r5
 8000772:	2a04      	cmp	r2, #4
 8000774:	d000      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 8000776:	3504      	adds	r5, #4
 8000778:	012a      	lsls	r2, r5, #4
 800077a:	d503      	bpl.n	8000784 <__aeabi_fdiv+0xac>
 800077c:	4b61      	ldr	r3, [pc, #388]	; (8000904 <__aeabi_fdiv+0x22c>)
 800077e:	401d      	ands	r5, r3
 8000780:	003b      	movs	r3, r7
 8000782:	3380      	adds	r3, #128	; 0x80
 8000784:	2bfe      	cmp	r3, #254	; 0xfe
 8000786:	dd00      	ble.n	800078a <__aeabi_fdiv+0xb2>
 8000788:	e074      	b.n	8000874 <__aeabi_fdiv+0x19c>
 800078a:	01aa      	lsls	r2, r5, #6
 800078c:	0a52      	lsrs	r2, r2, #9
 800078e:	b2d8      	uxtb	r0, r3
 8000790:	e002      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000792:	000e      	movs	r6, r1
 8000794:	2000      	movs	r0, #0
 8000796:	2200      	movs	r2, #0
 8000798:	05c0      	lsls	r0, r0, #23
 800079a:	07f6      	lsls	r6, r6, #31
 800079c:	4310      	orrs	r0, r2
 800079e:	4330      	orrs	r0, r6
 80007a0:	bce0      	pop	{r5, r6, r7}
 80007a2:	46ba      	mov	sl, r7
 80007a4:	46b1      	mov	r9, r6
 80007a6:	46a8      	mov	r8, r5
 80007a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007aa:	4643      	mov	r3, r8
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d13f      	bne.n	8000830 <__aeabi_fdiv+0x158>
 80007b0:	2202      	movs	r2, #2
 80007b2:	3fff      	subs	r7, #255	; 0xff
 80007b4:	e003      	b.n	80007be <__aeabi_fdiv+0xe6>
 80007b6:	4643      	mov	r3, r8
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d12d      	bne.n	8000818 <__aeabi_fdiv+0x140>
 80007bc:	2201      	movs	r2, #1
 80007be:	0031      	movs	r1, r6
 80007c0:	464b      	mov	r3, r9
 80007c2:	4061      	eors	r1, r4
 80007c4:	b2c9      	uxtb	r1, r1
 80007c6:	4313      	orrs	r3, r2
 80007c8:	2b0f      	cmp	r3, #15
 80007ca:	d838      	bhi.n	800083e <__aeabi_fdiv+0x166>
 80007cc:	484e      	ldr	r0, [pc, #312]	; (8000908 <__aeabi_fdiv+0x230>)
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	58c3      	ldr	r3, [r0, r3]
 80007d2:	469f      	mov	pc, r3
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d113      	bne.n	8000800 <__aeabi_fdiv+0x128>
 80007d8:	2304      	movs	r3, #4
 80007da:	4699      	mov	r9, r3
 80007dc:	3b03      	subs	r3, #3
 80007de:	2700      	movs	r7, #0
 80007e0:	469a      	mov	sl, r3
 80007e2:	e792      	b.n	800070a <__aeabi_fdiv+0x32>
 80007e4:	2d00      	cmp	r5, #0
 80007e6:	d105      	bne.n	80007f4 <__aeabi_fdiv+0x11c>
 80007e8:	2308      	movs	r3, #8
 80007ea:	4699      	mov	r9, r3
 80007ec:	3b06      	subs	r3, #6
 80007ee:	27ff      	movs	r7, #255	; 0xff
 80007f0:	469a      	mov	sl, r3
 80007f2:	e78a      	b.n	800070a <__aeabi_fdiv+0x32>
 80007f4:	230c      	movs	r3, #12
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b09      	subs	r3, #9
 80007fa:	27ff      	movs	r7, #255	; 0xff
 80007fc:	469a      	mov	sl, r3
 80007fe:	e784      	b.n	800070a <__aeabi_fdiv+0x32>
 8000800:	0028      	movs	r0, r5
 8000802:	f001 ffeb 	bl	80027dc <__clzsi2>
 8000806:	2776      	movs	r7, #118	; 0x76
 8000808:	1f43      	subs	r3, r0, #5
 800080a:	409d      	lsls	r5, r3
 800080c:	2300      	movs	r3, #0
 800080e:	427f      	negs	r7, r7
 8000810:	4699      	mov	r9, r3
 8000812:	469a      	mov	sl, r3
 8000814:	1a3f      	subs	r7, r7, r0
 8000816:	e778      	b.n	800070a <__aeabi_fdiv+0x32>
 8000818:	4640      	mov	r0, r8
 800081a:	f001 ffdf 	bl	80027dc <__clzsi2>
 800081e:	4642      	mov	r2, r8
 8000820:	1f43      	subs	r3, r0, #5
 8000822:	409a      	lsls	r2, r3
 8000824:	2376      	movs	r3, #118	; 0x76
 8000826:	425b      	negs	r3, r3
 8000828:	4690      	mov	r8, r2
 800082a:	1a1b      	subs	r3, r3, r0
 800082c:	2200      	movs	r2, #0
 800082e:	e77e      	b.n	800072e <__aeabi_fdiv+0x56>
 8000830:	2303      	movs	r3, #3
 8000832:	464a      	mov	r2, r9
 8000834:	431a      	orrs	r2, r3
 8000836:	4691      	mov	r9, r2
 8000838:	33fc      	adds	r3, #252	; 0xfc
 800083a:	2203      	movs	r2, #3
 800083c:	e777      	b.n	800072e <__aeabi_fdiv+0x56>
 800083e:	000e      	movs	r6, r1
 8000840:	20ff      	movs	r0, #255	; 0xff
 8000842:	2200      	movs	r2, #0
 8000844:	e7a8      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000846:	2201      	movs	r2, #1
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2b1b      	cmp	r3, #27
 800084c:	dca2      	bgt.n	8000794 <__aeabi_fdiv+0xbc>
 800084e:	379e      	adds	r7, #158	; 0x9e
 8000850:	002a      	movs	r2, r5
 8000852:	40bd      	lsls	r5, r7
 8000854:	40da      	lsrs	r2, r3
 8000856:	1e6b      	subs	r3, r5, #1
 8000858:	419d      	sbcs	r5, r3
 800085a:	4315      	orrs	r5, r2
 800085c:	076a      	lsls	r2, r5, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000860:	220f      	movs	r2, #15
 8000862:	402a      	ands	r2, r5
 8000864:	2a04      	cmp	r2, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000868:	3504      	adds	r5, #4
 800086a:	016a      	lsls	r2, r5, #5
 800086c:	d544      	bpl.n	80008f8 <__aeabi_fdiv+0x220>
 800086e:	2001      	movs	r0, #1
 8000870:	2200      	movs	r2, #0
 8000872:	e791      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000874:	20ff      	movs	r0, #255	; 0xff
 8000876:	2200      	movs	r2, #0
 8000878:	e78e      	b.n	8000798 <__aeabi_fdiv+0xc0>
 800087a:	2280      	movs	r2, #128	; 0x80
 800087c:	2600      	movs	r6, #0
 800087e:	20ff      	movs	r0, #255	; 0xff
 8000880:	03d2      	lsls	r2, r2, #15
 8000882:	e789      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000884:	2300      	movs	r3, #0
 8000886:	4698      	mov	r8, r3
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	03d2      	lsls	r2, r2, #15
 800088c:	4215      	tst	r5, r2
 800088e:	d008      	beq.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000890:	4643      	mov	r3, r8
 8000892:	4213      	tst	r3, r2
 8000894:	d105      	bne.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000896:	431a      	orrs	r2, r3
 8000898:	0252      	lsls	r2, r2, #9
 800089a:	0026      	movs	r6, r4
 800089c:	20ff      	movs	r0, #255	; 0xff
 800089e:	0a52      	lsrs	r2, r2, #9
 80008a0:	e77a      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008a2:	2280      	movs	r2, #128	; 0x80
 80008a4:	03d2      	lsls	r2, r2, #15
 80008a6:	432a      	orrs	r2, r5
 80008a8:	0252      	lsls	r2, r2, #9
 80008aa:	20ff      	movs	r0, #255	; 0xff
 80008ac:	0a52      	lsrs	r2, r2, #9
 80008ae:	e773      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008b0:	4642      	mov	r2, r8
 80008b2:	016b      	lsls	r3, r5, #5
 80008b4:	0155      	lsls	r5, r2, #5
 80008b6:	42ab      	cmp	r3, r5
 80008b8:	d21a      	bcs.n	80008f0 <__aeabi_fdiv+0x218>
 80008ba:	201b      	movs	r0, #27
 80008bc:	2200      	movs	r2, #0
 80008be:	3f01      	subs	r7, #1
 80008c0:	2601      	movs	r6, #1
 80008c2:	001c      	movs	r4, r3
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	db01      	blt.n	80008d0 <__aeabi_fdiv+0x1f8>
 80008cc:	429d      	cmp	r5, r3
 80008ce:	d801      	bhi.n	80008d4 <__aeabi_fdiv+0x1fc>
 80008d0:	1b5b      	subs	r3, r3, r5
 80008d2:	4332      	orrs	r2, r6
 80008d4:	3801      	subs	r0, #1
 80008d6:	2800      	cmp	r0, #0
 80008d8:	d1f3      	bne.n	80008c2 <__aeabi_fdiv+0x1ea>
 80008da:	1e58      	subs	r0, r3, #1
 80008dc:	4183      	sbcs	r3, r0
 80008de:	4313      	orrs	r3, r2
 80008e0:	001d      	movs	r5, r3
 80008e2:	003b      	movs	r3, r7
 80008e4:	337f      	adds	r3, #127	; 0x7f
 80008e6:	000e      	movs	r6, r1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	dd00      	ble.n	80008ee <__aeabi_fdiv+0x216>
 80008ec:	e73d      	b.n	800076a <__aeabi_fdiv+0x92>
 80008ee:	e7aa      	b.n	8000846 <__aeabi_fdiv+0x16e>
 80008f0:	201a      	movs	r0, #26
 80008f2:	2201      	movs	r2, #1
 80008f4:	1b5b      	subs	r3, r3, r5
 80008f6:	e7e3      	b.n	80008c0 <__aeabi_fdiv+0x1e8>
 80008f8:	01aa      	lsls	r2, r5, #6
 80008fa:	2000      	movs	r0, #0
 80008fc:	0a52      	lsrs	r2, r2, #9
 80008fe:	e74b      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000900:	0800f9c4 	.word	0x0800f9c4
 8000904:	f7ffffff 	.word	0xf7ffffff
 8000908:	0800fa04 	.word	0x0800fa04

0800090c <__aeabi_i2f>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	2800      	cmp	r0, #0
 8000910:	d013      	beq.n	800093a <__aeabi_i2f+0x2e>
 8000912:	17c3      	asrs	r3, r0, #31
 8000914:	18c5      	adds	r5, r0, r3
 8000916:	405d      	eors	r5, r3
 8000918:	0fc4      	lsrs	r4, r0, #31
 800091a:	0028      	movs	r0, r5
 800091c:	f001 ff5e 	bl	80027dc <__clzsi2>
 8000920:	239e      	movs	r3, #158	; 0x9e
 8000922:	0001      	movs	r1, r0
 8000924:	1a1b      	subs	r3, r3, r0
 8000926:	2b96      	cmp	r3, #150	; 0x96
 8000928:	dc0f      	bgt.n	800094a <__aeabi_i2f+0x3e>
 800092a:	2808      	cmp	r0, #8
 800092c:	d031      	beq.n	8000992 <__aeabi_i2f+0x86>
 800092e:	3908      	subs	r1, #8
 8000930:	408d      	lsls	r5, r1
 8000932:	026d      	lsls	r5, r5, #9
 8000934:	0a6d      	lsrs	r5, r5, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e002      	b.n	8000940 <__aeabi_i2f+0x34>
 800093a:	2400      	movs	r4, #0
 800093c:	2000      	movs	r0, #0
 800093e:	2500      	movs	r5, #0
 8000940:	05c0      	lsls	r0, r0, #23
 8000942:	4328      	orrs	r0, r5
 8000944:	07e4      	lsls	r4, r4, #31
 8000946:	4320      	orrs	r0, r4
 8000948:	bd70      	pop	{r4, r5, r6, pc}
 800094a:	2b99      	cmp	r3, #153	; 0x99
 800094c:	dd0c      	ble.n	8000968 <__aeabi_i2f+0x5c>
 800094e:	2205      	movs	r2, #5
 8000950:	1a12      	subs	r2, r2, r0
 8000952:	0028      	movs	r0, r5
 8000954:	40d0      	lsrs	r0, r2
 8000956:	0002      	movs	r2, r0
 8000958:	0008      	movs	r0, r1
 800095a:	301b      	adds	r0, #27
 800095c:	4085      	lsls	r5, r0
 800095e:	0028      	movs	r0, r5
 8000960:	1e45      	subs	r5, r0, #1
 8000962:	41a8      	sbcs	r0, r5
 8000964:	4302      	orrs	r2, r0
 8000966:	0015      	movs	r5, r2
 8000968:	2905      	cmp	r1, #5
 800096a:	dc16      	bgt.n	800099a <__aeabi_i2f+0x8e>
 800096c:	002a      	movs	r2, r5
 800096e:	480f      	ldr	r0, [pc, #60]	; (80009ac <__aeabi_i2f+0xa0>)
 8000970:	4002      	ands	r2, r0
 8000972:	076e      	lsls	r6, r5, #29
 8000974:	d009      	beq.n	800098a <__aeabi_i2f+0x7e>
 8000976:	260f      	movs	r6, #15
 8000978:	4035      	ands	r5, r6
 800097a:	2d04      	cmp	r5, #4
 800097c:	d005      	beq.n	800098a <__aeabi_i2f+0x7e>
 800097e:	3204      	adds	r2, #4
 8000980:	0155      	lsls	r5, r2, #5
 8000982:	d502      	bpl.n	800098a <__aeabi_i2f+0x7e>
 8000984:	239f      	movs	r3, #159	; 0x9f
 8000986:	4002      	ands	r2, r0
 8000988:	1a5b      	subs	r3, r3, r1
 800098a:	0192      	lsls	r2, r2, #6
 800098c:	0a55      	lsrs	r5, r2, #9
 800098e:	b2d8      	uxtb	r0, r3
 8000990:	e7d6      	b.n	8000940 <__aeabi_i2f+0x34>
 8000992:	026d      	lsls	r5, r5, #9
 8000994:	2096      	movs	r0, #150	; 0x96
 8000996:	0a6d      	lsrs	r5, r5, #9
 8000998:	e7d2      	b.n	8000940 <__aeabi_i2f+0x34>
 800099a:	1f4a      	subs	r2, r1, #5
 800099c:	4095      	lsls	r5, r2
 800099e:	002a      	movs	r2, r5
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <__aeabi_i2f+0xa0>)
 80009a2:	4002      	ands	r2, r0
 80009a4:	076e      	lsls	r6, r5, #29
 80009a6:	d0f0      	beq.n	800098a <__aeabi_i2f+0x7e>
 80009a8:	e7e5      	b.n	8000976 <__aeabi_i2f+0x6a>
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	fbffffff 	.word	0xfbffffff

080009b0 <__aeabi_dadd>:
 80009b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009b2:	464f      	mov	r7, r9
 80009b4:	4646      	mov	r6, r8
 80009b6:	46d6      	mov	lr, sl
 80009b8:	0004      	movs	r4, r0
 80009ba:	b5c0      	push	{r6, r7, lr}
 80009bc:	001f      	movs	r7, r3
 80009be:	030b      	lsls	r3, r1, #12
 80009c0:	0010      	movs	r0, r2
 80009c2:	004e      	lsls	r6, r1, #1
 80009c4:	0a5b      	lsrs	r3, r3, #9
 80009c6:	0fcd      	lsrs	r5, r1, #31
 80009c8:	0f61      	lsrs	r1, r4, #29
 80009ca:	007a      	lsls	r2, r7, #1
 80009cc:	4319      	orrs	r1, r3
 80009ce:	00e3      	lsls	r3, r4, #3
 80009d0:	033c      	lsls	r4, r7, #12
 80009d2:	0fff      	lsrs	r7, r7, #31
 80009d4:	46bc      	mov	ip, r7
 80009d6:	0a64      	lsrs	r4, r4, #9
 80009d8:	0f47      	lsrs	r7, r0, #29
 80009da:	4327      	orrs	r7, r4
 80009dc:	0d76      	lsrs	r6, r6, #21
 80009de:	0d52      	lsrs	r2, r2, #21
 80009e0:	00c0      	lsls	r0, r0, #3
 80009e2:	46b9      	mov	r9, r7
 80009e4:	4680      	mov	r8, r0
 80009e6:	1ab7      	subs	r7, r6, r2
 80009e8:	4565      	cmp	r5, ip
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x3e>
 80009ec:	e09b      	b.n	8000b26 <__aeabi_dadd+0x176>
 80009ee:	2f00      	cmp	r7, #0
 80009f0:	dc00      	bgt.n	80009f4 <__aeabi_dadd+0x44>
 80009f2:	e084      	b.n	8000afe <__aeabi_dadd+0x14e>
 80009f4:	2a00      	cmp	r2, #0
 80009f6:	d100      	bne.n	80009fa <__aeabi_dadd+0x4a>
 80009f8:	e0be      	b.n	8000b78 <__aeabi_dadd+0x1c8>
 80009fa:	4ac8      	ldr	r2, [pc, #800]	; (8000d1c <__aeabi_dadd+0x36c>)
 80009fc:	4296      	cmp	r6, r2
 80009fe:	d100      	bne.n	8000a02 <__aeabi_dadd+0x52>
 8000a00:	e124      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000a02:	2280      	movs	r2, #128	; 0x80
 8000a04:	464c      	mov	r4, r9
 8000a06:	0412      	lsls	r2, r2, #16
 8000a08:	4314      	orrs	r4, r2
 8000a0a:	46a1      	mov	r9, r4
 8000a0c:	2f38      	cmp	r7, #56	; 0x38
 8000a0e:	dd00      	ble.n	8000a12 <__aeabi_dadd+0x62>
 8000a10:	e167      	b.n	8000ce2 <__aeabi_dadd+0x332>
 8000a12:	2f1f      	cmp	r7, #31
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x68>
 8000a16:	e1d6      	b.n	8000dc6 <__aeabi_dadd+0x416>
 8000a18:	2220      	movs	r2, #32
 8000a1a:	464c      	mov	r4, r9
 8000a1c:	1bd2      	subs	r2, r2, r7
 8000a1e:	4094      	lsls	r4, r2
 8000a20:	46a2      	mov	sl, r4
 8000a22:	4644      	mov	r4, r8
 8000a24:	40fc      	lsrs	r4, r7
 8000a26:	0020      	movs	r0, r4
 8000a28:	4654      	mov	r4, sl
 8000a2a:	4304      	orrs	r4, r0
 8000a2c:	4640      	mov	r0, r8
 8000a2e:	4090      	lsls	r0, r2
 8000a30:	1e42      	subs	r2, r0, #1
 8000a32:	4190      	sbcs	r0, r2
 8000a34:	464a      	mov	r2, r9
 8000a36:	40fa      	lsrs	r2, r7
 8000a38:	4304      	orrs	r4, r0
 8000a3a:	1a89      	subs	r1, r1, r2
 8000a3c:	1b1c      	subs	r4, r3, r4
 8000a3e:	42a3      	cmp	r3, r4
 8000a40:	4192      	sbcs	r2, r2
 8000a42:	4252      	negs	r2, r2
 8000a44:	1a8b      	subs	r3, r1, r2
 8000a46:	469a      	mov	sl, r3
 8000a48:	4653      	mov	r3, sl
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	d400      	bmi.n	8000a50 <__aeabi_dadd+0xa0>
 8000a4e:	e0d4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000a50:	4653      	mov	r3, sl
 8000a52:	025a      	lsls	r2, r3, #9
 8000a54:	0a53      	lsrs	r3, r2, #9
 8000a56:	469a      	mov	sl, r3
 8000a58:	4653      	mov	r3, sl
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d100      	bne.n	8000a60 <__aeabi_dadd+0xb0>
 8000a5e:	e104      	b.n	8000c6a <__aeabi_dadd+0x2ba>
 8000a60:	4650      	mov	r0, sl
 8000a62:	f001 febb 	bl	80027dc <__clzsi2>
 8000a66:	0003      	movs	r3, r0
 8000a68:	3b08      	subs	r3, #8
 8000a6a:	2220      	movs	r2, #32
 8000a6c:	0020      	movs	r0, r4
 8000a6e:	1ad2      	subs	r2, r2, r3
 8000a70:	4651      	mov	r1, sl
 8000a72:	40d0      	lsrs	r0, r2
 8000a74:	4099      	lsls	r1, r3
 8000a76:	0002      	movs	r2, r0
 8000a78:	409c      	lsls	r4, r3
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	42b3      	cmp	r3, r6
 8000a7e:	da00      	bge.n	8000a82 <__aeabi_dadd+0xd2>
 8000a80:	e102      	b.n	8000c88 <__aeabi_dadd+0x2d8>
 8000a82:	1b9b      	subs	r3, r3, r6
 8000a84:	1c59      	adds	r1, r3, #1
 8000a86:	291f      	cmp	r1, #31
 8000a88:	dd00      	ble.n	8000a8c <__aeabi_dadd+0xdc>
 8000a8a:	e0a7      	b.n	8000bdc <__aeabi_dadd+0x22c>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	0010      	movs	r0, r2
 8000a90:	0026      	movs	r6, r4
 8000a92:	1a5b      	subs	r3, r3, r1
 8000a94:	409c      	lsls	r4, r3
 8000a96:	4098      	lsls	r0, r3
 8000a98:	40ce      	lsrs	r6, r1
 8000a9a:	40ca      	lsrs	r2, r1
 8000a9c:	1e63      	subs	r3, r4, #1
 8000a9e:	419c      	sbcs	r4, r3
 8000aa0:	4330      	orrs	r0, r6
 8000aa2:	4692      	mov	sl, r2
 8000aa4:	2600      	movs	r6, #0
 8000aa6:	4304      	orrs	r4, r0
 8000aa8:	0763      	lsls	r3, r4, #29
 8000aaa:	d009      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000aac:	230f      	movs	r3, #15
 8000aae:	4023      	ands	r3, r4
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d005      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000ab4:	1d23      	adds	r3, r4, #4
 8000ab6:	42a3      	cmp	r3, r4
 8000ab8:	41a4      	sbcs	r4, r4
 8000aba:	4264      	negs	r4, r4
 8000abc:	44a2      	add	sl, r4
 8000abe:	001c      	movs	r4, r3
 8000ac0:	4653      	mov	r3, sl
 8000ac2:	021b      	lsls	r3, r3, #8
 8000ac4:	d400      	bmi.n	8000ac8 <__aeabi_dadd+0x118>
 8000ac6:	e09b      	b.n	8000c00 <__aeabi_dadd+0x250>
 8000ac8:	4b94      	ldr	r3, [pc, #592]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000aca:	3601      	adds	r6, #1
 8000acc:	429e      	cmp	r6, r3
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dadd+0x122>
 8000ad0:	e0b8      	b.n	8000c44 <__aeabi_dadd+0x294>
 8000ad2:	4653      	mov	r3, sl
 8000ad4:	4992      	ldr	r1, [pc, #584]	; (8000d20 <__aeabi_dadd+0x370>)
 8000ad6:	08e4      	lsrs	r4, r4, #3
 8000ad8:	400b      	ands	r3, r1
 8000ada:	0019      	movs	r1, r3
 8000adc:	075b      	lsls	r3, r3, #29
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	0572      	lsls	r2, r6, #21
 8000ae2:	024c      	lsls	r4, r1, #9
 8000ae4:	0b24      	lsrs	r4, r4, #12
 8000ae6:	0d52      	lsrs	r2, r2, #21
 8000ae8:	0512      	lsls	r2, r2, #20
 8000aea:	07ed      	lsls	r5, r5, #31
 8000aec:	4322      	orrs	r2, r4
 8000aee:	432a      	orrs	r2, r5
 8000af0:	0018      	movs	r0, r3
 8000af2:	0011      	movs	r1, r2
 8000af4:	bce0      	pop	{r5, r6, r7}
 8000af6:	46ba      	mov	sl, r7
 8000af8:	46b1      	mov	r9, r6
 8000afa:	46a8      	mov	r8, r5
 8000afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d048      	beq.n	8000b94 <__aeabi_dadd+0x1e4>
 8000b02:	1b97      	subs	r7, r2, r6
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x15a>
 8000b08:	e10e      	b.n	8000d28 <__aeabi_dadd+0x378>
 8000b0a:	000c      	movs	r4, r1
 8000b0c:	431c      	orrs	r4, r3
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x162>
 8000b10:	e1b7      	b.n	8000e82 <__aeabi_dadd+0x4d2>
 8000b12:	1e7c      	subs	r4, r7, #1
 8000b14:	2f01      	cmp	r7, #1
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x16a>
 8000b18:	e226      	b.n	8000f68 <__aeabi_dadd+0x5b8>
 8000b1a:	4d80      	ldr	r5, [pc, #512]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b1c:	42af      	cmp	r7, r5
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dadd+0x172>
 8000b20:	e1d5      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000b22:	0027      	movs	r7, r4
 8000b24:	e107      	b.n	8000d36 <__aeabi_dadd+0x386>
 8000b26:	2f00      	cmp	r7, #0
 8000b28:	dc00      	bgt.n	8000b2c <__aeabi_dadd+0x17c>
 8000b2a:	e0b2      	b.n	8000c92 <__aeabi_dadd+0x2e2>
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	d047      	beq.n	8000bc0 <__aeabi_dadd+0x210>
 8000b30:	4a7a      	ldr	r2, [pc, #488]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b32:	4296      	cmp	r6, r2
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x188>
 8000b36:	e089      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	464c      	mov	r4, r9
 8000b3c:	0412      	lsls	r2, r2, #16
 8000b3e:	4314      	orrs	r4, r2
 8000b40:	46a1      	mov	r9, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc6b      	bgt.n	8000c1e <__aeabi_dadd+0x26e>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dc00      	bgt.n	8000b4c <__aeabi_dadd+0x19c>
 8000b4a:	e16e      	b.n	8000e2a <__aeabi_dadd+0x47a>
 8000b4c:	003a      	movs	r2, r7
 8000b4e:	4648      	mov	r0, r9
 8000b50:	3a20      	subs	r2, #32
 8000b52:	40d0      	lsrs	r0, r2
 8000b54:	4684      	mov	ip, r0
 8000b56:	2f20      	cmp	r7, #32
 8000b58:	d007      	beq.n	8000b6a <__aeabi_dadd+0x1ba>
 8000b5a:	2240      	movs	r2, #64	; 0x40
 8000b5c:	4648      	mov	r0, r9
 8000b5e:	1bd2      	subs	r2, r2, r7
 8000b60:	4090      	lsls	r0, r2
 8000b62:	0002      	movs	r2, r0
 8000b64:	4640      	mov	r0, r8
 8000b66:	4310      	orrs	r0, r2
 8000b68:	4680      	mov	r8, r0
 8000b6a:	4640      	mov	r0, r8
 8000b6c:	1e42      	subs	r2, r0, #1
 8000b6e:	4190      	sbcs	r0, r2
 8000b70:	4662      	mov	r2, ip
 8000b72:	0004      	movs	r4, r0
 8000b74:	4314      	orrs	r4, r2
 8000b76:	e057      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000b78:	464a      	mov	r2, r9
 8000b7a:	4302      	orrs	r2, r0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_dadd+0x1d0>
 8000b7e:	e103      	b.n	8000d88 <__aeabi_dadd+0x3d8>
 8000b80:	1e7a      	subs	r2, r7, #1
 8000b82:	2f01      	cmp	r7, #1
 8000b84:	d100      	bne.n	8000b88 <__aeabi_dadd+0x1d8>
 8000b86:	e193      	b.n	8000eb0 <__aeabi_dadd+0x500>
 8000b88:	4c64      	ldr	r4, [pc, #400]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b8a:	42a7      	cmp	r7, r4
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dadd+0x1e0>
 8000b8e:	e18a      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000b90:	0017      	movs	r7, r2
 8000b92:	e73b      	b.n	8000a0c <__aeabi_dadd+0x5c>
 8000b94:	4c63      	ldr	r4, [pc, #396]	; (8000d24 <__aeabi_dadd+0x374>)
 8000b96:	1c72      	adds	r2, r6, #1
 8000b98:	4222      	tst	r2, r4
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x1ee>
 8000b9c:	e0e0      	b.n	8000d60 <__aeabi_dadd+0x3b0>
 8000b9e:	000a      	movs	r2, r1
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dadd+0x1f8>
 8000ba6:	e174      	b.n	8000e92 <__aeabi_dadd+0x4e2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d100      	bne.n	8000bae <__aeabi_dadd+0x1fe>
 8000bac:	e1d0      	b.n	8000f50 <__aeabi_dadd+0x5a0>
 8000bae:	464a      	mov	r2, r9
 8000bb0:	4302      	orrs	r2, r0
 8000bb2:	d000      	beq.n	8000bb6 <__aeabi_dadd+0x206>
 8000bb4:	e1e3      	b.n	8000f7e <__aeabi_dadd+0x5ce>
 8000bb6:	074a      	lsls	r2, r1, #29
 8000bb8:	08db      	lsrs	r3, r3, #3
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	08c9      	lsrs	r1, r1, #3
 8000bbe:	e029      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	4302      	orrs	r2, r0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x218>
 8000bc6:	e17d      	b.n	8000ec4 <__aeabi_dadd+0x514>
 8000bc8:	1e7a      	subs	r2, r7, #1
 8000bca:	2f01      	cmp	r7, #1
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x220>
 8000bce:	e0e0      	b.n	8000d92 <__aeabi_dadd+0x3e2>
 8000bd0:	4c52      	ldr	r4, [pc, #328]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000bd2:	42a7      	cmp	r7, r4
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x228>
 8000bd6:	e166      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000bd8:	0017      	movs	r7, r2
 8000bda:	e7b2      	b.n	8000b42 <__aeabi_dadd+0x192>
 8000bdc:	0010      	movs	r0, r2
 8000bde:	3b1f      	subs	r3, #31
 8000be0:	40d8      	lsrs	r0, r3
 8000be2:	2920      	cmp	r1, #32
 8000be4:	d003      	beq.n	8000bee <__aeabi_dadd+0x23e>
 8000be6:	2340      	movs	r3, #64	; 0x40
 8000be8:	1a5b      	subs	r3, r3, r1
 8000bea:	409a      	lsls	r2, r3
 8000bec:	4314      	orrs	r4, r2
 8000bee:	1e63      	subs	r3, r4, #1
 8000bf0:	419c      	sbcs	r4, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	2600      	movs	r6, #0
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	4304      	orrs	r4, r0
 8000bfa:	0763      	lsls	r3, r4, #29
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_dadd+0x250>
 8000bfe:	e755      	b.n	8000aac <__aeabi_dadd+0xfc>
 8000c00:	4652      	mov	r2, sl
 8000c02:	08e3      	lsrs	r3, r4, #3
 8000c04:	0752      	lsls	r2, r2, #29
 8000c06:	4313      	orrs	r3, r2
 8000c08:	4652      	mov	r2, sl
 8000c0a:	0037      	movs	r7, r6
 8000c0c:	08d1      	lsrs	r1, r2, #3
 8000c0e:	4a43      	ldr	r2, [pc, #268]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c10:	4297      	cmp	r7, r2
 8000c12:	d01f      	beq.n	8000c54 <__aeabi_dadd+0x2a4>
 8000c14:	0309      	lsls	r1, r1, #12
 8000c16:	057a      	lsls	r2, r7, #21
 8000c18:	0b0c      	lsrs	r4, r1, #12
 8000c1a:	0d52      	lsrs	r2, r2, #21
 8000c1c:	e764      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c1e:	4642      	mov	r2, r8
 8000c20:	464c      	mov	r4, r9
 8000c22:	4314      	orrs	r4, r2
 8000c24:	1e62      	subs	r2, r4, #1
 8000c26:	4194      	sbcs	r4, r2
 8000c28:	18e4      	adds	r4, r4, r3
 8000c2a:	429c      	cmp	r4, r3
 8000c2c:	4192      	sbcs	r2, r2
 8000c2e:	4252      	negs	r2, r2
 8000c30:	4692      	mov	sl, r2
 8000c32:	448a      	add	sl, r1
 8000c34:	4653      	mov	r3, sl
 8000c36:	021b      	lsls	r3, r3, #8
 8000c38:	d5df      	bpl.n	8000bfa <__aeabi_dadd+0x24a>
 8000c3a:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c3c:	3601      	adds	r6, #1
 8000c3e:	429e      	cmp	r6, r3
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x294>
 8000c42:	e0b3      	b.n	8000dac <__aeabi_dadd+0x3fc>
 8000c44:	0032      	movs	r2, r6
 8000c46:	2400      	movs	r4, #0
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e74d      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c4c:	074a      	lsls	r2, r1, #29
 8000c4e:	08db      	lsrs	r3, r3, #3
 8000c50:	4313      	orrs	r3, r2
 8000c52:	08c9      	lsrs	r1, r1, #3
 8000c54:	001a      	movs	r2, r3
 8000c56:	430a      	orrs	r2, r1
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dadd+0x2ac>
 8000c5a:	e200      	b.n	800105e <__aeabi_dadd+0x6ae>
 8000c5c:	2480      	movs	r4, #128	; 0x80
 8000c5e:	0324      	lsls	r4, r4, #12
 8000c60:	430c      	orrs	r4, r1
 8000c62:	0324      	lsls	r4, r4, #12
 8000c64:	4a2d      	ldr	r2, [pc, #180]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c66:	0b24      	lsrs	r4, r4, #12
 8000c68:	e73e      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c6a:	0020      	movs	r0, r4
 8000c6c:	f001 fdb6 	bl	80027dc <__clzsi2>
 8000c70:	0003      	movs	r3, r0
 8000c72:	3318      	adds	r3, #24
 8000c74:	2b1f      	cmp	r3, #31
 8000c76:	dc00      	bgt.n	8000c7a <__aeabi_dadd+0x2ca>
 8000c78:	e6f7      	b.n	8000a6a <__aeabi_dadd+0xba>
 8000c7a:	0022      	movs	r2, r4
 8000c7c:	3808      	subs	r0, #8
 8000c7e:	4082      	lsls	r2, r0
 8000c80:	2400      	movs	r4, #0
 8000c82:	42b3      	cmp	r3, r6
 8000c84:	db00      	blt.n	8000c88 <__aeabi_dadd+0x2d8>
 8000c86:	e6fc      	b.n	8000a82 <__aeabi_dadd+0xd2>
 8000c88:	1af6      	subs	r6, r6, r3
 8000c8a:	4b25      	ldr	r3, [pc, #148]	; (8000d20 <__aeabi_dadd+0x370>)
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	4692      	mov	sl, r2
 8000c90:	e70a      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d02b      	beq.n	8000cee <__aeabi_dadd+0x33e>
 8000c96:	1b97      	subs	r7, r2, r6
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x2ee>
 8000c9c:	e0b8      	b.n	8000e10 <__aeabi_dadd+0x460>
 8000c9e:	4c1f      	ldr	r4, [pc, #124]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000ca0:	42a2      	cmp	r2, r4
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_dadd+0x2f6>
 8000ca4:	e11c      	b.n	8000ee0 <__aeabi_dadd+0x530>
 8000ca6:	2480      	movs	r4, #128	; 0x80
 8000ca8:	0424      	lsls	r4, r4, #16
 8000caa:	4321      	orrs	r1, r4
 8000cac:	2f38      	cmp	r7, #56	; 0x38
 8000cae:	dd00      	ble.n	8000cb2 <__aeabi_dadd+0x302>
 8000cb0:	e11e      	b.n	8000ef0 <__aeabi_dadd+0x540>
 8000cb2:	2f1f      	cmp	r7, #31
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_dadd+0x308>
 8000cb6:	e19e      	b.n	8000ff6 <__aeabi_dadd+0x646>
 8000cb8:	2620      	movs	r6, #32
 8000cba:	000c      	movs	r4, r1
 8000cbc:	1bf6      	subs	r6, r6, r7
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	40b3      	lsls	r3, r6
 8000cc2:	40b4      	lsls	r4, r6
 8000cc4:	40f8      	lsrs	r0, r7
 8000cc6:	1e5e      	subs	r6, r3, #1
 8000cc8:	41b3      	sbcs	r3, r6
 8000cca:	40f9      	lsrs	r1, r7
 8000ccc:	4304      	orrs	r4, r0
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	4489      	add	r9, r1
 8000cd2:	4444      	add	r4, r8
 8000cd4:	4544      	cmp	r4, r8
 8000cd6:	419b      	sbcs	r3, r3
 8000cd8:	425b      	negs	r3, r3
 8000cda:	444b      	add	r3, r9
 8000cdc:	469a      	mov	sl, r3
 8000cde:	0016      	movs	r6, r2
 8000ce0:	e7a8      	b.n	8000c34 <__aeabi_dadd+0x284>
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	464c      	mov	r4, r9
 8000ce6:	4314      	orrs	r4, r2
 8000ce8:	1e62      	subs	r2, r4, #1
 8000cea:	4194      	sbcs	r4, r2
 8000cec:	e6a6      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000cee:	4c0d      	ldr	r4, [pc, #52]	; (8000d24 <__aeabi_dadd+0x374>)
 8000cf0:	1c72      	adds	r2, r6, #1
 8000cf2:	4222      	tst	r2, r4
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dadd+0x348>
 8000cf6:	e0a8      	b.n	8000e4a <__aeabi_dadd+0x49a>
 8000cf8:	000a      	movs	r2, r1
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_dadd+0x352>
 8000d00:	e10a      	b.n	8000f18 <__aeabi_dadd+0x568>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x358>
 8000d06:	e15e      	b.n	8000fc6 <__aeabi_dadd+0x616>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	4302      	orrs	r2, r0
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_dadd+0x360>
 8000d0e:	e161      	b.n	8000fd4 <__aeabi_dadd+0x624>
 8000d10:	074a      	lsls	r2, r1, #29
 8000d12:	08db      	lsrs	r3, r3, #3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	08c9      	lsrs	r1, r1, #3
 8000d18:	e77c      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	000007ff 	.word	0x000007ff
 8000d20:	ff7fffff 	.word	0xff7fffff
 8000d24:	000007fe 	.word	0x000007fe
 8000d28:	4ccf      	ldr	r4, [pc, #828]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000d2a:	42a2      	cmp	r2, r4
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_dadd+0x380>
 8000d2e:	e0ce      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000d30:	2480      	movs	r4, #128	; 0x80
 8000d32:	0424      	lsls	r4, r4, #16
 8000d34:	4321      	orrs	r1, r4
 8000d36:	2f38      	cmp	r7, #56	; 0x38
 8000d38:	dc5b      	bgt.n	8000df2 <__aeabi_dadd+0x442>
 8000d3a:	2f1f      	cmp	r7, #31
 8000d3c:	dd00      	ble.n	8000d40 <__aeabi_dadd+0x390>
 8000d3e:	e0dc      	b.n	8000efa <__aeabi_dadd+0x54a>
 8000d40:	2520      	movs	r5, #32
 8000d42:	000c      	movs	r4, r1
 8000d44:	1bed      	subs	r5, r5, r7
 8000d46:	001e      	movs	r6, r3
 8000d48:	40ab      	lsls	r3, r5
 8000d4a:	40ac      	lsls	r4, r5
 8000d4c:	40fe      	lsrs	r6, r7
 8000d4e:	1e5d      	subs	r5, r3, #1
 8000d50:	41ab      	sbcs	r3, r5
 8000d52:	4334      	orrs	r4, r6
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	431c      	orrs	r4, r3
 8000d58:	464b      	mov	r3, r9
 8000d5a:	1a5b      	subs	r3, r3, r1
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	e04c      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000d60:	464a      	mov	r2, r9
 8000d62:	1a1c      	subs	r4, r3, r0
 8000d64:	1a88      	subs	r0, r1, r2
 8000d66:	42a3      	cmp	r3, r4
 8000d68:	4192      	sbcs	r2, r2
 8000d6a:	4252      	negs	r2, r2
 8000d6c:	4692      	mov	sl, r2
 8000d6e:	0002      	movs	r2, r0
 8000d70:	4650      	mov	r0, sl
 8000d72:	1a12      	subs	r2, r2, r0
 8000d74:	4692      	mov	sl, r2
 8000d76:	0212      	lsls	r2, r2, #8
 8000d78:	d478      	bmi.n	8000e6c <__aeabi_dadd+0x4bc>
 8000d7a:	4653      	mov	r3, sl
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	d000      	beq.n	8000d82 <__aeabi_dadd+0x3d2>
 8000d80:	e66a      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000d82:	2100      	movs	r1, #0
 8000d84:	2500      	movs	r5, #0
 8000d86:	e745      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d88:	074a      	lsls	r2, r1, #29
 8000d8a:	08db      	lsrs	r3, r3, #3
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	08c9      	lsrs	r1, r1, #3
 8000d90:	e73d      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000d92:	181c      	adds	r4, r3, r0
 8000d94:	429c      	cmp	r4, r3
 8000d96:	419b      	sbcs	r3, r3
 8000d98:	4449      	add	r1, r9
 8000d9a:	468a      	mov	sl, r1
 8000d9c:	425b      	negs	r3, r3
 8000d9e:	449a      	add	sl, r3
 8000da0:	4653      	mov	r3, sl
 8000da2:	2601      	movs	r6, #1
 8000da4:	021b      	lsls	r3, r3, #8
 8000da6:	d400      	bmi.n	8000daa <__aeabi_dadd+0x3fa>
 8000da8:	e727      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000daa:	2602      	movs	r6, #2
 8000dac:	4652      	mov	r2, sl
 8000dae:	4baf      	ldr	r3, [pc, #700]	; (800106c <__aeabi_dadd+0x6bc>)
 8000db0:	2101      	movs	r1, #1
 8000db2:	401a      	ands	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	4021      	ands	r1, r4
 8000db8:	0862      	lsrs	r2, r4, #1
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	07dc      	lsls	r4, r3, #31
 8000dbe:	085b      	lsrs	r3, r3, #1
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	4314      	orrs	r4, r2
 8000dc4:	e670      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000dc6:	003a      	movs	r2, r7
 8000dc8:	464c      	mov	r4, r9
 8000dca:	3a20      	subs	r2, #32
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	2f20      	cmp	r7, #32
 8000dd2:	d007      	beq.n	8000de4 <__aeabi_dadd+0x434>
 8000dd4:	2240      	movs	r2, #64	; 0x40
 8000dd6:	4648      	mov	r0, r9
 8000dd8:	1bd2      	subs	r2, r2, r7
 8000dda:	4090      	lsls	r0, r2
 8000ddc:	0002      	movs	r2, r0
 8000dde:	4640      	mov	r0, r8
 8000de0:	4310      	orrs	r0, r2
 8000de2:	4680      	mov	r8, r0
 8000de4:	4640      	mov	r0, r8
 8000de6:	1e42      	subs	r2, r0, #1
 8000de8:	4190      	sbcs	r0, r2
 8000dea:	4662      	mov	r2, ip
 8000dec:	0004      	movs	r4, r0
 8000dee:	4314      	orrs	r4, r2
 8000df0:	e624      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000df2:	4319      	orrs	r1, r3
 8000df4:	000c      	movs	r4, r1
 8000df6:	1e63      	subs	r3, r4, #1
 8000df8:	419c      	sbcs	r4, r3
 8000dfa:	4643      	mov	r3, r8
 8000dfc:	1b1c      	subs	r4, r3, r4
 8000dfe:	45a0      	cmp	r8, r4
 8000e00:	419b      	sbcs	r3, r3
 8000e02:	4649      	mov	r1, r9
 8000e04:	425b      	negs	r3, r3
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	469a      	mov	sl, r3
 8000e0a:	4665      	mov	r5, ip
 8000e0c:	0016      	movs	r6, r2
 8000e0e:	e61b      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000e10:	000c      	movs	r4, r1
 8000e12:	431c      	orrs	r4, r3
 8000e14:	d100      	bne.n	8000e18 <__aeabi_dadd+0x468>
 8000e16:	e0c7      	b.n	8000fa8 <__aeabi_dadd+0x5f8>
 8000e18:	1e7c      	subs	r4, r7, #1
 8000e1a:	2f01      	cmp	r7, #1
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_dadd+0x470>
 8000e1e:	e0f9      	b.n	8001014 <__aeabi_dadd+0x664>
 8000e20:	4e91      	ldr	r6, [pc, #580]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e22:	42b7      	cmp	r7, r6
 8000e24:	d05c      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000e26:	0027      	movs	r7, r4
 8000e28:	e740      	b.n	8000cac <__aeabi_dadd+0x2fc>
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	464c      	mov	r4, r9
 8000e2e:	4640      	mov	r0, r8
 8000e30:	1bd2      	subs	r2, r2, r7
 8000e32:	4094      	lsls	r4, r2
 8000e34:	40f8      	lsrs	r0, r7
 8000e36:	4304      	orrs	r4, r0
 8000e38:	4640      	mov	r0, r8
 8000e3a:	4090      	lsls	r0, r2
 8000e3c:	1e42      	subs	r2, r0, #1
 8000e3e:	4190      	sbcs	r0, r2
 8000e40:	464a      	mov	r2, r9
 8000e42:	40fa      	lsrs	r2, r7
 8000e44:	4304      	orrs	r4, r0
 8000e46:	1889      	adds	r1, r1, r2
 8000e48:	e6ee      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000e4a:	4c87      	ldr	r4, [pc, #540]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e4c:	42a2      	cmp	r2, r4
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_dadd+0x4a2>
 8000e50:	e6f9      	b.n	8000c46 <__aeabi_dadd+0x296>
 8000e52:	1818      	adds	r0, r3, r0
 8000e54:	4298      	cmp	r0, r3
 8000e56:	419b      	sbcs	r3, r3
 8000e58:	4449      	add	r1, r9
 8000e5a:	425b      	negs	r3, r3
 8000e5c:	18cb      	adds	r3, r1, r3
 8000e5e:	07dc      	lsls	r4, r3, #31
 8000e60:	0840      	lsrs	r0, r0, #1
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	469a      	mov	sl, r3
 8000e66:	0016      	movs	r6, r2
 8000e68:	4304      	orrs	r4, r0
 8000e6a:	e6c6      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000e6c:	4642      	mov	r2, r8
 8000e6e:	1ad4      	subs	r4, r2, r3
 8000e70:	45a0      	cmp	r8, r4
 8000e72:	4180      	sbcs	r0, r0
 8000e74:	464b      	mov	r3, r9
 8000e76:	4240      	negs	r0, r0
 8000e78:	1a59      	subs	r1, r3, r1
 8000e7a:	1a0b      	subs	r3, r1, r0
 8000e7c:	469a      	mov	sl, r3
 8000e7e:	4665      	mov	r5, ip
 8000e80:	e5ea      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000e82:	464b      	mov	r3, r9
 8000e84:	464a      	mov	r2, r9
 8000e86:	08c0      	lsrs	r0, r0, #3
 8000e88:	075b      	lsls	r3, r3, #29
 8000e8a:	4665      	mov	r5, ip
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	08d1      	lsrs	r1, r2, #3
 8000e90:	e6bd      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d000      	beq.n	8000e98 <__aeabi_dadd+0x4e8>
 8000e96:	e08e      	b.n	8000fb6 <__aeabi_dadd+0x606>
 8000e98:	464b      	mov	r3, r9
 8000e9a:	4303      	orrs	r3, r0
 8000e9c:	d117      	bne.n	8000ece <__aeabi_dadd+0x51e>
 8000e9e:	2180      	movs	r1, #128	; 0x80
 8000ea0:	2500      	movs	r5, #0
 8000ea2:	0309      	lsls	r1, r1, #12
 8000ea4:	e6da      	b.n	8000c5c <__aeabi_dadd+0x2ac>
 8000ea6:	074a      	lsls	r2, r1, #29
 8000ea8:	08db      	lsrs	r3, r3, #3
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	08c9      	lsrs	r1, r1, #3
 8000eae:	e6d1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	464a      	mov	r2, r9
 8000eb4:	42a3      	cmp	r3, r4
 8000eb6:	419b      	sbcs	r3, r3
 8000eb8:	1a89      	subs	r1, r1, r2
 8000eba:	425b      	negs	r3, r3
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	469a      	mov	sl, r3
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	e5c1      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000ec4:	074a      	lsls	r2, r1, #29
 8000ec6:	08db      	lsrs	r3, r3, #3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	08c9      	lsrs	r1, r1, #3
 8000ecc:	e69f      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000ece:	4643      	mov	r3, r8
 8000ed0:	08d8      	lsrs	r0, r3, #3
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	075b      	lsls	r3, r3, #29
 8000ed8:	4665      	mov	r5, ip
 8000eda:	4303      	orrs	r3, r0
 8000edc:	08d1      	lsrs	r1, r2, #3
 8000ede:	e6b9      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ee0:	4643      	mov	r3, r8
 8000ee2:	08d8      	lsrs	r0, r3, #3
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	464a      	mov	r2, r9
 8000ee8:	075b      	lsls	r3, r3, #29
 8000eea:	4303      	orrs	r3, r0
 8000eec:	08d1      	lsrs	r1, r2, #3
 8000eee:	e6b1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ef0:	4319      	orrs	r1, r3
 8000ef2:	000c      	movs	r4, r1
 8000ef4:	1e63      	subs	r3, r4, #1
 8000ef6:	419c      	sbcs	r4, r3
 8000ef8:	e6eb      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8000efa:	003c      	movs	r4, r7
 8000efc:	000d      	movs	r5, r1
 8000efe:	3c20      	subs	r4, #32
 8000f00:	40e5      	lsrs	r5, r4
 8000f02:	2f20      	cmp	r7, #32
 8000f04:	d003      	beq.n	8000f0e <__aeabi_dadd+0x55e>
 8000f06:	2440      	movs	r4, #64	; 0x40
 8000f08:	1be4      	subs	r4, r4, r7
 8000f0a:	40a1      	lsls	r1, r4
 8000f0c:	430b      	orrs	r3, r1
 8000f0e:	001c      	movs	r4, r3
 8000f10:	1e63      	subs	r3, r4, #1
 8000f12:	419c      	sbcs	r4, r3
 8000f14:	432c      	orrs	r4, r5
 8000f16:	e770      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	d0e1      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000f1c:	464a      	mov	r2, r9
 8000f1e:	4302      	orrs	r2, r0
 8000f20:	d0c1      	beq.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000f22:	074a      	lsls	r2, r1, #29
 8000f24:	08db      	lsrs	r3, r3, #3
 8000f26:	4313      	orrs	r3, r2
 8000f28:	2280      	movs	r2, #128	; 0x80
 8000f2a:	08c9      	lsrs	r1, r1, #3
 8000f2c:	0312      	lsls	r2, r2, #12
 8000f2e:	4211      	tst	r1, r2
 8000f30:	d008      	beq.n	8000f44 <__aeabi_dadd+0x594>
 8000f32:	4648      	mov	r0, r9
 8000f34:	08c4      	lsrs	r4, r0, #3
 8000f36:	4214      	tst	r4, r2
 8000f38:	d104      	bne.n	8000f44 <__aeabi_dadd+0x594>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	08db      	lsrs	r3, r3, #3
 8000f40:	0742      	lsls	r2, r0, #29
 8000f42:	4313      	orrs	r3, r2
 8000f44:	0f5a      	lsrs	r2, r3, #29
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	0752      	lsls	r2, r2, #29
 8000f4a:	08db      	lsrs	r3, r3, #3
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	e681      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000f50:	464b      	mov	r3, r9
 8000f52:	4303      	orrs	r3, r0
 8000f54:	d100      	bne.n	8000f58 <__aeabi_dadd+0x5a8>
 8000f56:	e714      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 8000f58:	464b      	mov	r3, r9
 8000f5a:	464a      	mov	r2, r9
 8000f5c:	08c0      	lsrs	r0, r0, #3
 8000f5e:	075b      	lsls	r3, r3, #29
 8000f60:	4665      	mov	r5, ip
 8000f62:	4303      	orrs	r3, r0
 8000f64:	08d1      	lsrs	r1, r2, #3
 8000f66:	e655      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000f68:	1ac4      	subs	r4, r0, r3
 8000f6a:	45a0      	cmp	r8, r4
 8000f6c:	4180      	sbcs	r0, r0
 8000f6e:	464b      	mov	r3, r9
 8000f70:	4240      	negs	r0, r0
 8000f72:	1a59      	subs	r1, r3, r1
 8000f74:	1a0b      	subs	r3, r1, r0
 8000f76:	469a      	mov	sl, r3
 8000f78:	4665      	mov	r5, ip
 8000f7a:	2601      	movs	r6, #1
 8000f7c:	e564      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000f7e:	1a1c      	subs	r4, r3, r0
 8000f80:	464a      	mov	r2, r9
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	4180      	sbcs	r0, r0
 8000f86:	1a8a      	subs	r2, r1, r2
 8000f88:	4240      	negs	r0, r0
 8000f8a:	1a12      	subs	r2, r2, r0
 8000f8c:	4692      	mov	sl, r2
 8000f8e:	0212      	lsls	r2, r2, #8
 8000f90:	d549      	bpl.n	8001026 <__aeabi_dadd+0x676>
 8000f92:	4642      	mov	r2, r8
 8000f94:	1ad4      	subs	r4, r2, r3
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	4180      	sbcs	r0, r0
 8000f9a:	464b      	mov	r3, r9
 8000f9c:	4240      	negs	r0, r0
 8000f9e:	1a59      	subs	r1, r3, r1
 8000fa0:	1a0b      	subs	r3, r1, r0
 8000fa2:	469a      	mov	sl, r3
 8000fa4:	4665      	mov	r5, ip
 8000fa6:	e57f      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000fa8:	464b      	mov	r3, r9
 8000faa:	464a      	mov	r2, r9
 8000fac:	08c0      	lsrs	r0, r0, #3
 8000fae:	075b      	lsls	r3, r3, #29
 8000fb0:	4303      	orrs	r3, r0
 8000fb2:	08d1      	lsrs	r1, r2, #3
 8000fb4:	e62b      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000fb6:	464a      	mov	r2, r9
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	4302      	orrs	r2, r0
 8000fbc:	d138      	bne.n	8001030 <__aeabi_dadd+0x680>
 8000fbe:	074a      	lsls	r2, r1, #29
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	08c9      	lsrs	r1, r1, #3
 8000fc4:	e646      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000fc6:	464b      	mov	r3, r9
 8000fc8:	464a      	mov	r2, r9
 8000fca:	08c0      	lsrs	r0, r0, #3
 8000fcc:	075b      	lsls	r3, r3, #29
 8000fce:	4303      	orrs	r3, r0
 8000fd0:	08d1      	lsrs	r1, r2, #3
 8000fd2:	e61f      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000fd4:	181c      	adds	r4, r3, r0
 8000fd6:	429c      	cmp	r4, r3
 8000fd8:	419b      	sbcs	r3, r3
 8000fda:	4449      	add	r1, r9
 8000fdc:	468a      	mov	sl, r1
 8000fde:	425b      	negs	r3, r3
 8000fe0:	449a      	add	sl, r3
 8000fe2:	4653      	mov	r3, sl
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	d400      	bmi.n	8000fea <__aeabi_dadd+0x63a>
 8000fe8:	e607      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000fea:	4652      	mov	r2, sl
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <__aeabi_dadd+0x6bc>)
 8000fee:	2601      	movs	r6, #1
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4692      	mov	sl, r2
 8000ff4:	e601      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000ff6:	003c      	movs	r4, r7
 8000ff8:	000e      	movs	r6, r1
 8000ffa:	3c20      	subs	r4, #32
 8000ffc:	40e6      	lsrs	r6, r4
 8000ffe:	2f20      	cmp	r7, #32
 8001000:	d003      	beq.n	800100a <__aeabi_dadd+0x65a>
 8001002:	2440      	movs	r4, #64	; 0x40
 8001004:	1be4      	subs	r4, r4, r7
 8001006:	40a1      	lsls	r1, r4
 8001008:	430b      	orrs	r3, r1
 800100a:	001c      	movs	r4, r3
 800100c:	1e63      	subs	r3, r4, #1
 800100e:	419c      	sbcs	r4, r3
 8001010:	4334      	orrs	r4, r6
 8001012:	e65e      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8001014:	4443      	add	r3, r8
 8001016:	4283      	cmp	r3, r0
 8001018:	4180      	sbcs	r0, r0
 800101a:	4449      	add	r1, r9
 800101c:	468a      	mov	sl, r1
 800101e:	4240      	negs	r0, r0
 8001020:	001c      	movs	r4, r3
 8001022:	4482      	add	sl, r0
 8001024:	e6bc      	b.n	8000da0 <__aeabi_dadd+0x3f0>
 8001026:	4653      	mov	r3, sl
 8001028:	4323      	orrs	r3, r4
 800102a:	d100      	bne.n	800102e <__aeabi_dadd+0x67e>
 800102c:	e6a9      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 800102e:	e5e4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8001030:	074a      	lsls	r2, r1, #29
 8001032:	4313      	orrs	r3, r2
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	08c9      	lsrs	r1, r1, #3
 8001038:	0312      	lsls	r2, r2, #12
 800103a:	4211      	tst	r1, r2
 800103c:	d009      	beq.n	8001052 <__aeabi_dadd+0x6a2>
 800103e:	4648      	mov	r0, r9
 8001040:	08c4      	lsrs	r4, r0, #3
 8001042:	4214      	tst	r4, r2
 8001044:	d105      	bne.n	8001052 <__aeabi_dadd+0x6a2>
 8001046:	4643      	mov	r3, r8
 8001048:	4665      	mov	r5, ip
 800104a:	0021      	movs	r1, r4
 800104c:	08db      	lsrs	r3, r3, #3
 800104e:	0742      	lsls	r2, r0, #29
 8001050:	4313      	orrs	r3, r2
 8001052:	0f5a      	lsrs	r2, r3, #29
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	08db      	lsrs	r3, r3, #3
 8001058:	0752      	lsls	r2, r2, #29
 800105a:	4313      	orrs	r3, r2
 800105c:	e5fa      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 800105e:	2300      	movs	r3, #0
 8001060:	4a01      	ldr	r2, [pc, #4]	; (8001068 <__aeabi_dadd+0x6b8>)
 8001062:	001c      	movs	r4, r3
 8001064:	e540      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	000007ff 	.word	0x000007ff
 800106c:	ff7fffff 	.word	0xff7fffff

08001070 <__aeabi_ddiv>:
 8001070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001072:	4657      	mov	r7, sl
 8001074:	464e      	mov	r6, r9
 8001076:	4645      	mov	r5, r8
 8001078:	46de      	mov	lr, fp
 800107a:	b5e0      	push	{r5, r6, r7, lr}
 800107c:	030c      	lsls	r4, r1, #12
 800107e:	001f      	movs	r7, r3
 8001080:	004b      	lsls	r3, r1, #1
 8001082:	4681      	mov	r9, r0
 8001084:	4692      	mov	sl, r2
 8001086:	0005      	movs	r5, r0
 8001088:	b085      	sub	sp, #20
 800108a:	0b24      	lsrs	r4, r4, #12
 800108c:	0d5b      	lsrs	r3, r3, #21
 800108e:	0fce      	lsrs	r6, r1, #31
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x26>
 8001094:	e152      	b.n	800133c <__aeabi_ddiv+0x2cc>
 8001096:	4ad2      	ldr	r2, [pc, #840]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d100      	bne.n	800109e <__aeabi_ddiv+0x2e>
 800109c:	e16e      	b.n	800137c <__aeabi_ddiv+0x30c>
 800109e:	0f42      	lsrs	r2, r0, #29
 80010a0:	00e4      	lsls	r4, r4, #3
 80010a2:	4314      	orrs	r4, r2
 80010a4:	2280      	movs	r2, #128	; 0x80
 80010a6:	0412      	lsls	r2, r2, #16
 80010a8:	4322      	orrs	r2, r4
 80010aa:	4690      	mov	r8, r2
 80010ac:	4acd      	ldr	r2, [pc, #820]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010ae:	00c5      	lsls	r5, r0, #3
 80010b0:	4693      	mov	fp, r2
 80010b2:	449b      	add	fp, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	4699      	mov	r9, r3
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	033c      	lsls	r4, r7, #12
 80010bc:	007b      	lsls	r3, r7, #1
 80010be:	4650      	mov	r0, sl
 80010c0:	0b24      	lsrs	r4, r4, #12
 80010c2:	0d5b      	lsrs	r3, r3, #21
 80010c4:	0fff      	lsrs	r7, r7, #31
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x5c>
 80010ca:	e11a      	b.n	8001302 <__aeabi_ddiv+0x292>
 80010cc:	4ac4      	ldr	r2, [pc, #784]	; (80013e0 <__aeabi_ddiv+0x370>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d100      	bne.n	80010d4 <__aeabi_ddiv+0x64>
 80010d2:	e15e      	b.n	8001392 <__aeabi_ddiv+0x322>
 80010d4:	0f42      	lsrs	r2, r0, #29
 80010d6:	00e4      	lsls	r4, r4, #3
 80010d8:	4322      	orrs	r2, r4
 80010da:	2480      	movs	r4, #128	; 0x80
 80010dc:	0424      	lsls	r4, r4, #16
 80010de:	4314      	orrs	r4, r2
 80010e0:	4ac0      	ldr	r2, [pc, #768]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010e2:	00c1      	lsls	r1, r0, #3
 80010e4:	4694      	mov	ip, r2
 80010e6:	465a      	mov	r2, fp
 80010e8:	4463      	add	r3, ip
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	469b      	mov	fp, r3
 80010ee:	2000      	movs	r0, #0
 80010f0:	0033      	movs	r3, r6
 80010f2:	407b      	eors	r3, r7
 80010f4:	469a      	mov	sl, r3
 80010f6:	464b      	mov	r3, r9
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d827      	bhi.n	800114c <__aeabi_ddiv+0xdc>
 80010fc:	4aba      	ldr	r2, [pc, #744]	; (80013e8 <__aeabi_ddiv+0x378>)
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	58d3      	ldr	r3, [r2, r3]
 8001102:	469f      	mov	pc, r3
 8001104:	46b2      	mov	sl, r6
 8001106:	9b00      	ldr	r3, [sp, #0]
 8001108:	2b02      	cmp	r3, #2
 800110a:	d016      	beq.n	800113a <__aeabi_ddiv+0xca>
 800110c:	2b03      	cmp	r3, #3
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0xa2>
 8001110:	e287      	b.n	8001622 <__aeabi_ddiv+0x5b2>
 8001112:	2b01      	cmp	r3, #1
 8001114:	d000      	beq.n	8001118 <__aeabi_ddiv+0xa8>
 8001116:	e0d5      	b.n	80012c4 <__aeabi_ddiv+0x254>
 8001118:	2300      	movs	r3, #0
 800111a:	2200      	movs	r2, #0
 800111c:	2500      	movs	r5, #0
 800111e:	051b      	lsls	r3, r3, #20
 8001120:	4313      	orrs	r3, r2
 8001122:	4652      	mov	r2, sl
 8001124:	07d2      	lsls	r2, r2, #31
 8001126:	4313      	orrs	r3, r2
 8001128:	0028      	movs	r0, r5
 800112a:	0019      	movs	r1, r3
 800112c:	b005      	add	sp, #20
 800112e:	bcf0      	pop	{r4, r5, r6, r7}
 8001130:	46bb      	mov	fp, r7
 8001132:	46b2      	mov	sl, r6
 8001134:	46a9      	mov	r9, r5
 8001136:	46a0      	mov	r8, r4
 8001138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113a:	2200      	movs	r2, #0
 800113c:	2500      	movs	r5, #0
 800113e:	4ba8      	ldr	r3, [pc, #672]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001140:	e7ed      	b.n	800111e <__aeabi_ddiv+0xae>
 8001142:	46ba      	mov	sl, r7
 8001144:	46a0      	mov	r8, r4
 8001146:	000d      	movs	r5, r1
 8001148:	9000      	str	r0, [sp, #0]
 800114a:	e7dc      	b.n	8001106 <__aeabi_ddiv+0x96>
 800114c:	4544      	cmp	r4, r8
 800114e:	d200      	bcs.n	8001152 <__aeabi_ddiv+0xe2>
 8001150:	e1c4      	b.n	80014dc <__aeabi_ddiv+0x46c>
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0xe6>
 8001154:	e1bf      	b.n	80014d6 <__aeabi_ddiv+0x466>
 8001156:	2301      	movs	r3, #1
 8001158:	425b      	negs	r3, r3
 800115a:	469c      	mov	ip, r3
 800115c:	002e      	movs	r6, r5
 800115e:	4640      	mov	r0, r8
 8001160:	2500      	movs	r5, #0
 8001162:	44e3      	add	fp, ip
 8001164:	0223      	lsls	r3, r4, #8
 8001166:	0e0c      	lsrs	r4, r1, #24
 8001168:	431c      	orrs	r4, r3
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	4699      	mov	r9, r3
 800116e:	0423      	lsls	r3, r4, #16
 8001170:	020a      	lsls	r2, r1, #8
 8001172:	0c1f      	lsrs	r7, r3, #16
 8001174:	4649      	mov	r1, r9
 8001176:	9200      	str	r2, [sp, #0]
 8001178:	9701      	str	r7, [sp, #4]
 800117a:	f7ff f865 	bl	8000248 <__aeabi_uidivmod>
 800117e:	0002      	movs	r2, r0
 8001180:	437a      	muls	r2, r7
 8001182:	040b      	lsls	r3, r1, #16
 8001184:	0c31      	lsrs	r1, r6, #16
 8001186:	4680      	mov	r8, r0
 8001188:	4319      	orrs	r1, r3
 800118a:	428a      	cmp	r2, r1
 800118c:	d907      	bls.n	800119e <__aeabi_ddiv+0x12e>
 800118e:	2301      	movs	r3, #1
 8001190:	425b      	negs	r3, r3
 8001192:	469c      	mov	ip, r3
 8001194:	1909      	adds	r1, r1, r4
 8001196:	44e0      	add	r8, ip
 8001198:	428c      	cmp	r4, r1
 800119a:	d800      	bhi.n	800119e <__aeabi_ddiv+0x12e>
 800119c:	e201      	b.n	80015a2 <__aeabi_ddiv+0x532>
 800119e:	1a88      	subs	r0, r1, r2
 80011a0:	4649      	mov	r1, r9
 80011a2:	f7ff f851 	bl	8000248 <__aeabi_uidivmod>
 80011a6:	9a01      	ldr	r2, [sp, #4]
 80011a8:	0436      	lsls	r6, r6, #16
 80011aa:	4342      	muls	r2, r0
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	0c36      	lsrs	r6, r6, #16
 80011b0:	0003      	movs	r3, r0
 80011b2:	430e      	orrs	r6, r1
 80011b4:	42b2      	cmp	r2, r6
 80011b6:	d904      	bls.n	80011c2 <__aeabi_ddiv+0x152>
 80011b8:	1936      	adds	r6, r6, r4
 80011ba:	3b01      	subs	r3, #1
 80011bc:	42b4      	cmp	r4, r6
 80011be:	d800      	bhi.n	80011c2 <__aeabi_ddiv+0x152>
 80011c0:	e1e9      	b.n	8001596 <__aeabi_ddiv+0x526>
 80011c2:	1ab0      	subs	r0, r6, r2
 80011c4:	4642      	mov	r2, r8
 80011c6:	9e00      	ldr	r6, [sp, #0]
 80011c8:	0412      	lsls	r2, r2, #16
 80011ca:	431a      	orrs	r2, r3
 80011cc:	0c33      	lsrs	r3, r6, #16
 80011ce:	001f      	movs	r7, r3
 80011d0:	0c11      	lsrs	r1, r2, #16
 80011d2:	4690      	mov	r8, r2
 80011d4:	9302      	str	r3, [sp, #8]
 80011d6:	0413      	lsls	r3, r2, #16
 80011d8:	0432      	lsls	r2, r6, #16
 80011da:	0c16      	lsrs	r6, r2, #16
 80011dc:	0032      	movs	r2, r6
 80011de:	0c1b      	lsrs	r3, r3, #16
 80011e0:	435a      	muls	r2, r3
 80011e2:	9603      	str	r6, [sp, #12]
 80011e4:	437b      	muls	r3, r7
 80011e6:	434e      	muls	r6, r1
 80011e8:	4379      	muls	r1, r7
 80011ea:	0c17      	lsrs	r7, r2, #16
 80011ec:	46bc      	mov	ip, r7
 80011ee:	199b      	adds	r3, r3, r6
 80011f0:	4463      	add	r3, ip
 80011f2:	429e      	cmp	r6, r3
 80011f4:	d903      	bls.n	80011fe <__aeabi_ddiv+0x18e>
 80011f6:	2680      	movs	r6, #128	; 0x80
 80011f8:	0276      	lsls	r6, r6, #9
 80011fa:	46b4      	mov	ip, r6
 80011fc:	4461      	add	r1, ip
 80011fe:	0c1e      	lsrs	r6, r3, #16
 8001200:	1871      	adds	r1, r6, r1
 8001202:	0416      	lsls	r6, r2, #16
 8001204:	041b      	lsls	r3, r3, #16
 8001206:	0c36      	lsrs	r6, r6, #16
 8001208:	199e      	adds	r6, r3, r6
 800120a:	4288      	cmp	r0, r1
 800120c:	d302      	bcc.n	8001214 <__aeabi_ddiv+0x1a4>
 800120e:	d112      	bne.n	8001236 <__aeabi_ddiv+0x1c6>
 8001210:	42b5      	cmp	r5, r6
 8001212:	d210      	bcs.n	8001236 <__aeabi_ddiv+0x1c6>
 8001214:	4643      	mov	r3, r8
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	9b00      	ldr	r3, [sp, #0]
 800121a:	469c      	mov	ip, r3
 800121c:	4465      	add	r5, ip
 800121e:	001f      	movs	r7, r3
 8001220:	429d      	cmp	r5, r3
 8001222:	419b      	sbcs	r3, r3
 8001224:	425b      	negs	r3, r3
 8001226:	191b      	adds	r3, r3, r4
 8001228:	18c0      	adds	r0, r0, r3
 800122a:	4284      	cmp	r4, r0
 800122c:	d200      	bcs.n	8001230 <__aeabi_ddiv+0x1c0>
 800122e:	e19e      	b.n	800156e <__aeabi_ddiv+0x4fe>
 8001230:	d100      	bne.n	8001234 <__aeabi_ddiv+0x1c4>
 8001232:	e199      	b.n	8001568 <__aeabi_ddiv+0x4f8>
 8001234:	4690      	mov	r8, r2
 8001236:	1bae      	subs	r6, r5, r6
 8001238:	42b5      	cmp	r5, r6
 800123a:	41ad      	sbcs	r5, r5
 800123c:	1a40      	subs	r0, r0, r1
 800123e:	426d      	negs	r5, r5
 8001240:	1b40      	subs	r0, r0, r5
 8001242:	4284      	cmp	r4, r0
 8001244:	d100      	bne.n	8001248 <__aeabi_ddiv+0x1d8>
 8001246:	e1d2      	b.n	80015ee <__aeabi_ddiv+0x57e>
 8001248:	4649      	mov	r1, r9
 800124a:	f7fe fffd 	bl	8000248 <__aeabi_uidivmod>
 800124e:	9a01      	ldr	r2, [sp, #4]
 8001250:	040b      	lsls	r3, r1, #16
 8001252:	4342      	muls	r2, r0
 8001254:	0c31      	lsrs	r1, r6, #16
 8001256:	0005      	movs	r5, r0
 8001258:	4319      	orrs	r1, r3
 800125a:	428a      	cmp	r2, r1
 800125c:	d900      	bls.n	8001260 <__aeabi_ddiv+0x1f0>
 800125e:	e16c      	b.n	800153a <__aeabi_ddiv+0x4ca>
 8001260:	1a88      	subs	r0, r1, r2
 8001262:	4649      	mov	r1, r9
 8001264:	f7fe fff0 	bl	8000248 <__aeabi_uidivmod>
 8001268:	9a01      	ldr	r2, [sp, #4]
 800126a:	0436      	lsls	r6, r6, #16
 800126c:	4342      	muls	r2, r0
 800126e:	0409      	lsls	r1, r1, #16
 8001270:	0c36      	lsrs	r6, r6, #16
 8001272:	0003      	movs	r3, r0
 8001274:	430e      	orrs	r6, r1
 8001276:	42b2      	cmp	r2, r6
 8001278:	d900      	bls.n	800127c <__aeabi_ddiv+0x20c>
 800127a:	e153      	b.n	8001524 <__aeabi_ddiv+0x4b4>
 800127c:	9803      	ldr	r0, [sp, #12]
 800127e:	1ab6      	subs	r6, r6, r2
 8001280:	0002      	movs	r2, r0
 8001282:	042d      	lsls	r5, r5, #16
 8001284:	431d      	orrs	r5, r3
 8001286:	9f02      	ldr	r7, [sp, #8]
 8001288:	042b      	lsls	r3, r5, #16
 800128a:	0c1b      	lsrs	r3, r3, #16
 800128c:	435a      	muls	r2, r3
 800128e:	437b      	muls	r3, r7
 8001290:	469c      	mov	ip, r3
 8001292:	0c29      	lsrs	r1, r5, #16
 8001294:	4348      	muls	r0, r1
 8001296:	0c13      	lsrs	r3, r2, #16
 8001298:	4484      	add	ip, r0
 800129a:	4463      	add	r3, ip
 800129c:	4379      	muls	r1, r7
 800129e:	4298      	cmp	r0, r3
 80012a0:	d903      	bls.n	80012aa <__aeabi_ddiv+0x23a>
 80012a2:	2080      	movs	r0, #128	; 0x80
 80012a4:	0240      	lsls	r0, r0, #9
 80012a6:	4684      	mov	ip, r0
 80012a8:	4461      	add	r1, ip
 80012aa:	0c18      	lsrs	r0, r3, #16
 80012ac:	0412      	lsls	r2, r2, #16
 80012ae:	041b      	lsls	r3, r3, #16
 80012b0:	0c12      	lsrs	r2, r2, #16
 80012b2:	1840      	adds	r0, r0, r1
 80012b4:	189b      	adds	r3, r3, r2
 80012b6:	4286      	cmp	r6, r0
 80012b8:	d200      	bcs.n	80012bc <__aeabi_ddiv+0x24c>
 80012ba:	e100      	b.n	80014be <__aeabi_ddiv+0x44e>
 80012bc:	d100      	bne.n	80012c0 <__aeabi_ddiv+0x250>
 80012be:	e0fb      	b.n	80014b8 <__aeabi_ddiv+0x448>
 80012c0:	2301      	movs	r3, #1
 80012c2:	431d      	orrs	r5, r3
 80012c4:	4b49      	ldr	r3, [pc, #292]	; (80013ec <__aeabi_ddiv+0x37c>)
 80012c6:	445b      	add	r3, fp
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dc00      	bgt.n	80012ce <__aeabi_ddiv+0x25e>
 80012cc:	e0aa      	b.n	8001424 <__aeabi_ddiv+0x3b4>
 80012ce:	076a      	lsls	r2, r5, #29
 80012d0:	d000      	beq.n	80012d4 <__aeabi_ddiv+0x264>
 80012d2:	e13d      	b.n	8001550 <__aeabi_ddiv+0x4e0>
 80012d4:	08e9      	lsrs	r1, r5, #3
 80012d6:	4642      	mov	r2, r8
 80012d8:	01d2      	lsls	r2, r2, #7
 80012da:	d506      	bpl.n	80012ea <__aeabi_ddiv+0x27a>
 80012dc:	4642      	mov	r2, r8
 80012de:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <__aeabi_ddiv+0x380>)
 80012e0:	401a      	ands	r2, r3
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	4690      	mov	r8, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	445b      	add	r3, fp
 80012ea:	4a42      	ldr	r2, [pc, #264]	; (80013f4 <__aeabi_ddiv+0x384>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	dd00      	ble.n	80012f2 <__aeabi_ddiv+0x282>
 80012f0:	e723      	b.n	800113a <__aeabi_ddiv+0xca>
 80012f2:	4642      	mov	r2, r8
 80012f4:	055b      	lsls	r3, r3, #21
 80012f6:	0755      	lsls	r5, r2, #29
 80012f8:	0252      	lsls	r2, r2, #9
 80012fa:	430d      	orrs	r5, r1
 80012fc:	0b12      	lsrs	r2, r2, #12
 80012fe:	0d5b      	lsrs	r3, r3, #21
 8001300:	e70d      	b.n	800111e <__aeabi_ddiv+0xae>
 8001302:	4651      	mov	r1, sl
 8001304:	4321      	orrs	r1, r4
 8001306:	d100      	bne.n	800130a <__aeabi_ddiv+0x29a>
 8001308:	e07c      	b.n	8001404 <__aeabi_ddiv+0x394>
 800130a:	2c00      	cmp	r4, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_ddiv+0x2a0>
 800130e:	e0fb      	b.n	8001508 <__aeabi_ddiv+0x498>
 8001310:	0020      	movs	r0, r4
 8001312:	f001 fa63 	bl	80027dc <__clzsi2>
 8001316:	0002      	movs	r2, r0
 8001318:	3a0b      	subs	r2, #11
 800131a:	231d      	movs	r3, #29
 800131c:	1a9b      	subs	r3, r3, r2
 800131e:	4652      	mov	r2, sl
 8001320:	0001      	movs	r1, r0
 8001322:	40da      	lsrs	r2, r3
 8001324:	4653      	mov	r3, sl
 8001326:	3908      	subs	r1, #8
 8001328:	408b      	lsls	r3, r1
 800132a:	408c      	lsls	r4, r1
 800132c:	0019      	movs	r1, r3
 800132e:	4314      	orrs	r4, r2
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <__aeabi_ddiv+0x388>)
 8001332:	4458      	add	r0, fp
 8001334:	469b      	mov	fp, r3
 8001336:	4483      	add	fp, r0
 8001338:	2000      	movs	r0, #0
 800133a:	e6d9      	b.n	80010f0 <__aeabi_ddiv+0x80>
 800133c:	0003      	movs	r3, r0
 800133e:	4323      	orrs	r3, r4
 8001340:	4698      	mov	r8, r3
 8001342:	d044      	beq.n	80013ce <__aeabi_ddiv+0x35e>
 8001344:	2c00      	cmp	r4, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x2da>
 8001348:	e0cf      	b.n	80014ea <__aeabi_ddiv+0x47a>
 800134a:	0020      	movs	r0, r4
 800134c:	f001 fa46 	bl	80027dc <__clzsi2>
 8001350:	0001      	movs	r1, r0
 8001352:	0002      	movs	r2, r0
 8001354:	390b      	subs	r1, #11
 8001356:	231d      	movs	r3, #29
 8001358:	1a5b      	subs	r3, r3, r1
 800135a:	4649      	mov	r1, r9
 800135c:	0010      	movs	r0, r2
 800135e:	40d9      	lsrs	r1, r3
 8001360:	3808      	subs	r0, #8
 8001362:	4084      	lsls	r4, r0
 8001364:	000b      	movs	r3, r1
 8001366:	464d      	mov	r5, r9
 8001368:	4323      	orrs	r3, r4
 800136a:	4698      	mov	r8, r3
 800136c:	4085      	lsls	r5, r0
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <__aeabi_ddiv+0x38c>)
 8001370:	1a9b      	subs	r3, r3, r2
 8001372:	469b      	mov	fp, r3
 8001374:	2300      	movs	r3, #0
 8001376:	4699      	mov	r9, r3
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	e69e      	b.n	80010ba <__aeabi_ddiv+0x4a>
 800137c:	0002      	movs	r2, r0
 800137e:	4322      	orrs	r2, r4
 8001380:	4690      	mov	r8, r2
 8001382:	d11d      	bne.n	80013c0 <__aeabi_ddiv+0x350>
 8001384:	2208      	movs	r2, #8
 8001386:	469b      	mov	fp, r3
 8001388:	2302      	movs	r3, #2
 800138a:	2500      	movs	r5, #0
 800138c:	4691      	mov	r9, r2
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	e693      	b.n	80010ba <__aeabi_ddiv+0x4a>
 8001392:	4651      	mov	r1, sl
 8001394:	4321      	orrs	r1, r4
 8001396:	d109      	bne.n	80013ac <__aeabi_ddiv+0x33c>
 8001398:	2302      	movs	r3, #2
 800139a:	464a      	mov	r2, r9
 800139c:	431a      	orrs	r2, r3
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <__aeabi_ddiv+0x390>)
 80013a0:	4691      	mov	r9, r2
 80013a2:	469c      	mov	ip, r3
 80013a4:	2400      	movs	r4, #0
 80013a6:	2002      	movs	r0, #2
 80013a8:	44e3      	add	fp, ip
 80013aa:	e6a1      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013ac:	2303      	movs	r3, #3
 80013ae:	464a      	mov	r2, r9
 80013b0:	431a      	orrs	r2, r3
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <__aeabi_ddiv+0x390>)
 80013b4:	4691      	mov	r9, r2
 80013b6:	469c      	mov	ip, r3
 80013b8:	4651      	mov	r1, sl
 80013ba:	2003      	movs	r0, #3
 80013bc:	44e3      	add	fp, ip
 80013be:	e697      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013c0:	220c      	movs	r2, #12
 80013c2:	469b      	mov	fp, r3
 80013c4:	2303      	movs	r3, #3
 80013c6:	46a0      	mov	r8, r4
 80013c8:	4691      	mov	r9, r2
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	e675      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013ce:	2304      	movs	r3, #4
 80013d0:	4699      	mov	r9, r3
 80013d2:	2300      	movs	r3, #0
 80013d4:	469b      	mov	fp, r3
 80013d6:	3301      	adds	r3, #1
 80013d8:	2500      	movs	r5, #0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	e66d      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	fffffc01 	.word	0xfffffc01
 80013e8:	0800fa44 	.word	0x0800fa44
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	feffffff 	.word	0xfeffffff
 80013f4:	000007fe 	.word	0x000007fe
 80013f8:	000003f3 	.word	0x000003f3
 80013fc:	fffffc0d 	.word	0xfffffc0d
 8001400:	fffff801 	.word	0xfffff801
 8001404:	464a      	mov	r2, r9
 8001406:	2301      	movs	r3, #1
 8001408:	431a      	orrs	r2, r3
 800140a:	4691      	mov	r9, r2
 800140c:	2400      	movs	r4, #0
 800140e:	2001      	movs	r0, #1
 8001410:	e66e      	b.n	80010f0 <__aeabi_ddiv+0x80>
 8001412:	2300      	movs	r3, #0
 8001414:	2280      	movs	r2, #128	; 0x80
 8001416:	469a      	mov	sl, r3
 8001418:	2500      	movs	r5, #0
 800141a:	4b88      	ldr	r3, [pc, #544]	; (800163c <__aeabi_ddiv+0x5cc>)
 800141c:	0312      	lsls	r2, r2, #12
 800141e:	e67e      	b.n	800111e <__aeabi_ddiv+0xae>
 8001420:	2501      	movs	r5, #1
 8001422:	426d      	negs	r5, r5
 8001424:	2201      	movs	r2, #1
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	2a38      	cmp	r2, #56	; 0x38
 800142a:	dd00      	ble.n	800142e <__aeabi_ddiv+0x3be>
 800142c:	e674      	b.n	8001118 <__aeabi_ddiv+0xa8>
 800142e:	2a1f      	cmp	r2, #31
 8001430:	dc00      	bgt.n	8001434 <__aeabi_ddiv+0x3c4>
 8001432:	e0bd      	b.n	80015b0 <__aeabi_ddiv+0x540>
 8001434:	211f      	movs	r1, #31
 8001436:	4249      	negs	r1, r1
 8001438:	1acb      	subs	r3, r1, r3
 800143a:	4641      	mov	r1, r8
 800143c:	40d9      	lsrs	r1, r3
 800143e:	000b      	movs	r3, r1
 8001440:	2a20      	cmp	r2, #32
 8001442:	d004      	beq.n	800144e <__aeabi_ddiv+0x3de>
 8001444:	4641      	mov	r1, r8
 8001446:	4a7e      	ldr	r2, [pc, #504]	; (8001640 <__aeabi_ddiv+0x5d0>)
 8001448:	445a      	add	r2, fp
 800144a:	4091      	lsls	r1, r2
 800144c:	430d      	orrs	r5, r1
 800144e:	0029      	movs	r1, r5
 8001450:	1e4a      	subs	r2, r1, #1
 8001452:	4191      	sbcs	r1, r2
 8001454:	4319      	orrs	r1, r3
 8001456:	2307      	movs	r3, #7
 8001458:	001d      	movs	r5, r3
 800145a:	2200      	movs	r2, #0
 800145c:	400d      	ands	r5, r1
 800145e:	420b      	tst	r3, r1
 8001460:	d100      	bne.n	8001464 <__aeabi_ddiv+0x3f4>
 8001462:	e0d0      	b.n	8001606 <__aeabi_ddiv+0x596>
 8001464:	220f      	movs	r2, #15
 8001466:	2300      	movs	r3, #0
 8001468:	400a      	ands	r2, r1
 800146a:	2a04      	cmp	r2, #4
 800146c:	d100      	bne.n	8001470 <__aeabi_ddiv+0x400>
 800146e:	e0c7      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001470:	1d0a      	adds	r2, r1, #4
 8001472:	428a      	cmp	r2, r1
 8001474:	4189      	sbcs	r1, r1
 8001476:	4249      	negs	r1, r1
 8001478:	185b      	adds	r3, r3, r1
 800147a:	0011      	movs	r1, r2
 800147c:	021a      	lsls	r2, r3, #8
 800147e:	d400      	bmi.n	8001482 <__aeabi_ddiv+0x412>
 8001480:	e0be      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001482:	2301      	movs	r3, #1
 8001484:	2200      	movs	r2, #0
 8001486:	2500      	movs	r5, #0
 8001488:	e649      	b.n	800111e <__aeabi_ddiv+0xae>
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	4643      	mov	r3, r8
 800148e:	0312      	lsls	r2, r2, #12
 8001490:	4213      	tst	r3, r2
 8001492:	d008      	beq.n	80014a6 <__aeabi_ddiv+0x436>
 8001494:	4214      	tst	r4, r2
 8001496:	d106      	bne.n	80014a6 <__aeabi_ddiv+0x436>
 8001498:	4322      	orrs	r2, r4
 800149a:	0312      	lsls	r2, r2, #12
 800149c:	46ba      	mov	sl, r7
 800149e:	000d      	movs	r5, r1
 80014a0:	4b66      	ldr	r3, [pc, #408]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014a2:	0b12      	lsrs	r2, r2, #12
 80014a4:	e63b      	b.n	800111e <__aeabi_ddiv+0xae>
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	4643      	mov	r3, r8
 80014aa:	0312      	lsls	r2, r2, #12
 80014ac:	431a      	orrs	r2, r3
 80014ae:	0312      	lsls	r2, r2, #12
 80014b0:	46b2      	mov	sl, r6
 80014b2:	4b62      	ldr	r3, [pc, #392]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014b4:	0b12      	lsrs	r2, r2, #12
 80014b6:	e632      	b.n	800111e <__aeabi_ddiv+0xae>
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d100      	bne.n	80014be <__aeabi_ddiv+0x44e>
 80014bc:	e702      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80014be:	19a6      	adds	r6, r4, r6
 80014c0:	1e6a      	subs	r2, r5, #1
 80014c2:	42a6      	cmp	r6, r4
 80014c4:	d200      	bcs.n	80014c8 <__aeabi_ddiv+0x458>
 80014c6:	e089      	b.n	80015dc <__aeabi_ddiv+0x56c>
 80014c8:	4286      	cmp	r6, r0
 80014ca:	d200      	bcs.n	80014ce <__aeabi_ddiv+0x45e>
 80014cc:	e09f      	b.n	800160e <__aeabi_ddiv+0x59e>
 80014ce:	d100      	bne.n	80014d2 <__aeabi_ddiv+0x462>
 80014d0:	e0af      	b.n	8001632 <__aeabi_ddiv+0x5c2>
 80014d2:	0015      	movs	r5, r2
 80014d4:	e6f4      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80014d6:	42a9      	cmp	r1, r5
 80014d8:	d900      	bls.n	80014dc <__aeabi_ddiv+0x46c>
 80014da:	e63c      	b.n	8001156 <__aeabi_ddiv+0xe6>
 80014dc:	4643      	mov	r3, r8
 80014de:	07de      	lsls	r6, r3, #31
 80014e0:	0858      	lsrs	r0, r3, #1
 80014e2:	086b      	lsrs	r3, r5, #1
 80014e4:	431e      	orrs	r6, r3
 80014e6:	07ed      	lsls	r5, r5, #31
 80014e8:	e63c      	b.n	8001164 <__aeabi_ddiv+0xf4>
 80014ea:	f001 f977 	bl	80027dc <__clzsi2>
 80014ee:	0001      	movs	r1, r0
 80014f0:	0002      	movs	r2, r0
 80014f2:	3115      	adds	r1, #21
 80014f4:	3220      	adds	r2, #32
 80014f6:	291c      	cmp	r1, #28
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x48c>
 80014fa:	e72c      	b.n	8001356 <__aeabi_ddiv+0x2e6>
 80014fc:	464b      	mov	r3, r9
 80014fe:	3808      	subs	r0, #8
 8001500:	4083      	lsls	r3, r0
 8001502:	2500      	movs	r5, #0
 8001504:	4698      	mov	r8, r3
 8001506:	e732      	b.n	800136e <__aeabi_ddiv+0x2fe>
 8001508:	f001 f968 	bl	80027dc <__clzsi2>
 800150c:	0003      	movs	r3, r0
 800150e:	001a      	movs	r2, r3
 8001510:	3215      	adds	r2, #21
 8001512:	3020      	adds	r0, #32
 8001514:	2a1c      	cmp	r2, #28
 8001516:	dc00      	bgt.n	800151a <__aeabi_ddiv+0x4aa>
 8001518:	e6ff      	b.n	800131a <__aeabi_ddiv+0x2aa>
 800151a:	4654      	mov	r4, sl
 800151c:	3b08      	subs	r3, #8
 800151e:	2100      	movs	r1, #0
 8001520:	409c      	lsls	r4, r3
 8001522:	e705      	b.n	8001330 <__aeabi_ddiv+0x2c0>
 8001524:	1936      	adds	r6, r6, r4
 8001526:	3b01      	subs	r3, #1
 8001528:	42b4      	cmp	r4, r6
 800152a:	d900      	bls.n	800152e <__aeabi_ddiv+0x4be>
 800152c:	e6a6      	b.n	800127c <__aeabi_ddiv+0x20c>
 800152e:	42b2      	cmp	r2, r6
 8001530:	d800      	bhi.n	8001534 <__aeabi_ddiv+0x4c4>
 8001532:	e6a3      	b.n	800127c <__aeabi_ddiv+0x20c>
 8001534:	1e83      	subs	r3, r0, #2
 8001536:	1936      	adds	r6, r6, r4
 8001538:	e6a0      	b.n	800127c <__aeabi_ddiv+0x20c>
 800153a:	1909      	adds	r1, r1, r4
 800153c:	3d01      	subs	r5, #1
 800153e:	428c      	cmp	r4, r1
 8001540:	d900      	bls.n	8001544 <__aeabi_ddiv+0x4d4>
 8001542:	e68d      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001544:	428a      	cmp	r2, r1
 8001546:	d800      	bhi.n	800154a <__aeabi_ddiv+0x4da>
 8001548:	e68a      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 800154a:	1e85      	subs	r5, r0, #2
 800154c:	1909      	adds	r1, r1, r4
 800154e:	e687      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001550:	220f      	movs	r2, #15
 8001552:	402a      	ands	r2, r5
 8001554:	2a04      	cmp	r2, #4
 8001556:	d100      	bne.n	800155a <__aeabi_ddiv+0x4ea>
 8001558:	e6bc      	b.n	80012d4 <__aeabi_ddiv+0x264>
 800155a:	1d29      	adds	r1, r5, #4
 800155c:	42a9      	cmp	r1, r5
 800155e:	41ad      	sbcs	r5, r5
 8001560:	426d      	negs	r5, r5
 8001562:	08c9      	lsrs	r1, r1, #3
 8001564:	44a8      	add	r8, r5
 8001566:	e6b6      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001568:	42af      	cmp	r7, r5
 800156a:	d900      	bls.n	800156e <__aeabi_ddiv+0x4fe>
 800156c:	e662      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800156e:	4281      	cmp	r1, r0
 8001570:	d804      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 8001572:	d000      	beq.n	8001576 <__aeabi_ddiv+0x506>
 8001574:	e65e      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 8001576:	42ae      	cmp	r6, r5
 8001578:	d800      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 800157a:	e65b      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800157c:	2302      	movs	r3, #2
 800157e:	425b      	negs	r3, r3
 8001580:	469c      	mov	ip, r3
 8001582:	9b00      	ldr	r3, [sp, #0]
 8001584:	44e0      	add	r8, ip
 8001586:	469c      	mov	ip, r3
 8001588:	4465      	add	r5, ip
 800158a:	429d      	cmp	r5, r3
 800158c:	419b      	sbcs	r3, r3
 800158e:	425b      	negs	r3, r3
 8001590:	191b      	adds	r3, r3, r4
 8001592:	18c0      	adds	r0, r0, r3
 8001594:	e64f      	b.n	8001236 <__aeabi_ddiv+0x1c6>
 8001596:	42b2      	cmp	r2, r6
 8001598:	d800      	bhi.n	800159c <__aeabi_ddiv+0x52c>
 800159a:	e612      	b.n	80011c2 <__aeabi_ddiv+0x152>
 800159c:	1e83      	subs	r3, r0, #2
 800159e:	1936      	adds	r6, r6, r4
 80015a0:	e60f      	b.n	80011c2 <__aeabi_ddiv+0x152>
 80015a2:	428a      	cmp	r2, r1
 80015a4:	d800      	bhi.n	80015a8 <__aeabi_ddiv+0x538>
 80015a6:	e5fa      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015a8:	1e83      	subs	r3, r0, #2
 80015aa:	4698      	mov	r8, r3
 80015ac:	1909      	adds	r1, r1, r4
 80015ae:	e5f6      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <__aeabi_ddiv+0x5d4>)
 80015b2:	0028      	movs	r0, r5
 80015b4:	445b      	add	r3, fp
 80015b6:	4641      	mov	r1, r8
 80015b8:	409d      	lsls	r5, r3
 80015ba:	4099      	lsls	r1, r3
 80015bc:	40d0      	lsrs	r0, r2
 80015be:	1e6b      	subs	r3, r5, #1
 80015c0:	419d      	sbcs	r5, r3
 80015c2:	4643      	mov	r3, r8
 80015c4:	4301      	orrs	r1, r0
 80015c6:	4329      	orrs	r1, r5
 80015c8:	40d3      	lsrs	r3, r2
 80015ca:	074a      	lsls	r2, r1, #29
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x560>
 80015ce:	e755      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015d0:	220f      	movs	r2, #15
 80015d2:	400a      	ands	r2, r1
 80015d4:	2a04      	cmp	r2, #4
 80015d6:	d000      	beq.n	80015da <__aeabi_ddiv+0x56a>
 80015d8:	e74a      	b.n	8001470 <__aeabi_ddiv+0x400>
 80015da:	e74f      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015dc:	0015      	movs	r5, r2
 80015de:	4286      	cmp	r6, r0
 80015e0:	d000      	beq.n	80015e4 <__aeabi_ddiv+0x574>
 80015e2:	e66d      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015e4:	9a00      	ldr	r2, [sp, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d000      	beq.n	80015ec <__aeabi_ddiv+0x57c>
 80015ea:	e669      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015ec:	e66a      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <__aeabi_ddiv+0x5d8>)
 80015f0:	445b      	add	r3, fp
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	dc00      	bgt.n	80015f8 <__aeabi_ddiv+0x588>
 80015f6:	e713      	b.n	8001420 <__aeabi_ddiv+0x3b0>
 80015f8:	2501      	movs	r5, #1
 80015fa:	2100      	movs	r1, #0
 80015fc:	44a8      	add	r8, r5
 80015fe:	e66a      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001600:	075d      	lsls	r5, r3, #29
 8001602:	025b      	lsls	r3, r3, #9
 8001604:	0b1a      	lsrs	r2, r3, #12
 8001606:	08c9      	lsrs	r1, r1, #3
 8001608:	2300      	movs	r3, #0
 800160a:	430d      	orrs	r5, r1
 800160c:	e587      	b.n	800111e <__aeabi_ddiv+0xae>
 800160e:	9900      	ldr	r1, [sp, #0]
 8001610:	3d02      	subs	r5, #2
 8001612:	004a      	lsls	r2, r1, #1
 8001614:	428a      	cmp	r2, r1
 8001616:	41bf      	sbcs	r7, r7
 8001618:	427f      	negs	r7, r7
 800161a:	193f      	adds	r7, r7, r4
 800161c:	19f6      	adds	r6, r6, r7
 800161e:	9200      	str	r2, [sp, #0]
 8001620:	e7dd      	b.n	80015de <__aeabi_ddiv+0x56e>
 8001622:	2280      	movs	r2, #128	; 0x80
 8001624:	4643      	mov	r3, r8
 8001626:	0312      	lsls	r2, r2, #12
 8001628:	431a      	orrs	r2, r3
 800162a:	0312      	lsls	r2, r2, #12
 800162c:	4b03      	ldr	r3, [pc, #12]	; (800163c <__aeabi_ddiv+0x5cc>)
 800162e:	0b12      	lsrs	r2, r2, #12
 8001630:	e575      	b.n	800111e <__aeabi_ddiv+0xae>
 8001632:	9900      	ldr	r1, [sp, #0]
 8001634:	4299      	cmp	r1, r3
 8001636:	d3ea      	bcc.n	800160e <__aeabi_ddiv+0x59e>
 8001638:	0015      	movs	r5, r2
 800163a:	e7d3      	b.n	80015e4 <__aeabi_ddiv+0x574>
 800163c:	000007ff 	.word	0x000007ff
 8001640:	0000043e 	.word	0x0000043e
 8001644:	0000041e 	.word	0x0000041e
 8001648:	000003ff 	.word	0x000003ff

0800164c <__eqdf2>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	46de      	mov	lr, fp
 8001654:	4657      	mov	r7, sl
 8001656:	4690      	mov	r8, r2
 8001658:	b5e0      	push	{r5, r6, r7, lr}
 800165a:	0017      	movs	r7, r2
 800165c:	031a      	lsls	r2, r3, #12
 800165e:	0b12      	lsrs	r2, r2, #12
 8001660:	0005      	movs	r5, r0
 8001662:	4684      	mov	ip, r0
 8001664:	4819      	ldr	r0, [pc, #100]	; (80016cc <__eqdf2+0x80>)
 8001666:	030e      	lsls	r6, r1, #12
 8001668:	004c      	lsls	r4, r1, #1
 800166a:	4691      	mov	r9, r2
 800166c:	005a      	lsls	r2, r3, #1
 800166e:	0fdb      	lsrs	r3, r3, #31
 8001670:	469b      	mov	fp, r3
 8001672:	0b36      	lsrs	r6, r6, #12
 8001674:	0d64      	lsrs	r4, r4, #21
 8001676:	0fc9      	lsrs	r1, r1, #31
 8001678:	0d52      	lsrs	r2, r2, #21
 800167a:	4284      	cmp	r4, r0
 800167c:	d019      	beq.n	80016b2 <__eqdf2+0x66>
 800167e:	4282      	cmp	r2, r0
 8001680:	d010      	beq.n	80016a4 <__eqdf2+0x58>
 8001682:	2001      	movs	r0, #1
 8001684:	4294      	cmp	r4, r2
 8001686:	d10e      	bne.n	80016a6 <__eqdf2+0x5a>
 8001688:	454e      	cmp	r6, r9
 800168a:	d10c      	bne.n	80016a6 <__eqdf2+0x5a>
 800168c:	2001      	movs	r0, #1
 800168e:	45c4      	cmp	ip, r8
 8001690:	d109      	bne.n	80016a6 <__eqdf2+0x5a>
 8001692:	4559      	cmp	r1, fp
 8001694:	d017      	beq.n	80016c6 <__eqdf2+0x7a>
 8001696:	2c00      	cmp	r4, #0
 8001698:	d105      	bne.n	80016a6 <__eqdf2+0x5a>
 800169a:	0030      	movs	r0, r6
 800169c:	4328      	orrs	r0, r5
 800169e:	1e43      	subs	r3, r0, #1
 80016a0:	4198      	sbcs	r0, r3
 80016a2:	e000      	b.n	80016a6 <__eqdf2+0x5a>
 80016a4:	2001      	movs	r0, #1
 80016a6:	bcf0      	pop	{r4, r5, r6, r7}
 80016a8:	46bb      	mov	fp, r7
 80016aa:	46b2      	mov	sl, r6
 80016ac:	46a9      	mov	r9, r5
 80016ae:	46a0      	mov	r8, r4
 80016b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b2:	0033      	movs	r3, r6
 80016b4:	2001      	movs	r0, #1
 80016b6:	432b      	orrs	r3, r5
 80016b8:	d1f5      	bne.n	80016a6 <__eqdf2+0x5a>
 80016ba:	42a2      	cmp	r2, r4
 80016bc:	d1f3      	bne.n	80016a6 <__eqdf2+0x5a>
 80016be:	464b      	mov	r3, r9
 80016c0:	433b      	orrs	r3, r7
 80016c2:	d1f0      	bne.n	80016a6 <__eqdf2+0x5a>
 80016c4:	e7e2      	b.n	800168c <__eqdf2+0x40>
 80016c6:	2000      	movs	r0, #0
 80016c8:	e7ed      	b.n	80016a6 <__eqdf2+0x5a>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	000007ff 	.word	0x000007ff

080016d0 <__gedf2>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	4647      	mov	r7, r8
 80016d4:	46ce      	mov	lr, r9
 80016d6:	0004      	movs	r4, r0
 80016d8:	0018      	movs	r0, r3
 80016da:	0016      	movs	r6, r2
 80016dc:	031b      	lsls	r3, r3, #12
 80016de:	0b1b      	lsrs	r3, r3, #12
 80016e0:	4d2d      	ldr	r5, [pc, #180]	; (8001798 <__gedf2+0xc8>)
 80016e2:	004a      	lsls	r2, r1, #1
 80016e4:	4699      	mov	r9, r3
 80016e6:	b580      	push	{r7, lr}
 80016e8:	0043      	lsls	r3, r0, #1
 80016ea:	030f      	lsls	r7, r1, #12
 80016ec:	46a4      	mov	ip, r4
 80016ee:	46b0      	mov	r8, r6
 80016f0:	0b3f      	lsrs	r7, r7, #12
 80016f2:	0d52      	lsrs	r2, r2, #21
 80016f4:	0fc9      	lsrs	r1, r1, #31
 80016f6:	0d5b      	lsrs	r3, r3, #21
 80016f8:	0fc0      	lsrs	r0, r0, #31
 80016fa:	42aa      	cmp	r2, r5
 80016fc:	d021      	beq.n	8001742 <__gedf2+0x72>
 80016fe:	42ab      	cmp	r3, r5
 8001700:	d013      	beq.n	800172a <__gedf2+0x5a>
 8001702:	2a00      	cmp	r2, #0
 8001704:	d122      	bne.n	800174c <__gedf2+0x7c>
 8001706:	433c      	orrs	r4, r7
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <__gedf2+0x42>
 800170c:	464d      	mov	r5, r9
 800170e:	432e      	orrs	r6, r5
 8001710:	d022      	beq.n	8001758 <__gedf2+0x88>
 8001712:	2c00      	cmp	r4, #0
 8001714:	d010      	beq.n	8001738 <__gedf2+0x68>
 8001716:	4281      	cmp	r1, r0
 8001718:	d022      	beq.n	8001760 <__gedf2+0x90>
 800171a:	2002      	movs	r0, #2
 800171c:	3901      	subs	r1, #1
 800171e:	4008      	ands	r0, r1
 8001720:	3801      	subs	r0, #1
 8001722:	bcc0      	pop	{r6, r7}
 8001724:	46b9      	mov	r9, r7
 8001726:	46b0      	mov	r8, r6
 8001728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172a:	464d      	mov	r5, r9
 800172c:	432e      	orrs	r6, r5
 800172e:	d129      	bne.n	8001784 <__gedf2+0xb4>
 8001730:	2a00      	cmp	r2, #0
 8001732:	d1f0      	bne.n	8001716 <__gedf2+0x46>
 8001734:	433c      	orrs	r4, r7
 8001736:	d1ee      	bne.n	8001716 <__gedf2+0x46>
 8001738:	2800      	cmp	r0, #0
 800173a:	d1f2      	bne.n	8001722 <__gedf2+0x52>
 800173c:	2001      	movs	r0, #1
 800173e:	4240      	negs	r0, r0
 8001740:	e7ef      	b.n	8001722 <__gedf2+0x52>
 8001742:	003d      	movs	r5, r7
 8001744:	4325      	orrs	r5, r4
 8001746:	d11d      	bne.n	8001784 <__gedf2+0xb4>
 8001748:	4293      	cmp	r3, r2
 800174a:	d0ee      	beq.n	800172a <__gedf2+0x5a>
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1e2      	bne.n	8001716 <__gedf2+0x46>
 8001750:	464c      	mov	r4, r9
 8001752:	4326      	orrs	r6, r4
 8001754:	d1df      	bne.n	8001716 <__gedf2+0x46>
 8001756:	e7e0      	b.n	800171a <__gedf2+0x4a>
 8001758:	2000      	movs	r0, #0
 800175a:	2c00      	cmp	r4, #0
 800175c:	d0e1      	beq.n	8001722 <__gedf2+0x52>
 800175e:	e7dc      	b.n	800171a <__gedf2+0x4a>
 8001760:	429a      	cmp	r2, r3
 8001762:	dc0a      	bgt.n	800177a <__gedf2+0xaa>
 8001764:	dbe8      	blt.n	8001738 <__gedf2+0x68>
 8001766:	454f      	cmp	r7, r9
 8001768:	d8d7      	bhi.n	800171a <__gedf2+0x4a>
 800176a:	d00e      	beq.n	800178a <__gedf2+0xba>
 800176c:	2000      	movs	r0, #0
 800176e:	454f      	cmp	r7, r9
 8001770:	d2d7      	bcs.n	8001722 <__gedf2+0x52>
 8001772:	2900      	cmp	r1, #0
 8001774:	d0e2      	beq.n	800173c <__gedf2+0x6c>
 8001776:	0008      	movs	r0, r1
 8001778:	e7d3      	b.n	8001722 <__gedf2+0x52>
 800177a:	4243      	negs	r3, r0
 800177c:	4158      	adcs	r0, r3
 800177e:	0040      	lsls	r0, r0, #1
 8001780:	3801      	subs	r0, #1
 8001782:	e7ce      	b.n	8001722 <__gedf2+0x52>
 8001784:	2002      	movs	r0, #2
 8001786:	4240      	negs	r0, r0
 8001788:	e7cb      	b.n	8001722 <__gedf2+0x52>
 800178a:	45c4      	cmp	ip, r8
 800178c:	d8c5      	bhi.n	800171a <__gedf2+0x4a>
 800178e:	2000      	movs	r0, #0
 8001790:	45c4      	cmp	ip, r8
 8001792:	d2c6      	bcs.n	8001722 <__gedf2+0x52>
 8001794:	e7ed      	b.n	8001772 <__gedf2+0xa2>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	000007ff 	.word	0x000007ff

0800179c <__ledf2>:
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	4647      	mov	r7, r8
 80017a0:	46ce      	mov	lr, r9
 80017a2:	0004      	movs	r4, r0
 80017a4:	0018      	movs	r0, r3
 80017a6:	0016      	movs	r6, r2
 80017a8:	031b      	lsls	r3, r3, #12
 80017aa:	0b1b      	lsrs	r3, r3, #12
 80017ac:	4d2c      	ldr	r5, [pc, #176]	; (8001860 <__ledf2+0xc4>)
 80017ae:	004a      	lsls	r2, r1, #1
 80017b0:	4699      	mov	r9, r3
 80017b2:	b580      	push	{r7, lr}
 80017b4:	0043      	lsls	r3, r0, #1
 80017b6:	030f      	lsls	r7, r1, #12
 80017b8:	46a4      	mov	ip, r4
 80017ba:	46b0      	mov	r8, r6
 80017bc:	0b3f      	lsrs	r7, r7, #12
 80017be:	0d52      	lsrs	r2, r2, #21
 80017c0:	0fc9      	lsrs	r1, r1, #31
 80017c2:	0d5b      	lsrs	r3, r3, #21
 80017c4:	0fc0      	lsrs	r0, r0, #31
 80017c6:	42aa      	cmp	r2, r5
 80017c8:	d00d      	beq.n	80017e6 <__ledf2+0x4a>
 80017ca:	42ab      	cmp	r3, r5
 80017cc:	d010      	beq.n	80017f0 <__ledf2+0x54>
 80017ce:	2a00      	cmp	r2, #0
 80017d0:	d127      	bne.n	8001822 <__ledf2+0x86>
 80017d2:	433c      	orrs	r4, r7
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d111      	bne.n	80017fc <__ledf2+0x60>
 80017d8:	464d      	mov	r5, r9
 80017da:	432e      	orrs	r6, r5
 80017dc:	d10e      	bne.n	80017fc <__ledf2+0x60>
 80017de:	2000      	movs	r0, #0
 80017e0:	2c00      	cmp	r4, #0
 80017e2:	d015      	beq.n	8001810 <__ledf2+0x74>
 80017e4:	e00e      	b.n	8001804 <__ledf2+0x68>
 80017e6:	003d      	movs	r5, r7
 80017e8:	4325      	orrs	r5, r4
 80017ea:	d110      	bne.n	800180e <__ledf2+0x72>
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d118      	bne.n	8001822 <__ledf2+0x86>
 80017f0:	464d      	mov	r5, r9
 80017f2:	432e      	orrs	r6, r5
 80017f4:	d10b      	bne.n	800180e <__ledf2+0x72>
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d102      	bne.n	8001800 <__ledf2+0x64>
 80017fa:	433c      	orrs	r4, r7
 80017fc:	2c00      	cmp	r4, #0
 80017fe:	d00b      	beq.n	8001818 <__ledf2+0x7c>
 8001800:	4281      	cmp	r1, r0
 8001802:	d014      	beq.n	800182e <__ledf2+0x92>
 8001804:	2002      	movs	r0, #2
 8001806:	3901      	subs	r1, #1
 8001808:	4008      	ands	r0, r1
 800180a:	3801      	subs	r0, #1
 800180c:	e000      	b.n	8001810 <__ledf2+0x74>
 800180e:	2002      	movs	r0, #2
 8001810:	bcc0      	pop	{r6, r7}
 8001812:	46b9      	mov	r9, r7
 8001814:	46b0      	mov	r8, r6
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001818:	2800      	cmp	r0, #0
 800181a:	d1f9      	bne.n	8001810 <__ledf2+0x74>
 800181c:	2001      	movs	r0, #1
 800181e:	4240      	negs	r0, r0
 8001820:	e7f6      	b.n	8001810 <__ledf2+0x74>
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1ec      	bne.n	8001800 <__ledf2+0x64>
 8001826:	464c      	mov	r4, r9
 8001828:	4326      	orrs	r6, r4
 800182a:	d1e9      	bne.n	8001800 <__ledf2+0x64>
 800182c:	e7ea      	b.n	8001804 <__ledf2+0x68>
 800182e:	429a      	cmp	r2, r3
 8001830:	dd04      	ble.n	800183c <__ledf2+0xa0>
 8001832:	4243      	negs	r3, r0
 8001834:	4158      	adcs	r0, r3
 8001836:	0040      	lsls	r0, r0, #1
 8001838:	3801      	subs	r0, #1
 800183a:	e7e9      	b.n	8001810 <__ledf2+0x74>
 800183c:	429a      	cmp	r2, r3
 800183e:	dbeb      	blt.n	8001818 <__ledf2+0x7c>
 8001840:	454f      	cmp	r7, r9
 8001842:	d8df      	bhi.n	8001804 <__ledf2+0x68>
 8001844:	d006      	beq.n	8001854 <__ledf2+0xb8>
 8001846:	2000      	movs	r0, #0
 8001848:	454f      	cmp	r7, r9
 800184a:	d2e1      	bcs.n	8001810 <__ledf2+0x74>
 800184c:	2900      	cmp	r1, #0
 800184e:	d0e5      	beq.n	800181c <__ledf2+0x80>
 8001850:	0008      	movs	r0, r1
 8001852:	e7dd      	b.n	8001810 <__ledf2+0x74>
 8001854:	45c4      	cmp	ip, r8
 8001856:	d8d5      	bhi.n	8001804 <__ledf2+0x68>
 8001858:	2000      	movs	r0, #0
 800185a:	45c4      	cmp	ip, r8
 800185c:	d2d8      	bcs.n	8001810 <__ledf2+0x74>
 800185e:	e7f5      	b.n	800184c <__ledf2+0xb0>
 8001860:	000007ff 	.word	0x000007ff

08001864 <__aeabi_dmul>:
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	4645      	mov	r5, r8
 8001868:	46de      	mov	lr, fp
 800186a:	4657      	mov	r7, sl
 800186c:	464e      	mov	r6, r9
 800186e:	b5e0      	push	{r5, r6, r7, lr}
 8001870:	001f      	movs	r7, r3
 8001872:	030b      	lsls	r3, r1, #12
 8001874:	0b1b      	lsrs	r3, r3, #12
 8001876:	469b      	mov	fp, r3
 8001878:	004d      	lsls	r5, r1, #1
 800187a:	0fcb      	lsrs	r3, r1, #31
 800187c:	0004      	movs	r4, r0
 800187e:	4691      	mov	r9, r2
 8001880:	4698      	mov	r8, r3
 8001882:	b087      	sub	sp, #28
 8001884:	0d6d      	lsrs	r5, r5, #21
 8001886:	d100      	bne.n	800188a <__aeabi_dmul+0x26>
 8001888:	e1cd      	b.n	8001c26 <__aeabi_dmul+0x3c2>
 800188a:	4bce      	ldr	r3, [pc, #824]	; (8001bc4 <__aeabi_dmul+0x360>)
 800188c:	429d      	cmp	r5, r3
 800188e:	d100      	bne.n	8001892 <__aeabi_dmul+0x2e>
 8001890:	e1e9      	b.n	8001c66 <__aeabi_dmul+0x402>
 8001892:	465a      	mov	r2, fp
 8001894:	0f43      	lsrs	r3, r0, #29
 8001896:	00d2      	lsls	r2, r2, #3
 8001898:	4313      	orrs	r3, r2
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	0412      	lsls	r2, r2, #16
 800189e:	431a      	orrs	r2, r3
 80018a0:	00c3      	lsls	r3, r0, #3
 80018a2:	469a      	mov	sl, r3
 80018a4:	4bc8      	ldr	r3, [pc, #800]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018a6:	4693      	mov	fp, r2
 80018a8:	469c      	mov	ip, r3
 80018aa:	2300      	movs	r3, #0
 80018ac:	2600      	movs	r6, #0
 80018ae:	4465      	add	r5, ip
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	033c      	lsls	r4, r7, #12
 80018b4:	007b      	lsls	r3, r7, #1
 80018b6:	4648      	mov	r0, r9
 80018b8:	0b24      	lsrs	r4, r4, #12
 80018ba:	0d5b      	lsrs	r3, r3, #21
 80018bc:	0fff      	lsrs	r7, r7, #31
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d100      	bne.n	80018c4 <__aeabi_dmul+0x60>
 80018c2:	e189      	b.n	8001bd8 <__aeabi_dmul+0x374>
 80018c4:	4abf      	ldr	r2, [pc, #764]	; (8001bc4 <__aeabi_dmul+0x360>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d019      	beq.n	80018fe <__aeabi_dmul+0x9a>
 80018ca:	0f42      	lsrs	r2, r0, #29
 80018cc:	00e4      	lsls	r4, r4, #3
 80018ce:	4322      	orrs	r2, r4
 80018d0:	2480      	movs	r4, #128	; 0x80
 80018d2:	0424      	lsls	r4, r4, #16
 80018d4:	4314      	orrs	r4, r2
 80018d6:	4abc      	ldr	r2, [pc, #752]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018d8:	2100      	movs	r1, #0
 80018da:	4694      	mov	ip, r2
 80018dc:	4642      	mov	r2, r8
 80018de:	4463      	add	r3, ip
 80018e0:	195b      	adds	r3, r3, r5
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	9b01      	ldr	r3, [sp, #4]
 80018e6:	407a      	eors	r2, r7
 80018e8:	3301      	adds	r3, #1
 80018ea:	00c0      	lsls	r0, r0, #3
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	2e0a      	cmp	r6, #10
 80018f2:	dd1c      	ble.n	800192e <__aeabi_dmul+0xca>
 80018f4:	003a      	movs	r2, r7
 80018f6:	2e0b      	cmp	r6, #11
 80018f8:	d05e      	beq.n	80019b8 <__aeabi_dmul+0x154>
 80018fa:	4647      	mov	r7, r8
 80018fc:	e056      	b.n	80019ac <__aeabi_dmul+0x148>
 80018fe:	4649      	mov	r1, r9
 8001900:	4bb0      	ldr	r3, [pc, #704]	; (8001bc4 <__aeabi_dmul+0x360>)
 8001902:	4321      	orrs	r1, r4
 8001904:	18eb      	adds	r3, r5, r3
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	2900      	cmp	r1, #0
 800190a:	d12a      	bne.n	8001962 <__aeabi_dmul+0xfe>
 800190c:	2080      	movs	r0, #128	; 0x80
 800190e:	2202      	movs	r2, #2
 8001910:	0100      	lsls	r0, r0, #4
 8001912:	002b      	movs	r3, r5
 8001914:	4684      	mov	ip, r0
 8001916:	4316      	orrs	r6, r2
 8001918:	4642      	mov	r2, r8
 800191a:	4463      	add	r3, ip
 800191c:	407a      	eors	r2, r7
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	2e0a      	cmp	r6, #10
 8001924:	dd00      	ble.n	8001928 <__aeabi_dmul+0xc4>
 8001926:	e231      	b.n	8001d8c <__aeabi_dmul+0x528>
 8001928:	2000      	movs	r0, #0
 800192a:	2400      	movs	r4, #0
 800192c:	2102      	movs	r1, #2
 800192e:	2e02      	cmp	r6, #2
 8001930:	dc26      	bgt.n	8001980 <__aeabi_dmul+0x11c>
 8001932:	3e01      	subs	r6, #1
 8001934:	2e01      	cmp	r6, #1
 8001936:	d852      	bhi.n	80019de <__aeabi_dmul+0x17a>
 8001938:	2902      	cmp	r1, #2
 800193a:	d04c      	beq.n	80019d6 <__aeabi_dmul+0x172>
 800193c:	2901      	cmp	r1, #1
 800193e:	d000      	beq.n	8001942 <__aeabi_dmul+0xde>
 8001940:	e118      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001942:	2300      	movs	r3, #0
 8001944:	2400      	movs	r4, #0
 8001946:	2500      	movs	r5, #0
 8001948:	051b      	lsls	r3, r3, #20
 800194a:	4323      	orrs	r3, r4
 800194c:	07d2      	lsls	r2, r2, #31
 800194e:	4313      	orrs	r3, r2
 8001950:	0028      	movs	r0, r5
 8001952:	0019      	movs	r1, r3
 8001954:	b007      	add	sp, #28
 8001956:	bcf0      	pop	{r4, r5, r6, r7}
 8001958:	46bb      	mov	fp, r7
 800195a:	46b2      	mov	sl, r6
 800195c:	46a9      	mov	r9, r5
 800195e:	46a0      	mov	r8, r4
 8001960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001962:	2180      	movs	r1, #128	; 0x80
 8001964:	2203      	movs	r2, #3
 8001966:	0109      	lsls	r1, r1, #4
 8001968:	002b      	movs	r3, r5
 800196a:	468c      	mov	ip, r1
 800196c:	4316      	orrs	r6, r2
 800196e:	4642      	mov	r2, r8
 8001970:	4463      	add	r3, ip
 8001972:	407a      	eors	r2, r7
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	9302      	str	r3, [sp, #8]
 8001978:	2e0a      	cmp	r6, #10
 800197a:	dd00      	ble.n	800197e <__aeabi_dmul+0x11a>
 800197c:	e228      	b.n	8001dd0 <__aeabi_dmul+0x56c>
 800197e:	2103      	movs	r1, #3
 8001980:	2501      	movs	r5, #1
 8001982:	40b5      	lsls	r5, r6
 8001984:	46ac      	mov	ip, r5
 8001986:	26a6      	movs	r6, #166	; 0xa6
 8001988:	4663      	mov	r3, ip
 800198a:	00f6      	lsls	r6, r6, #3
 800198c:	4035      	ands	r5, r6
 800198e:	4233      	tst	r3, r6
 8001990:	d10b      	bne.n	80019aa <__aeabi_dmul+0x146>
 8001992:	2690      	movs	r6, #144	; 0x90
 8001994:	00b6      	lsls	r6, r6, #2
 8001996:	4233      	tst	r3, r6
 8001998:	d118      	bne.n	80019cc <__aeabi_dmul+0x168>
 800199a:	3eb9      	subs	r6, #185	; 0xb9
 800199c:	3eff      	subs	r6, #255	; 0xff
 800199e:	421e      	tst	r6, r3
 80019a0:	d01d      	beq.n	80019de <__aeabi_dmul+0x17a>
 80019a2:	46a3      	mov	fp, r4
 80019a4:	4682      	mov	sl, r0
 80019a6:	9100      	str	r1, [sp, #0]
 80019a8:	e000      	b.n	80019ac <__aeabi_dmul+0x148>
 80019aa:	0017      	movs	r7, r2
 80019ac:	9900      	ldr	r1, [sp, #0]
 80019ae:	003a      	movs	r2, r7
 80019b0:	2902      	cmp	r1, #2
 80019b2:	d010      	beq.n	80019d6 <__aeabi_dmul+0x172>
 80019b4:	465c      	mov	r4, fp
 80019b6:	4650      	mov	r0, sl
 80019b8:	2903      	cmp	r1, #3
 80019ba:	d1bf      	bne.n	800193c <__aeabi_dmul+0xd8>
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	031b      	lsls	r3, r3, #12
 80019c0:	431c      	orrs	r4, r3
 80019c2:	0324      	lsls	r4, r4, #12
 80019c4:	0005      	movs	r5, r0
 80019c6:	4b7f      	ldr	r3, [pc, #508]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019c8:	0b24      	lsrs	r4, r4, #12
 80019ca:	e7bd      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019cc:	2480      	movs	r4, #128	; 0x80
 80019ce:	2200      	movs	r2, #0
 80019d0:	4b7c      	ldr	r3, [pc, #496]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019d2:	0324      	lsls	r4, r4, #12
 80019d4:	e7b8      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019d6:	2400      	movs	r4, #0
 80019d8:	2500      	movs	r5, #0
 80019da:	4b7a      	ldr	r3, [pc, #488]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019dc:	e7b4      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019de:	4653      	mov	r3, sl
 80019e0:	041e      	lsls	r6, r3, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	0c1f      	lsrs	r7, r3, #16
 80019e6:	0033      	movs	r3, r6
 80019e8:	0c01      	lsrs	r1, r0, #16
 80019ea:	0400      	lsls	r0, r0, #16
 80019ec:	0c00      	lsrs	r0, r0, #16
 80019ee:	4343      	muls	r3, r0
 80019f0:	4698      	mov	r8, r3
 80019f2:	0003      	movs	r3, r0
 80019f4:	437b      	muls	r3, r7
 80019f6:	4699      	mov	r9, r3
 80019f8:	0033      	movs	r3, r6
 80019fa:	434b      	muls	r3, r1
 80019fc:	469c      	mov	ip, r3
 80019fe:	4643      	mov	r3, r8
 8001a00:	000d      	movs	r5, r1
 8001a02:	0c1b      	lsrs	r3, r3, #16
 8001a04:	469a      	mov	sl, r3
 8001a06:	437d      	muls	r5, r7
 8001a08:	44cc      	add	ip, r9
 8001a0a:	44d4      	add	ip, sl
 8001a0c:	9500      	str	r5, [sp, #0]
 8001a0e:	45e1      	cmp	r9, ip
 8001a10:	d904      	bls.n	8001a1c <__aeabi_dmul+0x1b8>
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	4699      	mov	r9, r3
 8001a18:	444d      	add	r5, r9
 8001a1a:	9500      	str	r5, [sp, #0]
 8001a1c:	4663      	mov	r3, ip
 8001a1e:	0c1b      	lsrs	r3, r3, #16
 8001a20:	001d      	movs	r5, r3
 8001a22:	4663      	mov	r3, ip
 8001a24:	041b      	lsls	r3, r3, #16
 8001a26:	469c      	mov	ip, r3
 8001a28:	4643      	mov	r3, r8
 8001a2a:	041b      	lsls	r3, r3, #16
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	4698      	mov	r8, r3
 8001a30:	4663      	mov	r3, ip
 8001a32:	4443      	add	r3, r8
 8001a34:	9303      	str	r3, [sp, #12]
 8001a36:	0c23      	lsrs	r3, r4, #16
 8001a38:	4698      	mov	r8, r3
 8001a3a:	0033      	movs	r3, r6
 8001a3c:	0424      	lsls	r4, r4, #16
 8001a3e:	0c24      	lsrs	r4, r4, #16
 8001a40:	4363      	muls	r3, r4
 8001a42:	469c      	mov	ip, r3
 8001a44:	0023      	movs	r3, r4
 8001a46:	437b      	muls	r3, r7
 8001a48:	4699      	mov	r9, r3
 8001a4a:	4643      	mov	r3, r8
 8001a4c:	435e      	muls	r6, r3
 8001a4e:	435f      	muls	r7, r3
 8001a50:	444e      	add	r6, r9
 8001a52:	4663      	mov	r3, ip
 8001a54:	46b2      	mov	sl, r6
 8001a56:	0c1e      	lsrs	r6, r3, #16
 8001a58:	4456      	add	r6, sl
 8001a5a:	45b1      	cmp	r9, r6
 8001a5c:	d903      	bls.n	8001a66 <__aeabi_dmul+0x202>
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	025b      	lsls	r3, r3, #9
 8001a62:	4699      	mov	r9, r3
 8001a64:	444f      	add	r7, r9
 8001a66:	0c33      	lsrs	r3, r6, #16
 8001a68:	4699      	mov	r9, r3
 8001a6a:	003b      	movs	r3, r7
 8001a6c:	444b      	add	r3, r9
 8001a6e:	9305      	str	r3, [sp, #20]
 8001a70:	4663      	mov	r3, ip
 8001a72:	46ac      	mov	ip, r5
 8001a74:	041f      	lsls	r7, r3, #16
 8001a76:	0c3f      	lsrs	r7, r7, #16
 8001a78:	0436      	lsls	r6, r6, #16
 8001a7a:	19f6      	adds	r6, r6, r7
 8001a7c:	44b4      	add	ip, r6
 8001a7e:	4663      	mov	r3, ip
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	465b      	mov	r3, fp
 8001a84:	0c1b      	lsrs	r3, r3, #16
 8001a86:	469c      	mov	ip, r3
 8001a88:	465b      	mov	r3, fp
 8001a8a:	041f      	lsls	r7, r3, #16
 8001a8c:	0c3f      	lsrs	r7, r7, #16
 8001a8e:	003b      	movs	r3, r7
 8001a90:	4343      	muls	r3, r0
 8001a92:	4699      	mov	r9, r3
 8001a94:	4663      	mov	r3, ip
 8001a96:	4343      	muls	r3, r0
 8001a98:	469a      	mov	sl, r3
 8001a9a:	464b      	mov	r3, r9
 8001a9c:	4660      	mov	r0, ip
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	469b      	mov	fp, r3
 8001aa2:	4348      	muls	r0, r1
 8001aa4:	4379      	muls	r1, r7
 8001aa6:	4451      	add	r1, sl
 8001aa8:	4459      	add	r1, fp
 8001aaa:	458a      	cmp	sl, r1
 8001aac:	d903      	bls.n	8001ab6 <__aeabi_dmul+0x252>
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	025b      	lsls	r3, r3, #9
 8001ab2:	469a      	mov	sl, r3
 8001ab4:	4450      	add	r0, sl
 8001ab6:	0c0b      	lsrs	r3, r1, #16
 8001ab8:	469a      	mov	sl, r3
 8001aba:	464b      	mov	r3, r9
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	0c1b      	lsrs	r3, r3, #16
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	003b      	movs	r3, r7
 8001ac4:	4363      	muls	r3, r4
 8001ac6:	0409      	lsls	r1, r1, #16
 8001ac8:	4645      	mov	r5, r8
 8001aca:	4449      	add	r1, r9
 8001acc:	4699      	mov	r9, r3
 8001ace:	4663      	mov	r3, ip
 8001ad0:	435c      	muls	r4, r3
 8001ad2:	436b      	muls	r3, r5
 8001ad4:	469c      	mov	ip, r3
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	0c1b      	lsrs	r3, r3, #16
 8001ada:	4698      	mov	r8, r3
 8001adc:	436f      	muls	r7, r5
 8001ade:	193f      	adds	r7, r7, r4
 8001ae0:	4447      	add	r7, r8
 8001ae2:	4450      	add	r0, sl
 8001ae4:	42bc      	cmp	r4, r7
 8001ae6:	d903      	bls.n	8001af0 <__aeabi_dmul+0x28c>
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	025b      	lsls	r3, r3, #9
 8001aec:	4698      	mov	r8, r3
 8001aee:	44c4      	add	ip, r8
 8001af0:	9b04      	ldr	r3, [sp, #16]
 8001af2:	9d00      	ldr	r5, [sp, #0]
 8001af4:	4698      	mov	r8, r3
 8001af6:	4445      	add	r5, r8
 8001af8:	42b5      	cmp	r5, r6
 8001afa:	41b6      	sbcs	r6, r6
 8001afc:	4273      	negs	r3, r6
 8001afe:	4698      	mov	r8, r3
 8001b00:	464b      	mov	r3, r9
 8001b02:	041e      	lsls	r6, r3, #16
 8001b04:	9b05      	ldr	r3, [sp, #20]
 8001b06:	043c      	lsls	r4, r7, #16
 8001b08:	4699      	mov	r9, r3
 8001b0a:	0c36      	lsrs	r6, r6, #16
 8001b0c:	19a4      	adds	r4, r4, r6
 8001b0e:	444c      	add	r4, r9
 8001b10:	46a1      	mov	r9, r4
 8001b12:	4683      	mov	fp, r0
 8001b14:	186e      	adds	r6, r5, r1
 8001b16:	44c1      	add	r9, r8
 8001b18:	428e      	cmp	r6, r1
 8001b1a:	4189      	sbcs	r1, r1
 8001b1c:	44cb      	add	fp, r9
 8001b1e:	465d      	mov	r5, fp
 8001b20:	4249      	negs	r1, r1
 8001b22:	186d      	adds	r5, r5, r1
 8001b24:	429c      	cmp	r4, r3
 8001b26:	41a4      	sbcs	r4, r4
 8001b28:	45c1      	cmp	r9, r8
 8001b2a:	419b      	sbcs	r3, r3
 8001b2c:	4583      	cmp	fp, r0
 8001b2e:	4180      	sbcs	r0, r0
 8001b30:	428d      	cmp	r5, r1
 8001b32:	4189      	sbcs	r1, r1
 8001b34:	425b      	negs	r3, r3
 8001b36:	4264      	negs	r4, r4
 8001b38:	431c      	orrs	r4, r3
 8001b3a:	4240      	negs	r0, r0
 8001b3c:	9b03      	ldr	r3, [sp, #12]
 8001b3e:	4249      	negs	r1, r1
 8001b40:	4301      	orrs	r1, r0
 8001b42:	0270      	lsls	r0, r6, #9
 8001b44:	0c3f      	lsrs	r7, r7, #16
 8001b46:	4318      	orrs	r0, r3
 8001b48:	19e4      	adds	r4, r4, r7
 8001b4a:	1e47      	subs	r7, r0, #1
 8001b4c:	41b8      	sbcs	r0, r7
 8001b4e:	1864      	adds	r4, r4, r1
 8001b50:	4464      	add	r4, ip
 8001b52:	0df6      	lsrs	r6, r6, #23
 8001b54:	0261      	lsls	r1, r4, #9
 8001b56:	4330      	orrs	r0, r6
 8001b58:	0dec      	lsrs	r4, r5, #23
 8001b5a:	026e      	lsls	r6, r5, #9
 8001b5c:	430c      	orrs	r4, r1
 8001b5e:	4330      	orrs	r0, r6
 8001b60:	01c9      	lsls	r1, r1, #7
 8001b62:	d400      	bmi.n	8001b66 <__aeabi_dmul+0x302>
 8001b64:	e0f1      	b.n	8001d4a <__aeabi_dmul+0x4e6>
 8001b66:	2101      	movs	r1, #1
 8001b68:	0843      	lsrs	r3, r0, #1
 8001b6a:	4001      	ands	r1, r0
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	07e0      	lsls	r0, r4, #31
 8001b70:	4318      	orrs	r0, r3
 8001b72:	0864      	lsrs	r4, r4, #1
 8001b74:	4915      	ldr	r1, [pc, #84]	; (8001bcc <__aeabi_dmul+0x368>)
 8001b76:	9b02      	ldr	r3, [sp, #8]
 8001b78:	468c      	mov	ip, r1
 8001b7a:	4463      	add	r3, ip
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	dc00      	bgt.n	8001b82 <__aeabi_dmul+0x31e>
 8001b80:	e097      	b.n	8001cb2 <__aeabi_dmul+0x44e>
 8001b82:	0741      	lsls	r1, r0, #29
 8001b84:	d009      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b86:	210f      	movs	r1, #15
 8001b88:	4001      	ands	r1, r0
 8001b8a:	2904      	cmp	r1, #4
 8001b8c:	d005      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b8e:	1d01      	adds	r1, r0, #4
 8001b90:	4281      	cmp	r1, r0
 8001b92:	4180      	sbcs	r0, r0
 8001b94:	4240      	negs	r0, r0
 8001b96:	1824      	adds	r4, r4, r0
 8001b98:	0008      	movs	r0, r1
 8001b9a:	01e1      	lsls	r1, r4, #7
 8001b9c:	d506      	bpl.n	8001bac <__aeabi_dmul+0x348>
 8001b9e:	2180      	movs	r1, #128	; 0x80
 8001ba0:	00c9      	lsls	r1, r1, #3
 8001ba2:	468c      	mov	ip, r1
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <__aeabi_dmul+0x36c>)
 8001ba6:	401c      	ands	r4, r3
 8001ba8:	9b02      	ldr	r3, [sp, #8]
 8001baa:	4463      	add	r3, ip
 8001bac:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <__aeabi_dmul+0x370>)
 8001bae:	428b      	cmp	r3, r1
 8001bb0:	dd00      	ble.n	8001bb4 <__aeabi_dmul+0x350>
 8001bb2:	e710      	b.n	80019d6 <__aeabi_dmul+0x172>
 8001bb4:	0761      	lsls	r1, r4, #29
 8001bb6:	08c5      	lsrs	r5, r0, #3
 8001bb8:	0264      	lsls	r4, r4, #9
 8001bba:	055b      	lsls	r3, r3, #21
 8001bbc:	430d      	orrs	r5, r1
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	0d5b      	lsrs	r3, r3, #21
 8001bc2:	e6c1      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001bc4:	000007ff 	.word	0x000007ff
 8001bc8:	fffffc01 	.word	0xfffffc01
 8001bcc:	000003ff 	.word	0x000003ff
 8001bd0:	feffffff 	.word	0xfeffffff
 8001bd4:	000007fe 	.word	0x000007fe
 8001bd8:	464b      	mov	r3, r9
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	d059      	beq.n	8001c92 <__aeabi_dmul+0x42e>
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dmul+0x380>
 8001be2:	e0a3      	b.n	8001d2c <__aeabi_dmul+0x4c8>
 8001be4:	0020      	movs	r0, r4
 8001be6:	f000 fdf9 	bl	80027dc <__clzsi2>
 8001bea:	0001      	movs	r1, r0
 8001bec:	0003      	movs	r3, r0
 8001bee:	390b      	subs	r1, #11
 8001bf0:	221d      	movs	r2, #29
 8001bf2:	1a52      	subs	r2, r2, r1
 8001bf4:	4649      	mov	r1, r9
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	40d1      	lsrs	r1, r2
 8001bfa:	464a      	mov	r2, r9
 8001bfc:	3808      	subs	r0, #8
 8001bfe:	4082      	lsls	r2, r0
 8001c00:	4084      	lsls	r4, r0
 8001c02:	0010      	movs	r0, r2
 8001c04:	430c      	orrs	r4, r1
 8001c06:	4a74      	ldr	r2, [pc, #464]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c08:	1aeb      	subs	r3, r5, r3
 8001c0a:	4694      	mov	ip, r2
 8001c0c:	4642      	mov	r2, r8
 8001c0e:	4463      	add	r3, ip
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	407a      	eors	r2, r7
 8001c16:	3301      	adds	r3, #1
 8001c18:	2100      	movs	r1, #0
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	2e0a      	cmp	r6, #10
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dmul+0x3c0>
 8001c22:	e667      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001c24:	e683      	b.n	800192e <__aeabi_dmul+0xca>
 8001c26:	465b      	mov	r3, fp
 8001c28:	4303      	orrs	r3, r0
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	d02a      	beq.n	8001c84 <__aeabi_dmul+0x420>
 8001c2e:	465b      	mov	r3, fp
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06d      	beq.n	8001d10 <__aeabi_dmul+0x4ac>
 8001c34:	4658      	mov	r0, fp
 8001c36:	f000 fdd1 	bl	80027dc <__clzsi2>
 8001c3a:	0001      	movs	r1, r0
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	390b      	subs	r1, #11
 8001c40:	221d      	movs	r2, #29
 8001c42:	1a52      	subs	r2, r2, r1
 8001c44:	0021      	movs	r1, r4
 8001c46:	0018      	movs	r0, r3
 8001c48:	465d      	mov	r5, fp
 8001c4a:	40d1      	lsrs	r1, r2
 8001c4c:	3808      	subs	r0, #8
 8001c4e:	4085      	lsls	r5, r0
 8001c50:	000a      	movs	r2, r1
 8001c52:	4084      	lsls	r4, r0
 8001c54:	432a      	orrs	r2, r5
 8001c56:	4693      	mov	fp, r2
 8001c58:	46a2      	mov	sl, r4
 8001c5a:	4d5f      	ldr	r5, [pc, #380]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	1aed      	subs	r5, r5, r3
 8001c60:	2300      	movs	r3, #0
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	e625      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c66:	465b      	mov	r3, fp
 8001c68:	4303      	orrs	r3, r0
 8001c6a:	469a      	mov	sl, r3
 8001c6c:	d105      	bne.n	8001c7a <__aeabi_dmul+0x416>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	469b      	mov	fp, r3
 8001c72:	3302      	adds	r3, #2
 8001c74:	2608      	movs	r6, #8
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	e61b      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	4682      	mov	sl, r0
 8001c7e:	260c      	movs	r6, #12
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	e616      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c84:	2300      	movs	r3, #0
 8001c86:	469b      	mov	fp, r3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	2604      	movs	r6, #4
 8001c8c:	2500      	movs	r5, #0
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	e60f      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c92:	4642      	mov	r2, r8
 8001c94:	3301      	adds	r3, #1
 8001c96:	9501      	str	r5, [sp, #4]
 8001c98:	431e      	orrs	r6, r3
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	407a      	eors	r2, r7
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	2e0a      	cmp	r6, #10
 8001cac:	dd00      	ble.n	8001cb0 <__aeabi_dmul+0x44c>
 8001cae:	e621      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001cb0:	e63d      	b.n	800192e <__aeabi_dmul+0xca>
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	1ac9      	subs	r1, r1, r3
 8001cb6:	2938      	cmp	r1, #56	; 0x38
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dmul+0x458>
 8001cba:	e642      	b.n	8001942 <__aeabi_dmul+0xde>
 8001cbc:	291f      	cmp	r1, #31
 8001cbe:	dd47      	ble.n	8001d50 <__aeabi_dmul+0x4ec>
 8001cc0:	261f      	movs	r6, #31
 8001cc2:	0025      	movs	r5, r4
 8001cc4:	4276      	negs	r6, r6
 8001cc6:	1af3      	subs	r3, r6, r3
 8001cc8:	40dd      	lsrs	r5, r3
 8001cca:	002b      	movs	r3, r5
 8001ccc:	2920      	cmp	r1, #32
 8001cce:	d005      	beq.n	8001cdc <__aeabi_dmul+0x478>
 8001cd0:	4942      	ldr	r1, [pc, #264]	; (8001ddc <__aeabi_dmul+0x578>)
 8001cd2:	9d02      	ldr	r5, [sp, #8]
 8001cd4:	468c      	mov	ip, r1
 8001cd6:	4465      	add	r5, ip
 8001cd8:	40ac      	lsls	r4, r5
 8001cda:	4320      	orrs	r0, r4
 8001cdc:	1e41      	subs	r1, r0, #1
 8001cde:	4188      	sbcs	r0, r1
 8001ce0:	4318      	orrs	r0, r3
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	001d      	movs	r5, r3
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	4005      	ands	r5, r0
 8001cea:	4203      	tst	r3, r0
 8001cec:	d04a      	beq.n	8001d84 <__aeabi_dmul+0x520>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	4003      	ands	r3, r0
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d042      	beq.n	8001d7e <__aeabi_dmul+0x51a>
 8001cf8:	1d03      	adds	r3, r0, #4
 8001cfa:	4283      	cmp	r3, r0
 8001cfc:	4180      	sbcs	r0, r0
 8001cfe:	4240      	negs	r0, r0
 8001d00:	1824      	adds	r4, r4, r0
 8001d02:	0018      	movs	r0, r3
 8001d04:	0223      	lsls	r3, r4, #8
 8001d06:	d53a      	bpl.n	8001d7e <__aeabi_dmul+0x51a>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	2400      	movs	r4, #0
 8001d0c:	2500      	movs	r5, #0
 8001d0e:	e61b      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d10:	f000 fd64 	bl	80027dc <__clzsi2>
 8001d14:	0001      	movs	r1, r0
 8001d16:	0003      	movs	r3, r0
 8001d18:	3115      	adds	r1, #21
 8001d1a:	3320      	adds	r3, #32
 8001d1c:	291c      	cmp	r1, #28
 8001d1e:	dd8f      	ble.n	8001c40 <__aeabi_dmul+0x3dc>
 8001d20:	3808      	subs	r0, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	4084      	lsls	r4, r0
 8001d26:	4692      	mov	sl, r2
 8001d28:	46a3      	mov	fp, r4
 8001d2a:	e796      	b.n	8001c5a <__aeabi_dmul+0x3f6>
 8001d2c:	f000 fd56 	bl	80027dc <__clzsi2>
 8001d30:	0001      	movs	r1, r0
 8001d32:	0003      	movs	r3, r0
 8001d34:	3115      	adds	r1, #21
 8001d36:	3320      	adds	r3, #32
 8001d38:	291c      	cmp	r1, #28
 8001d3a:	dc00      	bgt.n	8001d3e <__aeabi_dmul+0x4da>
 8001d3c:	e758      	b.n	8001bf0 <__aeabi_dmul+0x38c>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	464c      	mov	r4, r9
 8001d42:	3a08      	subs	r2, #8
 8001d44:	2000      	movs	r0, #0
 8001d46:	4094      	lsls	r4, r2
 8001d48:	e75d      	b.n	8001c06 <__aeabi_dmul+0x3a2>
 8001d4a:	9b01      	ldr	r3, [sp, #4]
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	e711      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <__aeabi_dmul+0x57c>)
 8001d52:	0026      	movs	r6, r4
 8001d54:	469c      	mov	ip, r3
 8001d56:	0003      	movs	r3, r0
 8001d58:	9d02      	ldr	r5, [sp, #8]
 8001d5a:	40cb      	lsrs	r3, r1
 8001d5c:	4465      	add	r5, ip
 8001d5e:	40ae      	lsls	r6, r5
 8001d60:	431e      	orrs	r6, r3
 8001d62:	0003      	movs	r3, r0
 8001d64:	40ab      	lsls	r3, r5
 8001d66:	1e58      	subs	r0, r3, #1
 8001d68:	4183      	sbcs	r3, r0
 8001d6a:	0030      	movs	r0, r6
 8001d6c:	4318      	orrs	r0, r3
 8001d6e:	40cc      	lsrs	r4, r1
 8001d70:	0743      	lsls	r3, r0, #29
 8001d72:	d0c7      	beq.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d74:	230f      	movs	r3, #15
 8001d76:	4003      	ands	r3, r0
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d1bd      	bne.n	8001cf8 <__aeabi_dmul+0x494>
 8001d7c:	e7c2      	b.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d7e:	0765      	lsls	r5, r4, #29
 8001d80:	0264      	lsls	r4, r4, #9
 8001d82:	0b24      	lsrs	r4, r4, #12
 8001d84:	08c0      	lsrs	r0, r0, #3
 8001d86:	2300      	movs	r3, #0
 8001d88:	4305      	orrs	r5, r0
 8001d8a:	e5dd      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d8c:	2500      	movs	r5, #0
 8001d8e:	2302      	movs	r3, #2
 8001d90:	2e0f      	cmp	r6, #15
 8001d92:	d10c      	bne.n	8001dae <__aeabi_dmul+0x54a>
 8001d94:	2480      	movs	r4, #128	; 0x80
 8001d96:	465b      	mov	r3, fp
 8001d98:	0324      	lsls	r4, r4, #12
 8001d9a:	4223      	tst	r3, r4
 8001d9c:	d00e      	beq.n	8001dbc <__aeabi_dmul+0x558>
 8001d9e:	4221      	tst	r1, r4
 8001da0:	d10c      	bne.n	8001dbc <__aeabi_dmul+0x558>
 8001da2:	430c      	orrs	r4, r1
 8001da4:	0324      	lsls	r4, r4, #12
 8001da6:	003a      	movs	r2, r7
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <__aeabi_dmul+0x580>)
 8001daa:	0b24      	lsrs	r4, r4, #12
 8001dac:	e5cc      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dae:	2e0b      	cmp	r6, #11
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dmul+0x550>
 8001db2:	e5a2      	b.n	80018fa <__aeabi_dmul+0x96>
 8001db4:	468b      	mov	fp, r1
 8001db6:	46aa      	mov	sl, r5
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	e5f7      	b.n	80019ac <__aeabi_dmul+0x148>
 8001dbc:	2480      	movs	r4, #128	; 0x80
 8001dbe:	465b      	mov	r3, fp
 8001dc0:	0324      	lsls	r4, r4, #12
 8001dc2:	431c      	orrs	r4, r3
 8001dc4:	0324      	lsls	r4, r4, #12
 8001dc6:	4642      	mov	r2, r8
 8001dc8:	4655      	mov	r5, sl
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <__aeabi_dmul+0x580>)
 8001dcc:	0b24      	lsrs	r4, r4, #12
 8001dce:	e5bb      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dd0:	464d      	mov	r5, r9
 8001dd2:	0021      	movs	r1, r4
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e7db      	b.n	8001d90 <__aeabi_dmul+0x52c>
 8001dd8:	fffffc0d 	.word	0xfffffc0d
 8001ddc:	0000043e 	.word	0x0000043e
 8001de0:	0000041e 	.word	0x0000041e
 8001de4:	000007ff 	.word	0x000007ff

08001de8 <__aeabi_dsub>:
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	4657      	mov	r7, sl
 8001dec:	464e      	mov	r6, r9
 8001dee:	4645      	mov	r5, r8
 8001df0:	46de      	mov	lr, fp
 8001df2:	b5e0      	push	{r5, r6, r7, lr}
 8001df4:	000d      	movs	r5, r1
 8001df6:	0004      	movs	r4, r0
 8001df8:	0019      	movs	r1, r3
 8001dfa:	0010      	movs	r0, r2
 8001dfc:	032b      	lsls	r3, r5, #12
 8001dfe:	0a5b      	lsrs	r3, r3, #9
 8001e00:	0f62      	lsrs	r2, r4, #29
 8001e02:	431a      	orrs	r2, r3
 8001e04:	00e3      	lsls	r3, r4, #3
 8001e06:	030c      	lsls	r4, r1, #12
 8001e08:	0a64      	lsrs	r4, r4, #9
 8001e0a:	0f47      	lsrs	r7, r0, #29
 8001e0c:	4327      	orrs	r7, r4
 8001e0e:	4cd0      	ldr	r4, [pc, #832]	; (8002150 <__aeabi_dsub+0x368>)
 8001e10:	006e      	lsls	r6, r5, #1
 8001e12:	4691      	mov	r9, r2
 8001e14:	b083      	sub	sp, #12
 8001e16:	004a      	lsls	r2, r1, #1
 8001e18:	00c0      	lsls	r0, r0, #3
 8001e1a:	4698      	mov	r8, r3
 8001e1c:	46a2      	mov	sl, r4
 8001e1e:	0d76      	lsrs	r6, r6, #21
 8001e20:	0fed      	lsrs	r5, r5, #31
 8001e22:	0d52      	lsrs	r2, r2, #21
 8001e24:	0fc9      	lsrs	r1, r1, #31
 8001e26:	9001      	str	r0, [sp, #4]
 8001e28:	42a2      	cmp	r2, r4
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dsub+0x46>
 8001e2c:	e0b9      	b.n	8001fa2 <__aeabi_dsub+0x1ba>
 8001e2e:	2401      	movs	r4, #1
 8001e30:	4061      	eors	r1, r4
 8001e32:	468b      	mov	fp, r1
 8001e34:	428d      	cmp	r5, r1
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x52>
 8001e38:	e08d      	b.n	8001f56 <__aeabi_dsub+0x16e>
 8001e3a:	1ab4      	subs	r4, r6, r2
 8001e3c:	46a4      	mov	ip, r4
 8001e3e:	2c00      	cmp	r4, #0
 8001e40:	dc00      	bgt.n	8001e44 <__aeabi_dsub+0x5c>
 8001e42:	e0b7      	b.n	8001fb4 <__aeabi_dsub+0x1cc>
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x62>
 8001e48:	e0cb      	b.n	8001fe2 <__aeabi_dsub+0x1fa>
 8001e4a:	4ac1      	ldr	r2, [pc, #772]	; (8002150 <__aeabi_dsub+0x368>)
 8001e4c:	4296      	cmp	r6, r2
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x6a>
 8001e50:	e186      	b.n	8002160 <__aeabi_dsub+0x378>
 8001e52:	2280      	movs	r2, #128	; 0x80
 8001e54:	0412      	lsls	r2, r2, #16
 8001e56:	4317      	orrs	r7, r2
 8001e58:	4662      	mov	r2, ip
 8001e5a:	2a38      	cmp	r2, #56	; 0x38
 8001e5c:	dd00      	ble.n	8001e60 <__aeabi_dsub+0x78>
 8001e5e:	e1a4      	b.n	80021aa <__aeabi_dsub+0x3c2>
 8001e60:	2a1f      	cmp	r2, #31
 8001e62:	dd00      	ble.n	8001e66 <__aeabi_dsub+0x7e>
 8001e64:	e21d      	b.n	80022a2 <__aeabi_dsub+0x4ba>
 8001e66:	4661      	mov	r1, ip
 8001e68:	2220      	movs	r2, #32
 8001e6a:	003c      	movs	r4, r7
 8001e6c:	1a52      	subs	r2, r2, r1
 8001e6e:	0001      	movs	r1, r0
 8001e70:	4090      	lsls	r0, r2
 8001e72:	4094      	lsls	r4, r2
 8001e74:	1e42      	subs	r2, r0, #1
 8001e76:	4190      	sbcs	r0, r2
 8001e78:	4662      	mov	r2, ip
 8001e7a:	46a0      	mov	r8, r4
 8001e7c:	4664      	mov	r4, ip
 8001e7e:	40d7      	lsrs	r7, r2
 8001e80:	464a      	mov	r2, r9
 8001e82:	40e1      	lsrs	r1, r4
 8001e84:	4644      	mov	r4, r8
 8001e86:	1bd2      	subs	r2, r2, r7
 8001e88:	4691      	mov	r9, r2
 8001e8a:	430c      	orrs	r4, r1
 8001e8c:	4304      	orrs	r4, r0
 8001e8e:	1b1c      	subs	r4, r3, r4
 8001e90:	42a3      	cmp	r3, r4
 8001e92:	4192      	sbcs	r2, r2
 8001e94:	464b      	mov	r3, r9
 8001e96:	4252      	negs	r2, r2
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4653      	mov	r3, sl
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	d400      	bmi.n	8001ea4 <__aeabi_dsub+0xbc>
 8001ea2:	e12b      	b.n	80020fc <__aeabi_dsub+0x314>
 8001ea4:	4653      	mov	r3, sl
 8001ea6:	025a      	lsls	r2, r3, #9
 8001ea8:	0a53      	lsrs	r3, r2, #9
 8001eaa:	469a      	mov	sl, r3
 8001eac:	4653      	mov	r3, sl
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0xcc>
 8001eb2:	e166      	b.n	8002182 <__aeabi_dsub+0x39a>
 8001eb4:	4650      	mov	r0, sl
 8001eb6:	f000 fc91 	bl	80027dc <__clzsi2>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	3b08      	subs	r3, #8
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	0020      	movs	r0, r4
 8001ec2:	1ad2      	subs	r2, r2, r3
 8001ec4:	4651      	mov	r1, sl
 8001ec6:	40d0      	lsrs	r0, r2
 8001ec8:	4099      	lsls	r1, r3
 8001eca:	0002      	movs	r2, r0
 8001ecc:	409c      	lsls	r4, r3
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	429e      	cmp	r6, r3
 8001ed2:	dd00      	ble.n	8001ed6 <__aeabi_dsub+0xee>
 8001ed4:	e164      	b.n	80021a0 <__aeabi_dsub+0x3b8>
 8001ed6:	1b9b      	subs	r3, r3, r6
 8001ed8:	1c59      	adds	r1, r3, #1
 8001eda:	291f      	cmp	r1, #31
 8001edc:	dd00      	ble.n	8001ee0 <__aeabi_dsub+0xf8>
 8001ede:	e0fe      	b.n	80020de <__aeabi_dsub+0x2f6>
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	0010      	movs	r0, r2
 8001ee4:	0026      	movs	r6, r4
 8001ee6:	1a5b      	subs	r3, r3, r1
 8001ee8:	409c      	lsls	r4, r3
 8001eea:	4098      	lsls	r0, r3
 8001eec:	40ce      	lsrs	r6, r1
 8001eee:	40ca      	lsrs	r2, r1
 8001ef0:	1e63      	subs	r3, r4, #1
 8001ef2:	419c      	sbcs	r4, r3
 8001ef4:	4330      	orrs	r0, r6
 8001ef6:	4692      	mov	sl, r2
 8001ef8:	2600      	movs	r6, #0
 8001efa:	4304      	orrs	r4, r0
 8001efc:	0763      	lsls	r3, r4, #29
 8001efe:	d009      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f00:	230f      	movs	r3, #15
 8001f02:	4023      	ands	r3, r4
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d005      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f08:	1d23      	adds	r3, r4, #4
 8001f0a:	42a3      	cmp	r3, r4
 8001f0c:	41a4      	sbcs	r4, r4
 8001f0e:	4264      	negs	r4, r4
 8001f10:	44a2      	add	sl, r4
 8001f12:	001c      	movs	r4, r3
 8001f14:	4653      	mov	r3, sl
 8001f16:	021b      	lsls	r3, r3, #8
 8001f18:	d400      	bmi.n	8001f1c <__aeabi_dsub+0x134>
 8001f1a:	e0f2      	b.n	8002102 <__aeabi_dsub+0x31a>
 8001f1c:	4b8c      	ldr	r3, [pc, #560]	; (8002150 <__aeabi_dsub+0x368>)
 8001f1e:	3601      	adds	r6, #1
 8001f20:	429e      	cmp	r6, r3
 8001f22:	d100      	bne.n	8001f26 <__aeabi_dsub+0x13e>
 8001f24:	e10f      	b.n	8002146 <__aeabi_dsub+0x35e>
 8001f26:	4653      	mov	r3, sl
 8001f28:	498a      	ldr	r1, [pc, #552]	; (8002154 <__aeabi_dsub+0x36c>)
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	0019      	movs	r1, r3
 8001f30:	075b      	lsls	r3, r3, #29
 8001f32:	4323      	orrs	r3, r4
 8001f34:	0572      	lsls	r2, r6, #21
 8001f36:	024c      	lsls	r4, r1, #9
 8001f38:	0b24      	lsrs	r4, r4, #12
 8001f3a:	0d52      	lsrs	r2, r2, #21
 8001f3c:	0512      	lsls	r2, r2, #20
 8001f3e:	4322      	orrs	r2, r4
 8001f40:	07ed      	lsls	r5, r5, #31
 8001f42:	432a      	orrs	r2, r5
 8001f44:	0018      	movs	r0, r3
 8001f46:	0011      	movs	r1, r2
 8001f48:	b003      	add	sp, #12
 8001f4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f4c:	46bb      	mov	fp, r7
 8001f4e:	46b2      	mov	sl, r6
 8001f50:	46a9      	mov	r9, r5
 8001f52:	46a0      	mov	r8, r4
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f56:	1ab4      	subs	r4, r6, r2
 8001f58:	46a4      	mov	ip, r4
 8001f5a:	2c00      	cmp	r4, #0
 8001f5c:	dd59      	ble.n	8002012 <__aeabi_dsub+0x22a>
 8001f5e:	2a00      	cmp	r2, #0
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x17c>
 8001f62:	e0b0      	b.n	80020c6 <__aeabi_dsub+0x2de>
 8001f64:	4556      	cmp	r6, sl
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x182>
 8001f68:	e0fa      	b.n	8002160 <__aeabi_dsub+0x378>
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	0412      	lsls	r2, r2, #16
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	4662      	mov	r2, ip
 8001f72:	2a38      	cmp	r2, #56	; 0x38
 8001f74:	dd00      	ble.n	8001f78 <__aeabi_dsub+0x190>
 8001f76:	e0d4      	b.n	8002122 <__aeabi_dsub+0x33a>
 8001f78:	2a1f      	cmp	r2, #31
 8001f7a:	dc00      	bgt.n	8001f7e <__aeabi_dsub+0x196>
 8001f7c:	e1c0      	b.n	8002300 <__aeabi_dsub+0x518>
 8001f7e:	0039      	movs	r1, r7
 8001f80:	3a20      	subs	r2, #32
 8001f82:	40d1      	lsrs	r1, r2
 8001f84:	4662      	mov	r2, ip
 8001f86:	2a20      	cmp	r2, #32
 8001f88:	d006      	beq.n	8001f98 <__aeabi_dsub+0x1b0>
 8001f8a:	4664      	mov	r4, ip
 8001f8c:	2240      	movs	r2, #64	; 0x40
 8001f8e:	1b12      	subs	r2, r2, r4
 8001f90:	003c      	movs	r4, r7
 8001f92:	4094      	lsls	r4, r2
 8001f94:	4304      	orrs	r4, r0
 8001f96:	9401      	str	r4, [sp, #4]
 8001f98:	9c01      	ldr	r4, [sp, #4]
 8001f9a:	1e62      	subs	r2, r4, #1
 8001f9c:	4194      	sbcs	r4, r2
 8001f9e:	430c      	orrs	r4, r1
 8001fa0:	e0c3      	b.n	800212a <__aeabi_dsub+0x342>
 8001fa2:	003c      	movs	r4, r7
 8001fa4:	4304      	orrs	r4, r0
 8001fa6:	d02b      	beq.n	8002000 <__aeabi_dsub+0x218>
 8001fa8:	468b      	mov	fp, r1
 8001faa:	428d      	cmp	r5, r1
 8001fac:	d02e      	beq.n	800200c <__aeabi_dsub+0x224>
 8001fae:	4c6a      	ldr	r4, [pc, #424]	; (8002158 <__aeabi_dsub+0x370>)
 8001fb0:	46a4      	mov	ip, r4
 8001fb2:	44b4      	add	ip, r6
 8001fb4:	4664      	mov	r4, ip
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d05f      	beq.n	800207a <__aeabi_dsub+0x292>
 8001fba:	1b94      	subs	r4, r2, r6
 8001fbc:	46a4      	mov	ip, r4
 8001fbe:	2e00      	cmp	r6, #0
 8001fc0:	d000      	beq.n	8001fc4 <__aeabi_dsub+0x1dc>
 8001fc2:	e120      	b.n	8002206 <__aeabi_dsub+0x41e>
 8001fc4:	464c      	mov	r4, r9
 8001fc6:	431c      	orrs	r4, r3
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x1e4>
 8001fca:	e1c7      	b.n	800235c <__aeabi_dsub+0x574>
 8001fcc:	4661      	mov	r1, ip
 8001fce:	1e4c      	subs	r4, r1, #1
 8001fd0:	2901      	cmp	r1, #1
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_dsub+0x1ee>
 8001fd4:	e223      	b.n	800241e <__aeabi_dsub+0x636>
 8001fd6:	4d5e      	ldr	r5, [pc, #376]	; (8002150 <__aeabi_dsub+0x368>)
 8001fd8:	45ac      	cmp	ip, r5
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x1f6>
 8001fdc:	e1d8      	b.n	8002390 <__aeabi_dsub+0x5a8>
 8001fde:	46a4      	mov	ip, r4
 8001fe0:	e11a      	b.n	8002218 <__aeabi_dsub+0x430>
 8001fe2:	003a      	movs	r2, r7
 8001fe4:	4302      	orrs	r2, r0
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x202>
 8001fe8:	e0e4      	b.n	80021b4 <__aeabi_dsub+0x3cc>
 8001fea:	0022      	movs	r2, r4
 8001fec:	3a01      	subs	r2, #1
 8001fee:	2c01      	cmp	r4, #1
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dsub+0x20c>
 8001ff2:	e1c3      	b.n	800237c <__aeabi_dsub+0x594>
 8001ff4:	4956      	ldr	r1, [pc, #344]	; (8002150 <__aeabi_dsub+0x368>)
 8001ff6:	428c      	cmp	r4, r1
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dsub+0x214>
 8001ffa:	e0b1      	b.n	8002160 <__aeabi_dsub+0x378>
 8001ffc:	4694      	mov	ip, r2
 8001ffe:	e72b      	b.n	8001e58 <__aeabi_dsub+0x70>
 8002000:	2401      	movs	r4, #1
 8002002:	4061      	eors	r1, r4
 8002004:	468b      	mov	fp, r1
 8002006:	428d      	cmp	r5, r1
 8002008:	d000      	beq.n	800200c <__aeabi_dsub+0x224>
 800200a:	e716      	b.n	8001e3a <__aeabi_dsub+0x52>
 800200c:	4952      	ldr	r1, [pc, #328]	; (8002158 <__aeabi_dsub+0x370>)
 800200e:	468c      	mov	ip, r1
 8002010:	44b4      	add	ip, r6
 8002012:	4664      	mov	r4, ip
 8002014:	2c00      	cmp	r4, #0
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x232>
 8002018:	e0d3      	b.n	80021c2 <__aeabi_dsub+0x3da>
 800201a:	1b91      	subs	r1, r2, r6
 800201c:	468c      	mov	ip, r1
 800201e:	2e00      	cmp	r6, #0
 8002020:	d100      	bne.n	8002024 <__aeabi_dsub+0x23c>
 8002022:	e15e      	b.n	80022e2 <__aeabi_dsub+0x4fa>
 8002024:	494a      	ldr	r1, [pc, #296]	; (8002150 <__aeabi_dsub+0x368>)
 8002026:	428a      	cmp	r2, r1
 8002028:	d100      	bne.n	800202c <__aeabi_dsub+0x244>
 800202a:	e1be      	b.n	80023aa <__aeabi_dsub+0x5c2>
 800202c:	2180      	movs	r1, #128	; 0x80
 800202e:	464c      	mov	r4, r9
 8002030:	0409      	lsls	r1, r1, #16
 8002032:	430c      	orrs	r4, r1
 8002034:	46a1      	mov	r9, r4
 8002036:	4661      	mov	r1, ip
 8002038:	2938      	cmp	r1, #56	; 0x38
 800203a:	dd00      	ble.n	800203e <__aeabi_dsub+0x256>
 800203c:	e1ba      	b.n	80023b4 <__aeabi_dsub+0x5cc>
 800203e:	291f      	cmp	r1, #31
 8002040:	dd00      	ble.n	8002044 <__aeabi_dsub+0x25c>
 8002042:	e227      	b.n	8002494 <__aeabi_dsub+0x6ac>
 8002044:	2420      	movs	r4, #32
 8002046:	1a64      	subs	r4, r4, r1
 8002048:	4649      	mov	r1, r9
 800204a:	40a1      	lsls	r1, r4
 800204c:	001e      	movs	r6, r3
 800204e:	4688      	mov	r8, r1
 8002050:	4661      	mov	r1, ip
 8002052:	40a3      	lsls	r3, r4
 8002054:	40ce      	lsrs	r6, r1
 8002056:	4641      	mov	r1, r8
 8002058:	1e5c      	subs	r4, r3, #1
 800205a:	41a3      	sbcs	r3, r4
 800205c:	4331      	orrs	r1, r6
 800205e:	4319      	orrs	r1, r3
 8002060:	000c      	movs	r4, r1
 8002062:	4663      	mov	r3, ip
 8002064:	4649      	mov	r1, r9
 8002066:	40d9      	lsrs	r1, r3
 8002068:	187f      	adds	r7, r7, r1
 800206a:	1824      	adds	r4, r4, r0
 800206c:	4284      	cmp	r4, r0
 800206e:	419b      	sbcs	r3, r3
 8002070:	425b      	negs	r3, r3
 8002072:	469a      	mov	sl, r3
 8002074:	0016      	movs	r6, r2
 8002076:	44ba      	add	sl, r7
 8002078:	e05d      	b.n	8002136 <__aeabi_dsub+0x34e>
 800207a:	4c38      	ldr	r4, [pc, #224]	; (800215c <__aeabi_dsub+0x374>)
 800207c:	1c72      	adds	r2, r6, #1
 800207e:	4222      	tst	r2, r4
 8002080:	d000      	beq.n	8002084 <__aeabi_dsub+0x29c>
 8002082:	e0df      	b.n	8002244 <__aeabi_dsub+0x45c>
 8002084:	464a      	mov	r2, r9
 8002086:	431a      	orrs	r2, r3
 8002088:	2e00      	cmp	r6, #0
 800208a:	d000      	beq.n	800208e <__aeabi_dsub+0x2a6>
 800208c:	e15c      	b.n	8002348 <__aeabi_dsub+0x560>
 800208e:	2a00      	cmp	r2, #0
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x2ac>
 8002092:	e1cf      	b.n	8002434 <__aeabi_dsub+0x64c>
 8002094:	003a      	movs	r2, r7
 8002096:	4302      	orrs	r2, r0
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x2b4>
 800209a:	e17f      	b.n	800239c <__aeabi_dsub+0x5b4>
 800209c:	1a1c      	subs	r4, r3, r0
 800209e:	464a      	mov	r2, r9
 80020a0:	42a3      	cmp	r3, r4
 80020a2:	4189      	sbcs	r1, r1
 80020a4:	1bd2      	subs	r2, r2, r7
 80020a6:	4249      	negs	r1, r1
 80020a8:	1a52      	subs	r2, r2, r1
 80020aa:	4692      	mov	sl, r2
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	d400      	bmi.n	80020b2 <__aeabi_dsub+0x2ca>
 80020b0:	e20a      	b.n	80024c8 <__aeabi_dsub+0x6e0>
 80020b2:	1ac4      	subs	r4, r0, r3
 80020b4:	42a0      	cmp	r0, r4
 80020b6:	4180      	sbcs	r0, r0
 80020b8:	464b      	mov	r3, r9
 80020ba:	4240      	negs	r0, r0
 80020bc:	1aff      	subs	r7, r7, r3
 80020be:	1a3b      	subs	r3, r7, r0
 80020c0:	469a      	mov	sl, r3
 80020c2:	465d      	mov	r5, fp
 80020c4:	e71a      	b.n	8001efc <__aeabi_dsub+0x114>
 80020c6:	003a      	movs	r2, r7
 80020c8:	4302      	orrs	r2, r0
 80020ca:	d073      	beq.n	80021b4 <__aeabi_dsub+0x3cc>
 80020cc:	0022      	movs	r2, r4
 80020ce:	3a01      	subs	r2, #1
 80020d0:	2c01      	cmp	r4, #1
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dsub+0x2ee>
 80020d4:	e0cb      	b.n	800226e <__aeabi_dsub+0x486>
 80020d6:	4554      	cmp	r4, sl
 80020d8:	d042      	beq.n	8002160 <__aeabi_dsub+0x378>
 80020da:	4694      	mov	ip, r2
 80020dc:	e748      	b.n	8001f70 <__aeabi_dsub+0x188>
 80020de:	0010      	movs	r0, r2
 80020e0:	3b1f      	subs	r3, #31
 80020e2:	40d8      	lsrs	r0, r3
 80020e4:	2920      	cmp	r1, #32
 80020e6:	d003      	beq.n	80020f0 <__aeabi_dsub+0x308>
 80020e8:	2340      	movs	r3, #64	; 0x40
 80020ea:	1a5b      	subs	r3, r3, r1
 80020ec:	409a      	lsls	r2, r3
 80020ee:	4314      	orrs	r4, r2
 80020f0:	1e63      	subs	r3, r4, #1
 80020f2:	419c      	sbcs	r4, r3
 80020f4:	2300      	movs	r3, #0
 80020f6:	2600      	movs	r6, #0
 80020f8:	469a      	mov	sl, r3
 80020fa:	4304      	orrs	r4, r0
 80020fc:	0763      	lsls	r3, r4, #29
 80020fe:	d000      	beq.n	8002102 <__aeabi_dsub+0x31a>
 8002100:	e6fe      	b.n	8001f00 <__aeabi_dsub+0x118>
 8002102:	4652      	mov	r2, sl
 8002104:	08e3      	lsrs	r3, r4, #3
 8002106:	0752      	lsls	r2, r2, #29
 8002108:	4313      	orrs	r3, r2
 800210a:	4652      	mov	r2, sl
 800210c:	46b4      	mov	ip, r6
 800210e:	08d2      	lsrs	r2, r2, #3
 8002110:	490f      	ldr	r1, [pc, #60]	; (8002150 <__aeabi_dsub+0x368>)
 8002112:	458c      	cmp	ip, r1
 8002114:	d02a      	beq.n	800216c <__aeabi_dsub+0x384>
 8002116:	0312      	lsls	r2, r2, #12
 8002118:	0b14      	lsrs	r4, r2, #12
 800211a:	4662      	mov	r2, ip
 800211c:	0552      	lsls	r2, r2, #21
 800211e:	0d52      	lsrs	r2, r2, #21
 8002120:	e70c      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002122:	003c      	movs	r4, r7
 8002124:	4304      	orrs	r4, r0
 8002126:	1e62      	subs	r2, r4, #1
 8002128:	4194      	sbcs	r4, r2
 800212a:	18e4      	adds	r4, r4, r3
 800212c:	429c      	cmp	r4, r3
 800212e:	4192      	sbcs	r2, r2
 8002130:	4252      	negs	r2, r2
 8002132:	444a      	add	r2, r9
 8002134:	4692      	mov	sl, r2
 8002136:	4653      	mov	r3, sl
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	d5df      	bpl.n	80020fc <__aeabi_dsub+0x314>
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <__aeabi_dsub+0x368>)
 800213e:	3601      	adds	r6, #1
 8002140:	429e      	cmp	r6, r3
 8002142:	d000      	beq.n	8002146 <__aeabi_dsub+0x35e>
 8002144:	e0a0      	b.n	8002288 <__aeabi_dsub+0x4a0>
 8002146:	0032      	movs	r2, r6
 8002148:	2400      	movs	r4, #0
 800214a:	2300      	movs	r3, #0
 800214c:	e6f6      	b.n	8001f3c <__aeabi_dsub+0x154>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	000007ff 	.word	0x000007ff
 8002154:	ff7fffff 	.word	0xff7fffff
 8002158:	fffff801 	.word	0xfffff801
 800215c:	000007fe 	.word	0x000007fe
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	464a      	mov	r2, r9
 8002164:	0752      	lsls	r2, r2, #29
 8002166:	4313      	orrs	r3, r2
 8002168:	464a      	mov	r2, r9
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	0019      	movs	r1, r3
 800216e:	4311      	orrs	r1, r2
 8002170:	d100      	bne.n	8002174 <__aeabi_dsub+0x38c>
 8002172:	e1b5      	b.n	80024e0 <__aeabi_dsub+0x6f8>
 8002174:	2480      	movs	r4, #128	; 0x80
 8002176:	0324      	lsls	r4, r4, #12
 8002178:	4314      	orrs	r4, r2
 800217a:	0324      	lsls	r4, r4, #12
 800217c:	4ad5      	ldr	r2, [pc, #852]	; (80024d4 <__aeabi_dsub+0x6ec>)
 800217e:	0b24      	lsrs	r4, r4, #12
 8002180:	e6dc      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002182:	0020      	movs	r0, r4
 8002184:	f000 fb2a 	bl	80027dc <__clzsi2>
 8002188:	0003      	movs	r3, r0
 800218a:	3318      	adds	r3, #24
 800218c:	2b1f      	cmp	r3, #31
 800218e:	dc00      	bgt.n	8002192 <__aeabi_dsub+0x3aa>
 8002190:	e695      	b.n	8001ebe <__aeabi_dsub+0xd6>
 8002192:	0022      	movs	r2, r4
 8002194:	3808      	subs	r0, #8
 8002196:	4082      	lsls	r2, r0
 8002198:	2400      	movs	r4, #0
 800219a:	429e      	cmp	r6, r3
 800219c:	dc00      	bgt.n	80021a0 <__aeabi_dsub+0x3b8>
 800219e:	e69a      	b.n	8001ed6 <__aeabi_dsub+0xee>
 80021a0:	1af6      	subs	r6, r6, r3
 80021a2:	4bcd      	ldr	r3, [pc, #820]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021a4:	401a      	ands	r2, r3
 80021a6:	4692      	mov	sl, r2
 80021a8:	e6a8      	b.n	8001efc <__aeabi_dsub+0x114>
 80021aa:	003c      	movs	r4, r7
 80021ac:	4304      	orrs	r4, r0
 80021ae:	1e62      	subs	r2, r4, #1
 80021b0:	4194      	sbcs	r4, r2
 80021b2:	e66c      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80021b4:	464a      	mov	r2, r9
 80021b6:	08db      	lsrs	r3, r3, #3
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	4313      	orrs	r3, r2
 80021bc:	464a      	mov	r2, r9
 80021be:	08d2      	lsrs	r2, r2, #3
 80021c0:	e7a6      	b.n	8002110 <__aeabi_dsub+0x328>
 80021c2:	4cc6      	ldr	r4, [pc, #792]	; (80024dc <__aeabi_dsub+0x6f4>)
 80021c4:	1c72      	adds	r2, r6, #1
 80021c6:	4222      	tst	r2, r4
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x3e4>
 80021ca:	e0ac      	b.n	8002326 <__aeabi_dsub+0x53e>
 80021cc:	464a      	mov	r2, r9
 80021ce:	431a      	orrs	r2, r3
 80021d0:	2e00      	cmp	r6, #0
 80021d2:	d000      	beq.n	80021d6 <__aeabi_dsub+0x3ee>
 80021d4:	e105      	b.n	80023e2 <__aeabi_dsub+0x5fa>
 80021d6:	2a00      	cmp	r2, #0
 80021d8:	d100      	bne.n	80021dc <__aeabi_dsub+0x3f4>
 80021da:	e156      	b.n	800248a <__aeabi_dsub+0x6a2>
 80021dc:	003a      	movs	r2, r7
 80021de:	4302      	orrs	r2, r0
 80021e0:	d100      	bne.n	80021e4 <__aeabi_dsub+0x3fc>
 80021e2:	e0db      	b.n	800239c <__aeabi_dsub+0x5b4>
 80021e4:	181c      	adds	r4, r3, r0
 80021e6:	429c      	cmp	r4, r3
 80021e8:	419b      	sbcs	r3, r3
 80021ea:	444f      	add	r7, r9
 80021ec:	46ba      	mov	sl, r7
 80021ee:	425b      	negs	r3, r3
 80021f0:	449a      	add	sl, r3
 80021f2:	4653      	mov	r3, sl
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	d400      	bmi.n	80021fa <__aeabi_dsub+0x412>
 80021f8:	e780      	b.n	80020fc <__aeabi_dsub+0x314>
 80021fa:	4652      	mov	r2, sl
 80021fc:	4bb6      	ldr	r3, [pc, #728]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021fe:	2601      	movs	r6, #1
 8002200:	401a      	ands	r2, r3
 8002202:	4692      	mov	sl, r2
 8002204:	e77a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002206:	4cb3      	ldr	r4, [pc, #716]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002208:	42a2      	cmp	r2, r4
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x426>
 800220c:	e0c0      	b.n	8002390 <__aeabi_dsub+0x5a8>
 800220e:	2480      	movs	r4, #128	; 0x80
 8002210:	464d      	mov	r5, r9
 8002212:	0424      	lsls	r4, r4, #16
 8002214:	4325      	orrs	r5, r4
 8002216:	46a9      	mov	r9, r5
 8002218:	4664      	mov	r4, ip
 800221a:	2c38      	cmp	r4, #56	; 0x38
 800221c:	dc53      	bgt.n	80022c6 <__aeabi_dsub+0x4de>
 800221e:	4661      	mov	r1, ip
 8002220:	2c1f      	cmp	r4, #31
 8002222:	dd00      	ble.n	8002226 <__aeabi_dsub+0x43e>
 8002224:	e0cd      	b.n	80023c2 <__aeabi_dsub+0x5da>
 8002226:	2520      	movs	r5, #32
 8002228:	001e      	movs	r6, r3
 800222a:	1b2d      	subs	r5, r5, r4
 800222c:	464c      	mov	r4, r9
 800222e:	40ab      	lsls	r3, r5
 8002230:	40ac      	lsls	r4, r5
 8002232:	40ce      	lsrs	r6, r1
 8002234:	1e5d      	subs	r5, r3, #1
 8002236:	41ab      	sbcs	r3, r5
 8002238:	4334      	orrs	r4, r6
 800223a:	4323      	orrs	r3, r4
 800223c:	464c      	mov	r4, r9
 800223e:	40cc      	lsrs	r4, r1
 8002240:	1b3f      	subs	r7, r7, r4
 8002242:	e045      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 8002244:	464a      	mov	r2, r9
 8002246:	1a1c      	subs	r4, r3, r0
 8002248:	1bd1      	subs	r1, r2, r7
 800224a:	42a3      	cmp	r3, r4
 800224c:	4192      	sbcs	r2, r2
 800224e:	4252      	negs	r2, r2
 8002250:	4692      	mov	sl, r2
 8002252:	000a      	movs	r2, r1
 8002254:	4651      	mov	r1, sl
 8002256:	1a52      	subs	r2, r2, r1
 8002258:	4692      	mov	sl, r2
 800225a:	0212      	lsls	r2, r2, #8
 800225c:	d500      	bpl.n	8002260 <__aeabi_dsub+0x478>
 800225e:	e083      	b.n	8002368 <__aeabi_dsub+0x580>
 8002260:	4653      	mov	r3, sl
 8002262:	4323      	orrs	r3, r4
 8002264:	d000      	beq.n	8002268 <__aeabi_dsub+0x480>
 8002266:	e621      	b.n	8001eac <__aeabi_dsub+0xc4>
 8002268:	2200      	movs	r2, #0
 800226a:	2500      	movs	r5, #0
 800226c:	e753      	b.n	8002116 <__aeabi_dsub+0x32e>
 800226e:	181c      	adds	r4, r3, r0
 8002270:	429c      	cmp	r4, r3
 8002272:	419b      	sbcs	r3, r3
 8002274:	444f      	add	r7, r9
 8002276:	46ba      	mov	sl, r7
 8002278:	425b      	negs	r3, r3
 800227a:	449a      	add	sl, r3
 800227c:	4653      	mov	r3, sl
 800227e:	2601      	movs	r6, #1
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	d400      	bmi.n	8002286 <__aeabi_dsub+0x49e>
 8002284:	e73a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002286:	2602      	movs	r6, #2
 8002288:	4652      	mov	r2, sl
 800228a:	4b93      	ldr	r3, [pc, #588]	; (80024d8 <__aeabi_dsub+0x6f0>)
 800228c:	2101      	movs	r1, #1
 800228e:	401a      	ands	r2, r3
 8002290:	0013      	movs	r3, r2
 8002292:	4021      	ands	r1, r4
 8002294:	0862      	lsrs	r2, r4, #1
 8002296:	430a      	orrs	r2, r1
 8002298:	07dc      	lsls	r4, r3, #31
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	469a      	mov	sl, r3
 800229e:	4314      	orrs	r4, r2
 80022a0:	e62c      	b.n	8001efc <__aeabi_dsub+0x114>
 80022a2:	0039      	movs	r1, r7
 80022a4:	3a20      	subs	r2, #32
 80022a6:	40d1      	lsrs	r1, r2
 80022a8:	4662      	mov	r2, ip
 80022aa:	2a20      	cmp	r2, #32
 80022ac:	d006      	beq.n	80022bc <__aeabi_dsub+0x4d4>
 80022ae:	4664      	mov	r4, ip
 80022b0:	2240      	movs	r2, #64	; 0x40
 80022b2:	1b12      	subs	r2, r2, r4
 80022b4:	003c      	movs	r4, r7
 80022b6:	4094      	lsls	r4, r2
 80022b8:	4304      	orrs	r4, r0
 80022ba:	9401      	str	r4, [sp, #4]
 80022bc:	9c01      	ldr	r4, [sp, #4]
 80022be:	1e62      	subs	r2, r4, #1
 80022c0:	4194      	sbcs	r4, r2
 80022c2:	430c      	orrs	r4, r1
 80022c4:	e5e3      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80022c6:	4649      	mov	r1, r9
 80022c8:	4319      	orrs	r1, r3
 80022ca:	000b      	movs	r3, r1
 80022cc:	1e5c      	subs	r4, r3, #1
 80022ce:	41a3      	sbcs	r3, r4
 80022d0:	1ac4      	subs	r4, r0, r3
 80022d2:	42a0      	cmp	r0, r4
 80022d4:	419b      	sbcs	r3, r3
 80022d6:	425b      	negs	r3, r3
 80022d8:	1afb      	subs	r3, r7, r3
 80022da:	469a      	mov	sl, r3
 80022dc:	465d      	mov	r5, fp
 80022de:	0016      	movs	r6, r2
 80022e0:	e5dc      	b.n	8001e9c <__aeabi_dsub+0xb4>
 80022e2:	4649      	mov	r1, r9
 80022e4:	4319      	orrs	r1, r3
 80022e6:	d100      	bne.n	80022ea <__aeabi_dsub+0x502>
 80022e8:	e0ae      	b.n	8002448 <__aeabi_dsub+0x660>
 80022ea:	4661      	mov	r1, ip
 80022ec:	4664      	mov	r4, ip
 80022ee:	3901      	subs	r1, #1
 80022f0:	2c01      	cmp	r4, #1
 80022f2:	d100      	bne.n	80022f6 <__aeabi_dsub+0x50e>
 80022f4:	e0e0      	b.n	80024b8 <__aeabi_dsub+0x6d0>
 80022f6:	4c77      	ldr	r4, [pc, #476]	; (80024d4 <__aeabi_dsub+0x6ec>)
 80022f8:	45a4      	cmp	ip, r4
 80022fa:	d056      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80022fc:	468c      	mov	ip, r1
 80022fe:	e69a      	b.n	8002036 <__aeabi_dsub+0x24e>
 8002300:	4661      	mov	r1, ip
 8002302:	2220      	movs	r2, #32
 8002304:	003c      	movs	r4, r7
 8002306:	1a52      	subs	r2, r2, r1
 8002308:	4094      	lsls	r4, r2
 800230a:	0001      	movs	r1, r0
 800230c:	4090      	lsls	r0, r2
 800230e:	46a0      	mov	r8, r4
 8002310:	4664      	mov	r4, ip
 8002312:	1e42      	subs	r2, r0, #1
 8002314:	4190      	sbcs	r0, r2
 8002316:	4662      	mov	r2, ip
 8002318:	40e1      	lsrs	r1, r4
 800231a:	4644      	mov	r4, r8
 800231c:	40d7      	lsrs	r7, r2
 800231e:	430c      	orrs	r4, r1
 8002320:	4304      	orrs	r4, r0
 8002322:	44b9      	add	r9, r7
 8002324:	e701      	b.n	800212a <__aeabi_dsub+0x342>
 8002326:	496b      	ldr	r1, [pc, #428]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002328:	428a      	cmp	r2, r1
 800232a:	d100      	bne.n	800232e <__aeabi_dsub+0x546>
 800232c:	e70c      	b.n	8002148 <__aeabi_dsub+0x360>
 800232e:	1818      	adds	r0, r3, r0
 8002330:	4298      	cmp	r0, r3
 8002332:	419b      	sbcs	r3, r3
 8002334:	444f      	add	r7, r9
 8002336:	425b      	negs	r3, r3
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	07dc      	lsls	r4, r3, #31
 800233c:	0840      	lsrs	r0, r0, #1
 800233e:	085b      	lsrs	r3, r3, #1
 8002340:	469a      	mov	sl, r3
 8002342:	0016      	movs	r6, r2
 8002344:	4304      	orrs	r4, r0
 8002346:	e6d9      	b.n	80020fc <__aeabi_dsub+0x314>
 8002348:	2a00      	cmp	r2, #0
 800234a:	d000      	beq.n	800234e <__aeabi_dsub+0x566>
 800234c:	e081      	b.n	8002452 <__aeabi_dsub+0x66a>
 800234e:	003b      	movs	r3, r7
 8002350:	4303      	orrs	r3, r0
 8002352:	d11d      	bne.n	8002390 <__aeabi_dsub+0x5a8>
 8002354:	2280      	movs	r2, #128	; 0x80
 8002356:	2500      	movs	r5, #0
 8002358:	0312      	lsls	r2, r2, #12
 800235a:	e70b      	b.n	8002174 <__aeabi_dsub+0x38c>
 800235c:	08c0      	lsrs	r0, r0, #3
 800235e:	077b      	lsls	r3, r7, #29
 8002360:	465d      	mov	r5, fp
 8002362:	4303      	orrs	r3, r0
 8002364:	08fa      	lsrs	r2, r7, #3
 8002366:	e6d3      	b.n	8002110 <__aeabi_dsub+0x328>
 8002368:	1ac4      	subs	r4, r0, r3
 800236a:	42a0      	cmp	r0, r4
 800236c:	4180      	sbcs	r0, r0
 800236e:	464b      	mov	r3, r9
 8002370:	4240      	negs	r0, r0
 8002372:	1aff      	subs	r7, r7, r3
 8002374:	1a3b      	subs	r3, r7, r0
 8002376:	469a      	mov	sl, r3
 8002378:	465d      	mov	r5, fp
 800237a:	e597      	b.n	8001eac <__aeabi_dsub+0xc4>
 800237c:	1a1c      	subs	r4, r3, r0
 800237e:	464a      	mov	r2, r9
 8002380:	42a3      	cmp	r3, r4
 8002382:	419b      	sbcs	r3, r3
 8002384:	1bd7      	subs	r7, r2, r7
 8002386:	425b      	negs	r3, r3
 8002388:	1afb      	subs	r3, r7, r3
 800238a:	469a      	mov	sl, r3
 800238c:	2601      	movs	r6, #1
 800238e:	e585      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002390:	08c0      	lsrs	r0, r0, #3
 8002392:	077b      	lsls	r3, r7, #29
 8002394:	465d      	mov	r5, fp
 8002396:	4303      	orrs	r3, r0
 8002398:	08fa      	lsrs	r2, r7, #3
 800239a:	e6e7      	b.n	800216c <__aeabi_dsub+0x384>
 800239c:	464a      	mov	r2, r9
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	0752      	lsls	r2, r2, #29
 80023a2:	4313      	orrs	r3, r2
 80023a4:	464a      	mov	r2, r9
 80023a6:	08d2      	lsrs	r2, r2, #3
 80023a8:	e6b5      	b.n	8002116 <__aeabi_dsub+0x32e>
 80023aa:	08c0      	lsrs	r0, r0, #3
 80023ac:	077b      	lsls	r3, r7, #29
 80023ae:	4303      	orrs	r3, r0
 80023b0:	08fa      	lsrs	r2, r7, #3
 80023b2:	e6db      	b.n	800216c <__aeabi_dsub+0x384>
 80023b4:	4649      	mov	r1, r9
 80023b6:	4319      	orrs	r1, r3
 80023b8:	000b      	movs	r3, r1
 80023ba:	1e59      	subs	r1, r3, #1
 80023bc:	418b      	sbcs	r3, r1
 80023be:	001c      	movs	r4, r3
 80023c0:	e653      	b.n	800206a <__aeabi_dsub+0x282>
 80023c2:	464d      	mov	r5, r9
 80023c4:	3c20      	subs	r4, #32
 80023c6:	40e5      	lsrs	r5, r4
 80023c8:	2920      	cmp	r1, #32
 80023ca:	d005      	beq.n	80023d8 <__aeabi_dsub+0x5f0>
 80023cc:	2440      	movs	r4, #64	; 0x40
 80023ce:	1a64      	subs	r4, r4, r1
 80023d0:	4649      	mov	r1, r9
 80023d2:	40a1      	lsls	r1, r4
 80023d4:	430b      	orrs	r3, r1
 80023d6:	4698      	mov	r8, r3
 80023d8:	4643      	mov	r3, r8
 80023da:	1e5c      	subs	r4, r3, #1
 80023dc:	41a3      	sbcs	r3, r4
 80023de:	432b      	orrs	r3, r5
 80023e0:	e776      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d0e1      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80023e6:	003a      	movs	r2, r7
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4302      	orrs	r2, r0
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x608>
 80023ee:	e6b8      	b.n	8002162 <__aeabi_dsub+0x37a>
 80023f0:	464a      	mov	r2, r9
 80023f2:	0752      	lsls	r2, r2, #29
 80023f4:	2480      	movs	r4, #128	; 0x80
 80023f6:	4313      	orrs	r3, r2
 80023f8:	464a      	mov	r2, r9
 80023fa:	0324      	lsls	r4, r4, #12
 80023fc:	08d2      	lsrs	r2, r2, #3
 80023fe:	4222      	tst	r2, r4
 8002400:	d007      	beq.n	8002412 <__aeabi_dsub+0x62a>
 8002402:	08fe      	lsrs	r6, r7, #3
 8002404:	4226      	tst	r6, r4
 8002406:	d104      	bne.n	8002412 <__aeabi_dsub+0x62a>
 8002408:	465d      	mov	r5, fp
 800240a:	0032      	movs	r2, r6
 800240c:	08c3      	lsrs	r3, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	433b      	orrs	r3, r7
 8002412:	0f59      	lsrs	r1, r3, #29
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	0749      	lsls	r1, r1, #29
 8002418:	08db      	lsrs	r3, r3, #3
 800241a:	430b      	orrs	r3, r1
 800241c:	e6a6      	b.n	800216c <__aeabi_dsub+0x384>
 800241e:	1ac4      	subs	r4, r0, r3
 8002420:	42a0      	cmp	r0, r4
 8002422:	4180      	sbcs	r0, r0
 8002424:	464b      	mov	r3, r9
 8002426:	4240      	negs	r0, r0
 8002428:	1aff      	subs	r7, r7, r3
 800242a:	1a3b      	subs	r3, r7, r0
 800242c:	469a      	mov	sl, r3
 800242e:	465d      	mov	r5, fp
 8002430:	2601      	movs	r6, #1
 8002432:	e533      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002434:	003b      	movs	r3, r7
 8002436:	4303      	orrs	r3, r0
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x654>
 800243a:	e715      	b.n	8002268 <__aeabi_dsub+0x480>
 800243c:	08c0      	lsrs	r0, r0, #3
 800243e:	077b      	lsls	r3, r7, #29
 8002440:	465d      	mov	r5, fp
 8002442:	4303      	orrs	r3, r0
 8002444:	08fa      	lsrs	r2, r7, #3
 8002446:	e666      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002448:	08c0      	lsrs	r0, r0, #3
 800244a:	077b      	lsls	r3, r7, #29
 800244c:	4303      	orrs	r3, r0
 800244e:	08fa      	lsrs	r2, r7, #3
 8002450:	e65e      	b.n	8002110 <__aeabi_dsub+0x328>
 8002452:	003a      	movs	r2, r7
 8002454:	08db      	lsrs	r3, r3, #3
 8002456:	4302      	orrs	r2, r0
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x674>
 800245a:	e682      	b.n	8002162 <__aeabi_dsub+0x37a>
 800245c:	464a      	mov	r2, r9
 800245e:	0752      	lsls	r2, r2, #29
 8002460:	2480      	movs	r4, #128	; 0x80
 8002462:	4313      	orrs	r3, r2
 8002464:	464a      	mov	r2, r9
 8002466:	0324      	lsls	r4, r4, #12
 8002468:	08d2      	lsrs	r2, r2, #3
 800246a:	4222      	tst	r2, r4
 800246c:	d007      	beq.n	800247e <__aeabi_dsub+0x696>
 800246e:	08fe      	lsrs	r6, r7, #3
 8002470:	4226      	tst	r6, r4
 8002472:	d104      	bne.n	800247e <__aeabi_dsub+0x696>
 8002474:	465d      	mov	r5, fp
 8002476:	0032      	movs	r2, r6
 8002478:	08c3      	lsrs	r3, r0, #3
 800247a:	077f      	lsls	r7, r7, #29
 800247c:	433b      	orrs	r3, r7
 800247e:	0f59      	lsrs	r1, r3, #29
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	08db      	lsrs	r3, r3, #3
 8002484:	0749      	lsls	r1, r1, #29
 8002486:	430b      	orrs	r3, r1
 8002488:	e670      	b.n	800216c <__aeabi_dsub+0x384>
 800248a:	08c0      	lsrs	r0, r0, #3
 800248c:	077b      	lsls	r3, r7, #29
 800248e:	4303      	orrs	r3, r0
 8002490:	08fa      	lsrs	r2, r7, #3
 8002492:	e640      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002494:	464c      	mov	r4, r9
 8002496:	3920      	subs	r1, #32
 8002498:	40cc      	lsrs	r4, r1
 800249a:	4661      	mov	r1, ip
 800249c:	2920      	cmp	r1, #32
 800249e:	d006      	beq.n	80024ae <__aeabi_dsub+0x6c6>
 80024a0:	4666      	mov	r6, ip
 80024a2:	2140      	movs	r1, #64	; 0x40
 80024a4:	1b89      	subs	r1, r1, r6
 80024a6:	464e      	mov	r6, r9
 80024a8:	408e      	lsls	r6, r1
 80024aa:	4333      	orrs	r3, r6
 80024ac:	4698      	mov	r8, r3
 80024ae:	4643      	mov	r3, r8
 80024b0:	1e59      	subs	r1, r3, #1
 80024b2:	418b      	sbcs	r3, r1
 80024b4:	431c      	orrs	r4, r3
 80024b6:	e5d8      	b.n	800206a <__aeabi_dsub+0x282>
 80024b8:	181c      	adds	r4, r3, r0
 80024ba:	4284      	cmp	r4, r0
 80024bc:	4180      	sbcs	r0, r0
 80024be:	444f      	add	r7, r9
 80024c0:	46ba      	mov	sl, r7
 80024c2:	4240      	negs	r0, r0
 80024c4:	4482      	add	sl, r0
 80024c6:	e6d9      	b.n	800227c <__aeabi_dsub+0x494>
 80024c8:	4653      	mov	r3, sl
 80024ca:	4323      	orrs	r3, r4
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x6e8>
 80024ce:	e6cb      	b.n	8002268 <__aeabi_dsub+0x480>
 80024d0:	e614      	b.n	80020fc <__aeabi_dsub+0x314>
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	000007ff 	.word	0x000007ff
 80024d8:	ff7fffff 	.word	0xff7fffff
 80024dc:	000007fe 	.word	0x000007fe
 80024e0:	2300      	movs	r3, #0
 80024e2:	4a01      	ldr	r2, [pc, #4]	; (80024e8 <__aeabi_dsub+0x700>)
 80024e4:	001c      	movs	r4, r3
 80024e6:	e529      	b.n	8001f3c <__aeabi_dsub+0x154>
 80024e8:	000007ff 	.word	0x000007ff

080024ec <__aeabi_dcmpun>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0005      	movs	r5, r0
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <__aeabi_dcmpun+0x38>)
 80024f2:	031c      	lsls	r4, r3, #12
 80024f4:	0016      	movs	r6, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	030a      	lsls	r2, r1, #12
 80024fa:	0049      	lsls	r1, r1, #1
 80024fc:	0b12      	lsrs	r2, r2, #12
 80024fe:	0d49      	lsrs	r1, r1, #21
 8002500:	0b24      	lsrs	r4, r4, #12
 8002502:	0d5b      	lsrs	r3, r3, #21
 8002504:	4281      	cmp	r1, r0
 8002506:	d008      	beq.n	800251a <__aeabi_dcmpun+0x2e>
 8002508:	4a06      	ldr	r2, [pc, #24]	; (8002524 <__aeabi_dcmpun+0x38>)
 800250a:	2000      	movs	r0, #0
 800250c:	4293      	cmp	r3, r2
 800250e:	d103      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002510:	0020      	movs	r0, r4
 8002512:	4330      	orrs	r0, r6
 8002514:	1e43      	subs	r3, r0, #1
 8002516:	4198      	sbcs	r0, r3
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	2001      	movs	r0, #1
 800251c:	432a      	orrs	r2, r5
 800251e:	d1fb      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002520:	e7f2      	b.n	8002508 <__aeabi_dcmpun+0x1c>
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	000007ff 	.word	0x000007ff

08002528 <__aeabi_d2iz>:
 8002528:	000a      	movs	r2, r1
 800252a:	b530      	push	{r4, r5, lr}
 800252c:	4c13      	ldr	r4, [pc, #76]	; (800257c <__aeabi_d2iz+0x54>)
 800252e:	0053      	lsls	r3, r2, #1
 8002530:	0309      	lsls	r1, r1, #12
 8002532:	0005      	movs	r5, r0
 8002534:	0b09      	lsrs	r1, r1, #12
 8002536:	2000      	movs	r0, #0
 8002538:	0d5b      	lsrs	r3, r3, #21
 800253a:	0fd2      	lsrs	r2, r2, #31
 800253c:	42a3      	cmp	r3, r4
 800253e:	dd04      	ble.n	800254a <__aeabi_d2iz+0x22>
 8002540:	480f      	ldr	r0, [pc, #60]	; (8002580 <__aeabi_d2iz+0x58>)
 8002542:	4283      	cmp	r3, r0
 8002544:	dd02      	ble.n	800254c <__aeabi_d2iz+0x24>
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <__aeabi_d2iz+0x5c>)
 8002548:	18d0      	adds	r0, r2, r3
 800254a:	bd30      	pop	{r4, r5, pc}
 800254c:	2080      	movs	r0, #128	; 0x80
 800254e:	0340      	lsls	r0, r0, #13
 8002550:	4301      	orrs	r1, r0
 8002552:	480d      	ldr	r0, [pc, #52]	; (8002588 <__aeabi_d2iz+0x60>)
 8002554:	1ac0      	subs	r0, r0, r3
 8002556:	281f      	cmp	r0, #31
 8002558:	dd08      	ble.n	800256c <__aeabi_d2iz+0x44>
 800255a:	480c      	ldr	r0, [pc, #48]	; (800258c <__aeabi_d2iz+0x64>)
 800255c:	1ac3      	subs	r3, r0, r3
 800255e:	40d9      	lsrs	r1, r3
 8002560:	000b      	movs	r3, r1
 8002562:	4258      	negs	r0, r3
 8002564:	2a00      	cmp	r2, #0
 8002566:	d1f0      	bne.n	800254a <__aeabi_d2iz+0x22>
 8002568:	0018      	movs	r0, r3
 800256a:	e7ee      	b.n	800254a <__aeabi_d2iz+0x22>
 800256c:	4c08      	ldr	r4, [pc, #32]	; (8002590 <__aeabi_d2iz+0x68>)
 800256e:	40c5      	lsrs	r5, r0
 8002570:	46a4      	mov	ip, r4
 8002572:	4463      	add	r3, ip
 8002574:	4099      	lsls	r1, r3
 8002576:	000b      	movs	r3, r1
 8002578:	432b      	orrs	r3, r5
 800257a:	e7f2      	b.n	8002562 <__aeabi_d2iz+0x3a>
 800257c:	000003fe 	.word	0x000003fe
 8002580:	0000041d 	.word	0x0000041d
 8002584:	7fffffff 	.word	0x7fffffff
 8002588:	00000433 	.word	0x00000433
 800258c:	00000413 	.word	0x00000413
 8002590:	fffffbed 	.word	0xfffffbed

08002594 <__aeabi_i2d>:
 8002594:	b570      	push	{r4, r5, r6, lr}
 8002596:	2800      	cmp	r0, #0
 8002598:	d016      	beq.n	80025c8 <__aeabi_i2d+0x34>
 800259a:	17c3      	asrs	r3, r0, #31
 800259c:	18c5      	adds	r5, r0, r3
 800259e:	405d      	eors	r5, r3
 80025a0:	0fc4      	lsrs	r4, r0, #31
 80025a2:	0028      	movs	r0, r5
 80025a4:	f000 f91a 	bl	80027dc <__clzsi2>
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <__aeabi_i2d+0x5c>)
 80025aa:	1a1b      	subs	r3, r3, r0
 80025ac:	280a      	cmp	r0, #10
 80025ae:	dc16      	bgt.n	80025de <__aeabi_i2d+0x4a>
 80025b0:	0002      	movs	r2, r0
 80025b2:	002e      	movs	r6, r5
 80025b4:	3215      	adds	r2, #21
 80025b6:	4096      	lsls	r6, r2
 80025b8:	220b      	movs	r2, #11
 80025ba:	1a12      	subs	r2, r2, r0
 80025bc:	40d5      	lsrs	r5, r2
 80025be:	055b      	lsls	r3, r3, #21
 80025c0:	032d      	lsls	r5, r5, #12
 80025c2:	0b2d      	lsrs	r5, r5, #12
 80025c4:	0d5b      	lsrs	r3, r3, #21
 80025c6:	e003      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025c8:	2400      	movs	r4, #0
 80025ca:	2300      	movs	r3, #0
 80025cc:	2500      	movs	r5, #0
 80025ce:	2600      	movs	r6, #0
 80025d0:	051b      	lsls	r3, r3, #20
 80025d2:	432b      	orrs	r3, r5
 80025d4:	07e4      	lsls	r4, r4, #31
 80025d6:	4323      	orrs	r3, r4
 80025d8:	0030      	movs	r0, r6
 80025da:	0019      	movs	r1, r3
 80025dc:	bd70      	pop	{r4, r5, r6, pc}
 80025de:	380b      	subs	r0, #11
 80025e0:	4085      	lsls	r5, r0
 80025e2:	055b      	lsls	r3, r3, #21
 80025e4:	032d      	lsls	r5, r5, #12
 80025e6:	2600      	movs	r6, #0
 80025e8:	0b2d      	lsrs	r5, r5, #12
 80025ea:	0d5b      	lsrs	r3, r3, #21
 80025ec:	e7f0      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	0000041e 	.word	0x0000041e

080025f4 <__aeabi_ui2d>:
 80025f4:	b510      	push	{r4, lr}
 80025f6:	1e04      	subs	r4, r0, #0
 80025f8:	d010      	beq.n	800261c <__aeabi_ui2d+0x28>
 80025fa:	f000 f8ef 	bl	80027dc <__clzsi2>
 80025fe:	4b0f      	ldr	r3, [pc, #60]	; (800263c <__aeabi_ui2d+0x48>)
 8002600:	1a1b      	subs	r3, r3, r0
 8002602:	280a      	cmp	r0, #10
 8002604:	dc11      	bgt.n	800262a <__aeabi_ui2d+0x36>
 8002606:	220b      	movs	r2, #11
 8002608:	0021      	movs	r1, r4
 800260a:	1a12      	subs	r2, r2, r0
 800260c:	40d1      	lsrs	r1, r2
 800260e:	3015      	adds	r0, #21
 8002610:	030a      	lsls	r2, r1, #12
 8002612:	055b      	lsls	r3, r3, #21
 8002614:	4084      	lsls	r4, r0
 8002616:	0b12      	lsrs	r2, r2, #12
 8002618:	0d5b      	lsrs	r3, r3, #21
 800261a:	e001      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800261c:	2300      	movs	r3, #0
 800261e:	2200      	movs	r2, #0
 8002620:	051b      	lsls	r3, r3, #20
 8002622:	4313      	orrs	r3, r2
 8002624:	0020      	movs	r0, r4
 8002626:	0019      	movs	r1, r3
 8002628:	bd10      	pop	{r4, pc}
 800262a:	0022      	movs	r2, r4
 800262c:	380b      	subs	r0, #11
 800262e:	4082      	lsls	r2, r0
 8002630:	055b      	lsls	r3, r3, #21
 8002632:	0312      	lsls	r2, r2, #12
 8002634:	2400      	movs	r4, #0
 8002636:	0b12      	lsrs	r2, r2, #12
 8002638:	0d5b      	lsrs	r3, r3, #21
 800263a:	e7f1      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800263c:	0000041e 	.word	0x0000041e

08002640 <__aeabi_f2d>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	0242      	lsls	r2, r0, #9
 8002644:	0043      	lsls	r3, r0, #1
 8002646:	0fc4      	lsrs	r4, r0, #31
 8002648:	20fe      	movs	r0, #254	; 0xfe
 800264a:	0e1b      	lsrs	r3, r3, #24
 800264c:	1c59      	adds	r1, r3, #1
 800264e:	0a55      	lsrs	r5, r2, #9
 8002650:	4208      	tst	r0, r1
 8002652:	d00c      	beq.n	800266e <__aeabi_f2d+0x2e>
 8002654:	21e0      	movs	r1, #224	; 0xe0
 8002656:	0089      	lsls	r1, r1, #2
 8002658:	468c      	mov	ip, r1
 800265a:	076d      	lsls	r5, r5, #29
 800265c:	0b12      	lsrs	r2, r2, #12
 800265e:	4463      	add	r3, ip
 8002660:	051b      	lsls	r3, r3, #20
 8002662:	4313      	orrs	r3, r2
 8002664:	07e4      	lsls	r4, r4, #31
 8002666:	4323      	orrs	r3, r4
 8002668:	0028      	movs	r0, r5
 800266a:	0019      	movs	r1, r3
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	2b00      	cmp	r3, #0
 8002670:	d114      	bne.n	800269c <__aeabi_f2d+0x5c>
 8002672:	2d00      	cmp	r5, #0
 8002674:	d01b      	beq.n	80026ae <__aeabi_f2d+0x6e>
 8002676:	0028      	movs	r0, r5
 8002678:	f000 f8b0 	bl	80027dc <__clzsi2>
 800267c:	280a      	cmp	r0, #10
 800267e:	dc1c      	bgt.n	80026ba <__aeabi_f2d+0x7a>
 8002680:	230b      	movs	r3, #11
 8002682:	002a      	movs	r2, r5
 8002684:	1a1b      	subs	r3, r3, r0
 8002686:	40da      	lsrs	r2, r3
 8002688:	0003      	movs	r3, r0
 800268a:	3315      	adds	r3, #21
 800268c:	409d      	lsls	r5, r3
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <__aeabi_f2d+0x88>)
 8002690:	0312      	lsls	r2, r2, #12
 8002692:	1a1b      	subs	r3, r3, r0
 8002694:	055b      	lsls	r3, r3, #21
 8002696:	0b12      	lsrs	r2, r2, #12
 8002698:	0d5b      	lsrs	r3, r3, #21
 800269a:	e7e1      	b.n	8002660 <__aeabi_f2d+0x20>
 800269c:	2d00      	cmp	r5, #0
 800269e:	d009      	beq.n	80026b4 <__aeabi_f2d+0x74>
 80026a0:	0b13      	lsrs	r3, r2, #12
 80026a2:	2280      	movs	r2, #128	; 0x80
 80026a4:	0312      	lsls	r2, r2, #12
 80026a6:	431a      	orrs	r2, r3
 80026a8:	076d      	lsls	r5, r5, #29
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <__aeabi_f2d+0x8c>)
 80026ac:	e7d8      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ae:	2300      	movs	r3, #0
 80026b0:	2200      	movs	r2, #0
 80026b2:	e7d5      	b.n	8002660 <__aeabi_f2d+0x20>
 80026b4:	2200      	movs	r2, #0
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <__aeabi_f2d+0x8c>)
 80026b8:	e7d2      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ba:	0003      	movs	r3, r0
 80026bc:	002a      	movs	r2, r5
 80026be:	3b0b      	subs	r3, #11
 80026c0:	409a      	lsls	r2, r3
 80026c2:	2500      	movs	r5, #0
 80026c4:	e7e3      	b.n	800268e <__aeabi_f2d+0x4e>
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	00000389 	.word	0x00000389
 80026cc:	000007ff 	.word	0x000007ff

080026d0 <__aeabi_d2f>:
 80026d0:	0002      	movs	r2, r0
 80026d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d4:	004b      	lsls	r3, r1, #1
 80026d6:	030d      	lsls	r5, r1, #12
 80026d8:	0f40      	lsrs	r0, r0, #29
 80026da:	0d5b      	lsrs	r3, r3, #21
 80026dc:	0fcc      	lsrs	r4, r1, #31
 80026de:	0a6d      	lsrs	r5, r5, #9
 80026e0:	493a      	ldr	r1, [pc, #232]	; (80027cc <__aeabi_d2f+0xfc>)
 80026e2:	4305      	orrs	r5, r0
 80026e4:	1c58      	adds	r0, r3, #1
 80026e6:	00d7      	lsls	r7, r2, #3
 80026e8:	4208      	tst	r0, r1
 80026ea:	d00a      	beq.n	8002702 <__aeabi_d2f+0x32>
 80026ec:	4938      	ldr	r1, [pc, #224]	; (80027d0 <__aeabi_d2f+0x100>)
 80026ee:	1859      	adds	r1, r3, r1
 80026f0:	29fe      	cmp	r1, #254	; 0xfe
 80026f2:	dd16      	ble.n	8002722 <__aeabi_d2f+0x52>
 80026f4:	20ff      	movs	r0, #255	; 0xff
 80026f6:	2200      	movs	r2, #0
 80026f8:	05c0      	lsls	r0, r0, #23
 80026fa:	4310      	orrs	r0, r2
 80026fc:	07e4      	lsls	r4, r4, #31
 80026fe:	4320      	orrs	r0, r4
 8002700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <__aeabi_d2f+0x44>
 8002706:	433d      	orrs	r5, r7
 8002708:	d026      	beq.n	8002758 <__aeabi_d2f+0x88>
 800270a:	2205      	movs	r2, #5
 800270c:	0192      	lsls	r2, r2, #6
 800270e:	0a52      	lsrs	r2, r2, #9
 8002710:	b2d8      	uxtb	r0, r3
 8002712:	e7f1      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002714:	432f      	orrs	r7, r5
 8002716:	d0ed      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002718:	2280      	movs	r2, #128	; 0x80
 800271a:	03d2      	lsls	r2, r2, #15
 800271c:	20ff      	movs	r0, #255	; 0xff
 800271e:	432a      	orrs	r2, r5
 8002720:	e7ea      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002722:	2900      	cmp	r1, #0
 8002724:	dd1b      	ble.n	800275e <__aeabi_d2f+0x8e>
 8002726:	0192      	lsls	r2, r2, #6
 8002728:	1e50      	subs	r0, r2, #1
 800272a:	4182      	sbcs	r2, r0
 800272c:	00ed      	lsls	r5, r5, #3
 800272e:	0f7f      	lsrs	r7, r7, #29
 8002730:	432a      	orrs	r2, r5
 8002732:	433a      	orrs	r2, r7
 8002734:	0753      	lsls	r3, r2, #29
 8002736:	d047      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 8002738:	230f      	movs	r3, #15
 800273a:	4013      	ands	r3, r2
 800273c:	2b04      	cmp	r3, #4
 800273e:	d000      	beq.n	8002742 <__aeabi_d2f+0x72>
 8002740:	3204      	adds	r2, #4
 8002742:	2380      	movs	r3, #128	; 0x80
 8002744:	04db      	lsls	r3, r3, #19
 8002746:	4013      	ands	r3, r2
 8002748:	d03e      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 800274a:	1c48      	adds	r0, r1, #1
 800274c:	29fe      	cmp	r1, #254	; 0xfe
 800274e:	d0d1      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002750:	0192      	lsls	r2, r2, #6
 8002752:	0a52      	lsrs	r2, r2, #9
 8002754:	b2c0      	uxtb	r0, r0
 8002756:	e7cf      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002758:	2000      	movs	r0, #0
 800275a:	2200      	movs	r2, #0
 800275c:	e7cc      	b.n	80026f8 <__aeabi_d2f+0x28>
 800275e:	000a      	movs	r2, r1
 8002760:	3217      	adds	r2, #23
 8002762:	db2f      	blt.n	80027c4 <__aeabi_d2f+0xf4>
 8002764:	2680      	movs	r6, #128	; 0x80
 8002766:	0436      	lsls	r6, r6, #16
 8002768:	432e      	orrs	r6, r5
 800276a:	251e      	movs	r5, #30
 800276c:	1a6d      	subs	r5, r5, r1
 800276e:	2d1f      	cmp	r5, #31
 8002770:	dd11      	ble.n	8002796 <__aeabi_d2f+0xc6>
 8002772:	2202      	movs	r2, #2
 8002774:	4252      	negs	r2, r2
 8002776:	1a52      	subs	r2, r2, r1
 8002778:	0031      	movs	r1, r6
 800277a:	40d1      	lsrs	r1, r2
 800277c:	2d20      	cmp	r5, #32
 800277e:	d004      	beq.n	800278a <__aeabi_d2f+0xba>
 8002780:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <__aeabi_d2f+0x104>)
 8002782:	4694      	mov	ip, r2
 8002784:	4463      	add	r3, ip
 8002786:	409e      	lsls	r6, r3
 8002788:	4337      	orrs	r7, r6
 800278a:	003a      	movs	r2, r7
 800278c:	1e53      	subs	r3, r2, #1
 800278e:	419a      	sbcs	r2, r3
 8002790:	430a      	orrs	r2, r1
 8002792:	2100      	movs	r1, #0
 8002794:	e7ce      	b.n	8002734 <__aeabi_d2f+0x64>
 8002796:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <__aeabi_d2f+0x108>)
 8002798:	0038      	movs	r0, r7
 800279a:	4694      	mov	ip, r2
 800279c:	4463      	add	r3, ip
 800279e:	4098      	lsls	r0, r3
 80027a0:	003a      	movs	r2, r7
 80027a2:	1e41      	subs	r1, r0, #1
 80027a4:	4188      	sbcs	r0, r1
 80027a6:	409e      	lsls	r6, r3
 80027a8:	40ea      	lsrs	r2, r5
 80027aa:	4330      	orrs	r0, r6
 80027ac:	4302      	orrs	r2, r0
 80027ae:	2100      	movs	r1, #0
 80027b0:	0753      	lsls	r3, r2, #29
 80027b2:	d1c1      	bne.n	8002738 <__aeabi_d2f+0x68>
 80027b4:	2180      	movs	r1, #128	; 0x80
 80027b6:	0013      	movs	r3, r2
 80027b8:	04c9      	lsls	r1, r1, #19
 80027ba:	2001      	movs	r0, #1
 80027bc:	400b      	ands	r3, r1
 80027be:	420a      	tst	r2, r1
 80027c0:	d1c6      	bne.n	8002750 <__aeabi_d2f+0x80>
 80027c2:	e7a3      	b.n	800270c <__aeabi_d2f+0x3c>
 80027c4:	2300      	movs	r3, #0
 80027c6:	e7a0      	b.n	800270a <__aeabi_d2f+0x3a>
 80027c8:	000b      	movs	r3, r1
 80027ca:	e79f      	b.n	800270c <__aeabi_d2f+0x3c>
 80027cc:	000007fe 	.word	0x000007fe
 80027d0:	fffffc80 	.word	0xfffffc80
 80027d4:	fffffca2 	.word	0xfffffca2
 80027d8:	fffffc82 	.word	0xfffffc82

080027dc <__clzsi2>:
 80027dc:	211c      	movs	r1, #28
 80027de:	2301      	movs	r3, #1
 80027e0:	041b      	lsls	r3, r3, #16
 80027e2:	4298      	cmp	r0, r3
 80027e4:	d301      	bcc.n	80027ea <__clzsi2+0xe>
 80027e6:	0c00      	lsrs	r0, r0, #16
 80027e8:	3910      	subs	r1, #16
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	4298      	cmp	r0, r3
 80027ee:	d301      	bcc.n	80027f4 <__clzsi2+0x18>
 80027f0:	0a00      	lsrs	r0, r0, #8
 80027f2:	3908      	subs	r1, #8
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	4298      	cmp	r0, r3
 80027f8:	d301      	bcc.n	80027fe <__clzsi2+0x22>
 80027fa:	0900      	lsrs	r0, r0, #4
 80027fc:	3904      	subs	r1, #4
 80027fe:	a202      	add	r2, pc, #8	; (adr r2, 8002808 <__clzsi2+0x2c>)
 8002800:	5c10      	ldrb	r0, [r2, r0]
 8002802:	1840      	adds	r0, r0, r1
 8002804:	4770      	bx	lr
 8002806:	46c0      	nop			; (mov r8, r8)
 8002808:	02020304 	.word	0x02020304
 800280c:	01010101 	.word	0x01010101
	...

08002818 <__clzdi2>:
 8002818:	b510      	push	{r4, lr}
 800281a:	2900      	cmp	r1, #0
 800281c:	d103      	bne.n	8002826 <__clzdi2+0xe>
 800281e:	f7ff ffdd 	bl	80027dc <__clzsi2>
 8002822:	3020      	adds	r0, #32
 8002824:	e002      	b.n	800282c <__clzdi2+0x14>
 8002826:	0008      	movs	r0, r1
 8002828:	f7ff ffd8 	bl	80027dc <__clzsi2>
 800282c:	bd10      	pop	{r4, pc}
 800282e:	46c0      	nop			; (mov r8, r8)

08002830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	b091      	sub	sp, #68	; 0x44
 8002834:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002836:	f001 f8eb 	bl	8003a10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800283a:	f000 f9e7 	bl	8002c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800283e:	f000 fbed 	bl	800301c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002842:	f000 fb1b 	bl	8002e7c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002846:	f000 fa37 	bl	8002cb8 <MX_RTC_Init>
  MX_TIM6_Init();
 800284a:	f000 fad9 	bl	8002e00 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800284e:	f000 fb63 	bl	8002f18 <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 8002852:	f000 fbaf 	bl	8002fb4 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */

  // System hello
  HAL_UART_Transmit ( HUART_DBG , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002856:	4bd3      	ldr	r3, [pc, #844]	; (8002ba4 <main+0x374>)
 8002858:	681c      	ldr	r4, [r3, #0]
 800285a:	4bd2      	ldr	r3, [pc, #840]	; (8002ba4 <main+0x374>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fd fc50 	bl	8000104 <strlen>
 8002864:	0003      	movs	r3, r0
 8002866:	b29a      	uxth	r2, r3
 8002868:	23fa      	movs	r3, #250	; 0xfa
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	48ce      	ldr	r0, [pc, #824]	; (8002ba8 <main+0x378>)
 800286e:	0021      	movs	r1, r4
 8002870:	f003 fcf8 	bl	8006264 <HAL_UART_Transmit>

  // System Init
  my_tim_init ( HTIM ) ;
 8002874:	4ccd      	ldr	r4, [pc, #820]	; (8002bac <main+0x37c>)
 8002876:	466b      	mov	r3, sp
 8002878:	0018      	movs	r0, r3
 800287a:	0023      	movs	r3, r4
 800287c:	3310      	adds	r3, #16
 800287e:	223c      	movs	r2, #60	; 0x3c
 8002880:	0019      	movs	r1, r3
 8002882:	f006 febf 	bl	8009604 <memcpy>
 8002886:	6820      	ldr	r0, [r4, #0]
 8002888:	6861      	ldr	r1, [r4, #4]
 800288a:	68a2      	ldr	r2, [r4, #8]
 800288c:	68e3      	ldr	r3, [r4, #12]
 800288e:	f000 fcff 	bl	8003290 <my_tim_init>
  my_tim_start ( HTIM ) ;
 8002892:	4cc6      	ldr	r4, [pc, #792]	; (8002bac <main+0x37c>)
 8002894:	466b      	mov	r3, sp
 8002896:	0018      	movs	r0, r3
 8002898:	0023      	movs	r3, r4
 800289a:	3310      	adds	r3, #16
 800289c:	223c      	movs	r2, #60	; 0x3c
 800289e:	0019      	movs	r1, r3
 80028a0:	f006 feb0 	bl	8009604 <memcpy>
 80028a4:	6820      	ldr	r0, [r4, #0]
 80028a6:	6861      	ldr	r1, [r4, #4]
 80028a8:	68a2      	ldr	r2, [r4, #8]
 80028aa:	68e3      	ldr	r3, [r4, #12]
 80028ac:	f000 fd06 	bl	80032bc <my_tim_start>
  if ( !is_system_initialized () )
 80028b0:	f000 fd74 	bl	800339c <is_system_initialized>
 80028b4:	0003      	movs	r3, r0
 80028b6:	001a      	movs	r2, r3
 80028b8:	2301      	movs	r3, #1
 80028ba:	4053      	eors	r3, r2
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d060      	beq.n	8002984 <main+0x154>
  {
	  if ( !my_astro_init ( htim6 ) )
 80028c2:	4cba      	ldr	r4, [pc, #744]	; (8002bac <main+0x37c>)
 80028c4:	466b      	mov	r3, sp
 80028c6:	0018      	movs	r0, r3
 80028c8:	0023      	movs	r3, r4
 80028ca:	3310      	adds	r3, #16
 80028cc:	223c      	movs	r2, #60	; 0x3c
 80028ce:	0019      	movs	r1, r3
 80028d0:	f006 fe98 	bl	8009604 <memcpy>
 80028d4:	6820      	ldr	r0, [r4, #0]
 80028d6:	6861      	ldr	r1, [r4, #4]
 80028d8:	68a2      	ldr	r2, [r4, #8]
 80028da:	68e3      	ldr	r3, [r4, #12]
 80028dc:	f000 fd1a 	bl	8003314 <my_astro_init>
 80028e0:	0003      	movs	r3, r0
 80028e2:	001a      	movs	r2, r3
 80028e4:	2301      	movs	r3, #1
 80028e6:	4053      	eors	r3, r2
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d008      	beq.n	8002900 <main+0xd0>
	  {
		  HAL_NVIC_SystemReset () ;
 80028ee:	f001 fa4e 	bl	8003d8e <HAL_NVIC_SystemReset>
 80028f2:	e047      	b.n	8002984 <main+0x154>
	  }
	  else
	  {
		  while ( is_evt_pin_high() )
		  {
			  send_debug_logs ( "main.c,ucb2,is_evt_pin_high" ) ;
 80028f4:	4bae      	ldr	r3, [pc, #696]	; (8002bb0 <main+0x380>)
 80028f6:	0018      	movs	r0, r3
 80028f8:	f000 fc1e 	bl	8003138 <send_debug_logs>
			  my_astro_read_evt_reg () ;
 80028fc:	f006 f914 	bl	8008b28 <my_astro_read_evt_reg>
		  while ( is_evt_pin_high() )
 8002900:	f000 fc96 	bl	8003230 <is_evt_pin_high>
 8002904:	1e03      	subs	r3, r0, #0
 8002906:	d1f5      	bne.n	80028f4 <main+0xc4>
		  }
		  sprintf ( payload , "fv=%s" , fv ) ;
 8002908:	4baa      	ldr	r3, [pc, #680]	; (8002bb4 <main+0x384>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	49aa      	ldr	r1, [pc, #680]	; (8002bb8 <main+0x388>)
 800290e:	4bab      	ldr	r3, [pc, #684]	; (8002bbc <main+0x38c>)
 8002910:	0018      	movs	r0, r3
 8002912:	f006 fd7f 	bl	8009414 <sprintf>
		  sprintf ( dbg_m , "main.c,ucb2,payload,%u %s" , astro_payload_id , payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002916:	4baa      	ldr	r3, [pc, #680]	; (8002bc0 <main+0x390>)
 8002918:	881b      	ldrh	r3, [r3, #0]
 800291a:	001a      	movs	r2, r3
 800291c:	4ba7      	ldr	r3, [pc, #668]	; (8002bbc <main+0x38c>)
 800291e:	49a9      	ldr	r1, [pc, #676]	; (8002bc4 <main+0x394>)
 8002920:	48a9      	ldr	r0, [pc, #676]	; (8002bc8 <main+0x398>)
 8002922:	f006 fd77 	bl	8009414 <sprintf>
		  my_astro_write_coordinates ( (int32_t) ( last_latitude_astro_geo_wr * 1e7 ) , (int32_t) ( last_longitude_astro_geo_wr * 1e7 ) ) ;
 8002926:	4ba9      	ldr	r3, [pc, #676]	; (8002bcc <main+0x39c>)
 8002928:	6818      	ldr	r0, [r3, #0]
 800292a:	6859      	ldr	r1, [r3, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	4ba8      	ldr	r3, [pc, #672]	; (8002bd0 <main+0x3a0>)
 8002930:	f7fe ff98 	bl	8001864 <__aeabi_dmul>
 8002934:	0002      	movs	r2, r0
 8002936:	000b      	movs	r3, r1
 8002938:	0010      	movs	r0, r2
 800293a:	0019      	movs	r1, r3
 800293c:	f7ff fdf4 	bl	8002528 <__aeabi_d2iz>
 8002940:	0004      	movs	r4, r0
 8002942:	4ba4      	ldr	r3, [pc, #656]	; (8002bd4 <main+0x3a4>)
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	6859      	ldr	r1, [r3, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	4ba1      	ldr	r3, [pc, #644]	; (8002bd0 <main+0x3a0>)
 800294c:	f7fe ff8a 	bl	8001864 <__aeabi_dmul>
 8002950:	0002      	movs	r2, r0
 8002952:	000b      	movs	r3, r1
 8002954:	0010      	movs	r0, r2
 8002956:	0019      	movs	r1, r3
 8002958:	f7ff fde6 	bl	8002528 <__aeabi_d2iz>
 800295c:	0003      	movs	r3, r0
 800295e:	0019      	movs	r1, r3
 8002960:	0020      	movs	r0, r4
 8002962:	f006 f917 	bl	8008b94 <my_astro_write_coordinates>
		  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 8002966:	4b96      	ldr	r3, [pc, #600]	; (8002bc0 <main+0x390>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	b291      	uxth	r1, r2
 800296e:	4a94      	ldr	r2, [pc, #592]	; (8002bc0 <main+0x390>)
 8002970:	8011      	strh	r1, [r2, #0]
 8002972:	4a92      	ldr	r2, [pc, #584]	; (8002bbc <main+0x38c>)
 8002974:	0011      	movs	r1, r2
 8002976:	0018      	movs	r0, r3
 8002978:	f006 f8ae 	bl	8008ad8 <my_astro_add_payload_2_queue>
		  send_debug_logs ( dbg_m ) ;
 800297c:	4b92      	ldr	r3, [pc, #584]	; (8002bc8 <main+0x398>)
 800297e:	0018      	movs	r0, r3
 8002980:	f000 fbda 	bl	8003138 <send_debug_logs>
	  }
  }
  if ( my_rtc_set_alarm ( rtc_alarm_time ) && !dbg_mode_flag )
 8002984:	4b94      	ldr	r3, [pc, #592]	; (8002bd8 <main+0x3a8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	0018      	movs	r0, r3
 800298a:	f006 f96d 	bl	8008c68 <my_rtc_set_alarm>
 800298e:	1e03      	subs	r3, r0, #0
 8002990:	d040      	beq.n	8002a14 <main+0x1e4>
 8002992:	4b92      	ldr	r3, [pc, #584]	; (8002bdc <main+0x3ac>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2201      	movs	r2, #1
 8002998:	4053      	eors	r3, r2
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	d039      	beq.n	8002a14 <main+0x1e4>
  {
	  tim_seconds = 0 ;
 80029a0:	4b8f      	ldr	r3, [pc, #572]	; (8002be0 <main+0x3b0>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	801a      	strh	r2, [r3, #0]
	  my_tim_stop ( HTIM ) ;
 80029a6:	4c81      	ldr	r4, [pc, #516]	; (8002bac <main+0x37c>)
 80029a8:	466b      	mov	r3, sp
 80029aa:	0018      	movs	r0, r3
 80029ac:	0023      	movs	r3, r4
 80029ae:	3310      	adds	r3, #16
 80029b0:	223c      	movs	r2, #60	; 0x3c
 80029b2:	0019      	movs	r1, r3
 80029b4:	f006 fe26 	bl	8009604 <memcpy>
 80029b8:	6820      	ldr	r0, [r4, #0]
 80029ba:	6861      	ldr	r1, [r4, #4]
 80029bc:	68a2      	ldr	r2, [r4, #8]
 80029be:	68e3      	ldr	r3, [r4, #12]
 80029c0:	f000 fc94 	bl	80032ec <my_tim_stop>
	  HAL_SuspendTick () ; // Jak nie wyłączę to mnie przerwanie SysTick od razu wybudzi!!!
 80029c4:	f001 f8ce 	bl	8003b64 <HAL_SuspendTick>
	  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80029c8:	2380      	movs	r3, #128	; 0x80
 80029ca:	01db      	lsls	r3, r3, #7
 80029cc:	2102      	movs	r1, #2
 80029ce:	0018      	movs	r0, r3
 80029d0:	f001 fbd6 	bl	8004180 <HAL_PWR_EnterSTOPMode>
	  HAL_ResumeTick () ;
 80029d4:	f001 f8d4 	bl	8003b80 <HAL_ResumeTick>
	  my_tim_start ( HTIM ) ;
 80029d8:	4c74      	ldr	r4, [pc, #464]	; (8002bac <main+0x37c>)
 80029da:	466b      	mov	r3, sp
 80029dc:	0018      	movs	r0, r3
 80029de:	0023      	movs	r3, r4
 80029e0:	3310      	adds	r3, #16
 80029e2:	223c      	movs	r2, #60	; 0x3c
 80029e4:	0019      	movs	r1, r3
 80029e6:	f006 fe0d 	bl	8009604 <memcpy>
 80029ea:	6820      	ldr	r0, [r4, #0]
 80029ec:	6861      	ldr	r1, [r4, #4]
 80029ee:	68a2      	ldr	r2, [r4, #8]
 80029f0:	68e3      	ldr	r3, [r4, #12]
 80029f2:	f000 fc63 	bl	80032bc <my_tim_start>
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80029f6:	4b7b      	ldr	r3, [pc, #492]	; (8002be4 <main+0x3b4>)
 80029f8:	0018      	movs	r0, r3
 80029fa:	f006 f8f3 	bl	8008be4 <my_rtc_get_dt_s>
	  send_debug_logs ( rtc_dt_s ) ;
 80029fe:	4b79      	ldr	r3, [pc, #484]	; (8002be4 <main+0x3b4>)
 8002a00:	0018      	movs	r0, r3
 8002a02:	f000 fb99 	bl	8003138 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( is_evt_pin_high() )
 8002a06:	e005      	b.n	8002a14 <main+0x1e4>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 8002a08:	4b77      	ldr	r3, [pc, #476]	; (8002be8 <main+0x3b8>)
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f000 fb94 	bl	8003138 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002a10:	f006 f88a 	bl	8008b28 <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002a14:	f000 fc0c 	bl	8003230 <is_evt_pin_high>
 8002a18:	1e03      	subs	r3, r0, #0
 8002a1a:	d1f5      	bne.n	8002a08 <main+0x1d8>
	  }

	  // Prepare payload to Astronode
	  if ( is_rtc_alarm_flag )
 8002a1c:	4b73      	ldr	r3, [pc, #460]	; (8002bec <main+0x3bc>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d06e      	beq.n	8002b02 <main+0x2d2>
	  {
		  is_rtc_alarm_flag = false ;
 8002a24:	4b71      	ldr	r3, [pc, #452]	; (8002bec <main+0x3bc>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	701a      	strb	r2, [r3, #0]
		  my_rand_get_coordinates ( &last_latitude_astro_geo_wr , &last_longitude_astro_geo_wr , &latitude_astro_geo_wr , &longitude_astro_geo_wr ) ;
 8002a2a:	4b71      	ldr	r3, [pc, #452]	; (8002bf0 <main+0x3c0>)
 8002a2c:	4a71      	ldr	r2, [pc, #452]	; (8002bf4 <main+0x3c4>)
 8002a2e:	4969      	ldr	r1, [pc, #420]	; (8002bd4 <main+0x3a4>)
 8002a30:	4866      	ldr	r0, [pc, #408]	; (8002bcc <main+0x39c>)
 8002a32:	f006 fb1b 	bl	800906c <my_rand_get_coordinates>
		  my_astro_write_coordinates ( (int32_t) ( latitude_astro_geo_wr * 1e7 ) , (int32_t) ( longitude_astro_geo_wr * 1e7 ) ) ;
 8002a36:	4b6f      	ldr	r3, [pc, #444]	; (8002bf4 <main+0x3c4>)
 8002a38:	6818      	ldr	r0, [r3, #0]
 8002a3a:	6859      	ldr	r1, [r3, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4b64      	ldr	r3, [pc, #400]	; (8002bd0 <main+0x3a0>)
 8002a40:	f7fe ff10 	bl	8001864 <__aeabi_dmul>
 8002a44:	0002      	movs	r2, r0
 8002a46:	000b      	movs	r3, r1
 8002a48:	0010      	movs	r0, r2
 8002a4a:	0019      	movs	r1, r3
 8002a4c:	f7ff fd6c 	bl	8002528 <__aeabi_d2iz>
 8002a50:	0004      	movs	r4, r0
 8002a52:	4b67      	ldr	r3, [pc, #412]	; (8002bf0 <main+0x3c0>)
 8002a54:	6818      	ldr	r0, [r3, #0]
 8002a56:	6859      	ldr	r1, [r3, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	4b5d      	ldr	r3, [pc, #372]	; (8002bd0 <main+0x3a0>)
 8002a5c:	f7fe ff02 	bl	8001864 <__aeabi_dmul>
 8002a60:	0002      	movs	r2, r0
 8002a62:	000b      	movs	r3, r1
 8002a64:	0010      	movs	r0, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	f7ff fd5e 	bl	8002528 <__aeabi_d2iz>
 8002a6c:	0003      	movs	r3, r0
 8002a6e:	0019      	movs	r1, r3
 8002a70:	0020      	movs	r0, r4
 8002a72:	f006 f88f 	bl	8008b94 <my_astro_write_coordinates>
		  pdop = ((float) rand () / RAND_MAX) * 99.9 ;
 8002a76:	f006 fbbb 	bl	80091f0 <rand>
 8002a7a:	0003      	movs	r3, r0
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7fd ff45 	bl	800090c <__aeabi_i2f>
 8002a82:	1c03      	adds	r3, r0, #0
 8002a84:	219e      	movs	r1, #158	; 0x9e
 8002a86:	05c9      	lsls	r1, r1, #23
 8002a88:	1c18      	adds	r0, r3, #0
 8002a8a:	f7fd fe25 	bl	80006d8 <__aeabi_fdiv>
 8002a8e:	1c03      	adds	r3, r0, #0
 8002a90:	1c18      	adds	r0, r3, #0
 8002a92:	f7ff fdd5 	bl	8002640 <__aeabi_f2d>
 8002a96:	4a58      	ldr	r2, [pc, #352]	; (8002bf8 <main+0x3c8>)
 8002a98:	4b58      	ldr	r3, [pc, #352]	; (8002bfc <main+0x3cc>)
 8002a9a:	f7fe fee3 	bl	8001864 <__aeabi_dmul>
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	000b      	movs	r3, r1
 8002aa2:	0010      	movs	r0, r2
 8002aa4:	0019      	movs	r1, r3
 8002aa6:	f7ff fe13 	bl	80026d0 <__aeabi_d2f>
 8002aaa:	1c02      	adds	r2, r0, #0
 8002aac:	4b54      	ldr	r3, [pc, #336]	; (8002c00 <main+0x3d0>)
 8002aae:	601a      	str	r2, [r3, #0]
		  sprintf ( payload , "%.1f" , pdop ) ;
 8002ab0:	4b53      	ldr	r3, [pc, #332]	; (8002c00 <main+0x3d0>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	1c18      	adds	r0, r3, #0
 8002ab6:	f7ff fdc3 	bl	8002640 <__aeabi_f2d>
 8002aba:	0002      	movs	r2, r0
 8002abc:	000b      	movs	r3, r1
 8002abe:	4951      	ldr	r1, [pc, #324]	; (8002c04 <main+0x3d4>)
 8002ac0:	483e      	ldr	r0, [pc, #248]	; (8002bbc <main+0x38c>)
 8002ac2:	f006 fca7 	bl	8009414 <sprintf>
		  sprintf ( dbg_m , "main.c,ucnw,payload,%u %s" , astro_payload_id , payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002ac6:	4b3e      	ldr	r3, [pc, #248]	; (8002bc0 <main+0x390>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	001a      	movs	r2, r3
 8002acc:	4b3b      	ldr	r3, [pc, #236]	; (8002bbc <main+0x38c>)
 8002ace:	494e      	ldr	r1, [pc, #312]	; (8002c08 <main+0x3d8>)
 8002ad0:	483d      	ldr	r0, [pc, #244]	; (8002bc8 <main+0x398>)
 8002ad2:	f006 fc9f 	bl	8009414 <sprintf>
		  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 8002ad6:	4b3a      	ldr	r3, [pc, #232]	; (8002bc0 <main+0x390>)
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	b291      	uxth	r1, r2
 8002ade:	4a38      	ldr	r2, [pc, #224]	; (8002bc0 <main+0x390>)
 8002ae0:	8011      	strh	r1, [r2, #0]
 8002ae2:	4a36      	ldr	r2, [pc, #216]	; (8002bbc <main+0x38c>)
 8002ae4:	0011      	movs	r1, r2
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f005 fff6 	bl	8008ad8 <my_astro_add_payload_2_queue>
		  send_debug_logs ( dbg_m ) ;
 8002aec:	4b36      	ldr	r3, [pc, #216]	; (8002bc8 <main+0x398>)
 8002aee:	0018      	movs	r0, r3
 8002af0:	f000 fb22 	bl	8003138 <send_debug_logs>
	  }
	  while ( is_evt_pin_high() )
 8002af4:	e005      	b.n	8002b02 <main+0x2d2>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 8002af6:	4b3c      	ldr	r3, [pc, #240]	; (8002be8 <main+0x3b8>)
 8002af8:	0018      	movs	r0, r3
 8002afa:	f000 fb1d 	bl	8003138 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002afe:	f006 f813 	bl	8008b28 <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002b02:	f000 fb95 	bl	8003230 <is_evt_pin_high>
 8002b06:	1e03      	subs	r3, r0, #0
 8002b08:	d1f5      	bne.n	8002af6 <main+0x2c6>
	  }
	  if ( !dbg_mode_flag )
 8002b0a:	4b34      	ldr	r3, [pc, #208]	; (8002bdc <main+0x3ac>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	4053      	eors	r3, r2
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d100      	bne.n	8002b1a <main+0x2ea>
 8002b18:	e77c      	b.n	8002a14 <main+0x1e4>
		  if ( my_rtc_set_alarm ( rtc_alarm_time ) && !dbg_mode_flag )
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	; (8002bd8 <main+0x3a8>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f006 f8a2 	bl	8008c68 <my_rtc_set_alarm>
 8002b24:	1e03      	subs	r3, r0, #0
 8002b26:	d100      	bne.n	8002b2a <main+0x2fa>
 8002b28:	e774      	b.n	8002a14 <main+0x1e4>
 8002b2a:	4b2c      	ldr	r3, [pc, #176]	; (8002bdc <main+0x3ac>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	4053      	eors	r3, r2
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d100      	bne.n	8002b3a <main+0x30a>
 8002b38:	e76c      	b.n	8002a14 <main+0x1e4>
		  {
			  tim_seconds = 0 ;
 8002b3a:	4b29      	ldr	r3, [pc, #164]	; (8002be0 <main+0x3b0>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	801a      	strh	r2, [r3, #0]
			  my_tim_stop ( HTIM ) ;
 8002b40:	4c1a      	ldr	r4, [pc, #104]	; (8002bac <main+0x37c>)
 8002b42:	466b      	mov	r3, sp
 8002b44:	0018      	movs	r0, r3
 8002b46:	0023      	movs	r3, r4
 8002b48:	3310      	adds	r3, #16
 8002b4a:	223c      	movs	r2, #60	; 0x3c
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	f006 fd59 	bl	8009604 <memcpy>
 8002b52:	6820      	ldr	r0, [r4, #0]
 8002b54:	6861      	ldr	r1, [r4, #4]
 8002b56:	68a2      	ldr	r2, [r4, #8]
 8002b58:	68e3      	ldr	r3, [r4, #12]
 8002b5a:	f000 fbc7 	bl	80032ec <my_tim_stop>
			  HAL_SuspendTick () ; // Jak nie wyłączę to mnie przerwanie SysTick od razu wybudzi!!!
 8002b5e:	f001 f801 	bl	8003b64 <HAL_SuspendTick>
			  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002b62:	2380      	movs	r3, #128	; 0x80
 8002b64:	01db      	lsls	r3, r3, #7
 8002b66:	2102      	movs	r1, #2
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f001 fb09 	bl	8004180 <HAL_PWR_EnterSTOPMode>
			  HAL_ResumeTick () ;
 8002b6e:	f001 f807 	bl	8003b80 <HAL_ResumeTick>
			  my_tim_start ( HTIM ) ;
 8002b72:	4c0e      	ldr	r4, [pc, #56]	; (8002bac <main+0x37c>)
 8002b74:	466b      	mov	r3, sp
 8002b76:	0018      	movs	r0, r3
 8002b78:	0023      	movs	r3, r4
 8002b7a:	3310      	adds	r3, #16
 8002b7c:	223c      	movs	r2, #60	; 0x3c
 8002b7e:	0019      	movs	r1, r3
 8002b80:	f006 fd40 	bl	8009604 <memcpy>
 8002b84:	6820      	ldr	r0, [r4, #0]
 8002b86:	6861      	ldr	r1, [r4, #4]
 8002b88:	68a2      	ldr	r2, [r4, #8]
 8002b8a:	68e3      	ldr	r3, [r4, #12]
 8002b8c:	f000 fb96 	bl	80032bc <my_tim_start>
			  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <main+0x3b4>)
 8002b92:	0018      	movs	r0, r3
 8002b94:	f006 f826 	bl	8008be4 <my_rtc_get_dt_s>
			  send_debug_logs ( rtc_dt_s ) ;
 8002b98:	4b12      	ldr	r3, [pc, #72]	; (8002be4 <main+0x3b4>)
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	f000 facc 	bl	8003138 <send_debug_logs>
	  while ( is_evt_pin_high() )
 8002ba0:	e738      	b.n	8002a14 <main+0x1e4>
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	20000000 	.word	0x20000000
 8002ba8:	20000774 	.word	0x20000774
 8002bac:	20000728 	.word	0x20000728
 8002bb0:	0800dfe8 	.word	0x0800dfe8
 8002bb4:	20000004 	.word	0x20000004
 8002bb8:	0800e004 	.word	0x0800e004
 8002bbc:	20000948 	.word	0x20000948
 8002bc0:	20000946 	.word	0x20000946
 8002bc4:	0800e00c 	.word	0x0800e00c
 8002bc8:	20000a04 	.word	0x20000a04
 8002bcc:	20000010 	.word	0x20000010
 8002bd0:	416312d0 	.word	0x416312d0
 8002bd4:	20000018 	.word	0x20000018
 8002bd8:	20000008 	.word	0x20000008
 8002bdc:	2000000c 	.word	0x2000000c
 8002be0:	20000944 	.word	0x20000944
 8002be4:	20000930 	.word	0x20000930
 8002be8:	0800e028 	.word	0x0800e028
 8002bec:	200009e8 	.word	0x200009e8
 8002bf0:	200009f8 	.word	0x200009f8
 8002bf4:	200009f0 	.word	0x200009f0
 8002bf8:	9999999a 	.word	0x9999999a
 8002bfc:	4058f999 	.word	0x4058f999
 8002c00:	20000a00 	.word	0x20000a00
 8002c04:	0800e044 	.word	0x0800e044
 8002c08:	0800e04c 	.word	0x0800e04c

08002c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	b095      	sub	sp, #84	; 0x54
 8002c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c12:	2414      	movs	r4, #20
 8002c14:	193b      	adds	r3, r7, r4
 8002c16:	0018      	movs	r0, r3
 8002c18:	233c      	movs	r3, #60	; 0x3c
 8002c1a:	001a      	movs	r2, r3
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	f006 fc65 	bl	80094ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	0018      	movs	r0, r3
 8002c26:	2310      	movs	r3, #16
 8002c28:	001a      	movs	r2, r3
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	f006 fc5e 	bl	80094ec <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c30:	2380      	movs	r3, #128	; 0x80
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	0018      	movs	r0, r3
 8002c36:	f001 fadb 	bl	80041f0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c3a:	f001 fa93 	bl	8004164 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002c3e:	4b1d      	ldr	r3, [pc, #116]	; (8002cb4 <SystemClock_Config+0xa8>)
 8002c40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c42:	4b1c      	ldr	r3, [pc, #112]	; (8002cb4 <SystemClock_Config+0xa8>)
 8002c44:	2118      	movs	r1, #24
 8002c46:	438a      	bics	r2, r1
 8002c48:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	2206      	movs	r2, #6
 8002c4e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c50:	193b      	adds	r3, r7, r4
 8002c52:	2201      	movs	r2, #1
 8002c54:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c56:	193b      	adds	r3, r7, r4
 8002c58:	2280      	movs	r2, #128	; 0x80
 8002c5a:	0052      	lsls	r2, r2, #1
 8002c5c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002c5e:	193b      	adds	r3, r7, r4
 8002c60:	2200      	movs	r2, #0
 8002c62:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c64:	193b      	adds	r3, r7, r4
 8002c66:	2240      	movs	r2, #64	; 0x40
 8002c68:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c70:	193b      	adds	r3, r7, r4
 8002c72:	0018      	movs	r0, r3
 8002c74:	f001 fb08 	bl	8004288 <HAL_RCC_OscConfig>
 8002c78:	1e03      	subs	r3, r0, #0
 8002c7a:	d001      	beq.n	8002c80 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002c7c:	f000 fbfe 	bl	800347c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	2207      	movs	r2, #7
 8002c84:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c86:	1d3b      	adds	r3, r7, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c8c:	1d3b      	adds	r3, r7, #4
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c92:	1d3b      	adds	r3, r7, #4
 8002c94:	2200      	movs	r2, #0
 8002c96:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002c98:	1d3b      	adds	r3, r7, #4
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f001 fe53 	bl	8004948 <HAL_RCC_ClockConfig>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d001      	beq.n	8002caa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002ca6:	f000 fbe9 	bl	800347c <Error_Handler>
  }
}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b015      	add	sp, #84	; 0x54
 8002cb0:	bd90      	pop	{r4, r7, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	40021000 	.word	0x40021000

08002cb8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b090      	sub	sp, #64	; 0x40
 8002cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002cbe:	232c      	movs	r3, #44	; 0x2c
 8002cc0:	18fb      	adds	r3, r7, r3
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	2314      	movs	r3, #20
 8002cc6:	001a      	movs	r2, r3
 8002cc8:	2100      	movs	r1, #0
 8002cca:	f006 fc0f 	bl	80094ec <memset>
  RTC_DateTypeDef sDate = {0};
 8002cce:	2328      	movs	r3, #40	; 0x28
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002cd6:	003b      	movs	r3, r7
 8002cd8:	0018      	movs	r0, r3
 8002cda:	2328      	movs	r3, #40	; 0x28
 8002cdc:	001a      	movs	r2, r3
 8002cde:	2100      	movs	r1, #0
 8002ce0:	f006 fc04 	bl	80094ec <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ce4:	4b44      	ldr	r3, [pc, #272]	; (8002df8 <MX_RTC_Init+0x140>)
 8002ce6:	4a45      	ldr	r2, [pc, #276]	; (8002dfc <MX_RTC_Init+0x144>)
 8002ce8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002cea:	4b43      	ldr	r3, [pc, #268]	; (8002df8 <MX_RTC_Init+0x140>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002cf0:	4b41      	ldr	r3, [pc, #260]	; (8002df8 <MX_RTC_Init+0x140>)
 8002cf2:	227f      	movs	r2, #127	; 0x7f
 8002cf4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002cf6:	4b40      	ldr	r3, [pc, #256]	; (8002df8 <MX_RTC_Init+0x140>)
 8002cf8:	22ff      	movs	r2, #255	; 0xff
 8002cfa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002cfc:	4b3e      	ldr	r3, [pc, #248]	; (8002df8 <MX_RTC_Init+0x140>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002d02:	4b3d      	ldr	r3, [pc, #244]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d08:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d0e:	4b3a      	ldr	r3, [pc, #232]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d10:	2280      	movs	r2, #128	; 0x80
 8002d12:	05d2      	lsls	r2, r2, #23
 8002d14:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002d16:	4b38      	ldr	r3, [pc, #224]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d1c:	4b36      	ldr	r3, [pc, #216]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f002 f9f8 	bl	8005114 <HAL_RTC_Init>
 8002d24:	1e03      	subs	r3, r0, #0
 8002d26:	d001      	beq.n	8002d2c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002d28:	f000 fba8 	bl	800347c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002d2c:	212c      	movs	r1, #44	; 0x2c
 8002d2e:	187b      	adds	r3, r7, r1
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002d34:	187b      	adds	r3, r7, r1
 8002d36:	2200      	movs	r2, #0
 8002d38:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	2200      	movs	r2, #0
 8002d44:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	2200      	movs	r2, #0
 8002d4a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	2200      	movs	r2, #0
 8002d50:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002d52:	1879      	adds	r1, r7, r1
 8002d54:	4b28      	ldr	r3, [pc, #160]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f002 fa7d 	bl	8005258 <HAL_RTC_SetTime>
 8002d5e:	1e03      	subs	r3, r0, #0
 8002d60:	d001      	beq.n	8002d66 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002d62:	f000 fb8b 	bl	800347c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002d66:	2128      	movs	r1, #40	; 0x28
 8002d68:	187b      	adds	r3, r7, r1
 8002d6a:	2206      	movs	r2, #6
 8002d6c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002d6e:	187b      	adds	r3, r7, r1
 8002d70:	2201      	movs	r2, #1
 8002d72:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002d74:	187b      	adds	r3, r7, r1
 8002d76:	2201      	movs	r2, #1
 8002d78:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002d80:	1879      	adds	r1, r7, r1
 8002d82:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <MX_RTC_Init+0x140>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	0018      	movs	r0, r3
 8002d88:	f002 fb6a 	bl	8005460 <HAL_RTC_SetDate>
 8002d8c:	1e03      	subs	r3, r0, #0
 8002d8e:	d001      	beq.n	8002d94 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002d90:	f000 fb74 	bl	800347c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002d94:	003b      	movs	r3, r7
 8002d96:	2200      	movs	r2, #0
 8002d98:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002d9a:	003b      	movs	r3, r7
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002da0:	003b      	movs	r3, r7
 8002da2:	2200      	movs	r2, #0
 8002da4:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002da6:	003b      	movs	r3, r7
 8002da8:	2200      	movs	r2, #0
 8002daa:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002dac:	003b      	movs	r3, r7
 8002dae:	2200      	movs	r2, #0
 8002db0:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002db2:	003b      	movs	r3, r7
 8002db4:	2200      	movs	r2, #0
 8002db6:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002db8:	003b      	movs	r3, r7
 8002dba:	2200      	movs	r2, #0
 8002dbc:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002dc4:	003b      	movs	r3, r7
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002dca:	003b      	movs	r3, r7
 8002dcc:	2220      	movs	r2, #32
 8002dce:	2101      	movs	r1, #1
 8002dd0:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002dd2:	003b      	movs	r3, r7
 8002dd4:	2280      	movs	r2, #128	; 0x80
 8002dd6:	0052      	lsls	r2, r2, #1
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002dda:	0039      	movs	r1, r7
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <MX_RTC_Init+0x140>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	0018      	movs	r0, r3
 8002de2:	f002 fc1d 	bl	8005620 <HAL_RTC_SetAlarm_IT>
 8002de6:	1e03      	subs	r3, r0, #0
 8002de8:	d001      	beq.n	8002dee <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002dea:	f000 fb47 	bl	800347c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	46bd      	mov	sp, r7
 8002df2:	b010      	add	sp, #64	; 0x40
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	200006fc 	.word	0x200006fc
 8002dfc:	40002800 	.word	0x40002800

08002e00 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e06:	1d3b      	adds	r3, r7, #4
 8002e08:	0018      	movs	r0, r3
 8002e0a:	230c      	movs	r3, #12
 8002e0c:	001a      	movs	r2, r3
 8002e0e:	2100      	movs	r1, #0
 8002e10:	f006 fb6c 	bl	80094ec <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e14:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e16:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <MX_TIM6_Init+0x70>)
 8002e18:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002e1a:	4b14      	ldr	r3, [pc, #80]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e1c:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <MX_TIM6_Init+0x74>)
 8002e1e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e20:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002e26:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e28:	4a13      	ldr	r2, [pc, #76]	; (8002e78 <MX_TIM6_Init+0x78>)
 8002e2a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e32:	4b0e      	ldr	r3, [pc, #56]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e34:	0018      	movs	r0, r3
 8002e36:	f002 fe6c 	bl	8005b12 <HAL_TIM_Base_Init>
 8002e3a:	1e03      	subs	r3, r0, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002e3e:	f000 fb1d 	bl	800347c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e42:	1d3b      	adds	r3, r7, #4
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e48:	1d3b      	adds	r3, r7, #4
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002e4e:	1d3a      	adds	r2, r7, #4
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <MX_TIM6_Init+0x6c>)
 8002e52:	0011      	movs	r1, r2
 8002e54:	0018      	movs	r0, r3
 8002e56:	f003 f921 	bl	800609c <HAL_TIMEx_MasterConfigSynchronization>
 8002e5a:	1e03      	subs	r3, r0, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002e5e:	f000 fb0d 	bl	800347c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	46bd      	mov	sp, r7
 8002e66:	b004      	add	sp, #16
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	20000728 	.word	0x20000728
 8002e70:	40001000 	.word	0x40001000
 8002e74:	00003e7f 	.word	0x00003e7f
 8002e78:	000003e7 	.word	0x000003e7

08002e7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e80:	4b23      	ldr	r3, [pc, #140]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002e82:	4a24      	ldr	r2, [pc, #144]	; (8002f14 <MX_USART2_UART_Init+0x98>)
 8002e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e86:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002e88:	22e1      	movs	r2, #225	; 0xe1
 8002e8a:	0252      	lsls	r2, r2, #9
 8002e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e8e:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e94:	4b1e      	ldr	r3, [pc, #120]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ea0:	4b1b      	ldr	r3, [pc, #108]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ea6:	4b1a      	ldr	r3, [pc, #104]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eac:	4b18      	ldr	r3, [pc, #96]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eb2:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002eb8:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ebe:	4b14      	ldr	r3, [pc, #80]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ec4:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f003 f976 	bl	80061b8 <HAL_UART_Init>
 8002ecc:	1e03      	subs	r3, r0, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002ed0:	f000 fad4 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed4:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f004 f89b 	bl	8007014 <HAL_UARTEx_SetTxFifoThreshold>
 8002ede:	1e03      	subs	r3, r0, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002ee2:	f000 facb 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002ee8:	2100      	movs	r1, #0
 8002eea:	0018      	movs	r0, r3
 8002eec:	f004 f8d2 	bl	8007094 <HAL_UARTEx_SetRxFifoThreshold>
 8002ef0:	1e03      	subs	r3, r0, #0
 8002ef2:	d001      	beq.n	8002ef8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002ef4:	f000 fac2 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002ef8:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <MX_USART2_UART_Init+0x94>)
 8002efa:	0018      	movs	r0, r3
 8002efc:	f004 f850 	bl	8006fa0 <HAL_UARTEx_DisableFifoMode>
 8002f00:	1e03      	subs	r3, r0, #0
 8002f02:	d001      	beq.n	8002f08 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002f04:	f000 faba 	bl	800347c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f08:	46c0      	nop			; (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	20000774 	.word	0x20000774
 8002f14:	40004400 	.word	0x40004400

08002f18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f1c:	4b23      	ldr	r3, [pc, #140]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f1e:	4a24      	ldr	r2, [pc, #144]	; (8002fb0 <MX_USART3_UART_Init+0x98>)
 8002f20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002f22:	4b22      	ldr	r3, [pc, #136]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f24:	2296      	movs	r2, #150	; 0x96
 8002f26:	0192      	lsls	r2, r2, #6
 8002f28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f2a:	4b20      	ldr	r3, [pc, #128]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f30:	4b1e      	ldr	r3, [pc, #120]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f36:	4b1d      	ldr	r3, [pc, #116]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f3e:	220c      	movs	r2, #12
 8002f40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f42:	4b1a      	ldr	r3, [pc, #104]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f48:	4b18      	ldr	r3, [pc, #96]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f4e:	4b17      	ldr	r3, [pc, #92]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f54:	4b15      	ldr	r3, [pc, #84]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f5a:	4b14      	ldr	r3, [pc, #80]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f62:	0018      	movs	r0, r3
 8002f64:	f003 f928 	bl	80061b8 <HAL_UART_Init>
 8002f68:	1e03      	subs	r3, r0, #0
 8002f6a:	d001      	beq.n	8002f70 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002f6c:	f000 fa86 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f70:	4b0e      	ldr	r3, [pc, #56]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f72:	2100      	movs	r1, #0
 8002f74:	0018      	movs	r0, r3
 8002f76:	f004 f84d 	bl	8007014 <HAL_UARTEx_SetTxFifoThreshold>
 8002f7a:	1e03      	subs	r3, r0, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002f7e:	f000 fa7d 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f82:	4b0a      	ldr	r3, [pc, #40]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f84:	2100      	movs	r1, #0
 8002f86:	0018      	movs	r0, r3
 8002f88:	f004 f884 	bl	8007094 <HAL_UARTEx_SetRxFifoThreshold>
 8002f8c:	1e03      	subs	r3, r0, #0
 8002f8e:	d001      	beq.n	8002f94 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002f90:	f000 fa74 	bl	800347c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002f94:	4b05      	ldr	r3, [pc, #20]	; (8002fac <MX_USART3_UART_Init+0x94>)
 8002f96:	0018      	movs	r0, r3
 8002f98:	f004 f802 	bl	8006fa0 <HAL_UARTEx_DisableFifoMode>
 8002f9c:	1e03      	subs	r3, r0, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002fa0:	f000 fa6c 	bl	800347c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fa4:	46c0      	nop			; (mov r8, r8)
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	20000808 	.word	0x20000808
 8002fb0:	40004800 	.word	0x40004800

08002fb4 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8002fb8:	4b16      	ldr	r3, [pc, #88]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fba:	4a17      	ldr	r2, [pc, #92]	; (8003018 <MX_USART4_UART_Init+0x64>)
 8002fbc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002fbe:	4b15      	ldr	r3, [pc, #84]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fc0:	22e1      	movs	r2, #225	; 0xe1
 8002fc2:	0252      	lsls	r2, r2, #9
 8002fc4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002fc6:	4b13      	ldr	r3, [pc, #76]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002fcc:	4b11      	ldr	r3, [pc, #68]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002fd2:	4b10      	ldr	r3, [pc, #64]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002fd8:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fda:	220c      	movs	r2, #12
 8002fdc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 8002fde:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fe0:	2280      	movs	r2, #128	; 0x80
 8002fe2:	0052      	lsls	r2, r2, #1
 8002fe4:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fec:	4b09      	ldr	r3, [pc, #36]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ff2:	4b08      	ldr	r3, [pc, #32]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ff8:	4b06      	ldr	r3, [pc, #24]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ffe:	4b05      	ldr	r3, [pc, #20]	; (8003014 <MX_USART4_UART_Init+0x60>)
 8003000:	0018      	movs	r0, r3
 8003002:	f003 f8d9 	bl	80061b8 <HAL_UART_Init>
 8003006:	1e03      	subs	r3, r0, #0
 8003008:	d001      	beq.n	800300e <MX_USART4_UART_Init+0x5a>
  {
    Error_Handler();
 800300a:	f000 fa37 	bl	800347c <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	2000089c 	.word	0x2000089c
 8003018:	40004c00 	.word	0x40004c00

0800301c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b08b      	sub	sp, #44	; 0x2c
 8003020:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003022:	2414      	movs	r4, #20
 8003024:	193b      	adds	r3, r7, r4
 8003026:	0018      	movs	r0, r3
 8003028:	2314      	movs	r3, #20
 800302a:	001a      	movs	r2, r3
 800302c:	2100      	movs	r1, #0
 800302e:	f006 fa5d 	bl	80094ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003032:	4b3f      	ldr	r3, [pc, #252]	; (8003130 <MX_GPIO_Init+0x114>)
 8003034:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003036:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <MX_GPIO_Init+0x114>)
 8003038:	2104      	movs	r1, #4
 800303a:	430a      	orrs	r2, r1
 800303c:	635a      	str	r2, [r3, #52]	; 0x34
 800303e:	4b3c      	ldr	r3, [pc, #240]	; (8003130 <MX_GPIO_Init+0x114>)
 8003040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003042:	2204      	movs	r2, #4
 8003044:	4013      	ands	r3, r2
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800304a:	4b39      	ldr	r3, [pc, #228]	; (8003130 <MX_GPIO_Init+0x114>)
 800304c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800304e:	4b38      	ldr	r3, [pc, #224]	; (8003130 <MX_GPIO_Init+0x114>)
 8003050:	2120      	movs	r1, #32
 8003052:	430a      	orrs	r2, r1
 8003054:	635a      	str	r2, [r3, #52]	; 0x34
 8003056:	4b36      	ldr	r3, [pc, #216]	; (8003130 <MX_GPIO_Init+0x114>)
 8003058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305a:	2220      	movs	r2, #32
 800305c:	4013      	ands	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003062:	4b33      	ldr	r3, [pc, #204]	; (8003130 <MX_GPIO_Init+0x114>)
 8003064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003066:	4b32      	ldr	r3, [pc, #200]	; (8003130 <MX_GPIO_Init+0x114>)
 8003068:	2101      	movs	r1, #1
 800306a:	430a      	orrs	r2, r1
 800306c:	635a      	str	r2, [r3, #52]	; 0x34
 800306e:	4b30      	ldr	r3, [pc, #192]	; (8003130 <MX_GPIO_Init+0x114>)
 8003070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003072:	2201      	movs	r2, #1
 8003074:	4013      	ands	r3, r2
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800307a:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <MX_GPIO_Init+0x114>)
 800307c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800307e:	4b2c      	ldr	r3, [pc, #176]	; (8003130 <MX_GPIO_Init+0x114>)
 8003080:	2102      	movs	r1, #2
 8003082:	430a      	orrs	r2, r1
 8003084:	635a      	str	r2, [r3, #52]	; 0x34
 8003086:	4b2a      	ldr	r3, [pc, #168]	; (8003130 <MX_GPIO_Init+0x114>)
 8003088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308a:	2202      	movs	r2, #2
 800308c:	4013      	ands	r3, r2
 800308e:	607b      	str	r3, [r7, #4]
 8003090:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDG_GPIO_Port, LDG_Pin, GPIO_PIN_RESET);
 8003092:	23a0      	movs	r3, #160	; 0xa0
 8003094:	05db      	lsls	r3, r3, #23
 8003096:	2200      	movs	r2, #0
 8003098:	2120      	movs	r1, #32
 800309a:	0018      	movs	r0, r3
 800309c:	f001 f811 	bl	80040c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin, GPIO_PIN_RESET);
 80030a0:	4b24      	ldr	r3, [pc, #144]	; (8003134 <MX_GPIO_Init+0x118>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	2103      	movs	r1, #3
 80030a6:	0018      	movs	r0, r3
 80030a8:	f001 f80b 	bl	80040c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LDG_Pin */
  GPIO_InitStruct.Pin = LDG_Pin;
 80030ac:	193b      	adds	r3, r7, r4
 80030ae:	2220      	movs	r2, #32
 80030b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b2:	193b      	adds	r3, r7, r4
 80030b4:	2201      	movs	r2, #1
 80030b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	193b      	adds	r3, r7, r4
 80030ba:	2200      	movs	r2, #0
 80030bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030be:	193b      	adds	r3, r7, r4
 80030c0:	2202      	movs	r2, #2
 80030c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LDG_GPIO_Port, &GPIO_InitStruct);
 80030c4:	193a      	adds	r2, r7, r4
 80030c6:	23a0      	movs	r3, #160	; 0xa0
 80030c8:	05db      	lsls	r3, r3, #23
 80030ca:	0011      	movs	r1, r2
 80030cc:	0018      	movs	r0, r3
 80030ce:	f000 fe6f 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin;
 80030d2:	193b      	adds	r3, r7, r4
 80030d4:	2203      	movs	r2, #3
 80030d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d8:	193b      	adds	r3, r7, r4
 80030da:	2201      	movs	r2, #1
 80030dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030de:	193b      	adds	r3, r7, r4
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	193b      	adds	r3, r7, r4
 80030e6:	2200      	movs	r2, #0
 80030e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ea:	193b      	adds	r3, r7, r4
 80030ec:	4a11      	ldr	r2, [pc, #68]	; (8003134 <MX_GPIO_Init+0x118>)
 80030ee:	0019      	movs	r1, r3
 80030f0:	0010      	movs	r0, r2
 80030f2:	f000 fe5d 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_IT2_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_IT2_Pin;
 80030f6:	0021      	movs	r1, r4
 80030f8:	187b      	adds	r3, r7, r1
 80030fa:	2204      	movs	r2, #4
 80030fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030fe:	187b      	adds	r3, r7, r1
 8003100:	2288      	movs	r2, #136	; 0x88
 8003102:	0352      	lsls	r2, r2, #13
 8003104:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003106:	187b      	adds	r3, r7, r1
 8003108:	2200      	movs	r2, #0
 800310a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_IT2_GPIO_Port, &GPIO_InitStruct);
 800310c:	187b      	adds	r3, r7, r1
 800310e:	4a09      	ldr	r2, [pc, #36]	; (8003134 <MX_GPIO_Init+0x118>)
 8003110:	0019      	movs	r1, r3
 8003112:	0010      	movs	r0, r2
 8003114:	f000 fe4c 	bl	8003db0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8003118:	2200      	movs	r2, #0
 800311a:	2103      	movs	r1, #3
 800311c:	2006      	movs	r0, #6
 800311e:	f000 fe11 	bl	8003d44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003122:	2006      	movs	r0, #6
 8003124:	f000 fe23 	bl	8003d6e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003128:	46c0      	nop			; (mov r8, r8)
 800312a:	46bd      	mov	sp, r7
 800312c:	b00b      	add	sp, #44	; 0x2c
 800312e:	bd90      	pop	{r4, r7, pc}
 8003130:	40021000 	.word	0x40021000
 8003134:	50000400 	.word	0x50000400

08003138 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	0018      	movs	r0, r3
 8003144:	f7fc ffde 	bl	8000104 <strlen>
 8003148:	0003      	movs	r3, r0
 800314a:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2bfa      	cmp	r3, #250	; 0xfa
 8003150:	d908      	bls.n	8003164 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8003152:	23fa      	movs	r3, #250	; 0xfa
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	490d      	ldr	r1, [pc, #52]	; (800318c <send_debug_logs+0x54>)
 8003158:	480d      	ldr	r0, [pc, #52]	; (8003190 <send_debug_logs+0x58>)
 800315a:	222a      	movs	r2, #42	; 0x2a
 800315c:	f003 f882 	bl	8006264 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8003160:	23fa      	movs	r3, #250	; 0xfa
 8003162:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	b29a      	uxth	r2, r3
 8003168:	23fa      	movs	r3, #250	; 0xfa
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4808      	ldr	r0, [pc, #32]	; (8003190 <send_debug_logs+0x58>)
 8003170:	f003 f878 	bl	8006264 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003174:	23fa      	movs	r3, #250	; 0xfa
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4906      	ldr	r1, [pc, #24]	; (8003194 <send_debug_logs+0x5c>)
 800317a:	4805      	ldr	r0, [pc, #20]	; (8003190 <send_debug_logs+0x58>)
 800317c:	2201      	movs	r2, #1
 800317e:	f003 f871 	bl	8006264 <HAL_UART_Transmit>
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b004      	add	sp, #16
 8003188:	bd80      	pop	{r7, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	0800e068 	.word	0x0800e068
 8003190:	20000774 	.word	0x20000774
 8003194:	0800e094 	.word	0x0800e094

08003198 <reset_astronode>:
void reset_astronode ( void )
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 800319c:	4b0a      	ldr	r3, [pc, #40]	; (80031c8 <reset_astronode+0x30>)
 800319e:	2201      	movs	r2, #1
 80031a0:	2102      	movs	r1, #2
 80031a2:	0018      	movs	r0, r3
 80031a4:	f000 ff8d 	bl	80040c2 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 80031a8:	2001      	movs	r0, #1
 80031aa:	f000 fcb7 	bl	8003b1c <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 80031ae:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <reset_astronode+0x30>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	2102      	movs	r1, #2
 80031b4:	0018      	movs	r0, r3
 80031b6:	f000 ff84 	bl	80040c2 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 80031ba:	20fa      	movs	r0, #250	; 0xfa
 80031bc:	f000 fcae 	bl	8003b1c <HAL_Delay>
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	50000400 	.word	0x50000400

080031cc <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 80031d6:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <send_astronode_request+0x34>)
 80031d8:	0018      	movs	r0, r3
 80031da:	f7ff ffad 	bl	8003138 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f7ff ffa9 	bl	8003138 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	23fa      	movs	r3, #250	; 0xfa
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4804      	ldr	r0, [pc, #16]	; (8003204 <send_astronode_request+0x38>)
 80031f2:	f003 f837 	bl	8006264 <HAL_UART_Transmit>
}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b002      	add	sp, #8
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	0800e098 	.word	0x0800e098
 8003204:	20000808 	.word	0x20000808

08003208 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4806      	ldr	r0, [pc, #24]	; (800322c <is_astronode_character_received+0x24>)
 8003214:	2364      	movs	r3, #100	; 0x64
 8003216:	2201      	movs	r2, #1
 8003218:	f003 f8c0 	bl	800639c <HAL_UART_Receive>
 800321c:	0003      	movs	r3, r0
 800321e:	425a      	negs	r2, r3
 8003220:	4153      	adcs	r3, r2
 8003222:	b2db      	uxtb	r3, r3
}
 8003224:	0018      	movs	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	b002      	add	sp, #8
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000808 	.word	0x20000808

08003230 <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( /*GPIOA*/ ASTRO_EVT_IT2_GPIO_Port , ASTRO_EVT_IT2_Pin ) == GPIO_PIN_SET ? true : false);
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <is_evt_pin_high+0x20>)
 8003236:	2104      	movs	r1, #4
 8003238:	0018      	movs	r0, r3
 800323a:	f000 ff25 	bl	8004088 <HAL_GPIO_ReadPin>
 800323e:	0003      	movs	r3, r0
 8003240:	3b01      	subs	r3, #1
 8003242:	425a      	negs	r2, r3
 8003244:	4153      	adcs	r3, r2
 8003246:	b2db      	uxtb	r3, r3
}
 8003248:	0018      	movs	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	50000400 	.word	0x50000400

08003254 <get_systick>:
uint32_t get_systick ( void )
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003258:	f000 fc56 	bl	8003b08 <HAL_GetTick>
 800325c:	0003      	movs	r3, r0
}
 800325e:	0018      	movs	r0, r3
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	000a      	movs	r2, r1
 800326e:	1cbb      	adds	r3, r7, #2
 8003270:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8003272:	f7ff ffef 	bl	8003254 <get_systick>
 8003276:	0002      	movs	r2, r0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	1cba      	adds	r2, r7, #2
 800327e:	8812      	ldrh	r2, [r2, #0]
 8003280:	429a      	cmp	r2, r3
 8003282:	419b      	sbcs	r3, r3
 8003284:	425b      	negs	r3, r3
 8003286:	b2db      	uxtb	r3, r3
}
 8003288:	0018      	movs	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	b002      	add	sp, #8
 800328e:	bd80      	pop	{r7, pc}

08003290 <my_tim_init>:

// TIM functions
void my_tim_init ( TIM_HandleTypeDef htim )
{
 8003290:	b084      	sub	sp, #16
 8003292:	b5b0      	push	{r4, r5, r7, lr}
 8003294:	af00      	add	r7, sp, #0
 8003296:	250c      	movs	r5, #12
 8003298:	1d2c      	adds	r4, r5, #4
 800329a:	19e4      	adds	r4, r4, r7
 800329c:	6020      	str	r0, [r4, #0]
 800329e:	6061      	str	r1, [r4, #4]
 80032a0:	60a2      	str	r2, [r4, #8]
 80032a2:	60e3      	str	r3, [r4, #12]
	__HAL_TIM_CLEAR_IT ( &htim , TIM_IT_UPDATE ) ;
 80032a4:	1d2b      	adds	r3, r5, #4
 80032a6:	19db      	adds	r3, r3, r7
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2202      	movs	r2, #2
 80032ac:	4252      	negs	r2, r2
 80032ae:	611a      	str	r2, [r3, #16]
}
 80032b0:	46c0      	nop			; (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bcb0      	pop	{r4, r5, r7}
 80032b6:	bc08      	pop	{r3}
 80032b8:	b004      	add	sp, #16
 80032ba:	4718      	bx	r3

080032bc <my_tim_start>:

void my_tim_start ( TIM_HandleTypeDef htim )
{
 80032bc:	b084      	sub	sp, #16
 80032be:	b5b0      	push	{r4, r5, r7, lr}
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	2510      	movs	r5, #16
 80032c4:	197c      	adds	r4, r7, r5
 80032c6:	6020      	str	r0, [r4, #0]
 80032c8:	6061      	str	r1, [r4, #4]
 80032ca:	60a2      	str	r2, [r4, #8]
 80032cc:	60e3      	str	r3, [r4, #12]
	tim_seconds = 0 ;
 80032ce:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <my_tim_start+0x2c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim ) ;
 80032d4:	197b      	adds	r3, r7, r5
 80032d6:	0018      	movs	r0, r3
 80032d8:	f002 fc74 	bl	8005bc4 <HAL_TIM_Base_Start_IT>
}
 80032dc:	46c0      	nop			; (mov r8, r8)
 80032de:	46bd      	mov	sp, r7
 80032e0:	bcb0      	pop	{r4, r5, r7}
 80032e2:	bc08      	pop	{r3}
 80032e4:	b004      	add	sp, #16
 80032e6:	4718      	bx	r3
 80032e8:	20000944 	.word	0x20000944

080032ec <my_tim_stop>:

void my_tim_stop ( TIM_HandleTypeDef htim )
{
 80032ec:	b084      	sub	sp, #16
 80032ee:	b5b0      	push	{r4, r5, r7, lr}
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	2510      	movs	r5, #16
 80032f4:	197c      	adds	r4, r7, r5
 80032f6:	6020      	str	r0, [r4, #0]
 80032f8:	6061      	str	r1, [r4, #4]
 80032fa:	60a2      	str	r2, [r4, #8]
 80032fc:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Stop_IT ( &htim ) ;
 80032fe:	197b      	adds	r3, r7, r5
 8003300:	0018      	movs	r0, r3
 8003302:	f002 fcc1 	bl	8005c88 <HAL_TIM_Base_Stop_IT>
}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	46bd      	mov	sp, r7
 800330a:	bcb0      	pop	{r4, r5, r7}
 800330c:	bc08      	pop	{r3}
 800330e:	b004      	add	sp, #16
 8003310:	4718      	bx	r3
	...

08003314 <my_astro_init>:

// Astronode functions
bool my_astro_init ()
{
 8003314:	b590      	push	{r4, r7, lr}
 8003316:	b087      	sub	sp, #28
 8003318:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 800331a:	1dfb      	adds	r3, r7, #7
 800331c:	2200      	movs	r2, #0
 800331e:	701a      	strb	r2, [r3, #0]
	tim_seconds = 0 ;
 8003320:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <my_astro_init+0x84>)
 8003322:	2200      	movs	r2, #0
 8003324:	801a      	strh	r2, [r3, #0]

	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 8003326:	e015      	b.n	8003354 <my_astro_init+0x40>
	{
		reset_astronode () ;
 8003328:	f7ff ff36 	bl	8003198 <reset_astronode>
		HAL_Delay ( 100 ) ;
 800332c:	2064      	movs	r0, #100	; 0x64
 800332e:	f000 fbf5 	bl	8003b1c <HAL_Delay>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 8003332:	1dfc      	adds	r4, r7, #7
 8003334:	2300      	movs	r3, #0
 8003336:	9303      	str	r3, [sp, #12]
 8003338:	2301      	movs	r3, #1
 800333a:	9302      	str	r3, [sp, #8]
 800333c:	2301      	movs	r3, #1
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	2301      	movs	r3, #1
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	2201      	movs	r2, #1
 8003348:	2101      	movs	r1, #1
 800334a:	2001      	movs	r0, #1
 800334c:	f003 ff7a 	bl	8007244 <astronode_send_cfg_wr>
 8003350:	0003      	movs	r3, r0
 8003352:	7023      	strb	r3, [r4, #0]
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 8003354:	4b10      	ldr	r3, [pc, #64]	; (8003398 <my_astro_init+0x84>)
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	2b09      	cmp	r3, #9
 800335a:	d806      	bhi.n	800336a <my_astro_init+0x56>
 800335c:	1dfb      	adds	r3, r7, #7
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2201      	movs	r2, #1
 8003362:	4053      	eors	r3, r2
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1de      	bne.n	8003328 <my_astro_init+0x14>
	}

	if ( cfg_wr )
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <my_astro_init+0x7a>
	{
		astronode_send_rtc_rr () ;
 8003372:	f004 fbc7 	bl	8007b04 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8003376:	f003 ff2d 	bl	80071d4 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 800337a:	f004 fcbd 	bl	8007cf8 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800337e:	f004 f8b7 	bl	80074f0 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 8003382:	f004 f80b 	bl	800739c <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8003386:	f004 fb41 	bl	8007a0c <astronode_send_pld_fr>
		return true ;
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <my_astro_init+0x7c>
	}
	else
	{
		return false ;
 800338e:	2300      	movs	r3, #0
	}
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b003      	add	sp, #12
 8003396:	bd90      	pop	{r4, r7, pc}
 8003398:	20000944 	.word	0x20000944

0800339c <is_system_initialized>:


// System functions
bool is_system_initialized ( void )
{
 800339c:	b590      	push	{r4, r7, lr}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
	// Nie próbuj robić nic z Astronode, bo nie wiesz czy nie trzeba go zainicjować restartem. Ogranicz się do samego systemu.
	uint16_t yyyy = my_rtc_get_dt_s ( rtc_dt_s ) ;
 80033a2:	1dbc      	adds	r4, r7, #6
 80033a4:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <is_system_initialized+0x34>)
 80033a6:	0018      	movs	r0, r3
 80033a8:	f005 fc1c 	bl	8008be4 <my_rtc_get_dt_s>
 80033ac:	0003      	movs	r3, r0
 80033ae:	8023      	strh	r3, [r4, #0]
	send_debug_logs ( rtc_dt_s ) ;
 80033b0:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <is_system_initialized+0x34>)
 80033b2:	0018      	movs	r0, r3
 80033b4:	f7ff fec0 	bl	8003138 <send_debug_logs>
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
 80033b8:	1dbb      	adds	r3, r7, #6
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <is_system_initialized+0x38>)
 80033be:	429a      	cmp	r2, r3
 80033c0:	419b      	sbcs	r3, r3
 80033c2:	425b      	negs	r3, r3
 80033c4:	b2db      	uxtb	r3, r3
}
 80033c6:	0018      	movs	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	b003      	add	sp, #12
 80033cc:	bd90      	pop	{r4, r7, pc}
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	20000930 	.word	0x20000930
 80033d4:	000007e6 	.word	0x000007e6

080033d8 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	is_rtc_alarm_flag = true ;
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <HAL_RTC_AlarmAEventCallback+0x20>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
	send_debug_logs ( "main.c,HAL_RTC_AlarmAEventCallback," ) ;
 80033e6:	4b05      	ldr	r3, [pc, #20]	; (80033fc <HAL_RTC_AlarmAEventCallback+0x24>)
 80033e8:	0018      	movs	r0, r3
 80033ea:	f7ff fea5 	bl	8003138 <send_debug_logs>
}
 80033ee:	46c0      	nop			; (mov r8, r8)
 80033f0:	46bd      	mov	sp, r7
 80033f2:	b002      	add	sp, #8
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	46c0      	nop			; (mov r8, r8)
 80033f8:	200009e8 	.word	0x200009e8
 80033fc:	0800e0bc 	.word	0x0800e0bc

08003400 <HAL_TIM_PeriodElapsedCallback>:

// TIM Callbacks

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0c      	ldr	r2, [pc, #48]	; (8003440 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d111      	bne.n	8003436 <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		tim_seconds++ ;
 8003412:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003414:	881b      	ldrh	r3, [r3, #0]
 8003416:	3301      	adds	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	4b0a      	ldr	r3, [pc, #40]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800341c:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 800341e:	4b09      	ldr	r3, [pc, #36]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003420:	881a      	ldrh	r2, [r3, #0]
 8003422:	2396      	movs	r3, #150	; 0x96
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	429a      	cmp	r2, r3
 8003428:	d905      	bls.n	8003436 <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			send_debug_logs ( "main.c,HAL_TIM_PeriodElapsedCallback,HAL_NVIC_SystemReset" ) ;
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800342c:	0018      	movs	r0, r3
 800342e:	f7ff fe83 	bl	8003138 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8003432:	f000 fcac 	bl	8003d8e <HAL_NVIC_SystemReset>
		}
	}
}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	46bd      	mov	sp, r7
 800343a:	b002      	add	sp, #8
 800343c:	bd80      	pop	{r7, pc}
 800343e:	46c0      	nop			; (mov r8, r8)
 8003440:	40001000 	.word	0x40001000
 8003444:	20000944 	.word	0x20000944
 8003448:	0800e0e0 	.word	0x0800e0e0

0800344c <HAL_GPIO_EXTI_Rising_Callback>:

// EXTI Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 800344c:	b590      	push	{r4, r7, lr}
 800344e:	b095      	sub	sp, #84	; 0x54
 8003450:	af00      	add	r7, sp, #0
 8003452:	0002      	movs	r2, r0
 8003454:	1dbb      	adds	r3, r7, #6
 8003456:	801a      	strh	r2, [r3, #0]
	{
		is_astro_evt_flag = true ;
	}
	*/
	char m[70];
	sprintf ( m , "main.c,HAL_GPIO_EXTI_Rising_Callback,%d" , GPIO_Pin ) ;
 8003458:	1dbb      	adds	r3, r7, #6
 800345a:	881a      	ldrh	r2, [r3, #0]
 800345c:	4906      	ldr	r1, [pc, #24]	; (8003478 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 800345e:	2408      	movs	r4, #8
 8003460:	193b      	adds	r3, r7, r4
 8003462:	0018      	movs	r0, r3
 8003464:	f005 ffd6 	bl	8009414 <sprintf>
	send_debug_logs ( m ) ;
 8003468:	193b      	adds	r3, r7, r4
 800346a:	0018      	movs	r0, r3
 800346c:	f7ff fe64 	bl	8003138 <send_debug_logs>
}
 8003470:	46c0      	nop			; (mov r8, r8)
 8003472:	46bd      	mov	sp, r7
 8003474:	b015      	add	sp, #84	; 0x54
 8003476:	bd90      	pop	{r4, r7, pc}
 8003478:	0800e11c 	.word	0x0800e11c

0800347c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003480:	b672      	cpsid	i
}
 8003482:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003484:	e7fe      	b.n	8003484 <Error_Handler+0x8>
	...

08003488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <HAL_MspInit+0x4c>)
 8003490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003492:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <HAL_MspInit+0x4c>)
 8003494:	2101      	movs	r1, #1
 8003496:	430a      	orrs	r2, r1
 8003498:	641a      	str	r2, [r3, #64]	; 0x40
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <HAL_MspInit+0x4c>)
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	2201      	movs	r2, #1
 80034a0:	4013      	ands	r3, r2
 80034a2:	607b      	str	r3, [r7, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034a6:	4b0b      	ldr	r3, [pc, #44]	; (80034d4 <HAL_MspInit+0x4c>)
 80034a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034aa:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <HAL_MspInit+0x4c>)
 80034ac:	2180      	movs	r1, #128	; 0x80
 80034ae:	0549      	lsls	r1, r1, #21
 80034b0:	430a      	orrs	r2, r1
 80034b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80034b4:	4b07      	ldr	r3, [pc, #28]	; (80034d4 <HAL_MspInit+0x4c>)
 80034b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	055b      	lsls	r3, r3, #21
 80034bc:	4013      	ands	r3, r2
 80034be:	603b      	str	r3, [r7, #0]
 80034c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80034c2:	23c0      	movs	r3, #192	; 0xc0
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	0018      	movs	r0, r3
 80034c8:	f000 fb68 	bl	8003b9c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034cc:	46c0      	nop			; (mov r8, r8)
 80034ce:	46bd      	mov	sp, r7
 80034d0:	b002      	add	sp, #8
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40021000 	.word	0x40021000

080034d8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b097      	sub	sp, #92	; 0x5c
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034e0:	240c      	movs	r4, #12
 80034e2:	193b      	adds	r3, r7, r4
 80034e4:	0018      	movs	r0, r3
 80034e6:	234c      	movs	r3, #76	; 0x4c
 80034e8:	001a      	movs	r2, r3
 80034ea:	2100      	movs	r1, #0
 80034ec:	f005 fffe 	bl	80094ec <memset>
  if(hrtc->Instance==RTC)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a19      	ldr	r2, [pc, #100]	; (800355c <HAL_RTC_MspInit+0x84>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d12c      	bne.n	8003554 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80034fa:	193b      	adds	r3, r7, r4
 80034fc:	2280      	movs	r2, #128	; 0x80
 80034fe:	0292      	lsls	r2, r2, #10
 8003500:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003502:	193b      	adds	r3, r7, r4
 8003504:	2280      	movs	r2, #128	; 0x80
 8003506:	0052      	lsls	r2, r2, #1
 8003508:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800350a:	193b      	adds	r3, r7, r4
 800350c:	0018      	movs	r0, r3
 800350e:	f001 fbc5 	bl	8004c9c <HAL_RCCEx_PeriphCLKConfig>
 8003512:	1e03      	subs	r3, r0, #0
 8003514:	d001      	beq.n	800351a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003516:	f7ff ffb1 	bl	800347c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800351a:	4b11      	ldr	r3, [pc, #68]	; (8003560 <HAL_RTC_MspInit+0x88>)
 800351c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800351e:	4b10      	ldr	r3, [pc, #64]	; (8003560 <HAL_RTC_MspInit+0x88>)
 8003520:	2180      	movs	r1, #128	; 0x80
 8003522:	0209      	lsls	r1, r1, #8
 8003524:	430a      	orrs	r2, r1
 8003526:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003528:	4b0d      	ldr	r3, [pc, #52]	; (8003560 <HAL_RTC_MspInit+0x88>)
 800352a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800352c:	4b0c      	ldr	r3, [pc, #48]	; (8003560 <HAL_RTC_MspInit+0x88>)
 800352e:	2180      	movs	r1, #128	; 0x80
 8003530:	00c9      	lsls	r1, r1, #3
 8003532:	430a      	orrs	r2, r1
 8003534:	63da      	str	r2, [r3, #60]	; 0x3c
 8003536:	4b0a      	ldr	r3, [pc, #40]	; (8003560 <HAL_RTC_MspInit+0x88>)
 8003538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	4013      	ands	r3, r2
 8003540:	60bb      	str	r3, [r7, #8]
 8003542:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003544:	2200      	movs	r2, #0
 8003546:	2103      	movs	r1, #3
 8003548:	2002      	movs	r0, #2
 800354a:	f000 fbfb 	bl	8003d44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800354e:	2002      	movs	r0, #2
 8003550:	f000 fc0d 	bl	8003d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b017      	add	sp, #92	; 0x5c
 800355a:	bd90      	pop	{r4, r7, pc}
 800355c:	40002800 	.word	0x40002800
 8003560:	40021000 	.word	0x40021000

08003564 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0d      	ldr	r2, [pc, #52]	; (80035a8 <HAL_TIM_Base_MspInit+0x44>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d113      	bne.n	800359e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003576:	4b0d      	ldr	r3, [pc, #52]	; (80035ac <HAL_TIM_Base_MspInit+0x48>)
 8003578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800357a:	4b0c      	ldr	r3, [pc, #48]	; (80035ac <HAL_TIM_Base_MspInit+0x48>)
 800357c:	2110      	movs	r1, #16
 800357e:	430a      	orrs	r2, r1
 8003580:	63da      	str	r2, [r3, #60]	; 0x3c
 8003582:	4b0a      	ldr	r3, [pc, #40]	; (80035ac <HAL_TIM_Base_MspInit+0x48>)
 8003584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003586:	2210      	movs	r2, #16
 8003588:	4013      	ands	r3, r2
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 800358e:	2200      	movs	r2, #0
 8003590:	2102      	movs	r1, #2
 8003592:	2011      	movs	r0, #17
 8003594:	f000 fbd6 	bl	8003d44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003598:	2011      	movs	r0, #17
 800359a:	f000 fbe8 	bl	8003d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	46bd      	mov	sp, r7
 80035a2:	b004      	add	sp, #16
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	40001000 	.word	0x40001000
 80035ac:	40021000 	.word	0x40021000

080035b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b0a3      	sub	sp, #140	; 0x8c
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b8:	2374      	movs	r3, #116	; 0x74
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	0018      	movs	r0, r3
 80035be:	2314      	movs	r3, #20
 80035c0:	001a      	movs	r2, r3
 80035c2:	2100      	movs	r1, #0
 80035c4:	f005 ff92 	bl	80094ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035c8:	2428      	movs	r4, #40	; 0x28
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	0018      	movs	r0, r3
 80035ce:	234c      	movs	r3, #76	; 0x4c
 80035d0:	001a      	movs	r2, r3
 80035d2:	2100      	movs	r1, #0
 80035d4:	f005 ff8a 	bl	80094ec <memset>
  if(huart->Instance==USART2)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a73      	ldr	r2, [pc, #460]	; (80037ac <HAL_UART_MspInit+0x1fc>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d13f      	bne.n	8003662 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80035e2:	193b      	adds	r3, r7, r4
 80035e4:	2202      	movs	r2, #2
 80035e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035e8:	193b      	adds	r3, r7, r4
 80035ea:	2200      	movs	r2, #0
 80035ec:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035ee:	193b      	adds	r3, r7, r4
 80035f0:	0018      	movs	r0, r3
 80035f2:	f001 fb53 	bl	8004c9c <HAL_RCCEx_PeriphCLKConfig>
 80035f6:	1e03      	subs	r3, r0, #0
 80035f8:	d001      	beq.n	80035fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80035fa:	f7ff ff3f 	bl	800347c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035fe:	4b6c      	ldr	r3, [pc, #432]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003600:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003602:	4b6b      	ldr	r3, [pc, #428]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003604:	2180      	movs	r1, #128	; 0x80
 8003606:	0289      	lsls	r1, r1, #10
 8003608:	430a      	orrs	r2, r1
 800360a:	63da      	str	r2, [r3, #60]	; 0x3c
 800360c:	4b68      	ldr	r3, [pc, #416]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800360e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003610:	2380      	movs	r3, #128	; 0x80
 8003612:	029b      	lsls	r3, r3, #10
 8003614:	4013      	ands	r3, r2
 8003616:	627b      	str	r3, [r7, #36]	; 0x24
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800361a:	4b65      	ldr	r3, [pc, #404]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800361c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800361e:	4b64      	ldr	r3, [pc, #400]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003620:	2101      	movs	r1, #1
 8003622:	430a      	orrs	r2, r1
 8003624:	635a      	str	r2, [r3, #52]	; 0x34
 8003626:	4b62      	ldr	r3, [pc, #392]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362a:	2201      	movs	r2, #1
 800362c:	4013      	ands	r3, r2
 800362e:	623b      	str	r3, [r7, #32]
 8003630:	6a3b      	ldr	r3, [r7, #32]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003632:	2174      	movs	r1, #116	; 0x74
 8003634:	187b      	adds	r3, r7, r1
 8003636:	220c      	movs	r2, #12
 8003638:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800363a:	187b      	adds	r3, r7, r1
 800363c:	2202      	movs	r2, #2
 800363e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003640:	187b      	adds	r3, r7, r1
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003646:	187b      	adds	r3, r7, r1
 8003648:	2200      	movs	r2, #0
 800364a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800364c:	187b      	adds	r3, r7, r1
 800364e:	2201      	movs	r2, #1
 8003650:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003652:	187a      	adds	r2, r7, r1
 8003654:	23a0      	movs	r3, #160	; 0xa0
 8003656:	05db      	lsls	r3, r3, #23
 8003658:	0011      	movs	r1, r2
 800365a:	0018      	movs	r0, r3
 800365c:	f000 fba8 	bl	8003db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8003660:	e0a0      	b.n	80037a4 <HAL_UART_MspInit+0x1f4>
  else if(huart->Instance==USART3)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a53      	ldr	r2, [pc, #332]	; (80037b4 <HAL_UART_MspInit+0x204>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d140      	bne.n	80036ee <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800366c:	2128      	movs	r1, #40	; 0x28
 800366e:	187b      	adds	r3, r7, r1
 8003670:	2204      	movs	r2, #4
 8003672:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003674:	187b      	adds	r3, r7, r1
 8003676:	2200      	movs	r2, #0
 8003678:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800367a:	187b      	adds	r3, r7, r1
 800367c:	0018      	movs	r0, r3
 800367e:	f001 fb0d 	bl	8004c9c <HAL_RCCEx_PeriphCLKConfig>
 8003682:	1e03      	subs	r3, r0, #0
 8003684:	d001      	beq.n	800368a <HAL_UART_MspInit+0xda>
      Error_Handler();
 8003686:	f7ff fef9 	bl	800347c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800368a:	4b49      	ldr	r3, [pc, #292]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800368c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800368e:	4b48      	ldr	r3, [pc, #288]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003690:	2180      	movs	r1, #128	; 0x80
 8003692:	02c9      	lsls	r1, r1, #11
 8003694:	430a      	orrs	r2, r1
 8003696:	63da      	str	r2, [r3, #60]	; 0x3c
 8003698:	4b45      	ldr	r3, [pc, #276]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800369a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	02db      	lsls	r3, r3, #11
 80036a0:	4013      	ands	r3, r2
 80036a2:	61fb      	str	r3, [r7, #28]
 80036a4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036a6:	4b42      	ldr	r3, [pc, #264]	; (80037b0 <HAL_UART_MspInit+0x200>)
 80036a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036aa:	4b41      	ldr	r3, [pc, #260]	; (80037b0 <HAL_UART_MspInit+0x200>)
 80036ac:	2102      	movs	r1, #2
 80036ae:	430a      	orrs	r2, r1
 80036b0:	635a      	str	r2, [r3, #52]	; 0x34
 80036b2:	4b3f      	ldr	r3, [pc, #252]	; (80037b0 <HAL_UART_MspInit+0x200>)
 80036b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036b6:	2202      	movs	r2, #2
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 80036be:	2174      	movs	r1, #116	; 0x74
 80036c0:	187b      	adds	r3, r7, r1
 80036c2:	22c0      	movs	r2, #192	; 0xc0
 80036c4:	0092      	lsls	r2, r2, #2
 80036c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c8:	187b      	adds	r3, r7, r1
 80036ca:	2202      	movs	r2, #2
 80036cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ce:	187b      	adds	r3, r7, r1
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	187b      	adds	r3, r7, r1
 80036d6:	2200      	movs	r2, #0
 80036d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80036da:	187b      	adds	r3, r7, r1
 80036dc:	2204      	movs	r2, #4
 80036de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036e0:	187b      	adds	r3, r7, r1
 80036e2:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <HAL_UART_MspInit+0x208>)
 80036e4:	0019      	movs	r1, r3
 80036e6:	0010      	movs	r0, r2
 80036e8:	f000 fb62 	bl	8003db0 <HAL_GPIO_Init>
}
 80036ec:	e05a      	b.n	80037a4 <HAL_UART_MspInit+0x1f4>
  else if(huart->Instance==USART4)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a32      	ldr	r2, [pc, #200]	; (80037bc <HAL_UART_MspInit+0x20c>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d155      	bne.n	80037a4 <HAL_UART_MspInit+0x1f4>
    __HAL_RCC_USART4_CLK_ENABLE();
 80036f8:	4b2d      	ldr	r3, [pc, #180]	; (80037b0 <HAL_UART_MspInit+0x200>)
 80036fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036fc:	4b2c      	ldr	r3, [pc, #176]	; (80037b0 <HAL_UART_MspInit+0x200>)
 80036fe:	2180      	movs	r1, #128	; 0x80
 8003700:	0309      	lsls	r1, r1, #12
 8003702:	430a      	orrs	r2, r1
 8003704:	63da      	str	r2, [r3, #60]	; 0x3c
 8003706:	4b2a      	ldr	r3, [pc, #168]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003708:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	031b      	lsls	r3, r3, #12
 800370e:	4013      	ands	r3, r2
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003714:	4b26      	ldr	r3, [pc, #152]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003718:	4b25      	ldr	r3, [pc, #148]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800371a:	2104      	movs	r1, #4
 800371c:	430a      	orrs	r2, r1
 800371e:	635a      	str	r2, [r3, #52]	; 0x34
 8003720:	4b23      	ldr	r3, [pc, #140]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003724:	2204      	movs	r2, #4
 8003726:	4013      	ands	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800372c:	4b20      	ldr	r3, [pc, #128]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800372e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003730:	4b1f      	ldr	r3, [pc, #124]	; (80037b0 <HAL_UART_MspInit+0x200>)
 8003732:	2101      	movs	r1, #1
 8003734:	430a      	orrs	r2, r1
 8003736:	635a      	str	r2, [r3, #52]	; 0x34
 8003738:	4b1d      	ldr	r3, [pc, #116]	; (80037b0 <HAL_UART_MspInit+0x200>)
 800373a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373c:	2201      	movs	r2, #1
 800373e:	4013      	ands	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = OPENLOG_RX_Pin|OPENLOG_TX_Pin;
 8003744:	2174      	movs	r1, #116	; 0x74
 8003746:	187b      	adds	r3, r7, r1
 8003748:	22c0      	movs	r2, #192	; 0xc0
 800374a:	0112      	lsls	r2, r2, #4
 800374c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800374e:	000c      	movs	r4, r1
 8003750:	193b      	adds	r3, r7, r4
 8003752:	2202      	movs	r2, #2
 8003754:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	193b      	adds	r3, r7, r4
 8003758:	2200      	movs	r2, #0
 800375a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800375c:	193b      	adds	r3, r7, r4
 800375e:	2200      	movs	r2, #0
 8003760:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART4;
 8003762:	193b      	adds	r3, r7, r4
 8003764:	2201      	movs	r2, #1
 8003766:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003768:	193b      	adds	r3, r7, r4
 800376a:	4a15      	ldr	r2, [pc, #84]	; (80037c0 <HAL_UART_MspInit+0x210>)
 800376c:	0019      	movs	r1, r3
 800376e:	0010      	movs	r0, r2
 8003770:	f000 fb1e 	bl	8003db0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OPENLOG_RTS_Pin;
 8003774:	0021      	movs	r1, r4
 8003776:	187b      	adds	r3, r7, r1
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	0212      	lsls	r2, r2, #8
 800377c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377e:	187b      	adds	r3, r7, r1
 8003780:	2202      	movs	r2, #2
 8003782:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003784:	187b      	adds	r3, r7, r1
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800378a:	187b      	adds	r3, r7, r1
 800378c:	2200      	movs	r2, #0
 800378e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8003790:	187b      	adds	r3, r7, r1
 8003792:	2204      	movs	r2, #4
 8003794:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OPENLOG_RTS_GPIO_Port, &GPIO_InitStruct);
 8003796:	187a      	adds	r2, r7, r1
 8003798:	23a0      	movs	r3, #160	; 0xa0
 800379a:	05db      	lsls	r3, r3, #23
 800379c:	0011      	movs	r1, r2
 800379e:	0018      	movs	r0, r3
 80037a0:	f000 fb06 	bl	8003db0 <HAL_GPIO_Init>
}
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b023      	add	sp, #140	; 0x8c
 80037aa:	bd90      	pop	{r4, r7, pc}
 80037ac:	40004400 	.word	0x40004400
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40004800 	.word	0x40004800
 80037b8:	50000400 	.word	0x50000400
 80037bc:	40004c00 	.word	0x40004c00
 80037c0:	50000800 	.word	0x50000800

080037c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037c8:	e7fe      	b.n	80037c8 <NMI_Handler+0x4>

080037ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037ce:	e7fe      	b.n	80037ce <HardFault_Handler+0x4>

080037d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80037d4:	46c0      	nop			; (mov r8, r8)
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037e8:	f000 f97c 	bl	8003ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037ec:	46c0      	nop			; (mov r8, r8)
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80037f8:	4b03      	ldr	r3, [pc, #12]	; (8003808 <RTC_TAMP_IRQHandler+0x14>)
 80037fa:	0018      	movs	r0, r3
 80037fc:	f002 f850 	bl	80058a0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003800:	46c0      	nop			; (mov r8, r8)
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	200006fc 	.word	0x200006fc

0800380c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_IT2_Pin);
 8003810:	2004      	movs	r0, #4
 8003812:	f000 fc73 	bl	80040fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003820:	4b03      	ldr	r3, [pc, #12]	; (8003830 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003822:	0018      	movs	r0, r3
 8003824:	f002 fa5e 	bl	8005ce4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	46c0      	nop			; (mov r8, r8)
 8003830:	20000728 	.word	0x20000728

08003834 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  return 1;
 8003838:	2301      	movs	r3, #1
}
 800383a:	0018      	movs	r0, r3
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <_kill>:

int _kill(int pid, int sig)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800384a:	f005 fead 	bl	80095a8 <__errno>
 800384e:	0003      	movs	r3, r0
 8003850:	2216      	movs	r2, #22
 8003852:	601a      	str	r2, [r3, #0]
  return -1;
 8003854:	2301      	movs	r3, #1
 8003856:	425b      	negs	r3, r3
}
 8003858:	0018      	movs	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}

08003860 <_exit>:

void _exit (int status)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003868:	2301      	movs	r3, #1
 800386a:	425a      	negs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	0011      	movs	r1, r2
 8003870:	0018      	movs	r0, r3
 8003872:	f7ff ffe5 	bl	8003840 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003876:	e7fe      	b.n	8003876 <_exit+0x16>

08003878 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
 8003888:	e00a      	b.n	80038a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800388a:	e000      	b.n	800388e <_read+0x16>
 800388c:	bf00      	nop
 800388e:	0001      	movs	r1, r0
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	60ba      	str	r2, [r7, #8]
 8003896:	b2ca      	uxtb	r2, r1
 8003898:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	3301      	adds	r3, #1
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	dbf0      	blt.n	800388a <_read+0x12>
  }

  return len;
 80038a8:	687b      	ldr	r3, [r7, #4]
}
 80038aa:	0018      	movs	r0, r3
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b006      	add	sp, #24
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b086      	sub	sp, #24
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	60f8      	str	r0, [r7, #12]
 80038ba:	60b9      	str	r1, [r7, #8]
 80038bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	e009      	b.n	80038d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	1c5a      	adds	r2, r3, #1
 80038c8:	60ba      	str	r2, [r7, #8]
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	0018      	movs	r0, r3
 80038ce:	e000      	b.n	80038d2 <_write+0x20>
 80038d0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	3301      	adds	r3, #1
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	429a      	cmp	r2, r3
 80038de:	dbf1      	blt.n	80038c4 <_write+0x12>
  }
  return len;
 80038e0:	687b      	ldr	r3, [r7, #4]
}
 80038e2:	0018      	movs	r0, r3
 80038e4:	46bd      	mov	sp, r7
 80038e6:	b006      	add	sp, #24
 80038e8:	bd80      	pop	{r7, pc}

080038ea <_close>:

int _close(int file)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038f2:	2301      	movs	r3, #1
 80038f4:	425b      	negs	r3, r3
}
 80038f6:	0018      	movs	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b002      	add	sp, #8
 80038fc:	bd80      	pop	{r7, pc}

080038fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
 8003906:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2280      	movs	r2, #128	; 0x80
 800390c:	0192      	lsls	r2, r2, #6
 800390e:	605a      	str	r2, [r3, #4]
  return 0;
 8003910:	2300      	movs	r3, #0
}
 8003912:	0018      	movs	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	b002      	add	sp, #8
 8003918:	bd80      	pop	{r7, pc}

0800391a <_isatty>:

int _isatty(int file)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003922:	2301      	movs	r3, #1
}
 8003924:	0018      	movs	r0, r3
 8003926:	46bd      	mov	sp, r7
 8003928:	b002      	add	sp, #8
 800392a:	bd80      	pop	{r7, pc}

0800392c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003938:	2300      	movs	r3, #0
}
 800393a:	0018      	movs	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	b004      	add	sp, #16
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800394c:	4a14      	ldr	r2, [pc, #80]	; (80039a0 <_sbrk+0x5c>)
 800394e:	4b15      	ldr	r3, [pc, #84]	; (80039a4 <_sbrk+0x60>)
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003958:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <_sbrk+0x64>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d102      	bne.n	8003966 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003960:	4b11      	ldr	r3, [pc, #68]	; (80039a8 <_sbrk+0x64>)
 8003962:	4a12      	ldr	r2, [pc, #72]	; (80039ac <_sbrk+0x68>)
 8003964:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003966:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <_sbrk+0x64>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	18d3      	adds	r3, r2, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	429a      	cmp	r2, r3
 8003972:	d207      	bcs.n	8003984 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003974:	f005 fe18 	bl	80095a8 <__errno>
 8003978:	0003      	movs	r3, r0
 800397a:	220c      	movs	r2, #12
 800397c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800397e:	2301      	movs	r3, #1
 8003980:	425b      	negs	r3, r3
 8003982:	e009      	b.n	8003998 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003984:	4b08      	ldr	r3, [pc, #32]	; (80039a8 <_sbrk+0x64>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800398a:	4b07      	ldr	r3, [pc, #28]	; (80039a8 <_sbrk+0x64>)
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	18d2      	adds	r2, r2, r3
 8003992:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <_sbrk+0x64>)
 8003994:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003996:	68fb      	ldr	r3, [r7, #12]
}
 8003998:	0018      	movs	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	b006      	add	sp, #24
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	20024000 	.word	0x20024000
 80039a4:	00000400 	.word	0x00000400
 80039a8:	20000b00 	.word	0x20000b00
 80039ac:	20000e18 	.word	0x20000e18

080039b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039b4:	46c0      	nop			; (mov r8, r8)
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80039bc:	480d      	ldr	r0, [pc, #52]	; (80039f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80039be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80039c0:	f7ff fff6 	bl	80039b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039c4:	480c      	ldr	r0, [pc, #48]	; (80039f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80039c6:	490d      	ldr	r1, [pc, #52]	; (80039fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80039c8:	4a0d      	ldr	r2, [pc, #52]	; (8003a00 <LoopForever+0xe>)
  movs r3, #0
 80039ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039cc:	e002      	b.n	80039d4 <LoopCopyDataInit>

080039ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039d2:	3304      	adds	r3, #4

080039d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039d8:	d3f9      	bcc.n	80039ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039da:	4a0a      	ldr	r2, [pc, #40]	; (8003a04 <LoopForever+0x12>)
  ldr r4, =_ebss
 80039dc:	4c0a      	ldr	r4, [pc, #40]	; (8003a08 <LoopForever+0x16>)
  movs r3, #0
 80039de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039e0:	e001      	b.n	80039e6 <LoopFillZerobss>

080039e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039e4:	3204      	adds	r2, #4

080039e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039e8:	d3fb      	bcc.n	80039e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80039ea:	f005 fde3 	bl	80095b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80039ee:	f7fe ff1f 	bl	8002830 <main>

080039f2 <LoopForever>:

LoopForever:
  b LoopForever
 80039f2:	e7fe      	b.n	80039f2 <LoopForever>
  ldr   r0, =_estack
 80039f4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80039f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039fc:	200006e0 	.word	0x200006e0
  ldr r2, =_sidata
 8003a00:	0800fee0 	.word	0x0800fee0
  ldr r2, =_sbss
 8003a04:	200006e0 	.word	0x200006e0
  ldr r4, =_ebss
 8003a08:	20000e18 	.word	0x20000e18

08003a0c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003a0c:	e7fe      	b.n	8003a0c <ADC1_COMP_IRQHandler>
	...

08003a10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a16:	1dfb      	adds	r3, r7, #7
 8003a18:	2200      	movs	r2, #0
 8003a1a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <HAL_Init+0x3c>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <HAL_Init+0x3c>)
 8003a22:	2180      	movs	r1, #128	; 0x80
 8003a24:	0049      	lsls	r1, r1, #1
 8003a26:	430a      	orrs	r2, r1
 8003a28:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	f000 f810 	bl	8003a50 <HAL_InitTick>
 8003a30:	1e03      	subs	r3, r0, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003a34:	1dfb      	adds	r3, r7, #7
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]
 8003a3a:	e001      	b.n	8003a40 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003a3c:	f7ff fd24 	bl	8003488 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a40:	1dfb      	adds	r3, r7, #7
 8003a42:	781b      	ldrb	r3, [r3, #0]
}
 8003a44:	0018      	movs	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b002      	add	sp, #8
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40022000 	.word	0x40022000

08003a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a58:	230f      	movs	r3, #15
 8003a5a:	18fb      	adds	r3, r7, r3
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003a60:	4b1d      	ldr	r3, [pc, #116]	; (8003ad8 <HAL_InitTick+0x88>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d02b      	beq.n	8003ac0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003a68:	4b1c      	ldr	r3, [pc, #112]	; (8003adc <HAL_InitTick+0x8c>)
 8003a6a:	681c      	ldr	r4, [r3, #0]
 8003a6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ad8 <HAL_InitTick+0x88>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	0019      	movs	r1, r3
 8003a72:	23fa      	movs	r3, #250	; 0xfa
 8003a74:	0098      	lsls	r0, r3, #2
 8003a76:	f7fc fb61 	bl	800013c <__udivsi3>
 8003a7a:	0003      	movs	r3, r0
 8003a7c:	0019      	movs	r1, r3
 8003a7e:	0020      	movs	r0, r4
 8003a80:	f7fc fb5c 	bl	800013c <__udivsi3>
 8003a84:	0003      	movs	r3, r0
 8003a86:	0018      	movs	r0, r3
 8003a88:	f000 f985 	bl	8003d96 <HAL_SYSTICK_Config>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d112      	bne.n	8003ab6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d80a      	bhi.n	8003aac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	2301      	movs	r3, #1
 8003a9a:	425b      	negs	r3, r3
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f950 	bl	8003d44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003aa4:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <HAL_InitTick+0x90>)
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e00d      	b.n	8003ac8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003aac:	230f      	movs	r3, #15
 8003aae:	18fb      	adds	r3, r7, r3
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	701a      	strb	r2, [r3, #0]
 8003ab4:	e008      	b.n	8003ac8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003ab6:	230f      	movs	r3, #15
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	e003      	b.n	8003ac8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ac0:	230f      	movs	r3, #15
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003ac8:	230f      	movs	r3, #15
 8003aca:	18fb      	adds	r3, r7, r3
 8003acc:	781b      	ldrb	r3, [r3, #0]
}
 8003ace:	0018      	movs	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b005      	add	sp, #20
 8003ad4:	bd90      	pop	{r4, r7, pc}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	20000028 	.word	0x20000028
 8003adc:	20000020 	.word	0x20000020
 8003ae0:	20000024 	.word	0x20000024

08003ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <HAL_IncTick+0x1c>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	001a      	movs	r2, r3
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <HAL_IncTick+0x20>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	18d2      	adds	r2, r2, r3
 8003af4:	4b03      	ldr	r3, [pc, #12]	; (8003b04 <HAL_IncTick+0x20>)
 8003af6:	601a      	str	r2, [r3, #0]
}
 8003af8:	46c0      	nop			; (mov r8, r8)
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	20000028 	.word	0x20000028
 8003b04:	20000b04 	.word	0x20000b04

08003b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b0c:	4b02      	ldr	r3, [pc, #8]	; (8003b18 <HAL_GetTick+0x10>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
}
 8003b10:	0018      	movs	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	20000b04 	.word	0x20000b04

08003b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b24:	f7ff fff0 	bl	8003b08 <HAL_GetTick>
 8003b28:	0003      	movs	r3, r0
 8003b2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3301      	adds	r3, #1
 8003b34:	d005      	beq.n	8003b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	; (8003b60 <HAL_Delay+0x44>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	001a      	movs	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	189b      	adds	r3, r3, r2
 8003b40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	f7ff ffe0 	bl	8003b08 <HAL_GetTick>
 8003b48:	0002      	movs	r2, r0
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d8f7      	bhi.n	8003b44 <HAL_Delay+0x28>
  {
  }
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46c0      	nop			; (mov r8, r8)
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b004      	add	sp, #16
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	20000028 	.word	0x20000028

08003b64 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003b68:	4b04      	ldr	r3, [pc, #16]	; (8003b7c <HAL_SuspendTick+0x18>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4b03      	ldr	r3, [pc, #12]	; (8003b7c <HAL_SuspendTick+0x18>)
 8003b6e:	2102      	movs	r1, #2
 8003b70:	438a      	bics	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	e000e010 	.word	0xe000e010

08003b80 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003b84:	4b04      	ldr	r3, [pc, #16]	; (8003b98 <HAL_ResumeTick+0x18>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b03      	ldr	r3, [pc, #12]	; (8003b98 <HAL_ResumeTick+0x18>)
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]
}
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			; (mov r8, r8)
 8003b98:	e000e010 	.word	0xe000e010

08003b9c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003ba4:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a06      	ldr	r2, [pc, #24]	; (8003bc4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	0019      	movs	r1, r3
 8003bae:	4b04      	ldr	r3, [pc, #16]	; (8003bc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	b002      	add	sp, #8
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	fffff9ff 	.word	0xfffff9ff

08003bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	0002      	movs	r2, r0
 8003bd0:	1dfb      	adds	r3, r7, #7
 8003bd2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003bd4:	1dfb      	adds	r3, r7, #7
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b7f      	cmp	r3, #127	; 0x7f
 8003bda:	d809      	bhi.n	8003bf0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bdc:	1dfb      	adds	r3, r7, #7
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	001a      	movs	r2, r3
 8003be2:	231f      	movs	r3, #31
 8003be4:	401a      	ands	r2, r3
 8003be6:	4b04      	ldr	r3, [pc, #16]	; (8003bf8 <__NVIC_EnableIRQ+0x30>)
 8003be8:	2101      	movs	r1, #1
 8003bea:	4091      	lsls	r1, r2
 8003bec:	000a      	movs	r2, r1
 8003bee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003bf0:	46c0      	nop			; (mov r8, r8)
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b002      	add	sp, #8
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	e000e100 	.word	0xe000e100

08003bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bfc:	b590      	push	{r4, r7, lr}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	0002      	movs	r2, r0
 8003c04:	6039      	str	r1, [r7, #0]
 8003c06:	1dfb      	adds	r3, r7, #7
 8003c08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c0a:	1dfb      	adds	r3, r7, #7
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b7f      	cmp	r3, #127	; 0x7f
 8003c10:	d828      	bhi.n	8003c64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c12:	4a2f      	ldr	r2, [pc, #188]	; (8003cd0 <__NVIC_SetPriority+0xd4>)
 8003c14:	1dfb      	adds	r3, r7, #7
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	b25b      	sxtb	r3, r3
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	33c0      	adds	r3, #192	; 0xc0
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	589b      	ldr	r3, [r3, r2]
 8003c22:	1dfa      	adds	r2, r7, #7
 8003c24:	7812      	ldrb	r2, [r2, #0]
 8003c26:	0011      	movs	r1, r2
 8003c28:	2203      	movs	r2, #3
 8003c2a:	400a      	ands	r2, r1
 8003c2c:	00d2      	lsls	r2, r2, #3
 8003c2e:	21ff      	movs	r1, #255	; 0xff
 8003c30:	4091      	lsls	r1, r2
 8003c32:	000a      	movs	r2, r1
 8003c34:	43d2      	mvns	r2, r2
 8003c36:	401a      	ands	r2, r3
 8003c38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	019b      	lsls	r3, r3, #6
 8003c3e:	22ff      	movs	r2, #255	; 0xff
 8003c40:	401a      	ands	r2, r3
 8003c42:	1dfb      	adds	r3, r7, #7
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	0018      	movs	r0, r3
 8003c48:	2303      	movs	r3, #3
 8003c4a:	4003      	ands	r3, r0
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c50:	481f      	ldr	r0, [pc, #124]	; (8003cd0 <__NVIC_SetPriority+0xd4>)
 8003c52:	1dfb      	adds	r3, r7, #7
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	b25b      	sxtb	r3, r3
 8003c58:	089b      	lsrs	r3, r3, #2
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	33c0      	adds	r3, #192	; 0xc0
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003c62:	e031      	b.n	8003cc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c64:	4a1b      	ldr	r2, [pc, #108]	; (8003cd4 <__NVIC_SetPriority+0xd8>)
 8003c66:	1dfb      	adds	r3, r7, #7
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	230f      	movs	r3, #15
 8003c6e:	400b      	ands	r3, r1
 8003c70:	3b08      	subs	r3, #8
 8003c72:	089b      	lsrs	r3, r3, #2
 8003c74:	3306      	adds	r3, #6
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	18d3      	adds	r3, r2, r3
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	1dfa      	adds	r2, r7, #7
 8003c80:	7812      	ldrb	r2, [r2, #0]
 8003c82:	0011      	movs	r1, r2
 8003c84:	2203      	movs	r2, #3
 8003c86:	400a      	ands	r2, r1
 8003c88:	00d2      	lsls	r2, r2, #3
 8003c8a:	21ff      	movs	r1, #255	; 0xff
 8003c8c:	4091      	lsls	r1, r2
 8003c8e:	000a      	movs	r2, r1
 8003c90:	43d2      	mvns	r2, r2
 8003c92:	401a      	ands	r2, r3
 8003c94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	019b      	lsls	r3, r3, #6
 8003c9a:	22ff      	movs	r2, #255	; 0xff
 8003c9c:	401a      	ands	r2, r3
 8003c9e:	1dfb      	adds	r3, r7, #7
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	4003      	ands	r3, r0
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cac:	4809      	ldr	r0, [pc, #36]	; (8003cd4 <__NVIC_SetPriority+0xd8>)
 8003cae:	1dfb      	adds	r3, r7, #7
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	001c      	movs	r4, r3
 8003cb4:	230f      	movs	r3, #15
 8003cb6:	4023      	ands	r3, r4
 8003cb8:	3b08      	subs	r3, #8
 8003cba:	089b      	lsrs	r3, r3, #2
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	3306      	adds	r3, #6
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	18c3      	adds	r3, r0, r3
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	601a      	str	r2, [r3, #0]
}
 8003cc8:	46c0      	nop			; (mov r8, r8)
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b003      	add	sp, #12
 8003cce:	bd90      	pop	{r4, r7, pc}
 8003cd0:	e000e100 	.word	0xe000e100
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003cdc:	f3bf 8f4f 	dsb	sy
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ce2:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <__NVIC_SystemReset+0x1c>)
 8003ce4:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <__NVIC_SystemReset+0x20>)
 8003ce6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ce8:	f3bf 8f4f 	dsb	sy
}
 8003cec:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	e7fd      	b.n	8003cee <__NVIC_SystemReset+0x16>
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	e000ed00 	.word	0xe000ed00
 8003cf8:	05fa0004 	.word	0x05fa0004

08003cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	1e5a      	subs	r2, r3, #1
 8003d08:	2380      	movs	r3, #128	; 0x80
 8003d0a:	045b      	lsls	r3, r3, #17
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d301      	bcc.n	8003d14 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d10:	2301      	movs	r3, #1
 8003d12:	e010      	b.n	8003d36 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d14:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <SysTick_Config+0x44>)
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	3a01      	subs	r2, #1
 8003d1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	425b      	negs	r3, r3
 8003d20:	2103      	movs	r1, #3
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7ff ff6a 	bl	8003bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d28:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <SysTick_Config+0x44>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d2e:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <SysTick_Config+0x44>)
 8003d30:	2207      	movs	r2, #7
 8003d32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	0018      	movs	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b002      	add	sp, #8
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	e000e010 	.word	0xe000e010

08003d44 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60b9      	str	r1, [r7, #8]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	210f      	movs	r1, #15
 8003d50:	187b      	adds	r3, r7, r1
 8003d52:	1c02      	adds	r2, r0, #0
 8003d54:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	187b      	adds	r3, r7, r1
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b25b      	sxtb	r3, r3
 8003d5e:	0011      	movs	r1, r2
 8003d60:	0018      	movs	r0, r3
 8003d62:	f7ff ff4b 	bl	8003bfc <__NVIC_SetPriority>
}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b004      	add	sp, #16
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b082      	sub	sp, #8
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	0002      	movs	r2, r0
 8003d76:	1dfb      	adds	r3, r7, #7
 8003d78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d7a:	1dfb      	adds	r3, r7, #7
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	b25b      	sxtb	r3, r3
 8003d80:	0018      	movs	r0, r3
 8003d82:	f7ff ff21 	bl	8003bc8 <__NVIC_EnableIRQ>
}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b002      	add	sp, #8
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003d92:	f7ff ffa1 	bl	8003cd8 <__NVIC_SystemReset>

08003d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b082      	sub	sp, #8
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	0018      	movs	r0, r3
 8003da2:	f7ff ffab 	bl	8003cfc <SysTick_Config>
 8003da6:	0003      	movs	r3, r0
}
 8003da8:	0018      	movs	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b002      	add	sp, #8
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dbe:	e14d      	b.n	800405c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	4091      	lsls	r1, r2
 8003dca:	000a      	movs	r2, r1
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d100      	bne.n	8003dd8 <HAL_GPIO_Init+0x28>
 8003dd6:	e13e      	b.n	8004056 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2203      	movs	r2, #3
 8003dde:	4013      	ands	r3, r2
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d005      	beq.n	8003df0 <HAL_GPIO_Init+0x40>
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	2203      	movs	r2, #3
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d130      	bne.n	8003e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	409a      	lsls	r2, r3
 8003dfe:	0013      	movs	r3, r2
 8003e00:	43da      	mvns	r2, r3
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	4013      	ands	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	409a      	lsls	r2, r3
 8003e12:	0013      	movs	r3, r2
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e26:	2201      	movs	r2, #1
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	0013      	movs	r3, r2
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	4013      	ands	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	091b      	lsrs	r3, r3, #4
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	401a      	ands	r2, r3
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	409a      	lsls	r2, r3
 8003e44:	0013      	movs	r3, r2
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2203      	movs	r2, #3
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d017      	beq.n	8003e8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	2203      	movs	r2, #3
 8003e6a:	409a      	lsls	r2, r3
 8003e6c:	0013      	movs	r3, r2
 8003e6e:	43da      	mvns	r2, r3
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4013      	ands	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	0013      	movs	r3, r2
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	2203      	movs	r2, #3
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d123      	bne.n	8003ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	08da      	lsrs	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3208      	adds	r2, #8
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	58d3      	ldr	r3, [r2, r3]
 8003ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2207      	movs	r2, #7
 8003eac:	4013      	ands	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	220f      	movs	r2, #15
 8003eb2:	409a      	lsls	r2, r3
 8003eb4:	0013      	movs	r3, r2
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	691a      	ldr	r2, [r3, #16]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2107      	movs	r1, #7
 8003ec6:	400b      	ands	r3, r1
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	409a      	lsls	r2, r3
 8003ecc:	0013      	movs	r3, r2
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	08da      	lsrs	r2, r3, #3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3208      	adds	r2, #8
 8003edc:	0092      	lsls	r2, r2, #2
 8003ede:	6939      	ldr	r1, [r7, #16]
 8003ee0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	2203      	movs	r2, #3
 8003eee:	409a      	lsls	r2, r3
 8003ef0:	0013      	movs	r3, r2
 8003ef2:	43da      	mvns	r2, r3
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2203      	movs	r2, #3
 8003f00:	401a      	ands	r2, r3
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	409a      	lsls	r2, r3
 8003f08:	0013      	movs	r3, r2
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	23c0      	movs	r3, #192	; 0xc0
 8003f1c:	029b      	lsls	r3, r3, #10
 8003f1e:	4013      	ands	r3, r2
 8003f20:	d100      	bne.n	8003f24 <HAL_GPIO_Init+0x174>
 8003f22:	e098      	b.n	8004056 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003f24:	4a53      	ldr	r2, [pc, #332]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	089b      	lsrs	r3, r3, #2
 8003f2a:	3318      	adds	r3, #24
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	589b      	ldr	r3, [r3, r2]
 8003f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2203      	movs	r2, #3
 8003f36:	4013      	ands	r3, r2
 8003f38:	00db      	lsls	r3, r3, #3
 8003f3a:	220f      	movs	r2, #15
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	0013      	movs	r3, r2
 8003f40:	43da      	mvns	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	23a0      	movs	r3, #160	; 0xa0
 8003f4c:	05db      	lsls	r3, r3, #23
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d019      	beq.n	8003f86 <HAL_GPIO_Init+0x1d6>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a48      	ldr	r2, [pc, #288]	; (8004078 <HAL_GPIO_Init+0x2c8>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d013      	beq.n	8003f82 <HAL_GPIO_Init+0x1d2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a47      	ldr	r2, [pc, #284]	; (800407c <HAL_GPIO_Init+0x2cc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00d      	beq.n	8003f7e <HAL_GPIO_Init+0x1ce>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a46      	ldr	r2, [pc, #280]	; (8004080 <HAL_GPIO_Init+0x2d0>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <HAL_GPIO_Init+0x1ca>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a45      	ldr	r2, [pc, #276]	; (8004084 <HAL_GPIO_Init+0x2d4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d101      	bne.n	8003f76 <HAL_GPIO_Init+0x1c6>
 8003f72:	2304      	movs	r3, #4
 8003f74:	e008      	b.n	8003f88 <HAL_GPIO_Init+0x1d8>
 8003f76:	2305      	movs	r3, #5
 8003f78:	e006      	b.n	8003f88 <HAL_GPIO_Init+0x1d8>
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e004      	b.n	8003f88 <HAL_GPIO_Init+0x1d8>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e002      	b.n	8003f88 <HAL_GPIO_Init+0x1d8>
 8003f82:	2301      	movs	r3, #1
 8003f84:	e000      	b.n	8003f88 <HAL_GPIO_Init+0x1d8>
 8003f86:	2300      	movs	r3, #0
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	2103      	movs	r1, #3
 8003f8c:	400a      	ands	r2, r1
 8003f8e:	00d2      	lsls	r2, r2, #3
 8003f90:	4093      	lsls	r3, r2
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003f98:	4936      	ldr	r1, [pc, #216]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	089b      	lsrs	r3, r3, #2
 8003f9e:	3318      	adds	r3, #24
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fa6:	4b33      	ldr	r3, [pc, #204]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	2380      	movs	r3, #128	; 0x80
 8003fbc:	035b      	lsls	r3, r3, #13
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fca:	4b2a      	ldr	r3, [pc, #168]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003fd0:	4b28      	ldr	r3, [pc, #160]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	43da      	mvns	r2, r3
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	2380      	movs	r3, #128	; 0x80
 8003fe6:	039b      	lsls	r3, r3, #14
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ff4:	4b1f      	ldr	r3, [pc, #124]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003ffa:	4a1e      	ldr	r2, [pc, #120]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8003ffc:	2384      	movs	r3, #132	; 0x84
 8003ffe:	58d3      	ldr	r3, [r2, r3]
 8004000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	43da      	mvns	r2, r3
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	2380      	movs	r3, #128	; 0x80
 8004012:	029b      	lsls	r3, r3, #10
 8004014:	4013      	ands	r3, r2
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004020:	4914      	ldr	r1, [pc, #80]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8004022:	2284      	movs	r2, #132	; 0x84
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004028:	4a12      	ldr	r2, [pc, #72]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	58d3      	ldr	r3, [r2, r3]
 800402e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	43da      	mvns	r2, r3
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4013      	ands	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	2380      	movs	r3, #128	; 0x80
 8004040:	025b      	lsls	r3, r3, #9
 8004042:	4013      	ands	r3, r2
 8004044:	d003      	beq.n	800404e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800404e:	4909      	ldr	r1, [pc, #36]	; (8004074 <HAL_GPIO_Init+0x2c4>)
 8004050:	2280      	movs	r2, #128	; 0x80
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	3301      	adds	r3, #1
 800405a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	40da      	lsrs	r2, r3
 8004064:	1e13      	subs	r3, r2, #0
 8004066:	d000      	beq.n	800406a <HAL_GPIO_Init+0x2ba>
 8004068:	e6aa      	b.n	8003dc0 <HAL_GPIO_Init+0x10>
  }
}
 800406a:	46c0      	nop			; (mov r8, r8)
 800406c:	46c0      	nop			; (mov r8, r8)
 800406e:	46bd      	mov	sp, r7
 8004070:	b006      	add	sp, #24
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40021800 	.word	0x40021800
 8004078:	50000400 	.word	0x50000400
 800407c:	50000800 	.word	0x50000800
 8004080:	50000c00 	.word	0x50000c00
 8004084:	50001000 	.word	0x50001000

08004088 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	000a      	movs	r2, r1
 8004092:	1cbb      	adds	r3, r7, #2
 8004094:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	1cba      	adds	r2, r7, #2
 800409c:	8812      	ldrh	r2, [r2, #0]
 800409e:	4013      	ands	r3, r2
 80040a0:	d004      	beq.n	80040ac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80040a2:	230f      	movs	r3, #15
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]
 80040aa:	e003      	b.n	80040b4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040ac:	230f      	movs	r3, #15
 80040ae:	18fb      	adds	r3, r7, r3
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80040b4:	230f      	movs	r3, #15
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	781b      	ldrb	r3, [r3, #0]
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b004      	add	sp, #16
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	0008      	movs	r0, r1
 80040cc:	0011      	movs	r1, r2
 80040ce:	1cbb      	adds	r3, r7, #2
 80040d0:	1c02      	adds	r2, r0, #0
 80040d2:	801a      	strh	r2, [r3, #0]
 80040d4:	1c7b      	adds	r3, r7, #1
 80040d6:	1c0a      	adds	r2, r1, #0
 80040d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040da:	1c7b      	adds	r3, r7, #1
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d004      	beq.n	80040ec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040e2:	1cbb      	adds	r3, r7, #2
 80040e4:	881a      	ldrh	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040ea:	e003      	b.n	80040f4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040ec:	1cbb      	adds	r3, r7, #2
 80040ee:	881a      	ldrh	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	0002      	movs	r2, r0
 8004104:	1dbb      	adds	r3, r7, #6
 8004106:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004108:	4b10      	ldr	r3, [pc, #64]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	1dba      	adds	r2, r7, #6
 800410e:	8812      	ldrh	r2, [r2, #0]
 8004110:	4013      	ands	r3, r2
 8004112:	d008      	beq.n	8004126 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004114:	4b0d      	ldr	r3, [pc, #52]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004116:	1dba      	adds	r2, r7, #6
 8004118:	8812      	ldrh	r2, [r2, #0]
 800411a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800411c:	1dbb      	adds	r3, r7, #6
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	0018      	movs	r0, r3
 8004122:	f7ff f993 	bl	800344c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004126:	4b09      	ldr	r3, [pc, #36]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	1dba      	adds	r2, r7, #6
 800412c:	8812      	ldrh	r2, [r2, #0]
 800412e:	4013      	ands	r3, r2
 8004130:	d008      	beq.n	8004144 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004132:	4b06      	ldr	r3, [pc, #24]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004134:	1dba      	adds	r2, r7, #6
 8004136:	8812      	ldrh	r2, [r2, #0]
 8004138:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800413a:	1dbb      	adds	r3, r7, #6
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	0018      	movs	r0, r3
 8004140:	f000 f806 	bl	8004150 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	b002      	add	sp, #8
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021800 	.word	0x40021800

08004150 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	0002      	movs	r2, r0
 8004158:	1dbb      	adds	r3, r7, #6
 800415a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b002      	add	sp, #8
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004168:	4b04      	ldr	r3, [pc, #16]	; (800417c <HAL_PWR_EnableBkUpAccess+0x18>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b03      	ldr	r3, [pc, #12]	; (800417c <HAL_PWR_EnableBkUpAccess+0x18>)
 800416e:	2180      	movs	r1, #128	; 0x80
 8004170:	0049      	lsls	r1, r1, #1
 8004172:	430a      	orrs	r2, r1
 8004174:	601a      	str	r2, [r3, #0]
}
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40007000 	.word	0x40007000

08004180 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	000a      	movs	r2, r1
 800418a:	1cfb      	adds	r3, r7, #3
 800418c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d009      	beq.n	80041a8 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004194:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <HAL_PWR_EnterSTOPMode+0x68>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2207      	movs	r2, #7
 800419a:	4393      	bics	r3, r2
 800419c:	001a      	movs	r2, r3
 800419e:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <HAL_PWR_EnterSTOPMode+0x68>)
 80041a0:	2101      	movs	r1, #1
 80041a2:	430a      	orrs	r2, r1
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	e005      	b.n	80041b4 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80041a8:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <HAL_PWR_EnterSTOPMode+0x68>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4b0e      	ldr	r3, [pc, #56]	; (80041e8 <HAL_PWR_EnterSTOPMode+0x68>)
 80041ae:	2107      	movs	r1, #7
 80041b0:	438a      	bics	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80041b4:	4b0d      	ldr	r3, [pc, #52]	; (80041ec <HAL_PWR_EnterSTOPMode+0x6c>)
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <HAL_PWR_EnterSTOPMode+0x6c>)
 80041ba:	2104      	movs	r1, #4
 80041bc:	430a      	orrs	r2, r1
 80041be:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80041c0:	1cfb      	adds	r3, r7, #3
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80041c8:	bf30      	wfi
 80041ca:	e002      	b.n	80041d2 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80041cc:	bf40      	sev
    __WFE();
 80041ce:	bf20      	wfe
    __WFE();
 80041d0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80041d2:	4b06      	ldr	r3, [pc, #24]	; (80041ec <HAL_PWR_EnterSTOPMode+0x6c>)
 80041d4:	691a      	ldr	r2, [r3, #16]
 80041d6:	4b05      	ldr	r3, [pc, #20]	; (80041ec <HAL_PWR_EnterSTOPMode+0x6c>)
 80041d8:	2104      	movs	r1, #4
 80041da:	438a      	bics	r2, r1
 80041dc:	611a      	str	r2, [r3, #16]
}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b002      	add	sp, #8
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	40007000 	.word	0x40007000
 80041ec:	e000ed00 	.word	0xe000ed00

080041f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80041f8:	4b19      	ldr	r3, [pc, #100]	; (8004260 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a19      	ldr	r2, [pc, #100]	; (8004264 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80041fe:	4013      	ands	r3, r2
 8004200:	0019      	movs	r1, r3
 8004202:	4b17      	ldr	r3, [pc, #92]	; (8004260 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	430a      	orrs	r2, r1
 8004208:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	2380      	movs	r3, #128	; 0x80
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	429a      	cmp	r2, r3
 8004212:	d11f      	bne.n	8004254 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004214:	4b14      	ldr	r3, [pc, #80]	; (8004268 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	0013      	movs	r3, r2
 800421a:	005b      	lsls	r3, r3, #1
 800421c:	189b      	adds	r3, r3, r2
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	4912      	ldr	r1, [pc, #72]	; (800426c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004222:	0018      	movs	r0, r3
 8004224:	f7fb ff8a 	bl	800013c <__udivsi3>
 8004228:	0003      	movs	r3, r0
 800422a:	3301      	adds	r3, #1
 800422c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800422e:	e008      	b.n	8004242 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3b01      	subs	r3, #1
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	e001      	b.n	8004242 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e009      	b.n	8004256 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004242:	4b07      	ldr	r3, [pc, #28]	; (8004260 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	401a      	ands	r2, r3
 800424c:	2380      	movs	r3, #128	; 0x80
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	429a      	cmp	r2, r3
 8004252:	d0ed      	beq.n	8004230 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b004      	add	sp, #16
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	40007000 	.word	0x40007000
 8004264:	fffff9ff 	.word	0xfffff9ff
 8004268:	20000020 	.word	0x20000020
 800426c:	000f4240 	.word	0x000f4240

08004270 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004274:	4b03      	ldr	r3, [pc, #12]	; (8004284 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	23e0      	movs	r3, #224	; 0xe0
 800427a:	01db      	lsls	r3, r3, #7
 800427c:	4013      	ands	r3, r2
}
 800427e:	0018      	movs	r0, r3
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40021000 	.word	0x40021000

08004288 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d102      	bne.n	800429c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	f000 fb50 	bl	800493c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2201      	movs	r2, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	d100      	bne.n	80042a8 <HAL_RCC_OscConfig+0x20>
 80042a6:	e07c      	b.n	80043a2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042a8:	4bc3      	ldr	r3, [pc, #780]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2238      	movs	r2, #56	; 0x38
 80042ae:	4013      	ands	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042b2:	4bc1      	ldr	r3, [pc, #772]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	2203      	movs	r2, #3
 80042b8:	4013      	ands	r3, r2
 80042ba:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	2b10      	cmp	r3, #16
 80042c0:	d102      	bne.n	80042c8 <HAL_RCC_OscConfig+0x40>
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d002      	beq.n	80042ce <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d10b      	bne.n	80042e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ce:	4bba      	ldr	r3, [pc, #744]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	2380      	movs	r3, #128	; 0x80
 80042d4:	029b      	lsls	r3, r3, #10
 80042d6:	4013      	ands	r3, r2
 80042d8:	d062      	beq.n	80043a0 <HAL_RCC_OscConfig+0x118>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d15e      	bne.n	80043a0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e32a      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	2380      	movs	r3, #128	; 0x80
 80042ec:	025b      	lsls	r3, r3, #9
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d107      	bne.n	8004302 <HAL_RCC_OscConfig+0x7a>
 80042f2:	4bb1      	ldr	r3, [pc, #708]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	4bb0      	ldr	r3, [pc, #704]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	0249      	lsls	r1, r1, #9
 80042fc:	430a      	orrs	r2, r1
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	e020      	b.n	8004344 <HAL_RCC_OscConfig+0xbc>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	23a0      	movs	r3, #160	; 0xa0
 8004308:	02db      	lsls	r3, r3, #11
 800430a:	429a      	cmp	r2, r3
 800430c:	d10e      	bne.n	800432c <HAL_RCC_OscConfig+0xa4>
 800430e:	4baa      	ldr	r3, [pc, #680]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4ba9      	ldr	r3, [pc, #676]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004314:	2180      	movs	r1, #128	; 0x80
 8004316:	02c9      	lsls	r1, r1, #11
 8004318:	430a      	orrs	r2, r1
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	4ba6      	ldr	r3, [pc, #664]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	4ba5      	ldr	r3, [pc, #660]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004322:	2180      	movs	r1, #128	; 0x80
 8004324:	0249      	lsls	r1, r1, #9
 8004326:	430a      	orrs	r2, r1
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e00b      	b.n	8004344 <HAL_RCC_OscConfig+0xbc>
 800432c:	4ba2      	ldr	r3, [pc, #648]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	4ba1      	ldr	r3, [pc, #644]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004332:	49a2      	ldr	r1, [pc, #648]	; (80045bc <HAL_RCC_OscConfig+0x334>)
 8004334:	400a      	ands	r2, r1
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	4b9f      	ldr	r3, [pc, #636]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	4b9e      	ldr	r3, [pc, #632]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800433e:	49a0      	ldr	r1, [pc, #640]	; (80045c0 <HAL_RCC_OscConfig+0x338>)
 8004340:	400a      	ands	r2, r1
 8004342:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d014      	beq.n	8004376 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7ff fbdc 	bl	8003b08 <HAL_GetTick>
 8004350:	0003      	movs	r3, r0
 8004352:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004356:	f7ff fbd7 	bl	8003b08 <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b64      	cmp	r3, #100	; 0x64
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e2e9      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004368:	4b93      	ldr	r3, [pc, #588]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	029b      	lsls	r3, r3, #10
 8004370:	4013      	ands	r3, r2
 8004372:	d0f0      	beq.n	8004356 <HAL_RCC_OscConfig+0xce>
 8004374:	e015      	b.n	80043a2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004376:	f7ff fbc7 	bl	8003b08 <HAL_GetTick>
 800437a:	0003      	movs	r3, r0
 800437c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800437e:	e008      	b.n	8004392 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004380:	f7ff fbc2 	bl	8003b08 <HAL_GetTick>
 8004384:	0002      	movs	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	; 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e2d4      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004392:	4b89      	ldr	r3, [pc, #548]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	2380      	movs	r3, #128	; 0x80
 8004398:	029b      	lsls	r3, r3, #10
 800439a:	4013      	ands	r3, r2
 800439c:	d1f0      	bne.n	8004380 <HAL_RCC_OscConfig+0xf8>
 800439e:	e000      	b.n	80043a2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2202      	movs	r2, #2
 80043a8:	4013      	ands	r3, r2
 80043aa:	d100      	bne.n	80043ae <HAL_RCC_OscConfig+0x126>
 80043ac:	e099      	b.n	80044e2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ae:	4b82      	ldr	r3, [pc, #520]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	2238      	movs	r2, #56	; 0x38
 80043b4:	4013      	ands	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043b8:	4b7f      	ldr	r3, [pc, #508]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	2203      	movs	r2, #3
 80043be:	4013      	ands	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	2b10      	cmp	r3, #16
 80043c6:	d102      	bne.n	80043ce <HAL_RCC_OscConfig+0x146>
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d002      	beq.n	80043d4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d135      	bne.n	8004440 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043d4:	4b78      	ldr	r3, [pc, #480]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4013      	ands	r3, r2
 80043de:	d005      	beq.n	80043ec <HAL_RCC_OscConfig+0x164>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e2a7      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ec:	4b72      	ldr	r3, [pc, #456]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	4a74      	ldr	r2, [pc, #464]	; (80045c4 <HAL_RCC_OscConfig+0x33c>)
 80043f2:	4013      	ands	r3, r2
 80043f4:	0019      	movs	r1, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	021a      	lsls	r2, r3, #8
 80043fc:	4b6e      	ldr	r3, [pc, #440]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d112      	bne.n	800442e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004408:	4b6b      	ldr	r3, [pc, #428]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a6e      	ldr	r2, [pc, #440]	; (80045c8 <HAL_RCC_OscConfig+0x340>)
 800440e:	4013      	ands	r3, r2
 8004410:	0019      	movs	r1, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	4b68      	ldr	r3, [pc, #416]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004418:	430a      	orrs	r2, r1
 800441a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800441c:	4b66      	ldr	r3, [pc, #408]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	0adb      	lsrs	r3, r3, #11
 8004422:	2207      	movs	r2, #7
 8004424:	4013      	ands	r3, r2
 8004426:	4a69      	ldr	r2, [pc, #420]	; (80045cc <HAL_RCC_OscConfig+0x344>)
 8004428:	40da      	lsrs	r2, r3
 800442a:	4b69      	ldr	r3, [pc, #420]	; (80045d0 <HAL_RCC_OscConfig+0x348>)
 800442c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800442e:	4b69      	ldr	r3, [pc, #420]	; (80045d4 <HAL_RCC_OscConfig+0x34c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	0018      	movs	r0, r3
 8004434:	f7ff fb0c 	bl	8003a50 <HAL_InitTick>
 8004438:	1e03      	subs	r3, r0, #0
 800443a:	d051      	beq.n	80044e0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e27d      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d030      	beq.n	80044aa <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004448:	4b5b      	ldr	r3, [pc, #364]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a5e      	ldr	r2, [pc, #376]	; (80045c8 <HAL_RCC_OscConfig+0x340>)
 800444e:	4013      	ands	r3, r2
 8004450:	0019      	movs	r1, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691a      	ldr	r2, [r3, #16]
 8004456:	4b58      	ldr	r3, [pc, #352]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004458:	430a      	orrs	r2, r1
 800445a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800445c:	4b56      	ldr	r3, [pc, #344]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b55      	ldr	r3, [pc, #340]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004462:	2180      	movs	r1, #128	; 0x80
 8004464:	0049      	lsls	r1, r1, #1
 8004466:	430a      	orrs	r2, r1
 8004468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7ff fb4d 	bl	8003b08 <HAL_GetTick>
 800446e:	0003      	movs	r3, r0
 8004470:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004474:	f7ff fb48 	bl	8003b08 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e25a      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004486:	4b4c      	ldr	r3, [pc, #304]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	2380      	movs	r3, #128	; 0x80
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	4013      	ands	r3, r2
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004492:	4b49      	ldr	r3, [pc, #292]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	4a4b      	ldr	r2, [pc, #300]	; (80045c4 <HAL_RCC_OscConfig+0x33c>)
 8004498:	4013      	ands	r3, r2
 800449a:	0019      	movs	r1, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	021a      	lsls	r2, r3, #8
 80044a2:	4b45      	ldr	r3, [pc, #276]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044a4:	430a      	orrs	r2, r1
 80044a6:	605a      	str	r2, [r3, #4]
 80044a8:	e01b      	b.n	80044e2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80044aa:	4b43      	ldr	r3, [pc, #268]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b42      	ldr	r3, [pc, #264]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044b0:	4949      	ldr	r1, [pc, #292]	; (80045d8 <HAL_RCC_OscConfig+0x350>)
 80044b2:	400a      	ands	r2, r1
 80044b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7ff fb27 	bl	8003b08 <HAL_GetTick>
 80044ba:	0003      	movs	r3, r0
 80044bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c0:	f7ff fb22 	bl	8003b08 <HAL_GetTick>
 80044c4:	0002      	movs	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e234      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044d2:	4b39      	ldr	r3, [pc, #228]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	2380      	movs	r3, #128	; 0x80
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4013      	ands	r3, r2
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0x238>
 80044de:	e000      	b.n	80044e2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044e0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2208      	movs	r2, #8
 80044e8:	4013      	ands	r3, r2
 80044ea:	d047      	beq.n	800457c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80044ec:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	2238      	movs	r2, #56	; 0x38
 80044f2:	4013      	ands	r3, r2
 80044f4:	2b18      	cmp	r3, #24
 80044f6:	d10a      	bne.n	800450e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80044f8:	4b2f      	ldr	r3, [pc, #188]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 80044fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044fc:	2202      	movs	r2, #2
 80044fe:	4013      	ands	r3, r2
 8004500:	d03c      	beq.n	800457c <HAL_RCC_OscConfig+0x2f4>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d138      	bne.n	800457c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e216      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d019      	beq.n	800454a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004516:	4b28      	ldr	r3, [pc, #160]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004518:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800451a:	4b27      	ldr	r3, [pc, #156]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800451c:	2101      	movs	r1, #1
 800451e:	430a      	orrs	r2, r1
 8004520:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004522:	f7ff faf1 	bl	8003b08 <HAL_GetTick>
 8004526:	0003      	movs	r3, r0
 8004528:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452c:	f7ff faec 	bl	8003b08 <HAL_GetTick>
 8004530:	0002      	movs	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e1fe      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800453e:	4b1e      	ldr	r3, [pc, #120]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004542:	2202      	movs	r2, #2
 8004544:	4013      	ands	r3, r2
 8004546:	d0f1      	beq.n	800452c <HAL_RCC_OscConfig+0x2a4>
 8004548:	e018      	b.n	800457c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800454a:	4b1b      	ldr	r3, [pc, #108]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800454c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800454e:	4b1a      	ldr	r3, [pc, #104]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004550:	2101      	movs	r1, #1
 8004552:	438a      	bics	r2, r1
 8004554:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004556:	f7ff fad7 	bl	8003b08 <HAL_GetTick>
 800455a:	0003      	movs	r3, r0
 800455c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004560:	f7ff fad2 	bl	8003b08 <HAL_GetTick>
 8004564:	0002      	movs	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e1e4      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004572:	4b11      	ldr	r3, [pc, #68]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004576:	2202      	movs	r2, #2
 8004578:	4013      	ands	r3, r2
 800457a:	d1f1      	bne.n	8004560 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2204      	movs	r2, #4
 8004582:	4013      	ands	r3, r2
 8004584:	d100      	bne.n	8004588 <HAL_RCC_OscConfig+0x300>
 8004586:	e0c7      	b.n	8004718 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004588:	231f      	movs	r3, #31
 800458a:	18fb      	adds	r3, r7, r3
 800458c:	2200      	movs	r2, #0
 800458e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004590:	4b09      	ldr	r3, [pc, #36]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2238      	movs	r2, #56	; 0x38
 8004596:	4013      	ands	r3, r2
 8004598:	2b20      	cmp	r3, #32
 800459a:	d11f      	bne.n	80045dc <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800459c:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <HAL_RCC_OscConfig+0x330>)
 800459e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a0:	2202      	movs	r2, #2
 80045a2:	4013      	ands	r3, r2
 80045a4:	d100      	bne.n	80045a8 <HAL_RCC_OscConfig+0x320>
 80045a6:	e0b7      	b.n	8004718 <HAL_RCC_OscConfig+0x490>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d000      	beq.n	80045b2 <HAL_RCC_OscConfig+0x32a>
 80045b0:	e0b2      	b.n	8004718 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e1c2      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
 80045b6:	46c0      	nop			; (mov r8, r8)
 80045b8:	40021000 	.word	0x40021000
 80045bc:	fffeffff 	.word	0xfffeffff
 80045c0:	fffbffff 	.word	0xfffbffff
 80045c4:	ffff80ff 	.word	0xffff80ff
 80045c8:	ffffc7ff 	.word	0xffffc7ff
 80045cc:	00f42400 	.word	0x00f42400
 80045d0:	20000020 	.word	0x20000020
 80045d4:	20000024 	.word	0x20000024
 80045d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045dc:	4bb5      	ldr	r3, [pc, #724]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80045de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045e0:	2380      	movs	r3, #128	; 0x80
 80045e2:	055b      	lsls	r3, r3, #21
 80045e4:	4013      	ands	r3, r2
 80045e6:	d101      	bne.n	80045ec <HAL_RCC_OscConfig+0x364>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <HAL_RCC_OscConfig+0x366>
 80045ec:	2300      	movs	r3, #0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d011      	beq.n	8004616 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80045f2:	4bb0      	ldr	r3, [pc, #704]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80045f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045f6:	4baf      	ldr	r3, [pc, #700]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80045f8:	2180      	movs	r1, #128	; 0x80
 80045fa:	0549      	lsls	r1, r1, #21
 80045fc:	430a      	orrs	r2, r1
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8004600:	4bac      	ldr	r3, [pc, #688]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004602:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004604:	2380      	movs	r3, #128	; 0x80
 8004606:	055b      	lsls	r3, r3, #21
 8004608:	4013      	ands	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
 800460c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800460e:	231f      	movs	r3, #31
 8004610:	18fb      	adds	r3, r7, r3
 8004612:	2201      	movs	r2, #1
 8004614:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004616:	4ba8      	ldr	r3, [pc, #672]	; (80048b8 <HAL_RCC_OscConfig+0x630>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	2380      	movs	r3, #128	; 0x80
 800461c:	005b      	lsls	r3, r3, #1
 800461e:	4013      	ands	r3, r2
 8004620:	d11a      	bne.n	8004658 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004622:	4ba5      	ldr	r3, [pc, #660]	; (80048b8 <HAL_RCC_OscConfig+0x630>)
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	4ba4      	ldr	r3, [pc, #656]	; (80048b8 <HAL_RCC_OscConfig+0x630>)
 8004628:	2180      	movs	r1, #128	; 0x80
 800462a:	0049      	lsls	r1, r1, #1
 800462c:	430a      	orrs	r2, r1
 800462e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004630:	f7ff fa6a 	bl	8003b08 <HAL_GetTick>
 8004634:	0003      	movs	r3, r0
 8004636:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004638:	e008      	b.n	800464c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800463a:	f7ff fa65 	bl	8003b08 <HAL_GetTick>
 800463e:	0002      	movs	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e177      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800464c:	4b9a      	ldr	r3, [pc, #616]	; (80048b8 <HAL_RCC_OscConfig+0x630>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	2380      	movs	r3, #128	; 0x80
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	4013      	ands	r3, r2
 8004656:	d0f0      	beq.n	800463a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d106      	bne.n	800466e <HAL_RCC_OscConfig+0x3e6>
 8004660:	4b94      	ldr	r3, [pc, #592]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004662:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004664:	4b93      	ldr	r3, [pc, #588]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004666:	2101      	movs	r1, #1
 8004668:	430a      	orrs	r2, r1
 800466a:	65da      	str	r2, [r3, #92]	; 0x5c
 800466c:	e01c      	b.n	80046a8 <HAL_RCC_OscConfig+0x420>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	2b05      	cmp	r3, #5
 8004674:	d10c      	bne.n	8004690 <HAL_RCC_OscConfig+0x408>
 8004676:	4b8f      	ldr	r3, [pc, #572]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004678:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800467a:	4b8e      	ldr	r3, [pc, #568]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800467c:	2104      	movs	r1, #4
 800467e:	430a      	orrs	r2, r1
 8004680:	65da      	str	r2, [r3, #92]	; 0x5c
 8004682:	4b8c      	ldr	r3, [pc, #560]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004684:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004686:	4b8b      	ldr	r3, [pc, #556]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004688:	2101      	movs	r1, #1
 800468a:	430a      	orrs	r2, r1
 800468c:	65da      	str	r2, [r3, #92]	; 0x5c
 800468e:	e00b      	b.n	80046a8 <HAL_RCC_OscConfig+0x420>
 8004690:	4b88      	ldr	r3, [pc, #544]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004692:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004694:	4b87      	ldr	r3, [pc, #540]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004696:	2101      	movs	r1, #1
 8004698:	438a      	bics	r2, r1
 800469a:	65da      	str	r2, [r3, #92]	; 0x5c
 800469c:	4b85      	ldr	r3, [pc, #532]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800469e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80046a0:	4b84      	ldr	r3, [pc, #528]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80046a2:	2104      	movs	r1, #4
 80046a4:	438a      	bics	r2, r1
 80046a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d014      	beq.n	80046da <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b0:	f7ff fa2a 	bl	8003b08 <HAL_GetTick>
 80046b4:	0003      	movs	r3, r0
 80046b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046b8:	e009      	b.n	80046ce <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ba:	f7ff fa25 	bl	8003b08 <HAL_GetTick>
 80046be:	0002      	movs	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	4a7d      	ldr	r2, [pc, #500]	; (80048bc <HAL_RCC_OscConfig+0x634>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e136      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046ce:	4b79      	ldr	r3, [pc, #484]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80046d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d2:	2202      	movs	r2, #2
 80046d4:	4013      	ands	r3, r2
 80046d6:	d0f0      	beq.n	80046ba <HAL_RCC_OscConfig+0x432>
 80046d8:	e013      	b.n	8004702 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046da:	f7ff fa15 	bl	8003b08 <HAL_GetTick>
 80046de:	0003      	movs	r3, r0
 80046e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046e2:	e009      	b.n	80046f8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e4:	f7ff fa10 	bl	8003b08 <HAL_GetTick>
 80046e8:	0002      	movs	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	4a73      	ldr	r2, [pc, #460]	; (80048bc <HAL_RCC_OscConfig+0x634>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e121      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046f8:	4b6e      	ldr	r3, [pc, #440]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80046fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fc:	2202      	movs	r2, #2
 80046fe:	4013      	ands	r3, r2
 8004700:	d1f0      	bne.n	80046e4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004702:	231f      	movs	r3, #31
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d105      	bne.n	8004718 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800470c:	4b69      	ldr	r3, [pc, #420]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800470e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004710:	4b68      	ldr	r3, [pc, #416]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004712:	496b      	ldr	r1, [pc, #428]	; (80048c0 <HAL_RCC_OscConfig+0x638>)
 8004714:	400a      	ands	r2, r1
 8004716:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2220      	movs	r2, #32
 800471e:	4013      	ands	r3, r2
 8004720:	d039      	beq.n	8004796 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d01b      	beq.n	8004762 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800472a:	4b62      	ldr	r3, [pc, #392]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	4b61      	ldr	r3, [pc, #388]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	03c9      	lsls	r1, r1, #15
 8004734:	430a      	orrs	r2, r1
 8004736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004738:	f7ff f9e6 	bl	8003b08 <HAL_GetTick>
 800473c:	0003      	movs	r3, r0
 800473e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004742:	f7ff f9e1 	bl	8003b08 <HAL_GetTick>
 8004746:	0002      	movs	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e0f3      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004754:	4b57      	ldr	r3, [pc, #348]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	2380      	movs	r3, #128	; 0x80
 800475a:	041b      	lsls	r3, r3, #16
 800475c:	4013      	ands	r3, r2
 800475e:	d0f0      	beq.n	8004742 <HAL_RCC_OscConfig+0x4ba>
 8004760:	e019      	b.n	8004796 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004762:	4b54      	ldr	r3, [pc, #336]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	4b53      	ldr	r3, [pc, #332]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004768:	4956      	ldr	r1, [pc, #344]	; (80048c4 <HAL_RCC_OscConfig+0x63c>)
 800476a:	400a      	ands	r2, r1
 800476c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800476e:	f7ff f9cb 	bl	8003b08 <HAL_GetTick>
 8004772:	0003      	movs	r3, r0
 8004774:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004778:	f7ff f9c6 	bl	8003b08 <HAL_GetTick>
 800477c:	0002      	movs	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e0d8      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800478a:	4b4a      	ldr	r3, [pc, #296]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	041b      	lsls	r3, r3, #16
 8004792:	4013      	ands	r3, r2
 8004794:	d1f0      	bne.n	8004778 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d100      	bne.n	80047a0 <HAL_RCC_OscConfig+0x518>
 800479e:	e0cc      	b.n	800493a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047a0:	4b44      	ldr	r3, [pc, #272]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	2238      	movs	r2, #56	; 0x38
 80047a6:	4013      	ands	r3, r2
 80047a8:	2b10      	cmp	r3, #16
 80047aa:	d100      	bne.n	80047ae <HAL_RCC_OscConfig+0x526>
 80047ac:	e07b      	b.n	80048a6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d156      	bne.n	8004864 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b6:	4b3f      	ldr	r3, [pc, #252]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	4b3e      	ldr	r3, [pc, #248]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80047bc:	4942      	ldr	r1, [pc, #264]	; (80048c8 <HAL_RCC_OscConfig+0x640>)
 80047be:	400a      	ands	r2, r1
 80047c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c2:	f7ff f9a1 	bl	8003b08 <HAL_GetTick>
 80047c6:	0003      	movs	r3, r0
 80047c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047cc:	f7ff f99c 	bl	8003b08 <HAL_GetTick>
 80047d0:	0002      	movs	r2, r0
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e0ae      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047de:	4b35      	ldr	r3, [pc, #212]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	049b      	lsls	r3, r3, #18
 80047e6:	4013      	ands	r3, r2
 80047e8:	d1f0      	bne.n	80047cc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ea:	4b32      	ldr	r3, [pc, #200]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	4a37      	ldr	r2, [pc, #220]	; (80048cc <HAL_RCC_OscConfig+0x644>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	0019      	movs	r1, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fc:	431a      	orrs	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	021b      	lsls	r3, r3, #8
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004816:	431a      	orrs	r2, r3
 8004818:	4b26      	ldr	r3, [pc, #152]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800481a:	430a      	orrs	r2, r1
 800481c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800481e:	4b25      	ldr	r3, [pc, #148]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b24      	ldr	r3, [pc, #144]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004824:	2180      	movs	r1, #128	; 0x80
 8004826:	0449      	lsls	r1, r1, #17
 8004828:	430a      	orrs	r2, r1
 800482a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800482c:	4b21      	ldr	r3, [pc, #132]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	4b20      	ldr	r3, [pc, #128]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004832:	2180      	movs	r1, #128	; 0x80
 8004834:	0549      	lsls	r1, r1, #21
 8004836:	430a      	orrs	r2, r1
 8004838:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483a:	f7ff f965 	bl	8003b08 <HAL_GetTick>
 800483e:	0003      	movs	r3, r0
 8004840:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004844:	f7ff f960 	bl	8003b08 <HAL_GetTick>
 8004848:	0002      	movs	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e072      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004856:	4b17      	ldr	r3, [pc, #92]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	2380      	movs	r3, #128	; 0x80
 800485c:	049b      	lsls	r3, r3, #18
 800485e:	4013      	ands	r3, r2
 8004860:	d0f0      	beq.n	8004844 <HAL_RCC_OscConfig+0x5bc>
 8004862:	e06a      	b.n	800493a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004864:	4b13      	ldr	r3, [pc, #76]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b12      	ldr	r3, [pc, #72]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800486a:	4917      	ldr	r1, [pc, #92]	; (80048c8 <HAL_RCC_OscConfig+0x640>)
 800486c:	400a      	ands	r2, r1
 800486e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004870:	f7ff f94a 	bl	8003b08 <HAL_GetTick>
 8004874:	0003      	movs	r3, r0
 8004876:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004878:	e008      	b.n	800488c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487a:	f7ff f945 	bl	8003b08 <HAL_GetTick>
 800487e:	0002      	movs	r2, r0
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e057      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800488c:	4b09      	ldr	r3, [pc, #36]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	2380      	movs	r3, #128	; 0x80
 8004892:	049b      	lsls	r3, r3, #18
 8004894:	4013      	ands	r3, r2
 8004896:	d1f0      	bne.n	800487a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004898:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800489a:	68da      	ldr	r2, [r3, #12]
 800489c:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <HAL_RCC_OscConfig+0x62c>)
 800489e:	490c      	ldr	r1, [pc, #48]	; (80048d0 <HAL_RCC_OscConfig+0x648>)
 80048a0:	400a      	ands	r2, r1
 80048a2:	60da      	str	r2, [r3, #12]
 80048a4:	e049      	b.n	800493a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d112      	bne.n	80048d4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e044      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
 80048b2:	46c0      	nop			; (mov r8, r8)
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40007000 	.word	0x40007000
 80048bc:	00001388 	.word	0x00001388
 80048c0:	efffffff 	.word	0xefffffff
 80048c4:	ffbfffff 	.word	0xffbfffff
 80048c8:	feffffff 	.word	0xfeffffff
 80048cc:	11c1808c 	.word	0x11c1808c
 80048d0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80048d4:	4b1b      	ldr	r3, [pc, #108]	; (8004944 <HAL_RCC_OscConfig+0x6bc>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	2203      	movs	r2, #3
 80048de:	401a      	ands	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d126      	bne.n	8004936 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	2270      	movs	r2, #112	; 0x70
 80048ec:	401a      	ands	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d11f      	bne.n	8004936 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	23fe      	movs	r3, #254	; 0xfe
 80048fa:	01db      	lsls	r3, r3, #7
 80048fc:	401a      	ands	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004904:	429a      	cmp	r2, r3
 8004906:	d116      	bne.n	8004936 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	23f8      	movs	r3, #248	; 0xf8
 800490c:	039b      	lsls	r3, r3, #14
 800490e:	401a      	ands	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004914:	429a      	cmp	r2, r3
 8004916:	d10e      	bne.n	8004936 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	23e0      	movs	r3, #224	; 0xe0
 800491c:	051b      	lsls	r3, r3, #20
 800491e:	401a      	ands	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d106      	bne.n	8004936 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	0f5b      	lsrs	r3, r3, #29
 800492c:	075a      	lsls	r2, r3, #29
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004932:	429a      	cmp	r2, r3
 8004934:	d001      	beq.n	800493a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	0018      	movs	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	b008      	add	sp, #32
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40021000 	.word	0x40021000

08004948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e0e9      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800495c:	4b76      	ldr	r3, [pc, #472]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2207      	movs	r2, #7
 8004962:	4013      	ands	r3, r2
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d91e      	bls.n	80049a8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496a:	4b73      	ldr	r3, [pc, #460]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2207      	movs	r2, #7
 8004970:	4393      	bics	r3, r2
 8004972:	0019      	movs	r1, r3
 8004974:	4b70      	ldr	r3, [pc, #448]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800497c:	f7ff f8c4 	bl	8003b08 <HAL_GetTick>
 8004980:	0003      	movs	r3, r0
 8004982:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004984:	e009      	b.n	800499a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004986:	f7ff f8bf 	bl	8003b08 <HAL_GetTick>
 800498a:	0002      	movs	r2, r0
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	4a6a      	ldr	r2, [pc, #424]	; (8004b3c <HAL_RCC_ClockConfig+0x1f4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d901      	bls.n	800499a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e0ca      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800499a:	4b67      	ldr	r3, [pc, #412]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2207      	movs	r2, #7
 80049a0:	4013      	ands	r3, r2
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d1ee      	bne.n	8004986 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2202      	movs	r2, #2
 80049ae:	4013      	ands	r3, r2
 80049b0:	d015      	beq.n	80049de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2204      	movs	r2, #4
 80049b8:	4013      	ands	r3, r2
 80049ba:	d006      	beq.n	80049ca <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80049bc:	4b60      	ldr	r3, [pc, #384]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	4b5f      	ldr	r3, [pc, #380]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 80049c2:	21e0      	movs	r1, #224	; 0xe0
 80049c4:	01c9      	lsls	r1, r1, #7
 80049c6:	430a      	orrs	r2, r1
 80049c8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ca:	4b5d      	ldr	r3, [pc, #372]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	4a5d      	ldr	r2, [pc, #372]	; (8004b44 <HAL_RCC_ClockConfig+0x1fc>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	0019      	movs	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	4b59      	ldr	r3, [pc, #356]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 80049da:	430a      	orrs	r2, r1
 80049dc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2201      	movs	r2, #1
 80049e4:	4013      	ands	r3, r2
 80049e6:	d057      	beq.n	8004a98 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049f0:	4b53      	ldr	r3, [pc, #332]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	2380      	movs	r3, #128	; 0x80
 80049f6:	029b      	lsls	r3, r3, #10
 80049f8:	4013      	ands	r3, r2
 80049fa:	d12b      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e097      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d107      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a08:	4b4d      	ldr	r3, [pc, #308]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	2380      	movs	r3, #128	; 0x80
 8004a0e:	049b      	lsls	r3, r3, #18
 8004a10:	4013      	ands	r3, r2
 8004a12:	d11f      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e08b      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d107      	bne.n	8004a30 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a20:	4b47      	ldr	r3, [pc, #284]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	2380      	movs	r3, #128	; 0x80
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	4013      	ands	r3, r2
 8004a2a:	d113      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e07f      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d106      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a38:	4b41      	ldr	r3, [pc, #260]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a3c:	2202      	movs	r2, #2
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d108      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e074      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a46:	4b3e      	ldr	r3, [pc, #248]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d101      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e06d      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a54:	4b3a      	ldr	r3, [pc, #232]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2207      	movs	r2, #7
 8004a5a:	4393      	bics	r3, r2
 8004a5c:	0019      	movs	r1, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	4b37      	ldr	r3, [pc, #220]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a64:	430a      	orrs	r2, r1
 8004a66:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a68:	f7ff f84e 	bl	8003b08 <HAL_GetTick>
 8004a6c:	0003      	movs	r3, r0
 8004a6e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a70:	e009      	b.n	8004a86 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a72:	f7ff f849 	bl	8003b08 <HAL_GetTick>
 8004a76:	0002      	movs	r2, r0
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	4a2f      	ldr	r2, [pc, #188]	; (8004b3c <HAL_RCC_ClockConfig+0x1f4>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d901      	bls.n	8004a86 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e054      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a86:	4b2e      	ldr	r3, [pc, #184]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	2238      	movs	r2, #56	; 0x38
 8004a8c:	401a      	ands	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d1ec      	bne.n	8004a72 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a98:	4b27      	ldr	r3, [pc, #156]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2207      	movs	r2, #7
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d21e      	bcs.n	8004ae4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aa6:	4b24      	ldr	r3, [pc, #144]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2207      	movs	r2, #7
 8004aac:	4393      	bics	r3, r2
 8004aae:	0019      	movs	r1, r3
 8004ab0:	4b21      	ldr	r3, [pc, #132]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ab8:	f7ff f826 	bl	8003b08 <HAL_GetTick>
 8004abc:	0003      	movs	r3, r0
 8004abe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ac0:	e009      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ac2:	f7ff f821 	bl	8003b08 <HAL_GetTick>
 8004ac6:	0002      	movs	r2, r0
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	4a1b      	ldr	r2, [pc, #108]	; (8004b3c <HAL_RCC_ClockConfig+0x1f4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e02c      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <HAL_RCC_ClockConfig+0x1f0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2207      	movs	r2, #7
 8004adc:	4013      	ands	r3, r2
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d1ee      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2204      	movs	r2, #4
 8004aea:	4013      	ands	r3, r2
 8004aec:	d009      	beq.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004aee:	4b14      	ldr	r3, [pc, #80]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	4a15      	ldr	r2, [pc, #84]	; (8004b48 <HAL_RCC_ClockConfig+0x200>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	0019      	movs	r1, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68da      	ldr	r2, [r3, #12]
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004afe:	430a      	orrs	r2, r1
 8004b00:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004b02:	f000 f829 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 8004b06:	0001      	movs	r1, r0
 8004b08:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <HAL_RCC_ClockConfig+0x1f8>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	0a1b      	lsrs	r3, r3, #8
 8004b0e:	220f      	movs	r2, #15
 8004b10:	401a      	ands	r2, r3
 8004b12:	4b0e      	ldr	r3, [pc, #56]	; (8004b4c <HAL_RCC_ClockConfig+0x204>)
 8004b14:	0092      	lsls	r2, r2, #2
 8004b16:	58d3      	ldr	r3, [r2, r3]
 8004b18:	221f      	movs	r2, #31
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	000a      	movs	r2, r1
 8004b1e:	40da      	lsrs	r2, r3
 8004b20:	4b0b      	ldr	r3, [pc, #44]	; (8004b50 <HAL_RCC_ClockConfig+0x208>)
 8004b22:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b24:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <HAL_RCC_ClockConfig+0x20c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f7fe ff91 	bl	8003a50 <HAL_InitTick>
 8004b2e:	0003      	movs	r3, r0
}
 8004b30:	0018      	movs	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	b004      	add	sp, #16
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40022000 	.word	0x40022000
 8004b3c:	00001388 	.word	0x00001388
 8004b40:	40021000 	.word	0x40021000
 8004b44:	fffff0ff 	.word	0xfffff0ff
 8004b48:	ffff8fff 	.word	0xffff8fff
 8004b4c:	0800fa84 	.word	0x0800fa84
 8004b50:	20000020 	.word	0x20000020
 8004b54:	20000024 	.word	0x20000024

08004b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b5e:	4b3c      	ldr	r3, [pc, #240]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2238      	movs	r2, #56	; 0x38
 8004b64:	4013      	ands	r3, r2
 8004b66:	d10f      	bne.n	8004b88 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004b68:	4b39      	ldr	r3, [pc, #228]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	0adb      	lsrs	r3, r3, #11
 8004b6e:	2207      	movs	r2, #7
 8004b70:	4013      	ands	r3, r2
 8004b72:	2201      	movs	r2, #1
 8004b74:	409a      	lsls	r2, r3
 8004b76:	0013      	movs	r3, r2
 8004b78:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004b7a:	6839      	ldr	r1, [r7, #0]
 8004b7c:	4835      	ldr	r0, [pc, #212]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b7e:	f7fb fadd 	bl	800013c <__udivsi3>
 8004b82:	0003      	movs	r3, r0
 8004b84:	613b      	str	r3, [r7, #16]
 8004b86:	e05d      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b88:	4b31      	ldr	r3, [pc, #196]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	2238      	movs	r2, #56	; 0x38
 8004b8e:	4013      	ands	r3, r2
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d102      	bne.n	8004b9a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b94:	4b30      	ldr	r3, [pc, #192]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x100>)
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	e054      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b9a:	4b2d      	ldr	r3, [pc, #180]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	2238      	movs	r2, #56	; 0x38
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	2b10      	cmp	r3, #16
 8004ba4:	d138      	bne.n	8004c18 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004ba6:	4b2a      	ldr	r3, [pc, #168]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	2203      	movs	r2, #3
 8004bac:	4013      	ands	r3, r2
 8004bae:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bb0:	4b27      	ldr	r3, [pc, #156]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	091b      	lsrs	r3, r3, #4
 8004bb6:	2207      	movs	r2, #7
 8004bb8:	4013      	ands	r3, r2
 8004bba:	3301      	adds	r3, #1
 8004bbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2b03      	cmp	r3, #3
 8004bc2:	d10d      	bne.n	8004be0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bc4:	68b9      	ldr	r1, [r7, #8]
 8004bc6:	4824      	ldr	r0, [pc, #144]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x100>)
 8004bc8:	f7fb fab8 	bl	800013c <__udivsi3>
 8004bcc:	0003      	movs	r3, r0
 8004bce:	0019      	movs	r1, r3
 8004bd0:	4b1f      	ldr	r3, [pc, #124]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	0a1b      	lsrs	r3, r3, #8
 8004bd6:	227f      	movs	r2, #127	; 0x7f
 8004bd8:	4013      	ands	r3, r2
 8004bda:	434b      	muls	r3, r1
 8004bdc:	617b      	str	r3, [r7, #20]
        break;
 8004bde:	e00d      	b.n	8004bfc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	481c      	ldr	r0, [pc, #112]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004be4:	f7fb faaa 	bl	800013c <__udivsi3>
 8004be8:	0003      	movs	r3, r0
 8004bea:	0019      	movs	r1, r3
 8004bec:	4b18      	ldr	r3, [pc, #96]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	0a1b      	lsrs	r3, r3, #8
 8004bf2:	227f      	movs	r2, #127	; 0x7f
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	434b      	muls	r3, r1
 8004bf8:	617b      	str	r3, [r7, #20]
        break;
 8004bfa:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004bfc:	4b14      	ldr	r3, [pc, #80]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	0f5b      	lsrs	r3, r3, #29
 8004c02:	2207      	movs	r2, #7
 8004c04:	4013      	ands	r3, r2
 8004c06:	3301      	adds	r3, #1
 8004c08:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	6978      	ldr	r0, [r7, #20]
 8004c0e:	f7fb fa95 	bl	800013c <__udivsi3>
 8004c12:	0003      	movs	r3, r0
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	e015      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004c18:	4b0d      	ldr	r3, [pc, #52]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2238      	movs	r2, #56	; 0x38
 8004c1e:	4013      	ands	r3, r2
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d103      	bne.n	8004c2c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004c24:	2380      	movs	r3, #128	; 0x80
 8004c26:	021b      	lsls	r3, r3, #8
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	e00b      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004c2c:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	2238      	movs	r2, #56	; 0x38
 8004c32:	4013      	ands	r3, r2
 8004c34:	2b18      	cmp	r3, #24
 8004c36:	d103      	bne.n	8004c40 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004c38:	23fa      	movs	r3, #250	; 0xfa
 8004c3a:	01db      	lsls	r3, r3, #7
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	e001      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c44:	693b      	ldr	r3, [r7, #16]
}
 8004c46:	0018      	movs	r0, r3
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	b006      	add	sp, #24
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	40021000 	.word	0x40021000
 8004c54:	00f42400 	.word	0x00f42400
 8004c58:	007a1200 	.word	0x007a1200

08004c5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c60:	4b02      	ldr	r3, [pc, #8]	; (8004c6c <HAL_RCC_GetHCLKFreq+0x10>)
 8004c62:	681b      	ldr	r3, [r3, #0]
}
 8004c64:	0018      	movs	r0, r3
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	46c0      	nop			; (mov r8, r8)
 8004c6c:	20000020 	.word	0x20000020

08004c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c70:	b5b0      	push	{r4, r5, r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004c74:	f7ff fff2 	bl	8004c5c <HAL_RCC_GetHCLKFreq>
 8004c78:	0004      	movs	r4, r0
 8004c7a:	f7ff faf9 	bl	8004270 <LL_RCC_GetAPB1Prescaler>
 8004c7e:	0003      	movs	r3, r0
 8004c80:	0b1a      	lsrs	r2, r3, #12
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c84:	0092      	lsls	r2, r2, #2
 8004c86:	58d3      	ldr	r3, [r2, r3]
 8004c88:	221f      	movs	r2, #31
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	40dc      	lsrs	r4, r3
 8004c8e:	0023      	movs	r3, r4
}
 8004c90:	0018      	movs	r0, r3
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bdb0      	pop	{r4, r5, r7, pc}
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	0800fac4 	.word	0x0800fac4

08004c9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004ca4:	2313      	movs	r3, #19
 8004ca6:	18fb      	adds	r3, r7, r3
 8004ca8:	2200      	movs	r2, #0
 8004caa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cac:	2312      	movs	r3, #18
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	2380      	movs	r3, #128	; 0x80
 8004cba:	029b      	lsls	r3, r3, #10
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d100      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004cc0:	e0ad      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cc2:	2011      	movs	r0, #17
 8004cc4:	183b      	adds	r3, r7, r0
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cca:	4b47      	ldr	r3, [pc, #284]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ccc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cce:	2380      	movs	r3, #128	; 0x80
 8004cd0:	055b      	lsls	r3, r3, #21
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d110      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cd6:	4b44      	ldr	r3, [pc, #272]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cda:	4b43      	ldr	r3, [pc, #268]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cdc:	2180      	movs	r1, #128	; 0x80
 8004cde:	0549      	lsls	r1, r1, #21
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	63da      	str	r2, [r3, #60]	; 0x3c
 8004ce4:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ce8:	2380      	movs	r3, #128	; 0x80
 8004cea:	055b      	lsls	r3, r3, #21
 8004cec:	4013      	ands	r3, r2
 8004cee:	60bb      	str	r3, [r7, #8]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cf2:	183b      	adds	r3, r7, r0
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cf8:	4b3c      	ldr	r3, [pc, #240]	; (8004dec <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	4b3b      	ldr	r3, [pc, #236]	; (8004dec <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004cfe:	2180      	movs	r1, #128	; 0x80
 8004d00:	0049      	lsls	r1, r1, #1
 8004d02:	430a      	orrs	r2, r1
 8004d04:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d06:	f7fe feff 	bl	8003b08 <HAL_GetTick>
 8004d0a:	0003      	movs	r3, r0
 8004d0c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d0e:	e00b      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d10:	f7fe fefa 	bl	8003b08 <HAL_GetTick>
 8004d14:	0002      	movs	r2, r0
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d904      	bls.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004d1e:	2313      	movs	r3, #19
 8004d20:	18fb      	adds	r3, r7, r3
 8004d22:	2203      	movs	r2, #3
 8004d24:	701a      	strb	r2, [r3, #0]
        break;
 8004d26:	e005      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d28:	4b30      	ldr	r3, [pc, #192]	; (8004dec <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	2380      	movs	r3, #128	; 0x80
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	4013      	ands	r3, r2
 8004d32:	d0ed      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004d34:	2313      	movs	r3, #19
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d15e      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d3e:	4b2a      	ldr	r3, [pc, #168]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d42:	23c0      	movs	r3, #192	; 0xc0
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	4013      	ands	r3, r2
 8004d48:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d019      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d014      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d5a:	4b23      	ldr	r3, [pc, #140]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d5e:	4a24      	ldr	r2, [pc, #144]	; (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d64:	4b20      	ldr	r3, [pc, #128]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d68:	4b1f      	ldr	r3, [pc, #124]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d6a:	2180      	movs	r1, #128	; 0x80
 8004d6c:	0249      	lsls	r1, r1, #9
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d72:	4b1d      	ldr	r3, [pc, #116]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d76:	4b1c      	ldr	r3, [pc, #112]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d78:	491e      	ldr	r1, [pc, #120]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004d7a:	400a      	ands	r2, r1
 8004d7c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d7e:	4b1a      	ldr	r3, [pc, #104]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2201      	movs	r2, #1
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d016      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d8c:	f7fe febc 	bl	8003b08 <HAL_GetTick>
 8004d90:	0003      	movs	r3, r0
 8004d92:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d94:	e00c      	b.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d96:	f7fe feb7 	bl	8003b08 <HAL_GetTick>
 8004d9a:	0002      	movs	r2, r0
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	4a15      	ldr	r2, [pc, #84]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d904      	bls.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004da6:	2313      	movs	r3, #19
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	2203      	movs	r2, #3
 8004dac:	701a      	strb	r2, [r3, #0]
            break;
 8004dae:	e004      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004db0:	4b0d      	ldr	r3, [pc, #52]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004db4:	2202      	movs	r2, #2
 8004db6:	4013      	ands	r3, r2
 8004db8:	d0ed      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004dba:	2313      	movs	r3, #19
 8004dbc:	18fb      	adds	r3, r7, r3
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dc4:	4b08      	ldr	r3, [pc, #32]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc8:	4a09      	ldr	r2, [pc, #36]	; (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004dca:	4013      	ands	r3, r2
 8004dcc:	0019      	movs	r1, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dd2:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	65da      	str	r2, [r3, #92]	; 0x5c
 8004dd8:	e016      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004dda:	2312      	movs	r3, #18
 8004ddc:	18fb      	adds	r3, r7, r3
 8004dde:	2213      	movs	r2, #19
 8004de0:	18ba      	adds	r2, r7, r2
 8004de2:	7812      	ldrb	r2, [r2, #0]
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e00f      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004de8:	40021000 	.word	0x40021000
 8004dec:	40007000 	.word	0x40007000
 8004df0:	fffffcff 	.word	0xfffffcff
 8004df4:	fffeffff 	.word	0xfffeffff
 8004df8:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dfc:	2312      	movs	r3, #18
 8004dfe:	18fb      	adds	r3, r7, r3
 8004e00:	2213      	movs	r2, #19
 8004e02:	18ba      	adds	r2, r7, r2
 8004e04:	7812      	ldrb	r2, [r2, #0]
 8004e06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e08:	2311      	movs	r3, #17
 8004e0a:	18fb      	adds	r3, r7, r3
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d105      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e12:	4bb6      	ldr	r3, [pc, #728]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e16:	4bb5      	ldr	r3, [pc, #724]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e18:	49b5      	ldr	r1, [pc, #724]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004e1a:	400a      	ands	r2, r1
 8004e1c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2201      	movs	r2, #1
 8004e24:	4013      	ands	r3, r2
 8004e26:	d009      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e28:	4bb0      	ldr	r3, [pc, #704]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e2c:	2203      	movs	r2, #3
 8004e2e:	4393      	bics	r3, r2
 8004e30:	0019      	movs	r1, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	4bad      	ldr	r3, [pc, #692]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2202      	movs	r2, #2
 8004e42:	4013      	ands	r3, r2
 8004e44:	d009      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e46:	4ba9      	ldr	r3, [pc, #676]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	220c      	movs	r2, #12
 8004e4c:	4393      	bics	r3, r2
 8004e4e:	0019      	movs	r1, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	4ba5      	ldr	r3, [pc, #660]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e56:	430a      	orrs	r2, r1
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2204      	movs	r2, #4
 8004e60:	4013      	ands	r3, r2
 8004e62:	d009      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e64:	4ba1      	ldr	r3, [pc, #644]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e68:	2230      	movs	r2, #48	; 0x30
 8004e6a:	4393      	bics	r3, r2
 8004e6c:	0019      	movs	r1, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	4b9e      	ldr	r3, [pc, #632]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e74:	430a      	orrs	r2, r1
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2210      	movs	r2, #16
 8004e7e:	4013      	ands	r3, r2
 8004e80:	d009      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e82:	4b9a      	ldr	r3, [pc, #616]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e86:	4a9b      	ldr	r2, [pc, #620]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	0019      	movs	r1, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	4b96      	ldr	r3, [pc, #600]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e92:	430a      	orrs	r2, r1
 8004e94:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	015b      	lsls	r3, r3, #5
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d009      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004ea2:	4b92      	ldr	r3, [pc, #584]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea6:	4a94      	ldr	r2, [pc, #592]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	0019      	movs	r1, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	695a      	ldr	r2, [r3, #20]
 8004eb0:	4b8e      	ldr	r3, [pc, #568]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	2380      	movs	r3, #128	; 0x80
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	d009      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ec2:	4b8a      	ldr	r3, [pc, #552]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec6:	4a8d      	ldr	r2, [pc, #564]	; (80050fc <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	0019      	movs	r1, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ed0:	4b86      	ldr	r3, [pc, #536]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	2380      	movs	r3, #128	; 0x80
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d009      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ee2:	4b82      	ldr	r3, [pc, #520]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee6:	4a86      	ldr	r2, [pc, #536]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004ee8:	4013      	ands	r3, r2
 8004eea:	0019      	movs	r1, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef0:	4b7e      	ldr	r3, [pc, #504]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2220      	movs	r2, #32
 8004efc:	4013      	ands	r3, r2
 8004efe:	d009      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f00:	4b7a      	ldr	r3, [pc, #488]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f04:	4a7f      	ldr	r2, [pc, #508]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	0019      	movs	r1, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	4b77      	ldr	r3, [pc, #476]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f10:	430a      	orrs	r2, r1
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2240      	movs	r2, #64	; 0x40
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d009      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f1e:	4b73      	ldr	r3, [pc, #460]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f22:	4a79      	ldr	r2, [pc, #484]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	0019      	movs	r1, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69da      	ldr	r2, [r3, #28]
 8004f2c:	4b6f      	ldr	r3, [pc, #444]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	2380      	movs	r3, #128	; 0x80
 8004f38:	01db      	lsls	r3, r3, #7
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	d015      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f3e:	4b6b      	ldr	r3, [pc, #428]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	0899      	lsrs	r1, r3, #2
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f4a:	4b68      	ldr	r3, [pc, #416]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f54:	2380      	movs	r3, #128	; 0x80
 8004f56:	05db      	lsls	r3, r3, #23
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d106      	bne.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f5c:	4b63      	ldr	r3, [pc, #396]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	4b62      	ldr	r3, [pc, #392]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f62:	2180      	movs	r1, #128	; 0x80
 8004f64:	0249      	lsls	r1, r1, #9
 8004f66:	430a      	orrs	r2, r1
 8004f68:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	2380      	movs	r3, #128	; 0x80
 8004f70:	031b      	lsls	r3, r3, #12
 8004f72:	4013      	ands	r3, r2
 8004f74:	d009      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f76:	4b5d      	ldr	r3, [pc, #372]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7a:	2240      	movs	r2, #64	; 0x40
 8004f7c:	4393      	bics	r3, r2
 8004f7e:	0019      	movs	r1, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f84:	4b59      	ldr	r3, [pc, #356]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f86:	430a      	orrs	r2, r1
 8004f88:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	2380      	movs	r3, #128	; 0x80
 8004f90:	039b      	lsls	r3, r3, #14
 8004f92:	4013      	ands	r3, r2
 8004f94:	d016      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004f96:	4b55      	ldr	r3, [pc, #340]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9a:	4a5c      	ldr	r2, [pc, #368]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fa4:	4b51      	ldr	r3, [pc, #324]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fae:	2380      	movs	r3, #128	; 0x80
 8004fb0:	03db      	lsls	r3, r3, #15
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d106      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004fb6:	4b4d      	ldr	r3, [pc, #308]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fb8:	68da      	ldr	r2, [r3, #12]
 8004fba:	4b4c      	ldr	r3, [pc, #304]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fbc:	2180      	movs	r1, #128	; 0x80
 8004fbe:	0449      	lsls	r1, r1, #17
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	2380      	movs	r3, #128	; 0x80
 8004fca:	03db      	lsls	r3, r3, #15
 8004fcc:	4013      	ands	r3, r2
 8004fce:	d016      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004fd0:	4b46      	ldr	r3, [pc, #280]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd4:	4a4e      	ldr	r2, [pc, #312]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	0019      	movs	r1, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fde:	4b43      	ldr	r3, [pc, #268]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fe8:	2380      	movs	r3, #128	; 0x80
 8004fea:	045b      	lsls	r3, r3, #17
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d106      	bne.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ff0:	4b3e      	ldr	r3, [pc, #248]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ff2:	68da      	ldr	r2, [r3, #12]
 8004ff4:	4b3d      	ldr	r3, [pc, #244]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ff6:	2180      	movs	r1, #128	; 0x80
 8004ff8:	0449      	lsls	r1, r1, #17
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	2380      	movs	r3, #128	; 0x80
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	4013      	ands	r3, r2
 8005008:	d014      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800500a:	4b38      	ldr	r3, [pc, #224]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800500c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500e:	2203      	movs	r2, #3
 8005010:	4393      	bics	r3, r2
 8005012:	0019      	movs	r1, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a1a      	ldr	r2, [r3, #32]
 8005018:	4b34      	ldr	r3, [pc, #208]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800501a:	430a      	orrs	r2, r1
 800501c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d106      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005026:	4b31      	ldr	r3, [pc, #196]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	4b30      	ldr	r3, [pc, #192]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800502c:	2180      	movs	r1, #128	; 0x80
 800502e:	0249      	lsls	r1, r1, #9
 8005030:	430a      	orrs	r2, r1
 8005032:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	2380      	movs	r3, #128	; 0x80
 800503a:	019b      	lsls	r3, r3, #6
 800503c:	4013      	ands	r3, r2
 800503e:	d014      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005040:	4b2a      	ldr	r3, [pc, #168]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005044:	220c      	movs	r2, #12
 8005046:	4393      	bics	r3, r2
 8005048:	0019      	movs	r1, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800504e:	4b27      	ldr	r3, [pc, #156]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005050:	430a      	orrs	r2, r1
 8005052:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	2b04      	cmp	r3, #4
 800505a:	d106      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800505c:	4b23      	ldr	r3, [pc, #140]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	4b22      	ldr	r3, [pc, #136]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005062:	2180      	movs	r1, #128	; 0x80
 8005064:	0249      	lsls	r1, r1, #9
 8005066:	430a      	orrs	r2, r1
 8005068:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	2380      	movs	r3, #128	; 0x80
 8005070:	045b      	lsls	r3, r3, #17
 8005072:	4013      	ands	r3, r2
 8005074:	d016      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005076:	4b1d      	ldr	r3, [pc, #116]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800507a:	4a22      	ldr	r2, [pc, #136]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800507c:	4013      	ands	r3, r2
 800507e:	0019      	movs	r1, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005084:	4b19      	ldr	r3, [pc, #100]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005086:	430a      	orrs	r2, r1
 8005088:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800508e:	2380      	movs	r3, #128	; 0x80
 8005090:	019b      	lsls	r3, r3, #6
 8005092:	429a      	cmp	r2, r3
 8005094:	d106      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005096:	4b15      	ldr	r3, [pc, #84]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	4b14      	ldr	r3, [pc, #80]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800509c:	2180      	movs	r1, #128	; 0x80
 800509e:	0449      	lsls	r1, r1, #17
 80050a0:	430a      	orrs	r2, r1
 80050a2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	2380      	movs	r3, #128	; 0x80
 80050aa:	049b      	lsls	r3, r3, #18
 80050ac:	4013      	ands	r3, r2
 80050ae:	d016      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80050b0:	4b0e      	ldr	r3, [pc, #56]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b4:	4a10      	ldr	r2, [pc, #64]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	0019      	movs	r1, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050be:	4b0b      	ldr	r3, [pc, #44]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050c0:	430a      	orrs	r2, r1
 80050c2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050c8:	2380      	movs	r3, #128	; 0x80
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d106      	bne.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80050d0:	4b06      	ldr	r3, [pc, #24]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	4b05      	ldr	r3, [pc, #20]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050d6:	2180      	movs	r1, #128	; 0x80
 80050d8:	0449      	lsls	r1, r1, #17
 80050da:	430a      	orrs	r2, r1
 80050dc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80050de:	2312      	movs	r3, #18
 80050e0:	18fb      	adds	r3, r7, r3
 80050e2:	781b      	ldrb	r3, [r3, #0]
}
 80050e4:	0018      	movs	r0, r3
 80050e6:	46bd      	mov	sp, r7
 80050e8:	b006      	add	sp, #24
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40021000 	.word	0x40021000
 80050f0:	efffffff 	.word	0xefffffff
 80050f4:	fffff3ff 	.word	0xfffff3ff
 80050f8:	fffffcff 	.word	0xfffffcff
 80050fc:	fff3ffff 	.word	0xfff3ffff
 8005100:	ffcfffff 	.word	0xffcfffff
 8005104:	ffffcfff 	.word	0xffffcfff
 8005108:	ffff3fff 	.word	0xffff3fff
 800510c:	ffbfffff 	.word	0xffbfffff
 8005110:	feffffff 	.word	0xfeffffff

08005114 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005114:	b5b0      	push	{r4, r5, r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800511c:	230f      	movs	r3, #15
 800511e:	18fb      	adds	r3, r7, r3
 8005120:	2201      	movs	r2, #1
 8005122:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d100      	bne.n	800512c <HAL_RTC_Init+0x18>
 800512a:	e08c      	b.n	8005246 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2229      	movs	r2, #41	; 0x29
 8005130:	5c9b      	ldrb	r3, [r3, r2]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10b      	bne.n	8005150 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2228      	movs	r2, #40	; 0x28
 800513c:	2100      	movs	r1, #0
 800513e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2288      	movs	r2, #136	; 0x88
 8005144:	0212      	lsls	r2, r2, #8
 8005146:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	0018      	movs	r0, r3
 800514c:	f7fe f9c4 	bl	80034d8 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2229      	movs	r2, #41	; 0x29
 8005154:	2102      	movs	r1, #2
 8005156:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	2210      	movs	r2, #16
 8005160:	4013      	ands	r3, r2
 8005162:	2b10      	cmp	r3, #16
 8005164:	d062      	beq.n	800522c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	22ca      	movs	r2, #202	; 0xca
 800516c:	625a      	str	r2, [r3, #36]	; 0x24
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2253      	movs	r2, #83	; 0x53
 8005174:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005176:	250f      	movs	r5, #15
 8005178:	197c      	adds	r4, r7, r5
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	0018      	movs	r0, r3
 800517e:	f000 fbf4 	bl	800596a <RTC_EnterInitMode>
 8005182:	0003      	movs	r3, r0
 8005184:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005186:	0028      	movs	r0, r5
 8005188:	183b      	adds	r3, r7, r0
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d12c      	bne.n	80051ea <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	492e      	ldr	r1, [pc, #184]	; (8005254 <HAL_RTC_Init+0x140>)
 800519c:	400a      	ands	r2, r1
 800519e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6999      	ldr	r1, [r3, #24]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6912      	ldr	r2, [r2, #16]
 80051c6:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6919      	ldr	r1, [r3, #16]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	041a      	lsls	r2, r3, #16
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80051dc:	183c      	adds	r4, r7, r0
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	0018      	movs	r0, r3
 80051e2:	f000 fc05 	bl	80059f0 <RTC_ExitInitMode>
 80051e6:	0003      	movs	r3, r0
 80051e8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80051ea:	230f      	movs	r3, #15
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d116      	bne.n	8005222 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699a      	ldr	r2, [r3, #24]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	00d2      	lsls	r2, r2, #3
 8005200:	08d2      	lsrs	r2, r2, #3
 8005202:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6999      	ldr	r1, [r3, #24]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	431a      	orrs	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	22ff      	movs	r2, #255	; 0xff
 8005228:	625a      	str	r2, [r3, #36]	; 0x24
 800522a:	e003      	b.n	8005234 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800522c:	230f      	movs	r3, #15
 800522e:	18fb      	adds	r3, r7, r3
 8005230:	2200      	movs	r2, #0
 8005232:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005234:	230f      	movs	r3, #15
 8005236:	18fb      	adds	r3, r7, r3
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d103      	bne.n	8005246 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2229      	movs	r2, #41	; 0x29
 8005242:	2101      	movs	r1, #1
 8005244:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005246:	230f      	movs	r3, #15
 8005248:	18fb      	adds	r3, r7, r3
 800524a:	781b      	ldrb	r3, [r3, #0]
}
 800524c:	0018      	movs	r0, r3
 800524e:	46bd      	mov	sp, r7
 8005250:	b004      	add	sp, #16
 8005252:	bdb0      	pop	{r4, r5, r7, pc}
 8005254:	fb8fffbf 	.word	0xfb8fffbf

08005258 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005258:	b5b0      	push	{r4, r5, r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2228      	movs	r2, #40	; 0x28
 8005268:	5c9b      	ldrb	r3, [r3, r2]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d101      	bne.n	8005272 <HAL_RTC_SetTime+0x1a>
 800526e:	2302      	movs	r3, #2
 8005270:	e092      	b.n	8005398 <HAL_RTC_SetTime+0x140>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2228      	movs	r2, #40	; 0x28
 8005276:	2101      	movs	r1, #1
 8005278:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2229      	movs	r2, #41	; 0x29
 800527e:	2102      	movs	r1, #2
 8005280:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	22ca      	movs	r2, #202	; 0xca
 8005288:	625a      	str	r2, [r3, #36]	; 0x24
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2253      	movs	r2, #83	; 0x53
 8005290:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005292:	2513      	movs	r5, #19
 8005294:	197c      	adds	r4, r7, r5
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	0018      	movs	r0, r3
 800529a:	f000 fb66 	bl	800596a <RTC_EnterInitMode>
 800529e:	0003      	movs	r3, r0
 80052a0:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80052a2:	197b      	adds	r3, r7, r5
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d162      	bne.n	8005370 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d125      	bne.n	80052fc <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	2240      	movs	r2, #64	; 0x40
 80052b8:	4013      	ands	r3, r2
 80052ba:	d102      	bne.n	80052c2 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2200      	movs	r2, #0
 80052c0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	0018      	movs	r0, r3
 80052c8:	f000 fbd6 	bl	8005a78 <RTC_ByteToBcd2>
 80052cc:	0003      	movs	r3, r0
 80052ce:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	785b      	ldrb	r3, [r3, #1]
 80052d4:	0018      	movs	r0, r3
 80052d6:	f000 fbcf 	bl	8005a78 <RTC_ByteToBcd2>
 80052da:	0003      	movs	r3, r0
 80052dc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80052de:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	789b      	ldrb	r3, [r3, #2]
 80052e4:	0018      	movs	r0, r3
 80052e6:	f000 fbc7 	bl	8005a78 <RTC_ByteToBcd2>
 80052ea:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80052ec:	0022      	movs	r2, r4
 80052ee:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	78db      	ldrb	r3, [r3, #3]
 80052f4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	e017      	b.n	800532c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	2240      	movs	r2, #64	; 0x40
 8005304:	4013      	ands	r3, r2
 8005306:	d102      	bne.n	800530e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2200      	movs	r2, #0
 800530c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	785b      	ldrb	r3, [r3, #1]
 8005318:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800531a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005320:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	78db      	ldrb	r3, [r3, #3]
 8005326:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	491b      	ldr	r1, [pc, #108]	; (80053a0 <HAL_RTC_SetTime+0x148>)
 8005334:	400a      	ands	r2, r1
 8005336:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	699a      	ldr	r2, [r3, #24]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4918      	ldr	r1, [pc, #96]	; (80053a4 <HAL_RTC_SetTime+0x14c>)
 8005344:	400a      	ands	r2, r1
 8005346:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6999      	ldr	r1, [r3, #24]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	431a      	orrs	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005360:	2313      	movs	r3, #19
 8005362:	18fc      	adds	r4, r7, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	0018      	movs	r0, r3
 8005368:	f000 fb42 	bl	80059f0 <RTC_ExitInitMode>
 800536c:	0003      	movs	r3, r0
 800536e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	22ff      	movs	r2, #255	; 0xff
 8005376:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005378:	2313      	movs	r3, #19
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d103      	bne.n	800538a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2229      	movs	r2, #41	; 0x29
 8005386:	2101      	movs	r1, #1
 8005388:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2228      	movs	r2, #40	; 0x28
 800538e:	2100      	movs	r1, #0
 8005390:	5499      	strb	r1, [r3, r2]

  return status;
 8005392:	2313      	movs	r3, #19
 8005394:	18fb      	adds	r3, r7, r3
 8005396:	781b      	ldrb	r3, [r3, #0]
}
 8005398:	0018      	movs	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	b006      	add	sp, #24
 800539e:	bdb0      	pop	{r4, r5, r7, pc}
 80053a0:	007f7f7f 	.word	0x007f7f7f
 80053a4:	fffbffff 	.word	0xfffbffff

080053a8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689a      	ldr	r2, [r3, #8]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	045b      	lsls	r3, r3, #17
 80053c6:	0c5a      	lsrs	r2, r3, #17
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a22      	ldr	r2, [pc, #136]	; (800545c <HAL_RTC_GetTime+0xb4>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	0c1b      	lsrs	r3, r3, #16
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	223f      	movs	r2, #63	; 0x3f
 80053e0:	4013      	ands	r3, r2
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	0a1b      	lsrs	r3, r3, #8
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	227f      	movs	r2, #127	; 0x7f
 80053f0:	4013      	ands	r3, r2
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	227f      	movs	r2, #127	; 0x7f
 80053fe:	4013      	ands	r3, r2
 8005400:	b2da      	uxtb	r2, r3
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	0d9b      	lsrs	r3, r3, #22
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2201      	movs	r2, #1
 800540e:	4013      	ands	r3, r2
 8005410:	b2da      	uxtb	r2, r3
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d11a      	bne.n	8005452 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	0018      	movs	r0, r3
 8005422:	f000 fb51 	bl	8005ac8 <RTC_Bcd2ToByte>
 8005426:	0003      	movs	r3, r0
 8005428:	001a      	movs	r2, r3
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	785b      	ldrb	r3, [r3, #1]
 8005432:	0018      	movs	r0, r3
 8005434:	f000 fb48 	bl	8005ac8 <RTC_Bcd2ToByte>
 8005438:	0003      	movs	r3, r0
 800543a:	001a      	movs	r2, r3
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	789b      	ldrb	r3, [r3, #2]
 8005444:	0018      	movs	r0, r3
 8005446:	f000 fb3f 	bl	8005ac8 <RTC_Bcd2ToByte>
 800544a:	0003      	movs	r3, r0
 800544c:	001a      	movs	r2, r3
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	0018      	movs	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	b006      	add	sp, #24
 800545a:	bd80      	pop	{r7, pc}
 800545c:	007f7f7f 	.word	0x007f7f7f

08005460 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005460:	b5b0      	push	{r4, r5, r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2228      	movs	r2, #40	; 0x28
 8005470:	5c9b      	ldrb	r3, [r3, r2]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d101      	bne.n	800547a <HAL_RTC_SetDate+0x1a>
 8005476:	2302      	movs	r3, #2
 8005478:	e07e      	b.n	8005578 <HAL_RTC_SetDate+0x118>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2228      	movs	r2, #40	; 0x28
 800547e:	2101      	movs	r1, #1
 8005480:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2229      	movs	r2, #41	; 0x29
 8005486:	2102      	movs	r1, #2
 8005488:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10e      	bne.n	80054ae <HAL_RTC_SetDate+0x4e>
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	785b      	ldrb	r3, [r3, #1]
 8005494:	001a      	movs	r2, r3
 8005496:	2310      	movs	r3, #16
 8005498:	4013      	ands	r3, r2
 800549a:	d008      	beq.n	80054ae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	785b      	ldrb	r3, [r3, #1]
 80054a0:	2210      	movs	r2, #16
 80054a2:	4393      	bics	r3, r2
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	330a      	adds	r3, #10
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d11c      	bne.n	80054ee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	78db      	ldrb	r3, [r3, #3]
 80054b8:	0018      	movs	r0, r3
 80054ba:	f000 fadd 	bl	8005a78 <RTC_ByteToBcd2>
 80054be:	0003      	movs	r3, r0
 80054c0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	785b      	ldrb	r3, [r3, #1]
 80054c6:	0018      	movs	r0, r3
 80054c8:	f000 fad6 	bl	8005a78 <RTC_ByteToBcd2>
 80054cc:	0003      	movs	r3, r0
 80054ce:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80054d0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	789b      	ldrb	r3, [r3, #2]
 80054d6:	0018      	movs	r0, r3
 80054d8:	f000 face 	bl	8005a78 <RTC_ByteToBcd2>
 80054dc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80054de:	0022      	movs	r2, r4
 80054e0:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80054e8:	4313      	orrs	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]
 80054ec:	e00e      	b.n	800550c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	78db      	ldrb	r3, [r3, #3]
 80054f2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	785b      	ldrb	r3, [r3, #1]
 80054f8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80054fa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005500:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	22ca      	movs	r2, #202	; 0xca
 8005512:	625a      	str	r2, [r3, #36]	; 0x24
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2253      	movs	r2, #83	; 0x53
 800551a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800551c:	2513      	movs	r5, #19
 800551e:	197c      	adds	r4, r7, r5
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	0018      	movs	r0, r3
 8005524:	f000 fa21 	bl	800596a <RTC_EnterInitMode>
 8005528:	0003      	movs	r3, r0
 800552a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800552c:	0028      	movs	r0, r5
 800552e:	183b      	adds	r3, r7, r0
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10c      	bne.n	8005550 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4910      	ldr	r1, [pc, #64]	; (8005580 <HAL_RTC_SetDate+0x120>)
 800553e:	400a      	ands	r2, r1
 8005540:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005542:	183c      	adds	r4, r7, r0
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	0018      	movs	r0, r3
 8005548:	f000 fa52 	bl	80059f0 <RTC_ExitInitMode>
 800554c:	0003      	movs	r3, r0
 800554e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	22ff      	movs	r2, #255	; 0xff
 8005556:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005558:	2313      	movs	r3, #19
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d103      	bne.n	800556a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2229      	movs	r2, #41	; 0x29
 8005566:	2101      	movs	r1, #1
 8005568:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2228      	movs	r2, #40	; 0x28
 800556e:	2100      	movs	r1, #0
 8005570:	5499      	strb	r1, [r3, r2]

  return status;
 8005572:	2313      	movs	r3, #19
 8005574:	18fb      	adds	r3, r7, r3
 8005576:	781b      	ldrb	r3, [r3, #0]
}
 8005578:	0018      	movs	r0, r3
 800557a:	46bd      	mov	sp, r7
 800557c:	b006      	add	sp, #24
 800557e:	bdb0      	pop	{r4, r5, r7, pc}
 8005580:	00ffff3f 	.word	0x00ffff3f

08005584 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	4a21      	ldr	r2, [pc, #132]	; (800561c <HAL_RTC_GetDate+0x98>)
 8005598:	4013      	ands	r3, r2
 800559a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	0c1b      	lsrs	r3, r3, #16
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	0a1b      	lsrs	r3, r3, #8
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	221f      	movs	r2, #31
 80055ae:	4013      	ands	r3, r2
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	223f      	movs	r2, #63	; 0x3f
 80055bc:	4013      	ands	r3, r2
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	0b5b      	lsrs	r3, r3, #13
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2207      	movs	r2, #7
 80055cc:	4013      	ands	r3, r2
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d11a      	bne.n	8005610 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	78db      	ldrb	r3, [r3, #3]
 80055de:	0018      	movs	r0, r3
 80055e0:	f000 fa72 	bl	8005ac8 <RTC_Bcd2ToByte>
 80055e4:	0003      	movs	r3, r0
 80055e6:	001a      	movs	r2, r3
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	785b      	ldrb	r3, [r3, #1]
 80055f0:	0018      	movs	r0, r3
 80055f2:	f000 fa69 	bl	8005ac8 <RTC_Bcd2ToByte>
 80055f6:	0003      	movs	r3, r0
 80055f8:	001a      	movs	r2, r3
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	789b      	ldrb	r3, [r3, #2]
 8005602:	0018      	movs	r0, r3
 8005604:	f000 fa60 	bl	8005ac8 <RTC_Bcd2ToByte>
 8005608:	0003      	movs	r3, r0
 800560a:	001a      	movs	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	0018      	movs	r0, r3
 8005614:	46bd      	mov	sp, r7
 8005616:	b006      	add	sp, #24
 8005618:	bd80      	pop	{r7, pc}
 800561a:	46c0      	nop			; (mov r8, r8)
 800561c:	00ffff3f 	.word	0x00ffff3f

08005620 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005620:	b590      	push	{r4, r7, lr}
 8005622:	b089      	sub	sp, #36	; 0x24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2228      	movs	r2, #40	; 0x28
 8005630:	5c9b      	ldrb	r3, [r3, r2]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d101      	bne.n	800563a <HAL_RTC_SetAlarm_IT+0x1a>
 8005636:	2302      	movs	r3, #2
 8005638:	e127      	b.n	800588a <HAL_RTC_SetAlarm_IT+0x26a>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2228      	movs	r2, #40	; 0x28
 800563e:	2101      	movs	r1, #1
 8005640:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2229      	movs	r2, #41	; 0x29
 8005646:	2102      	movs	r1, #2
 8005648:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d136      	bne.n	80056be <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	2240      	movs	r2, #64	; 0x40
 8005658:	4013      	ands	r3, r2
 800565a:	d102      	bne.n	8005662 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2200      	movs	r2, #0
 8005660:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	0018      	movs	r0, r3
 8005668:	f000 fa06 	bl	8005a78 <RTC_ByteToBcd2>
 800566c:	0003      	movs	r3, r0
 800566e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	785b      	ldrb	r3, [r3, #1]
 8005674:	0018      	movs	r0, r3
 8005676:	f000 f9ff 	bl	8005a78 <RTC_ByteToBcd2>
 800567a:	0003      	movs	r3, r0
 800567c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800567e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	789b      	ldrb	r3, [r3, #2]
 8005684:	0018      	movs	r0, r3
 8005686:	f000 f9f7 	bl	8005a78 <RTC_ByteToBcd2>
 800568a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800568c:	0022      	movs	r2, r4
 800568e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	78db      	ldrb	r3, [r3, #3]
 8005694:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005696:	431a      	orrs	r2, r3
 8005698:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2220      	movs	r2, #32
 800569e:	5c9b      	ldrb	r3, [r3, r2]
 80056a0:	0018      	movs	r0, r3
 80056a2:	f000 f9e9 	bl	8005a78 <RTC_ByteToBcd2>
 80056a6:	0003      	movs	r3, r0
 80056a8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80056aa:	0022      	movs	r2, r4
 80056ac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80056b2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80056b8:	4313      	orrs	r3, r2
 80056ba:	61fb      	str	r3, [r7, #28]
 80056bc:	e022      	b.n	8005704 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	2240      	movs	r2, #64	; 0x40
 80056c6:	4013      	ands	r3, r2
 80056c8:	d102      	bne.n	80056d0 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2200      	movs	r2, #0
 80056ce:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	785b      	ldrb	r3, [r3, #1]
 80056da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80056dc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80056e2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	78db      	ldrb	r3, [r3, #3]
 80056e8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80056ea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2120      	movs	r1, #32
 80056f0:	5c5b      	ldrb	r3, [r3, r1]
 80056f2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80056f4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80056fa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005700:	4313      	orrs	r3, r2
 8005702:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	4313      	orrs	r3, r2
 800570e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	22ca      	movs	r2, #202	; 0xca
 8005716:	625a      	str	r2, [r3, #36]	; 0x24
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2253      	movs	r2, #83	; 0x53
 800571e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005724:	2380      	movs	r3, #128	; 0x80
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	429a      	cmp	r2, r3
 800572a:	d14c      	bne.n	80057c6 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4957      	ldr	r1, [pc, #348]	; (8005894 <HAL_RTC_SetAlarm_IT+0x274>)
 8005738:	400a      	ands	r2, r1
 800573a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2101      	movs	r1, #1
 8005748:	430a      	orrs	r2, r1
 800574a:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800574c:	f7fe f9dc 	bl	8003b08 <HAL_GetTick>
 8005750:	0003      	movs	r3, r0
 8005752:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005754:	e016      	b.n	8005784 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005756:	f7fe f9d7 	bl	8003b08 <HAL_GetTick>
 800575a:	0002      	movs	r2, r0
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	1ad2      	subs	r2, r2, r3
 8005760:	23fa      	movs	r3, #250	; 0xfa
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	429a      	cmp	r2, r3
 8005766:	d90d      	bls.n	8005784 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	22ff      	movs	r2, #255	; 0xff
 800576e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2229      	movs	r2, #41	; 0x29
 8005774:	2103      	movs	r1, #3
 8005776:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2228      	movs	r2, #40	; 0x28
 800577c:	2100      	movs	r1, #0
 800577e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e082      	b.n	800588a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	2201      	movs	r2, #1
 800578c:	4013      	ands	r3, r2
 800578e:	d0e2      	beq.n	8005756 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	69fa      	ldr	r2, [r7, #28]
 8005796:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699a      	ldr	r2, [r3, #24]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2180      	movs	r1, #128	; 0x80
 80057ac:	0049      	lsls	r1, r1, #1
 80057ae:	430a      	orrs	r2, r1
 80057b0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699a      	ldr	r2, [r3, #24]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2180      	movs	r1, #128	; 0x80
 80057be:	0149      	lsls	r1, r1, #5
 80057c0:	430a      	orrs	r2, r1
 80057c2:	619a      	str	r2, [r3, #24]
 80057c4:	e04b      	b.n	800585e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	699a      	ldr	r2, [r3, #24]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4931      	ldr	r1, [pc, #196]	; (8005898 <HAL_RTC_SetAlarm_IT+0x278>)
 80057d2:	400a      	ands	r2, r1
 80057d4:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2102      	movs	r1, #2
 80057e2:	430a      	orrs	r2, r1
 80057e4:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80057e6:	f7fe f98f 	bl	8003b08 <HAL_GetTick>
 80057ea:	0003      	movs	r3, r0
 80057ec:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80057ee:	e016      	b.n	800581e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80057f0:	f7fe f98a 	bl	8003b08 <HAL_GetTick>
 80057f4:	0002      	movs	r2, r0
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	1ad2      	subs	r2, r2, r3
 80057fa:	23fa      	movs	r3, #250	; 0xfa
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	429a      	cmp	r2, r3
 8005800:	d90d      	bls.n	800581e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	22ff      	movs	r2, #255	; 0xff
 8005808:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2229      	movs	r2, #41	; 0x29
 800580e:	2103      	movs	r1, #3
 8005810:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2228      	movs	r2, #40	; 0x28
 8005816:	2100      	movs	r1, #0
 8005818:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e035      	b.n	800588a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	2202      	movs	r2, #2
 8005826:	4013      	ands	r3, r2
 8005828:	d0e2      	beq.n	80057f0 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	699a      	ldr	r2, [r3, #24]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2180      	movs	r1, #128	; 0x80
 8005846:	0089      	lsls	r1, r1, #2
 8005848:	430a      	orrs	r2, r1
 800584a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2180      	movs	r1, #128	; 0x80
 8005858:	0189      	lsls	r1, r1, #6
 800585a:	430a      	orrs	r2, r1
 800585c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800585e:	4a0f      	ldr	r2, [pc, #60]	; (800589c <HAL_RTC_SetAlarm_IT+0x27c>)
 8005860:	2380      	movs	r3, #128	; 0x80
 8005862:	58d3      	ldr	r3, [r2, r3]
 8005864:	490d      	ldr	r1, [pc, #52]	; (800589c <HAL_RTC_SetAlarm_IT+0x27c>)
 8005866:	2280      	movs	r2, #128	; 0x80
 8005868:	0312      	lsls	r2, r2, #12
 800586a:	4313      	orrs	r3, r2
 800586c:	2280      	movs	r2, #128	; 0x80
 800586e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	22ff      	movs	r2, #255	; 0xff
 8005876:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2229      	movs	r2, #41	; 0x29
 800587c:	2101      	movs	r1, #1
 800587e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2228      	movs	r2, #40	; 0x28
 8005884:	2100      	movs	r1, #0
 8005886:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	0018      	movs	r0, r3
 800588c:	46bd      	mov	sp, r7
 800588e:	b009      	add	sp, #36	; 0x24
 8005890:	bd90      	pop	{r4, r7, pc}
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	fffffeff 	.word	0xfffffeff
 8005898:	fffffdff 	.word	0xfffffdff
 800589c:	40021800 	.word	0x40021800

080058a0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	2380      	movs	r3, #128	; 0x80
 80058b0:	015b      	lsls	r3, r3, #5
 80058b2:	4013      	ands	r3, r2
 80058b4:	d011      	beq.n	80058da <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058bc:	2201      	movs	r2, #1
 80058be:	4013      	ands	r3, r2
 80058c0:	d00b      	beq.n	80058da <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2101      	movs	r1, #1
 80058ce:	430a      	orrs	r2, r1
 80058d0:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	0018      	movs	r0, r3
 80058d6:	f7fd fd7f 	bl	80033d8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699a      	ldr	r2, [r3, #24]
 80058e0:	2380      	movs	r3, #128	; 0x80
 80058e2:	019b      	lsls	r3, r3, #6
 80058e4:	4013      	ands	r3, r2
 80058e6:	d011      	beq.n	800590c <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ee:	2202      	movs	r2, #2
 80058f0:	4013      	ands	r3, r2
 80058f2:	d00b      	beq.n	800590c <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2102      	movs	r1, #2
 8005900:	430a      	orrs	r2, r1
 8005902:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	0018      	movs	r0, r3
 8005908:	f000 f8fb 	bl	8005b02 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2229      	movs	r2, #41	; 0x29
 8005910:	2101      	movs	r1, #1
 8005912:	5499      	strb	r1, [r3, r2]
}
 8005914:	46c0      	nop			; (mov r8, r8)
 8005916:	46bd      	mov	sp, r7
 8005918:	b002      	add	sp, #8
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	21a0      	movs	r1, #160	; 0xa0
 8005930:	438a      	bics	r2, r1
 8005932:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005934:	f7fe f8e8 	bl	8003b08 <HAL_GetTick>
 8005938:	0003      	movs	r3, r0
 800593a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800593c:	e00a      	b.n	8005954 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800593e:	f7fe f8e3 	bl	8003b08 <HAL_GetTick>
 8005942:	0002      	movs	r2, r0
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	1ad2      	subs	r2, r2, r3
 8005948:	23fa      	movs	r3, #250	; 0xfa
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	429a      	cmp	r2, r3
 800594e:	d901      	bls.n	8005954 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e006      	b.n	8005962 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	2220      	movs	r2, #32
 800595c:	4013      	ands	r3, r2
 800595e:	d0ee      	beq.n	800593e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	0018      	movs	r0, r3
 8005964:	46bd      	mov	sp, r7
 8005966:	b004      	add	sp, #16
 8005968:	bd80      	pop	{r7, pc}

0800596a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005972:	230f      	movs	r3, #15
 8005974:	18fb      	adds	r3, r7, r3
 8005976:	2200      	movs	r2, #0
 8005978:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	2240      	movs	r2, #64	; 0x40
 8005982:	4013      	ands	r3, r2
 8005984:	d12c      	bne.n	80059e0 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68da      	ldr	r2, [r3, #12]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2180      	movs	r1, #128	; 0x80
 8005992:	430a      	orrs	r2, r1
 8005994:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005996:	f7fe f8b7 	bl	8003b08 <HAL_GetTick>
 800599a:	0003      	movs	r3, r0
 800599c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800599e:	e014      	b.n	80059ca <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80059a0:	f7fe f8b2 	bl	8003b08 <HAL_GetTick>
 80059a4:	0002      	movs	r2, r0
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	1ad2      	subs	r2, r2, r3
 80059aa:	200f      	movs	r0, #15
 80059ac:	183b      	adds	r3, r7, r0
 80059ae:	1839      	adds	r1, r7, r0
 80059b0:	7809      	ldrb	r1, [r1, #0]
 80059b2:	7019      	strb	r1, [r3, #0]
 80059b4:	23fa      	movs	r3, #250	; 0xfa
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d906      	bls.n	80059ca <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80059bc:	183b      	adds	r3, r7, r0
 80059be:	2203      	movs	r2, #3
 80059c0:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2229      	movs	r2, #41	; 0x29
 80059c6:	2103      	movs	r1, #3
 80059c8:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	2240      	movs	r2, #64	; 0x40
 80059d2:	4013      	ands	r3, r2
 80059d4:	d104      	bne.n	80059e0 <RTC_EnterInitMode+0x76>
 80059d6:	230f      	movs	r3, #15
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d1df      	bne.n	80059a0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80059e0:	230f      	movs	r3, #15
 80059e2:	18fb      	adds	r3, r7, r3
 80059e4:	781b      	ldrb	r3, [r3, #0]
}
 80059e6:	0018      	movs	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	b004      	add	sp, #16
 80059ec:	bd80      	pop	{r7, pc}
	...

080059f0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80059f0:	b590      	push	{r4, r7, lr}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059f8:	240f      	movs	r4, #15
 80059fa:	193b      	adds	r3, r7, r4
 80059fc:	2200      	movs	r2, #0
 80059fe:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005a00:	4b1c      	ldr	r3, [pc, #112]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	4b1b      	ldr	r3, [pc, #108]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a06:	2180      	movs	r1, #128	; 0x80
 8005a08:	438a      	bics	r2, r1
 8005a0a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005a0c:	4b19      	ldr	r3, [pc, #100]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	2220      	movs	r2, #32
 8005a12:	4013      	ands	r3, r2
 8005a14:	d10d      	bne.n	8005a32 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	0018      	movs	r0, r3
 8005a1a:	f7ff ff7f 	bl	800591c <HAL_RTC_WaitForSynchro>
 8005a1e:	1e03      	subs	r3, r0, #0
 8005a20:	d021      	beq.n	8005a66 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2229      	movs	r2, #41	; 0x29
 8005a26:	2103      	movs	r1, #3
 8005a28:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005a2a:	193b      	adds	r3, r7, r4
 8005a2c:	2203      	movs	r2, #3
 8005a2e:	701a      	strb	r2, [r3, #0]
 8005a30:	e019      	b.n	8005a66 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005a32:	4b10      	ldr	r3, [pc, #64]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a34:	699a      	ldr	r2, [r3, #24]
 8005a36:	4b0f      	ldr	r3, [pc, #60]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a38:	2120      	movs	r1, #32
 8005a3a:	438a      	bics	r2, r1
 8005a3c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	0018      	movs	r0, r3
 8005a42:	f7ff ff6b 	bl	800591c <HAL_RTC_WaitForSynchro>
 8005a46:	1e03      	subs	r3, r0, #0
 8005a48:	d007      	beq.n	8005a5a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2229      	movs	r2, #41	; 0x29
 8005a4e:	2103      	movs	r1, #3
 8005a50:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005a52:	230f      	movs	r3, #15
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	2203      	movs	r2, #3
 8005a58:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005a5a:	4b06      	ldr	r3, [pc, #24]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a5c:	699a      	ldr	r2, [r3, #24]
 8005a5e:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <RTC_ExitInitMode+0x84>)
 8005a60:	2120      	movs	r1, #32
 8005a62:	430a      	orrs	r2, r1
 8005a64:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005a66:	230f      	movs	r3, #15
 8005a68:	18fb      	adds	r3, r7, r3
 8005a6a:	781b      	ldrb	r3, [r3, #0]
}
 8005a6c:	0018      	movs	r0, r3
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	b005      	add	sp, #20
 8005a72:	bd90      	pop	{r4, r7, pc}
 8005a74:	40002800 	.word	0x40002800

08005a78 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	0002      	movs	r2, r0
 8005a80:	1dfb      	adds	r3, r7, #7
 8005a82:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005a88:	230b      	movs	r3, #11
 8005a8a:	18fb      	adds	r3, r7, r3
 8005a8c:	1dfa      	adds	r2, r7, #7
 8005a8e:	7812      	ldrb	r2, [r2, #0]
 8005a90:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005a92:	e008      	b.n	8005aa6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3301      	adds	r3, #1
 8005a98:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005a9a:	220b      	movs	r2, #11
 8005a9c:	18bb      	adds	r3, r7, r2
 8005a9e:	18ba      	adds	r2, r7, r2
 8005aa0:	7812      	ldrb	r2, [r2, #0]
 8005aa2:	3a0a      	subs	r2, #10
 8005aa4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005aa6:	210b      	movs	r1, #11
 8005aa8:	187b      	adds	r3, r7, r1
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	2b09      	cmp	r3, #9
 8005aae:	d8f1      	bhi.n	8005a94 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	011b      	lsls	r3, r3, #4
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	187b      	adds	r3, r7, r1
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	b2db      	uxtb	r3, r3
}
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	b004      	add	sp, #16
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	0002      	movs	r2, r0
 8005ad0:	1dfb      	adds	r3, r7, #7
 8005ad2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005ad4:	1dfb      	adds	r3, r7, #7
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	091b      	lsrs	r3, r3, #4
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	001a      	movs	r2, r3
 8005ade:	0013      	movs	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	189b      	adds	r3, r3, r2
 8005ae4:	005b      	lsls	r3, r3, #1
 8005ae6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	1dfb      	adds	r3, r7, #7
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	210f      	movs	r1, #15
 8005af2:	400b      	ands	r3, r1
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	18d3      	adds	r3, r2, r3
 8005af8:	b2db      	uxtb	r3, r3
}
 8005afa:	0018      	movs	r0, r3
 8005afc:	46bd      	mov	sp, r7
 8005afe:	b004      	add	sp, #16
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b082      	sub	sp, #8
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005b0a:	46c0      	nop			; (mov r8, r8)
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	b002      	add	sp, #8
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b082      	sub	sp, #8
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e04a      	b.n	8005bba <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	223d      	movs	r2, #61	; 0x3d
 8005b28:	5c9b      	ldrb	r3, [r3, r2]
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d107      	bne.n	8005b40 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	223c      	movs	r2, #60	; 0x3c
 8005b34:	2100      	movs	r1, #0
 8005b36:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	f7fd fd12 	bl	8003564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	223d      	movs	r2, #61	; 0x3d
 8005b44:	2102      	movs	r1, #2
 8005b46:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3304      	adds	r3, #4
 8005b50:	0019      	movs	r1, r3
 8005b52:	0010      	movs	r0, r2
 8005b54:	f000 fa18 	bl	8005f88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2248      	movs	r2, #72	; 0x48
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	223e      	movs	r2, #62	; 0x3e
 8005b64:	2101      	movs	r1, #1
 8005b66:	5499      	strb	r1, [r3, r2]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	223f      	movs	r2, #63	; 0x3f
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	5499      	strb	r1, [r3, r2]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2240      	movs	r2, #64	; 0x40
 8005b74:	2101      	movs	r1, #1
 8005b76:	5499      	strb	r1, [r3, r2]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2241      	movs	r2, #65	; 0x41
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	5499      	strb	r1, [r3, r2]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2242      	movs	r2, #66	; 0x42
 8005b84:	2101      	movs	r1, #1
 8005b86:	5499      	strb	r1, [r3, r2]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2243      	movs	r2, #67	; 0x43
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2244      	movs	r2, #68	; 0x44
 8005b94:	2101      	movs	r1, #1
 8005b96:	5499      	strb	r1, [r3, r2]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2245      	movs	r2, #69	; 0x45
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	5499      	strb	r1, [r3, r2]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2246      	movs	r2, #70	; 0x46
 8005ba4:	2101      	movs	r1, #1
 8005ba6:	5499      	strb	r1, [r3, r2]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2247      	movs	r2, #71	; 0x47
 8005bac:	2101      	movs	r1, #1
 8005bae:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	223d      	movs	r2, #61	; 0x3d
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	0018      	movs	r0, r3
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	b002      	add	sp, #8
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	223d      	movs	r2, #61	; 0x3d
 8005bd0:	5c9b      	ldrb	r3, [r3, r2]
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d001      	beq.n	8005bdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e047      	b.n	8005c6c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	223d      	movs	r2, #61	; 0x3d
 8005be0:	2102      	movs	r1, #2
 8005be2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2101      	movs	r1, #1
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a1e      	ldr	r2, [pc, #120]	; (8005c74 <HAL_TIM_Base_Start_IT+0xb0>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d014      	beq.n	8005c28 <HAL_TIM_Base_Start_IT+0x64>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	2380      	movs	r3, #128	; 0x80
 8005c04:	05db      	lsls	r3, r3, #23
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d00e      	beq.n	8005c28 <HAL_TIM_Base_Start_IT+0x64>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a1a      	ldr	r2, [pc, #104]	; (8005c78 <HAL_TIM_Base_Start_IT+0xb4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d009      	beq.n	8005c28 <HAL_TIM_Base_Start_IT+0x64>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a18      	ldr	r2, [pc, #96]	; (8005c7c <HAL_TIM_Base_Start_IT+0xb8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d004      	beq.n	8005c28 <HAL_TIM_Base_Start_IT+0x64>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a17      	ldr	r2, [pc, #92]	; (8005c80 <HAL_TIM_Base_Start_IT+0xbc>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d116      	bne.n	8005c56 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	4a15      	ldr	r2, [pc, #84]	; (8005c84 <HAL_TIM_Base_Start_IT+0xc0>)
 8005c30:	4013      	ands	r3, r2
 8005c32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2b06      	cmp	r3, #6
 8005c38:	d016      	beq.n	8005c68 <HAL_TIM_Base_Start_IT+0xa4>
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	2380      	movs	r3, #128	; 0x80
 8005c3e:	025b      	lsls	r3, r3, #9
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d011      	beq.n	8005c68 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2101      	movs	r1, #1
 8005c50:	430a      	orrs	r2, r1
 8005c52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c54:	e008      	b.n	8005c68 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2101      	movs	r1, #1
 8005c62:	430a      	orrs	r2, r1
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	e000      	b.n	8005c6a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c68:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b004      	add	sp, #16
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40012c00 	.word	0x40012c00
 8005c78:	40000400 	.word	0x40000400
 8005c7c:	40000800 	.word	0x40000800
 8005c80:	40014000 	.word	0x40014000
 8005c84:	00010007 	.word	0x00010007

08005c88 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2101      	movs	r1, #1
 8005c9c:	438a      	bics	r2, r1
 8005c9e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	4a0d      	ldr	r2, [pc, #52]	; (8005cdc <HAL_TIM_Base_Stop_IT+0x54>)
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d10d      	bne.n	8005cc8 <HAL_TIM_Base_Stop_IT+0x40>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	4a0b      	ldr	r2, [pc, #44]	; (8005ce0 <HAL_TIM_Base_Stop_IT+0x58>)
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d107      	bne.n	8005cc8 <HAL_TIM_Base_Stop_IT+0x40>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	438a      	bics	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	223d      	movs	r2, #61	; 0x3d
 8005ccc:	2101      	movs	r1, #1
 8005cce:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	b002      	add	sp, #8
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	46c0      	nop			; (mov r8, r8)
 8005cdc:	00001111 	.word	0x00001111
 8005ce0:	00000444 	.word	0x00000444

08005ce4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d124      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	2202      	movs	r2, #2
 8005d02:	4013      	ands	r3, r2
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d11d      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2203      	movs	r2, #3
 8005d0e:	4252      	negs	r2, r2
 8005d10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	2203      	movs	r2, #3
 8005d20:	4013      	ands	r3, r2
 8005d22:	d004      	beq.n	8005d2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	0018      	movs	r0, r3
 8005d28:	f000 f916 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005d2c:	e007      	b.n	8005d3e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	0018      	movs	r0, r3
 8005d32:	f000 f909 	bl	8005f48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f000 f915 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	2204      	movs	r2, #4
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d125      	bne.n	8005d9e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	2204      	movs	r2, #4
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	2b04      	cmp	r3, #4
 8005d5e:	d11e      	bne.n	8005d9e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2205      	movs	r2, #5
 8005d66:	4252      	negs	r2, r2
 8005d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699a      	ldr	r2, [r3, #24]
 8005d76:	23c0      	movs	r3, #192	; 0xc0
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d004      	beq.n	8005d88 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	0018      	movs	r0, r3
 8005d82:	f000 f8e9 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005d86:	e007      	b.n	8005d98 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 f8dc 	bl	8005f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	0018      	movs	r0, r3
 8005d94:	f000 f8e8 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	2208      	movs	r2, #8
 8005da6:	4013      	ands	r3, r2
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	d124      	bne.n	8005df6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	2208      	movs	r2, #8
 8005db4:	4013      	ands	r3, r2
 8005db6:	2b08      	cmp	r3, #8
 8005db8:	d11d      	bne.n	8005df6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2209      	movs	r2, #9
 8005dc0:	4252      	negs	r2, r2
 8005dc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2204      	movs	r2, #4
 8005dc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	2203      	movs	r2, #3
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d004      	beq.n	8005de0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f000 f8bd 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005dde:	e007      	b.n	8005df0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 f8b0 	bl	8005f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	0018      	movs	r0, r3
 8005dec:	f000 f8bc 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2210      	movs	r2, #16
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b10      	cmp	r3, #16
 8005e02:	d125      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2210      	movs	r2, #16
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	2b10      	cmp	r3, #16
 8005e10:	d11e      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2211      	movs	r2, #17
 8005e18:	4252      	negs	r2, r2
 8005e1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2208      	movs	r2, #8
 8005e20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69da      	ldr	r2, [r3, #28]
 8005e28:	23c0      	movs	r3, #192	; 0xc0
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	d004      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	0018      	movs	r0, r3
 8005e34:	f000 f890 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005e38:	e007      	b.n	8005e4a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	f000 f883 	bl	8005f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	0018      	movs	r0, r3
 8005e46:	f000 f88f 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	2201      	movs	r2, #1
 8005e58:	4013      	ands	r3, r2
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d10f      	bne.n	8005e7e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d108      	bne.n	8005e7e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2202      	movs	r2, #2
 8005e72:	4252      	negs	r2, r2
 8005e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	0018      	movs	r0, r3
 8005e7a:	f7fd fac1 	bl	8003400 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	2280      	movs	r2, #128	; 0x80
 8005e86:	4013      	ands	r3, r2
 8005e88:	2b80      	cmp	r3, #128	; 0x80
 8005e8a:	d10f      	bne.n	8005eac <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2280      	movs	r2, #128	; 0x80
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b80      	cmp	r3, #128	; 0x80
 8005e98:	d108      	bne.n	8005eac <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2281      	movs	r2, #129	; 0x81
 8005ea0:	4252      	negs	r2, r2
 8005ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	f000 f976 	bl	8006198 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	691a      	ldr	r2, [r3, #16]
 8005eb2:	2380      	movs	r3, #128	; 0x80
 8005eb4:	005b      	lsls	r3, r3, #1
 8005eb6:	401a      	ands	r2, r3
 8005eb8:	2380      	movs	r3, #128	; 0x80
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d10e      	bne.n	8005ede <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	2280      	movs	r2, #128	; 0x80
 8005ec8:	4013      	ands	r3, r2
 8005eca:	2b80      	cmp	r3, #128	; 0x80
 8005ecc:	d107      	bne.n	8005ede <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a1c      	ldr	r2, [pc, #112]	; (8005f44 <HAL_TIM_IRQHandler+0x260>)
 8005ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f000 f965 	bl	80061a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	2240      	movs	r2, #64	; 0x40
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2b40      	cmp	r3, #64	; 0x40
 8005eea:	d10f      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	2240      	movs	r2, #64	; 0x40
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	2b40      	cmp	r3, #64	; 0x40
 8005ef8:	d108      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2241      	movs	r2, #65	; 0x41
 8005f00:	4252      	negs	r2, r2
 8005f02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0018      	movs	r0, r3
 8005f08:	f000 f836 	bl	8005f78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	2220      	movs	r2, #32
 8005f14:	4013      	ands	r3, r2
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	d10f      	bne.n	8005f3a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	2220      	movs	r2, #32
 8005f22:	4013      	ands	r3, r2
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d108      	bne.n	8005f3a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2221      	movs	r2, #33	; 0x21
 8005f2e:	4252      	negs	r2, r2
 8005f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	0018      	movs	r0, r3
 8005f36:	f000 f927 	bl	8006188 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f3a:	46c0      	nop			; (mov r8, r8)
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	b002      	add	sp, #8
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	46c0      	nop			; (mov r8, r8)
 8005f44:	fffffeff 	.word	0xfffffeff

08005f48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f50:	46c0      	nop			; (mov r8, r8)
 8005f52:	46bd      	mov	sp, r7
 8005f54:	b002      	add	sp, #8
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f60:	46c0      	nop			; (mov r8, r8)
 8005f62:	46bd      	mov	sp, r7
 8005f64:	b002      	add	sp, #8
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f70:	46c0      	nop			; (mov r8, r8)
 8005f72:	46bd      	mov	sp, r7
 8005f74:	b002      	add	sp, #8
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f80:	46c0      	nop			; (mov r8, r8)
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b002      	add	sp, #8
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a38      	ldr	r2, [pc, #224]	; (800607c <TIM_Base_SetConfig+0xf4>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00c      	beq.n	8005fba <TIM_Base_SetConfig+0x32>
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	2380      	movs	r3, #128	; 0x80
 8005fa4:	05db      	lsls	r3, r3, #23
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d007      	beq.n	8005fba <TIM_Base_SetConfig+0x32>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a34      	ldr	r2, [pc, #208]	; (8006080 <TIM_Base_SetConfig+0xf8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d003      	beq.n	8005fba <TIM_Base_SetConfig+0x32>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a33      	ldr	r2, [pc, #204]	; (8006084 <TIM_Base_SetConfig+0xfc>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d108      	bne.n	8005fcc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2270      	movs	r2, #112	; 0x70
 8005fbe:	4393      	bics	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a2b      	ldr	r2, [pc, #172]	; (800607c <TIM_Base_SetConfig+0xf4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d01c      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	2380      	movs	r3, #128	; 0x80
 8005fd8:	05db      	lsls	r3, r3, #23
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d017      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a27      	ldr	r2, [pc, #156]	; (8006080 <TIM_Base_SetConfig+0xf8>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d013      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a26      	ldr	r2, [pc, #152]	; (8006084 <TIM_Base_SetConfig+0xfc>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d00f      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a25      	ldr	r2, [pc, #148]	; (8006088 <TIM_Base_SetConfig+0x100>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d00b      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a24      	ldr	r2, [pc, #144]	; (800608c <TIM_Base_SetConfig+0x104>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d007      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a23      	ldr	r2, [pc, #140]	; (8006090 <TIM_Base_SetConfig+0x108>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d003      	beq.n	800600e <TIM_Base_SetConfig+0x86>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a22      	ldr	r2, [pc, #136]	; (8006094 <TIM_Base_SetConfig+0x10c>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d108      	bne.n	8006020 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4a21      	ldr	r2, [pc, #132]	; (8006098 <TIM_Base_SetConfig+0x110>)
 8006012:	4013      	ands	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2280      	movs	r2, #128	; 0x80
 8006024:	4393      	bics	r3, r2
 8006026:	001a      	movs	r2, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	689a      	ldr	r2, [r3, #8]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a0c      	ldr	r2, [pc, #48]	; (800607c <TIM_Base_SetConfig+0xf4>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d00b      	beq.n	8006066 <TIM_Base_SetConfig+0xde>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a0e      	ldr	r2, [pc, #56]	; (800608c <TIM_Base_SetConfig+0x104>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d007      	beq.n	8006066 <TIM_Base_SetConfig+0xde>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a0d      	ldr	r2, [pc, #52]	; (8006090 <TIM_Base_SetConfig+0x108>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d003      	beq.n	8006066 <TIM_Base_SetConfig+0xde>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a0c      	ldr	r2, [pc, #48]	; (8006094 <TIM_Base_SetConfig+0x10c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d103      	bne.n	800606e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	691a      	ldr	r2, [r3, #16]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	615a      	str	r2, [r3, #20]
}
 8006074:	46c0      	nop			; (mov r8, r8)
 8006076:	46bd      	mov	sp, r7
 8006078:	b004      	add	sp, #16
 800607a:	bd80      	pop	{r7, pc}
 800607c:	40012c00 	.word	0x40012c00
 8006080:	40000400 	.word	0x40000400
 8006084:	40000800 	.word	0x40000800
 8006088:	40002000 	.word	0x40002000
 800608c:	40014000 	.word	0x40014000
 8006090:	40014400 	.word	0x40014400
 8006094:	40014800 	.word	0x40014800
 8006098:	fffffcff 	.word	0xfffffcff

0800609c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	223c      	movs	r2, #60	; 0x3c
 80060aa:	5c9b      	ldrb	r3, [r3, r2]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e05a      	b.n	800616a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	223c      	movs	r2, #60	; 0x3c
 80060b8:	2101      	movs	r1, #1
 80060ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	223d      	movs	r2, #61	; 0x3d
 80060c0:	2102      	movs	r1, #2
 80060c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a26      	ldr	r2, [pc, #152]	; (8006174 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d108      	bne.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4a25      	ldr	r2, [pc, #148]	; (8006178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80060e2:	4013      	ands	r3, r2
 80060e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2270      	movs	r2, #112	; 0x70
 80060f4:	4393      	bics	r3, r2
 80060f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a19      	ldr	r2, [pc, #100]	; (8006174 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d014      	beq.n	800613e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	2380      	movs	r3, #128	; 0x80
 800611a:	05db      	lsls	r3, r3, #23
 800611c:	429a      	cmp	r2, r3
 800611e:	d00e      	beq.n	800613e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a15      	ldr	r2, [pc, #84]	; (800617c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d009      	beq.n	800613e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a14      	ldr	r2, [pc, #80]	; (8006180 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d004      	beq.n	800613e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a12      	ldr	r2, [pc, #72]	; (8006184 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d10c      	bne.n	8006158 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2280      	movs	r2, #128	; 0x80
 8006142:	4393      	bics	r3, r2
 8006144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	4313      	orrs	r3, r2
 800614e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	223d      	movs	r2, #61	; 0x3d
 800615c:	2101      	movs	r1, #1
 800615e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	223c      	movs	r2, #60	; 0x3c
 8006164:	2100      	movs	r1, #0
 8006166:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	0018      	movs	r0, r3
 800616c:	46bd      	mov	sp, r7
 800616e:	b004      	add	sp, #16
 8006170:	bd80      	pop	{r7, pc}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	40012c00 	.word	0x40012c00
 8006178:	ff0fffff 	.word	0xff0fffff
 800617c:	40000400 	.word	0x40000400
 8006180:	40000800 	.word	0x40000800
 8006184:	40014000 	.word	0x40014000

08006188 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006190:	46c0      	nop			; (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b002      	add	sp, #8
 8006196:	bd80      	pop	{r7, pc}

08006198 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061a0:	46c0      	nop			; (mov r8, r8)
 80061a2:	46bd      	mov	sp, r7
 80061a4:	b002      	add	sp, #8
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061b0:	46c0      	nop			; (mov r8, r8)
 80061b2:	46bd      	mov	sp, r7
 80061b4:	b002      	add	sp, #8
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e046      	b.n	8006258 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2288      	movs	r2, #136	; 0x88
 80061ce:	589b      	ldr	r3, [r3, r2]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d107      	bne.n	80061e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2284      	movs	r2, #132	; 0x84
 80061d8:	2100      	movs	r1, #0
 80061da:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	0018      	movs	r0, r3
 80061e0:	f7fd f9e6 	bl	80035b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2288      	movs	r2, #136	; 0x88
 80061e8:	2124      	movs	r1, #36	; 0x24
 80061ea:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2101      	movs	r1, #1
 80061f8:	438a      	bics	r2, r1
 80061fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	0018      	movs	r0, r3
 8006200:	f000 f9ae 	bl	8006560 <UART_SetConfig>
 8006204:	0003      	movs	r3, r0
 8006206:	2b01      	cmp	r3, #1
 8006208:	d101      	bne.n	800620e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e024      	b.n	8006258 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	0018      	movs	r0, r3
 800621a:	f000 fcf7 	bl	8006c0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	490d      	ldr	r1, [pc, #52]	; (8006260 <HAL_UART_Init+0xa8>)
 800622a:	400a      	ands	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	689a      	ldr	r2, [r3, #8]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	212a      	movs	r1, #42	; 0x2a
 800623a:	438a      	bics	r2, r1
 800623c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2101      	movs	r1, #1
 800624a:	430a      	orrs	r2, r1
 800624c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	0018      	movs	r0, r3
 8006252:	f000 fd8f 	bl	8006d74 <UART_CheckIdleState>
 8006256:	0003      	movs	r3, r0
}
 8006258:	0018      	movs	r0, r3
 800625a:	46bd      	mov	sp, r7
 800625c:	b002      	add	sp, #8
 800625e:	bd80      	pop	{r7, pc}
 8006260:	ffffb7ff 	.word	0xffffb7ff

08006264 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b08a      	sub	sp, #40	; 0x28
 8006268:	af02      	add	r7, sp, #8
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	1dbb      	adds	r3, r7, #6
 8006272:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2288      	movs	r2, #136	; 0x88
 8006278:	589b      	ldr	r3, [r3, r2]
 800627a:	2b20      	cmp	r3, #32
 800627c:	d000      	beq.n	8006280 <HAL_UART_Transmit+0x1c>
 800627e:	e088      	b.n	8006392 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d003      	beq.n	800628e <HAL_UART_Transmit+0x2a>
 8006286:	1dbb      	adds	r3, r7, #6
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e080      	b.n	8006394 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	2380      	movs	r3, #128	; 0x80
 8006298:	015b      	lsls	r3, r3, #5
 800629a:	429a      	cmp	r2, r3
 800629c:	d109      	bne.n	80062b2 <HAL_UART_Transmit+0x4e>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d105      	bne.n	80062b2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	2201      	movs	r2, #1
 80062aa:	4013      	ands	r3, r2
 80062ac:	d001      	beq.n	80062b2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e070      	b.n	8006394 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2290      	movs	r2, #144	; 0x90
 80062b6:	2100      	movs	r1, #0
 80062b8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2288      	movs	r2, #136	; 0x88
 80062be:	2121      	movs	r1, #33	; 0x21
 80062c0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062c2:	f7fd fc21 	bl	8003b08 <HAL_GetTick>
 80062c6:	0003      	movs	r3, r0
 80062c8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	1dba      	adds	r2, r7, #6
 80062ce:	2154      	movs	r1, #84	; 0x54
 80062d0:	8812      	ldrh	r2, [r2, #0]
 80062d2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	1dba      	adds	r2, r7, #6
 80062d8:	2156      	movs	r1, #86	; 0x56
 80062da:	8812      	ldrh	r2, [r2, #0]
 80062dc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	689a      	ldr	r2, [r3, #8]
 80062e2:	2380      	movs	r3, #128	; 0x80
 80062e4:	015b      	lsls	r3, r3, #5
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d108      	bne.n	80062fc <HAL_UART_Transmit+0x98>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d104      	bne.n	80062fc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80062f2:	2300      	movs	r3, #0
 80062f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	61bb      	str	r3, [r7, #24]
 80062fa:	e003      	b.n	8006304 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006300:	2300      	movs	r3, #0
 8006302:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006304:	e02c      	b.n	8006360 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	0013      	movs	r3, r2
 8006310:	2200      	movs	r2, #0
 8006312:	2180      	movs	r1, #128	; 0x80
 8006314:	f000 fd7c 	bl	8006e10 <UART_WaitOnFlagUntilTimeout>
 8006318:	1e03      	subs	r3, r0, #0
 800631a:	d001      	beq.n	8006320 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e039      	b.n	8006394 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10b      	bne.n	800633e <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	001a      	movs	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	05d2      	lsls	r2, r2, #23
 8006332:	0dd2      	lsrs	r2, r2, #23
 8006334:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	3302      	adds	r3, #2
 800633a:	61bb      	str	r3, [r7, #24]
 800633c:	e007      	b.n	800634e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	781a      	ldrb	r2, [r3, #0]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	3301      	adds	r3, #1
 800634c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2256      	movs	r2, #86	; 0x56
 8006352:	5a9b      	ldrh	r3, [r3, r2]
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b299      	uxth	r1, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2256      	movs	r2, #86	; 0x56
 800635e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2256      	movs	r2, #86	; 0x56
 8006364:	5a9b      	ldrh	r3, [r3, r2]
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1cc      	bne.n	8006306 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	68f8      	ldr	r0, [r7, #12]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	0013      	movs	r3, r2
 8006376:	2200      	movs	r2, #0
 8006378:	2140      	movs	r1, #64	; 0x40
 800637a:	f000 fd49 	bl	8006e10 <UART_WaitOnFlagUntilTimeout>
 800637e:	1e03      	subs	r3, r0, #0
 8006380:	d001      	beq.n	8006386 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e006      	b.n	8006394 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2288      	movs	r2, #136	; 0x88
 800638a:	2120      	movs	r1, #32
 800638c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	e000      	b.n	8006394 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006392:	2302      	movs	r3, #2
  }
}
 8006394:	0018      	movs	r0, r3
 8006396:	46bd      	mov	sp, r7
 8006398:	b008      	add	sp, #32
 800639a:	bd80      	pop	{r7, pc}

0800639c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08a      	sub	sp, #40	; 0x28
 80063a0:	af02      	add	r7, sp, #8
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	603b      	str	r3, [r7, #0]
 80063a8:	1dbb      	adds	r3, r7, #6
 80063aa:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	228c      	movs	r2, #140	; 0x8c
 80063b0:	589b      	ldr	r3, [r3, r2]
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d000      	beq.n	80063b8 <HAL_UART_Receive+0x1c>
 80063b6:	e0cc      	b.n	8006552 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <HAL_UART_Receive+0x2a>
 80063be:	1dbb      	adds	r3, r7, #6
 80063c0:	881b      	ldrh	r3, [r3, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d101      	bne.n	80063ca <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e0c4      	b.n	8006554 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	2380      	movs	r3, #128	; 0x80
 80063d0:	015b      	lsls	r3, r3, #5
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d109      	bne.n	80063ea <HAL_UART_Receive+0x4e>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d105      	bne.n	80063ea <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	2201      	movs	r2, #1
 80063e2:	4013      	ands	r3, r2
 80063e4:	d001      	beq.n	80063ea <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e0b4      	b.n	8006554 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2290      	movs	r2, #144	; 0x90
 80063ee:	2100      	movs	r1, #0
 80063f0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	228c      	movs	r2, #140	; 0x8c
 80063f6:	2122      	movs	r1, #34	; 0x22
 80063f8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006400:	f7fd fb82 	bl	8003b08 <HAL_GetTick>
 8006404:	0003      	movs	r3, r0
 8006406:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	1dba      	adds	r2, r7, #6
 800640c:	215c      	movs	r1, #92	; 0x5c
 800640e:	8812      	ldrh	r2, [r2, #0]
 8006410:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	1dba      	adds	r2, r7, #6
 8006416:	215e      	movs	r1, #94	; 0x5e
 8006418:	8812      	ldrh	r2, [r2, #0]
 800641a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	2380      	movs	r3, #128	; 0x80
 8006422:	015b      	lsls	r3, r3, #5
 8006424:	429a      	cmp	r2, r3
 8006426:	d10d      	bne.n	8006444 <HAL_UART_Receive+0xa8>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d104      	bne.n	800643a <HAL_UART_Receive+0x9e>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2260      	movs	r2, #96	; 0x60
 8006434:	4949      	ldr	r1, [pc, #292]	; (800655c <HAL_UART_Receive+0x1c0>)
 8006436:	5299      	strh	r1, [r3, r2]
 8006438:	e02e      	b.n	8006498 <HAL_UART_Receive+0xfc>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2260      	movs	r2, #96	; 0x60
 800643e:	21ff      	movs	r1, #255	; 0xff
 8006440:	5299      	strh	r1, [r3, r2]
 8006442:	e029      	b.n	8006498 <HAL_UART_Receive+0xfc>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10d      	bne.n	8006468 <HAL_UART_Receive+0xcc>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d104      	bne.n	800645e <HAL_UART_Receive+0xc2>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2260      	movs	r2, #96	; 0x60
 8006458:	21ff      	movs	r1, #255	; 0xff
 800645a:	5299      	strh	r1, [r3, r2]
 800645c:	e01c      	b.n	8006498 <HAL_UART_Receive+0xfc>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2260      	movs	r2, #96	; 0x60
 8006462:	217f      	movs	r1, #127	; 0x7f
 8006464:	5299      	strh	r1, [r3, r2]
 8006466:	e017      	b.n	8006498 <HAL_UART_Receive+0xfc>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	689a      	ldr	r2, [r3, #8]
 800646c:	2380      	movs	r3, #128	; 0x80
 800646e:	055b      	lsls	r3, r3, #21
 8006470:	429a      	cmp	r2, r3
 8006472:	d10d      	bne.n	8006490 <HAL_UART_Receive+0xf4>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d104      	bne.n	8006486 <HAL_UART_Receive+0xea>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2260      	movs	r2, #96	; 0x60
 8006480:	217f      	movs	r1, #127	; 0x7f
 8006482:	5299      	strh	r1, [r3, r2]
 8006484:	e008      	b.n	8006498 <HAL_UART_Receive+0xfc>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2260      	movs	r2, #96	; 0x60
 800648a:	213f      	movs	r1, #63	; 0x3f
 800648c:	5299      	strh	r1, [r3, r2]
 800648e:	e003      	b.n	8006498 <HAL_UART_Receive+0xfc>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2260      	movs	r2, #96	; 0x60
 8006494:	2100      	movs	r1, #0
 8006496:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006498:	2312      	movs	r3, #18
 800649a:	18fb      	adds	r3, r7, r3
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	2160      	movs	r1, #96	; 0x60
 80064a0:	5a52      	ldrh	r2, [r2, r1]
 80064a2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689a      	ldr	r2, [r3, #8]
 80064a8:	2380      	movs	r3, #128	; 0x80
 80064aa:	015b      	lsls	r3, r3, #5
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d108      	bne.n	80064c2 <HAL_UART_Receive+0x126>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d104      	bne.n	80064c2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80064b8:	2300      	movs	r3, #0
 80064ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	61bb      	str	r3, [r7, #24]
 80064c0:	e003      	b.n	80064ca <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064c6:	2300      	movs	r3, #0
 80064c8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80064ca:	e036      	b.n	800653a <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	0013      	movs	r3, r2
 80064d6:	2200      	movs	r2, #0
 80064d8:	2120      	movs	r1, #32
 80064da:	f000 fc99 	bl	8006e10 <UART_WaitOnFlagUntilTimeout>
 80064de:	1e03      	subs	r3, r0, #0
 80064e0:	d001      	beq.n	80064e6 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e036      	b.n	8006554 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10e      	bne.n	800650a <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2212      	movs	r2, #18
 80064f6:	18ba      	adds	r2, r7, r2
 80064f8:	8812      	ldrh	r2, [r2, #0]
 80064fa:	4013      	ands	r3, r2
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	3302      	adds	r3, #2
 8006506:	61bb      	str	r3, [r7, #24]
 8006508:	e00e      	b.n	8006528 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2212      	movs	r2, #18
 8006514:	18ba      	adds	r2, r7, r2
 8006516:	8812      	ldrh	r2, [r2, #0]
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	4013      	ands	r3, r2
 800651c:	b2da      	uxtb	r2, r3
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	3301      	adds	r3, #1
 8006526:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	225e      	movs	r2, #94	; 0x5e
 800652c:	5a9b      	ldrh	r3, [r3, r2]
 800652e:	b29b      	uxth	r3, r3
 8006530:	3b01      	subs	r3, #1
 8006532:	b299      	uxth	r1, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	225e      	movs	r2, #94	; 0x5e
 8006538:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	225e      	movs	r2, #94	; 0x5e
 800653e:	5a9b      	ldrh	r3, [r3, r2]
 8006540:	b29b      	uxth	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1c2      	bne.n	80064cc <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	228c      	movs	r2, #140	; 0x8c
 800654a:	2120      	movs	r1, #32
 800654c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	e000      	b.n	8006554 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8006552:	2302      	movs	r3, #2
  }
}
 8006554:	0018      	movs	r0, r3
 8006556:	46bd      	mov	sp, r7
 8006558:	b008      	add	sp, #32
 800655a:	bd80      	pop	{r7, pc}
 800655c:	000001ff 	.word	0x000001ff

08006560 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006560:	b5b0      	push	{r4, r5, r7, lr}
 8006562:	b090      	sub	sp, #64	; 0x40
 8006564:	af00      	add	r7, sp, #0
 8006566:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006568:	231a      	movs	r3, #26
 800656a:	2220      	movs	r2, #32
 800656c:	189b      	adds	r3, r3, r2
 800656e:	19db      	adds	r3, r3, r7
 8006570:	2200      	movs	r2, #0
 8006572:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	431a      	orrs	r2, r3
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	431a      	orrs	r2, r3
 8006584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006586:	69db      	ldr	r3, [r3, #28]
 8006588:	4313      	orrs	r3, r2
 800658a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800658c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4ac1      	ldr	r2, [pc, #772]	; (8006898 <UART_SetConfig+0x338>)
 8006594:	4013      	ands	r3, r2
 8006596:	0019      	movs	r1, r3
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659e:	430b      	orrs	r3, r1
 80065a0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	4abc      	ldr	r2, [pc, #752]	; (800689c <UART_SetConfig+0x33c>)
 80065aa:	4013      	ands	r3, r2
 80065ac:	0018      	movs	r0, r3
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	68d9      	ldr	r1, [r3, #12]
 80065b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	0003      	movs	r3, r0
 80065b8:	430b      	orrs	r3, r1
 80065ba:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4ab6      	ldr	r2, [pc, #728]	; (80068a0 <UART_SetConfig+0x340>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d009      	beq.n	80065e0 <UART_SetConfig+0x80>
 80065cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4ab4      	ldr	r2, [pc, #720]	; (80068a4 <UART_SetConfig+0x344>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d004      	beq.n	80065e0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065dc:	4313      	orrs	r3, r2
 80065de:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	4ab0      	ldr	r2, [pc, #704]	; (80068a8 <UART_SetConfig+0x348>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	0019      	movs	r1, r3
 80065ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065f2:	430b      	orrs	r3, r1
 80065f4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fc:	220f      	movs	r2, #15
 80065fe:	4393      	bics	r3, r2
 8006600:	0018      	movs	r0, r3
 8006602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006604:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	0003      	movs	r3, r0
 800660c:	430b      	orrs	r3, r1
 800660e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4aa5      	ldr	r2, [pc, #660]	; (80068ac <UART_SetConfig+0x34c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d131      	bne.n	800667e <UART_SetConfig+0x11e>
 800661a:	4ba5      	ldr	r3, [pc, #660]	; (80068b0 <UART_SetConfig+0x350>)
 800661c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800661e:	2203      	movs	r2, #3
 8006620:	4013      	ands	r3, r2
 8006622:	2b03      	cmp	r3, #3
 8006624:	d01d      	beq.n	8006662 <UART_SetConfig+0x102>
 8006626:	d823      	bhi.n	8006670 <UART_SetConfig+0x110>
 8006628:	2b02      	cmp	r3, #2
 800662a:	d00c      	beq.n	8006646 <UART_SetConfig+0xe6>
 800662c:	d820      	bhi.n	8006670 <UART_SetConfig+0x110>
 800662e:	2b00      	cmp	r3, #0
 8006630:	d002      	beq.n	8006638 <UART_SetConfig+0xd8>
 8006632:	2b01      	cmp	r3, #1
 8006634:	d00e      	beq.n	8006654 <UART_SetConfig+0xf4>
 8006636:	e01b      	b.n	8006670 <UART_SetConfig+0x110>
 8006638:	231b      	movs	r3, #27
 800663a:	2220      	movs	r2, #32
 800663c:	189b      	adds	r3, r3, r2
 800663e:	19db      	adds	r3, r3, r7
 8006640:	2200      	movs	r2, #0
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	e154      	b.n	80068f0 <UART_SetConfig+0x390>
 8006646:	231b      	movs	r3, #27
 8006648:	2220      	movs	r2, #32
 800664a:	189b      	adds	r3, r3, r2
 800664c:	19db      	adds	r3, r3, r7
 800664e:	2202      	movs	r2, #2
 8006650:	701a      	strb	r2, [r3, #0]
 8006652:	e14d      	b.n	80068f0 <UART_SetConfig+0x390>
 8006654:	231b      	movs	r3, #27
 8006656:	2220      	movs	r2, #32
 8006658:	189b      	adds	r3, r3, r2
 800665a:	19db      	adds	r3, r3, r7
 800665c:	2204      	movs	r2, #4
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	e146      	b.n	80068f0 <UART_SetConfig+0x390>
 8006662:	231b      	movs	r3, #27
 8006664:	2220      	movs	r2, #32
 8006666:	189b      	adds	r3, r3, r2
 8006668:	19db      	adds	r3, r3, r7
 800666a:	2208      	movs	r2, #8
 800666c:	701a      	strb	r2, [r3, #0]
 800666e:	e13f      	b.n	80068f0 <UART_SetConfig+0x390>
 8006670:	231b      	movs	r3, #27
 8006672:	2220      	movs	r2, #32
 8006674:	189b      	adds	r3, r3, r2
 8006676:	19db      	adds	r3, r3, r7
 8006678:	2210      	movs	r2, #16
 800667a:	701a      	strb	r2, [r3, #0]
 800667c:	e138      	b.n	80068f0 <UART_SetConfig+0x390>
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a8c      	ldr	r2, [pc, #560]	; (80068b4 <UART_SetConfig+0x354>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d131      	bne.n	80066ec <UART_SetConfig+0x18c>
 8006688:	4b89      	ldr	r3, [pc, #548]	; (80068b0 <UART_SetConfig+0x350>)
 800668a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800668c:	220c      	movs	r2, #12
 800668e:	4013      	ands	r3, r2
 8006690:	2b0c      	cmp	r3, #12
 8006692:	d01d      	beq.n	80066d0 <UART_SetConfig+0x170>
 8006694:	d823      	bhi.n	80066de <UART_SetConfig+0x17e>
 8006696:	2b08      	cmp	r3, #8
 8006698:	d00c      	beq.n	80066b4 <UART_SetConfig+0x154>
 800669a:	d820      	bhi.n	80066de <UART_SetConfig+0x17e>
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <UART_SetConfig+0x146>
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	d00e      	beq.n	80066c2 <UART_SetConfig+0x162>
 80066a4:	e01b      	b.n	80066de <UART_SetConfig+0x17e>
 80066a6:	231b      	movs	r3, #27
 80066a8:	2220      	movs	r2, #32
 80066aa:	189b      	adds	r3, r3, r2
 80066ac:	19db      	adds	r3, r3, r7
 80066ae:	2200      	movs	r2, #0
 80066b0:	701a      	strb	r2, [r3, #0]
 80066b2:	e11d      	b.n	80068f0 <UART_SetConfig+0x390>
 80066b4:	231b      	movs	r3, #27
 80066b6:	2220      	movs	r2, #32
 80066b8:	189b      	adds	r3, r3, r2
 80066ba:	19db      	adds	r3, r3, r7
 80066bc:	2202      	movs	r2, #2
 80066be:	701a      	strb	r2, [r3, #0]
 80066c0:	e116      	b.n	80068f0 <UART_SetConfig+0x390>
 80066c2:	231b      	movs	r3, #27
 80066c4:	2220      	movs	r2, #32
 80066c6:	189b      	adds	r3, r3, r2
 80066c8:	19db      	adds	r3, r3, r7
 80066ca:	2204      	movs	r2, #4
 80066cc:	701a      	strb	r2, [r3, #0]
 80066ce:	e10f      	b.n	80068f0 <UART_SetConfig+0x390>
 80066d0:	231b      	movs	r3, #27
 80066d2:	2220      	movs	r2, #32
 80066d4:	189b      	adds	r3, r3, r2
 80066d6:	19db      	adds	r3, r3, r7
 80066d8:	2208      	movs	r2, #8
 80066da:	701a      	strb	r2, [r3, #0]
 80066dc:	e108      	b.n	80068f0 <UART_SetConfig+0x390>
 80066de:	231b      	movs	r3, #27
 80066e0:	2220      	movs	r2, #32
 80066e2:	189b      	adds	r3, r3, r2
 80066e4:	19db      	adds	r3, r3, r7
 80066e6:	2210      	movs	r2, #16
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	e101      	b.n	80068f0 <UART_SetConfig+0x390>
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a71      	ldr	r2, [pc, #452]	; (80068b8 <UART_SetConfig+0x358>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d131      	bne.n	800675a <UART_SetConfig+0x1fa>
 80066f6:	4b6e      	ldr	r3, [pc, #440]	; (80068b0 <UART_SetConfig+0x350>)
 80066f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066fa:	2230      	movs	r2, #48	; 0x30
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b30      	cmp	r3, #48	; 0x30
 8006700:	d01d      	beq.n	800673e <UART_SetConfig+0x1de>
 8006702:	d823      	bhi.n	800674c <UART_SetConfig+0x1ec>
 8006704:	2b20      	cmp	r3, #32
 8006706:	d00c      	beq.n	8006722 <UART_SetConfig+0x1c2>
 8006708:	d820      	bhi.n	800674c <UART_SetConfig+0x1ec>
 800670a:	2b00      	cmp	r3, #0
 800670c:	d002      	beq.n	8006714 <UART_SetConfig+0x1b4>
 800670e:	2b10      	cmp	r3, #16
 8006710:	d00e      	beq.n	8006730 <UART_SetConfig+0x1d0>
 8006712:	e01b      	b.n	800674c <UART_SetConfig+0x1ec>
 8006714:	231b      	movs	r3, #27
 8006716:	2220      	movs	r2, #32
 8006718:	189b      	adds	r3, r3, r2
 800671a:	19db      	adds	r3, r3, r7
 800671c:	2200      	movs	r2, #0
 800671e:	701a      	strb	r2, [r3, #0]
 8006720:	e0e6      	b.n	80068f0 <UART_SetConfig+0x390>
 8006722:	231b      	movs	r3, #27
 8006724:	2220      	movs	r2, #32
 8006726:	189b      	adds	r3, r3, r2
 8006728:	19db      	adds	r3, r3, r7
 800672a:	2202      	movs	r2, #2
 800672c:	701a      	strb	r2, [r3, #0]
 800672e:	e0df      	b.n	80068f0 <UART_SetConfig+0x390>
 8006730:	231b      	movs	r3, #27
 8006732:	2220      	movs	r2, #32
 8006734:	189b      	adds	r3, r3, r2
 8006736:	19db      	adds	r3, r3, r7
 8006738:	2204      	movs	r2, #4
 800673a:	701a      	strb	r2, [r3, #0]
 800673c:	e0d8      	b.n	80068f0 <UART_SetConfig+0x390>
 800673e:	231b      	movs	r3, #27
 8006740:	2220      	movs	r2, #32
 8006742:	189b      	adds	r3, r3, r2
 8006744:	19db      	adds	r3, r3, r7
 8006746:	2208      	movs	r2, #8
 8006748:	701a      	strb	r2, [r3, #0]
 800674a:	e0d1      	b.n	80068f0 <UART_SetConfig+0x390>
 800674c:	231b      	movs	r3, #27
 800674e:	2220      	movs	r2, #32
 8006750:	189b      	adds	r3, r3, r2
 8006752:	19db      	adds	r3, r3, r7
 8006754:	2210      	movs	r2, #16
 8006756:	701a      	strb	r2, [r3, #0]
 8006758:	e0ca      	b.n	80068f0 <UART_SetConfig+0x390>
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a57      	ldr	r2, [pc, #348]	; (80068bc <UART_SetConfig+0x35c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d106      	bne.n	8006772 <UART_SetConfig+0x212>
 8006764:	231b      	movs	r3, #27
 8006766:	2220      	movs	r2, #32
 8006768:	189b      	adds	r3, r3, r2
 800676a:	19db      	adds	r3, r3, r7
 800676c:	2200      	movs	r2, #0
 800676e:	701a      	strb	r2, [r3, #0]
 8006770:	e0be      	b.n	80068f0 <UART_SetConfig+0x390>
 8006772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a52      	ldr	r2, [pc, #328]	; (80068c0 <UART_SetConfig+0x360>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d106      	bne.n	800678a <UART_SetConfig+0x22a>
 800677c:	231b      	movs	r3, #27
 800677e:	2220      	movs	r2, #32
 8006780:	189b      	adds	r3, r3, r2
 8006782:	19db      	adds	r3, r3, r7
 8006784:	2200      	movs	r2, #0
 8006786:	701a      	strb	r2, [r3, #0]
 8006788:	e0b2      	b.n	80068f0 <UART_SetConfig+0x390>
 800678a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a4d      	ldr	r2, [pc, #308]	; (80068c4 <UART_SetConfig+0x364>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d106      	bne.n	80067a2 <UART_SetConfig+0x242>
 8006794:	231b      	movs	r3, #27
 8006796:	2220      	movs	r2, #32
 8006798:	189b      	adds	r3, r3, r2
 800679a:	19db      	adds	r3, r3, r7
 800679c:	2200      	movs	r2, #0
 800679e:	701a      	strb	r2, [r3, #0]
 80067a0:	e0a6      	b.n	80068f0 <UART_SetConfig+0x390>
 80067a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a3e      	ldr	r2, [pc, #248]	; (80068a0 <UART_SetConfig+0x340>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d13e      	bne.n	800682a <UART_SetConfig+0x2ca>
 80067ac:	4b40      	ldr	r3, [pc, #256]	; (80068b0 <UART_SetConfig+0x350>)
 80067ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067b0:	23c0      	movs	r3, #192	; 0xc0
 80067b2:	011b      	lsls	r3, r3, #4
 80067b4:	4013      	ands	r3, r2
 80067b6:	22c0      	movs	r2, #192	; 0xc0
 80067b8:	0112      	lsls	r2, r2, #4
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d027      	beq.n	800680e <UART_SetConfig+0x2ae>
 80067be:	22c0      	movs	r2, #192	; 0xc0
 80067c0:	0112      	lsls	r2, r2, #4
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d82a      	bhi.n	800681c <UART_SetConfig+0x2bc>
 80067c6:	2280      	movs	r2, #128	; 0x80
 80067c8:	0112      	lsls	r2, r2, #4
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d011      	beq.n	80067f2 <UART_SetConfig+0x292>
 80067ce:	2280      	movs	r2, #128	; 0x80
 80067d0:	0112      	lsls	r2, r2, #4
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d822      	bhi.n	800681c <UART_SetConfig+0x2bc>
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d004      	beq.n	80067e4 <UART_SetConfig+0x284>
 80067da:	2280      	movs	r2, #128	; 0x80
 80067dc:	00d2      	lsls	r2, r2, #3
 80067de:	4293      	cmp	r3, r2
 80067e0:	d00e      	beq.n	8006800 <UART_SetConfig+0x2a0>
 80067e2:	e01b      	b.n	800681c <UART_SetConfig+0x2bc>
 80067e4:	231b      	movs	r3, #27
 80067e6:	2220      	movs	r2, #32
 80067e8:	189b      	adds	r3, r3, r2
 80067ea:	19db      	adds	r3, r3, r7
 80067ec:	2200      	movs	r2, #0
 80067ee:	701a      	strb	r2, [r3, #0]
 80067f0:	e07e      	b.n	80068f0 <UART_SetConfig+0x390>
 80067f2:	231b      	movs	r3, #27
 80067f4:	2220      	movs	r2, #32
 80067f6:	189b      	adds	r3, r3, r2
 80067f8:	19db      	adds	r3, r3, r7
 80067fa:	2202      	movs	r2, #2
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	e077      	b.n	80068f0 <UART_SetConfig+0x390>
 8006800:	231b      	movs	r3, #27
 8006802:	2220      	movs	r2, #32
 8006804:	189b      	adds	r3, r3, r2
 8006806:	19db      	adds	r3, r3, r7
 8006808:	2204      	movs	r2, #4
 800680a:	701a      	strb	r2, [r3, #0]
 800680c:	e070      	b.n	80068f0 <UART_SetConfig+0x390>
 800680e:	231b      	movs	r3, #27
 8006810:	2220      	movs	r2, #32
 8006812:	189b      	adds	r3, r3, r2
 8006814:	19db      	adds	r3, r3, r7
 8006816:	2208      	movs	r2, #8
 8006818:	701a      	strb	r2, [r3, #0]
 800681a:	e069      	b.n	80068f0 <UART_SetConfig+0x390>
 800681c:	231b      	movs	r3, #27
 800681e:	2220      	movs	r2, #32
 8006820:	189b      	adds	r3, r3, r2
 8006822:	19db      	adds	r3, r3, r7
 8006824:	2210      	movs	r2, #16
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	e062      	b.n	80068f0 <UART_SetConfig+0x390>
 800682a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a1d      	ldr	r2, [pc, #116]	; (80068a4 <UART_SetConfig+0x344>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d157      	bne.n	80068e4 <UART_SetConfig+0x384>
 8006834:	4b1e      	ldr	r3, [pc, #120]	; (80068b0 <UART_SetConfig+0x350>)
 8006836:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006838:	23c0      	movs	r3, #192	; 0xc0
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4013      	ands	r3, r2
 800683e:	22c0      	movs	r2, #192	; 0xc0
 8006840:	0092      	lsls	r2, r2, #2
 8006842:	4293      	cmp	r3, r2
 8006844:	d040      	beq.n	80068c8 <UART_SetConfig+0x368>
 8006846:	22c0      	movs	r2, #192	; 0xc0
 8006848:	0092      	lsls	r2, r2, #2
 800684a:	4293      	cmp	r3, r2
 800684c:	d843      	bhi.n	80068d6 <UART_SetConfig+0x376>
 800684e:	2280      	movs	r2, #128	; 0x80
 8006850:	0092      	lsls	r2, r2, #2
 8006852:	4293      	cmp	r3, r2
 8006854:	d011      	beq.n	800687a <UART_SetConfig+0x31a>
 8006856:	2280      	movs	r2, #128	; 0x80
 8006858:	0092      	lsls	r2, r2, #2
 800685a:	4293      	cmp	r3, r2
 800685c:	d83b      	bhi.n	80068d6 <UART_SetConfig+0x376>
 800685e:	2b00      	cmp	r3, #0
 8006860:	d004      	beq.n	800686c <UART_SetConfig+0x30c>
 8006862:	2280      	movs	r2, #128	; 0x80
 8006864:	0052      	lsls	r2, r2, #1
 8006866:	4293      	cmp	r3, r2
 8006868:	d00e      	beq.n	8006888 <UART_SetConfig+0x328>
 800686a:	e034      	b.n	80068d6 <UART_SetConfig+0x376>
 800686c:	231b      	movs	r3, #27
 800686e:	2220      	movs	r2, #32
 8006870:	189b      	adds	r3, r3, r2
 8006872:	19db      	adds	r3, r3, r7
 8006874:	2200      	movs	r2, #0
 8006876:	701a      	strb	r2, [r3, #0]
 8006878:	e03a      	b.n	80068f0 <UART_SetConfig+0x390>
 800687a:	231b      	movs	r3, #27
 800687c:	2220      	movs	r2, #32
 800687e:	189b      	adds	r3, r3, r2
 8006880:	19db      	adds	r3, r3, r7
 8006882:	2202      	movs	r2, #2
 8006884:	701a      	strb	r2, [r3, #0]
 8006886:	e033      	b.n	80068f0 <UART_SetConfig+0x390>
 8006888:	231b      	movs	r3, #27
 800688a:	2220      	movs	r2, #32
 800688c:	189b      	adds	r3, r3, r2
 800688e:	19db      	adds	r3, r3, r7
 8006890:	2204      	movs	r2, #4
 8006892:	701a      	strb	r2, [r3, #0]
 8006894:	e02c      	b.n	80068f0 <UART_SetConfig+0x390>
 8006896:	46c0      	nop			; (mov r8, r8)
 8006898:	cfff69f3 	.word	0xcfff69f3
 800689c:	ffffcfff 	.word	0xffffcfff
 80068a0:	40008000 	.word	0x40008000
 80068a4:	40008400 	.word	0x40008400
 80068a8:	11fff4ff 	.word	0x11fff4ff
 80068ac:	40013800 	.word	0x40013800
 80068b0:	40021000 	.word	0x40021000
 80068b4:	40004400 	.word	0x40004400
 80068b8:	40004800 	.word	0x40004800
 80068bc:	40004c00 	.word	0x40004c00
 80068c0:	40005000 	.word	0x40005000
 80068c4:	40013c00 	.word	0x40013c00
 80068c8:	231b      	movs	r3, #27
 80068ca:	2220      	movs	r2, #32
 80068cc:	189b      	adds	r3, r3, r2
 80068ce:	19db      	adds	r3, r3, r7
 80068d0:	2208      	movs	r2, #8
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	e00c      	b.n	80068f0 <UART_SetConfig+0x390>
 80068d6:	231b      	movs	r3, #27
 80068d8:	2220      	movs	r2, #32
 80068da:	189b      	adds	r3, r3, r2
 80068dc:	19db      	adds	r3, r3, r7
 80068de:	2210      	movs	r2, #16
 80068e0:	701a      	strb	r2, [r3, #0]
 80068e2:	e005      	b.n	80068f0 <UART_SetConfig+0x390>
 80068e4:	231b      	movs	r3, #27
 80068e6:	2220      	movs	r2, #32
 80068e8:	189b      	adds	r3, r3, r2
 80068ea:	19db      	adds	r3, r3, r7
 80068ec:	2210      	movs	r2, #16
 80068ee:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4ac1      	ldr	r2, [pc, #772]	; (8006bfc <UART_SetConfig+0x69c>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d005      	beq.n	8006906 <UART_SetConfig+0x3a6>
 80068fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4ac0      	ldr	r2, [pc, #768]	; (8006c00 <UART_SetConfig+0x6a0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d000      	beq.n	8006906 <UART_SetConfig+0x3a6>
 8006904:	e093      	b.n	8006a2e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006906:	231b      	movs	r3, #27
 8006908:	2220      	movs	r2, #32
 800690a:	189b      	adds	r3, r3, r2
 800690c:	19db      	adds	r3, r3, r7
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	2b08      	cmp	r3, #8
 8006912:	d015      	beq.n	8006940 <UART_SetConfig+0x3e0>
 8006914:	dc18      	bgt.n	8006948 <UART_SetConfig+0x3e8>
 8006916:	2b04      	cmp	r3, #4
 8006918:	d00d      	beq.n	8006936 <UART_SetConfig+0x3d6>
 800691a:	dc15      	bgt.n	8006948 <UART_SetConfig+0x3e8>
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <UART_SetConfig+0x3c6>
 8006920:	2b02      	cmp	r3, #2
 8006922:	d005      	beq.n	8006930 <UART_SetConfig+0x3d0>
 8006924:	e010      	b.n	8006948 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006926:	f7fe f9a3 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 800692a:	0003      	movs	r3, r0
 800692c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800692e:	e014      	b.n	800695a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006930:	4bb4      	ldr	r3, [pc, #720]	; (8006c04 <UART_SetConfig+0x6a4>)
 8006932:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006934:	e011      	b.n	800695a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006936:	f7fe f90f 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 800693a:	0003      	movs	r3, r0
 800693c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800693e:	e00c      	b.n	800695a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006940:	2380      	movs	r3, #128	; 0x80
 8006942:	021b      	lsls	r3, r3, #8
 8006944:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006946:	e008      	b.n	800695a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006948:	2300      	movs	r3, #0
 800694a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800694c:	231a      	movs	r3, #26
 800694e:	2220      	movs	r2, #32
 8006950:	189b      	adds	r3, r3, r2
 8006952:	19db      	adds	r3, r3, r7
 8006954:	2201      	movs	r2, #1
 8006956:	701a      	strb	r2, [r3, #0]
        break;
 8006958:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800695a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800695c:	2b00      	cmp	r3, #0
 800695e:	d100      	bne.n	8006962 <UART_SetConfig+0x402>
 8006960:	e135      	b.n	8006bce <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006964:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006966:	4ba8      	ldr	r3, [pc, #672]	; (8006c08 <UART_SetConfig+0x6a8>)
 8006968:	0052      	lsls	r2, r2, #1
 800696a:	5ad3      	ldrh	r3, [r2, r3]
 800696c:	0019      	movs	r1, r3
 800696e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006970:	f7f9 fbe4 	bl	800013c <__udivsi3>
 8006974:	0003      	movs	r3, r0
 8006976:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	0013      	movs	r3, r2
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	189b      	adds	r3, r3, r2
 8006982:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006984:	429a      	cmp	r2, r3
 8006986:	d305      	bcc.n	8006994 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800698e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006990:	429a      	cmp	r2, r3
 8006992:	d906      	bls.n	80069a2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006994:	231a      	movs	r3, #26
 8006996:	2220      	movs	r2, #32
 8006998:	189b      	adds	r3, r3, r2
 800699a:	19db      	adds	r3, r3, r7
 800699c:	2201      	movs	r2, #1
 800699e:	701a      	strb	r2, [r3, #0]
 80069a0:	e044      	b.n	8006a2c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	2300      	movs	r3, #0
 80069a8:	61fb      	str	r3, [r7, #28]
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069ae:	4b96      	ldr	r3, [pc, #600]	; (8006c08 <UART_SetConfig+0x6a8>)
 80069b0:	0052      	lsls	r2, r2, #1
 80069b2:	5ad3      	ldrh	r3, [r2, r3]
 80069b4:	613b      	str	r3, [r7, #16]
 80069b6:	2300      	movs	r3, #0
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	69b8      	ldr	r0, [r7, #24]
 80069c0:	69f9      	ldr	r1, [r7, #28]
 80069c2:	f7f9 fd6f 	bl	80004a4 <__aeabi_uldivmod>
 80069c6:	0002      	movs	r2, r0
 80069c8:	000b      	movs	r3, r1
 80069ca:	0e11      	lsrs	r1, r2, #24
 80069cc:	021d      	lsls	r5, r3, #8
 80069ce:	430d      	orrs	r5, r1
 80069d0:	0214      	lsls	r4, r2, #8
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	085b      	lsrs	r3, r3, #1
 80069d8:	60bb      	str	r3, [r7, #8]
 80069da:	2300      	movs	r3, #0
 80069dc:	60fb      	str	r3, [r7, #12]
 80069de:	68b8      	ldr	r0, [r7, #8]
 80069e0:	68f9      	ldr	r1, [r7, #12]
 80069e2:	1900      	adds	r0, r0, r4
 80069e4:	4169      	adcs	r1, r5
 80069e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	603b      	str	r3, [r7, #0]
 80069ec:	2300      	movs	r3, #0
 80069ee:	607b      	str	r3, [r7, #4]
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f7f9 fd56 	bl	80004a4 <__aeabi_uldivmod>
 80069f8:	0002      	movs	r2, r0
 80069fa:	000b      	movs	r3, r1
 80069fc:	0013      	movs	r3, r2
 80069fe:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a02:	23c0      	movs	r3, #192	; 0xc0
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d309      	bcc.n	8006a1e <UART_SetConfig+0x4be>
 8006a0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a0c:	2380      	movs	r3, #128	; 0x80
 8006a0e:	035b      	lsls	r3, r3, #13
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d204      	bcs.n	8006a1e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a1a:	60da      	str	r2, [r3, #12]
 8006a1c:	e006      	b.n	8006a2c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006a1e:	231a      	movs	r3, #26
 8006a20:	2220      	movs	r2, #32
 8006a22:	189b      	adds	r3, r3, r2
 8006a24:	19db      	adds	r3, r3, r7
 8006a26:	2201      	movs	r2, #1
 8006a28:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006a2a:	e0d0      	b.n	8006bce <UART_SetConfig+0x66e>
 8006a2c:	e0cf      	b.n	8006bce <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a30:	69da      	ldr	r2, [r3, #28]
 8006a32:	2380      	movs	r3, #128	; 0x80
 8006a34:	021b      	lsls	r3, r3, #8
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d000      	beq.n	8006a3c <UART_SetConfig+0x4dc>
 8006a3a:	e070      	b.n	8006b1e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006a3c:	231b      	movs	r3, #27
 8006a3e:	2220      	movs	r2, #32
 8006a40:	189b      	adds	r3, r3, r2
 8006a42:	19db      	adds	r3, r3, r7
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b08      	cmp	r3, #8
 8006a48:	d015      	beq.n	8006a76 <UART_SetConfig+0x516>
 8006a4a:	dc18      	bgt.n	8006a7e <UART_SetConfig+0x51e>
 8006a4c:	2b04      	cmp	r3, #4
 8006a4e:	d00d      	beq.n	8006a6c <UART_SetConfig+0x50c>
 8006a50:	dc15      	bgt.n	8006a7e <UART_SetConfig+0x51e>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d002      	beq.n	8006a5c <UART_SetConfig+0x4fc>
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d005      	beq.n	8006a66 <UART_SetConfig+0x506>
 8006a5a:	e010      	b.n	8006a7e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a5c:	f7fe f908 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006a60:	0003      	movs	r3, r0
 8006a62:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a64:	e014      	b.n	8006a90 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a66:	4b67      	ldr	r3, [pc, #412]	; (8006c04 <UART_SetConfig+0x6a4>)
 8006a68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a6a:	e011      	b.n	8006a90 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a6c:	f7fe f874 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 8006a70:	0003      	movs	r3, r0
 8006a72:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a74:	e00c      	b.n	8006a90 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a76:	2380      	movs	r3, #128	; 0x80
 8006a78:	021b      	lsls	r3, r3, #8
 8006a7a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a7c:	e008      	b.n	8006a90 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006a82:	231a      	movs	r3, #26
 8006a84:	2220      	movs	r2, #32
 8006a86:	189b      	adds	r3, r3, r2
 8006a88:	19db      	adds	r3, r3, r7
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	701a      	strb	r2, [r3, #0]
        break;
 8006a8e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d100      	bne.n	8006a98 <UART_SetConfig+0x538>
 8006a96:	e09a      	b.n	8006bce <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a9c:	4b5a      	ldr	r3, [pc, #360]	; (8006c08 <UART_SetConfig+0x6a8>)
 8006a9e:	0052      	lsls	r2, r2, #1
 8006aa0:	5ad3      	ldrh	r3, [r2, r3]
 8006aa2:	0019      	movs	r1, r3
 8006aa4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006aa6:	f7f9 fb49 	bl	800013c <__udivsi3>
 8006aaa:	0003      	movs	r3, r0
 8006aac:	005a      	lsls	r2, r3, #1
 8006aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	085b      	lsrs	r3, r3, #1
 8006ab4:	18d2      	adds	r2, r2, r3
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	0019      	movs	r1, r3
 8006abc:	0010      	movs	r0, r2
 8006abe:	f7f9 fb3d 	bl	800013c <__udivsi3>
 8006ac2:	0003      	movs	r3, r0
 8006ac4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac8:	2b0f      	cmp	r3, #15
 8006aca:	d921      	bls.n	8006b10 <UART_SetConfig+0x5b0>
 8006acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ace:	2380      	movs	r3, #128	; 0x80
 8006ad0:	025b      	lsls	r3, r3, #9
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d21c      	bcs.n	8006b10 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	200e      	movs	r0, #14
 8006adc:	2420      	movs	r4, #32
 8006ade:	1903      	adds	r3, r0, r4
 8006ae0:	19db      	adds	r3, r3, r7
 8006ae2:	210f      	movs	r1, #15
 8006ae4:	438a      	bics	r2, r1
 8006ae6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	2207      	movs	r2, #7
 8006af0:	4013      	ands	r3, r2
 8006af2:	b299      	uxth	r1, r3
 8006af4:	1903      	adds	r3, r0, r4
 8006af6:	19db      	adds	r3, r3, r7
 8006af8:	1902      	adds	r2, r0, r4
 8006afa:	19d2      	adds	r2, r2, r7
 8006afc:	8812      	ldrh	r2, [r2, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	1902      	adds	r2, r0, r4
 8006b08:	19d2      	adds	r2, r2, r7
 8006b0a:	8812      	ldrh	r2, [r2, #0]
 8006b0c:	60da      	str	r2, [r3, #12]
 8006b0e:	e05e      	b.n	8006bce <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006b10:	231a      	movs	r3, #26
 8006b12:	2220      	movs	r2, #32
 8006b14:	189b      	adds	r3, r3, r2
 8006b16:	19db      	adds	r3, r3, r7
 8006b18:	2201      	movs	r2, #1
 8006b1a:	701a      	strb	r2, [r3, #0]
 8006b1c:	e057      	b.n	8006bce <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b1e:	231b      	movs	r3, #27
 8006b20:	2220      	movs	r2, #32
 8006b22:	189b      	adds	r3, r3, r2
 8006b24:	19db      	adds	r3, r3, r7
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	2b08      	cmp	r3, #8
 8006b2a:	d015      	beq.n	8006b58 <UART_SetConfig+0x5f8>
 8006b2c:	dc18      	bgt.n	8006b60 <UART_SetConfig+0x600>
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	d00d      	beq.n	8006b4e <UART_SetConfig+0x5ee>
 8006b32:	dc15      	bgt.n	8006b60 <UART_SetConfig+0x600>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <UART_SetConfig+0x5de>
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d005      	beq.n	8006b48 <UART_SetConfig+0x5e8>
 8006b3c:	e010      	b.n	8006b60 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b3e:	f7fe f897 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006b42:	0003      	movs	r3, r0
 8006b44:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b46:	e014      	b.n	8006b72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b48:	4b2e      	ldr	r3, [pc, #184]	; (8006c04 <UART_SetConfig+0x6a4>)
 8006b4a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b4c:	e011      	b.n	8006b72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b4e:	f7fe f803 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 8006b52:	0003      	movs	r3, r0
 8006b54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b56:	e00c      	b.n	8006b72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b58:	2380      	movs	r3, #128	; 0x80
 8006b5a:	021b      	lsls	r3, r3, #8
 8006b5c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b5e:	e008      	b.n	8006b72 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006b64:	231a      	movs	r3, #26
 8006b66:	2220      	movs	r2, #32
 8006b68:	189b      	adds	r3, r3, r2
 8006b6a:	19db      	adds	r3, r3, r7
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	701a      	strb	r2, [r3, #0]
        break;
 8006b70:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d02a      	beq.n	8006bce <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b7c:	4b22      	ldr	r3, [pc, #136]	; (8006c08 <UART_SetConfig+0x6a8>)
 8006b7e:	0052      	lsls	r2, r2, #1
 8006b80:	5ad3      	ldrh	r3, [r2, r3]
 8006b82:	0019      	movs	r1, r3
 8006b84:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006b86:	f7f9 fad9 	bl	800013c <__udivsi3>
 8006b8a:	0003      	movs	r3, r0
 8006b8c:	001a      	movs	r2, r3
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	085b      	lsrs	r3, r3, #1
 8006b94:	18d2      	adds	r2, r2, r3
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	0019      	movs	r1, r3
 8006b9c:	0010      	movs	r0, r2
 8006b9e:	f7f9 facd 	bl	800013c <__udivsi3>
 8006ba2:	0003      	movs	r3, r0
 8006ba4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	2b0f      	cmp	r3, #15
 8006baa:	d90a      	bls.n	8006bc2 <UART_SetConfig+0x662>
 8006bac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bae:	2380      	movs	r3, #128	; 0x80
 8006bb0:	025b      	lsls	r3, r3, #9
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d205      	bcs.n	8006bc2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60da      	str	r2, [r3, #12]
 8006bc0:	e005      	b.n	8006bce <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc2:	231a      	movs	r3, #26
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	19db      	adds	r3, r3, r7
 8006bca:	2201      	movs	r2, #1
 8006bcc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd0:	226a      	movs	r2, #106	; 0x6a
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd8:	2268      	movs	r2, #104	; 0x68
 8006bda:	2101      	movs	r1, #1
 8006bdc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be0:	2200      	movs	r2, #0
 8006be2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	2200      	movs	r2, #0
 8006be8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006bea:	231a      	movs	r3, #26
 8006bec:	2220      	movs	r2, #32
 8006bee:	189b      	adds	r3, r3, r2
 8006bf0:	19db      	adds	r3, r3, r7
 8006bf2:	781b      	ldrb	r3, [r3, #0]
}
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	b010      	add	sp, #64	; 0x40
 8006bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8006bfc:	40008000 	.word	0x40008000
 8006c00:	40008400 	.word	0x40008400
 8006c04:	00f42400 	.word	0x00f42400
 8006c08:	0800fae4 	.word	0x0800fae4

08006c0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c18:	2201      	movs	r2, #1
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	d00b      	beq.n	8006c36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	4a4a      	ldr	r2, [pc, #296]	; (8006d50 <UART_AdvFeatureConfig+0x144>)
 8006c26:	4013      	ands	r3, r2
 8006c28:	0019      	movs	r1, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	d00b      	beq.n	8006c58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	4a43      	ldr	r2, [pc, #268]	; (8006d54 <UART_AdvFeatureConfig+0x148>)
 8006c48:	4013      	ands	r3, r2
 8006c4a:	0019      	movs	r1, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5c:	2204      	movs	r2, #4
 8006c5e:	4013      	ands	r3, r2
 8006c60:	d00b      	beq.n	8006c7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	4a3b      	ldr	r2, [pc, #236]	; (8006d58 <UART_AdvFeatureConfig+0x14c>)
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	0019      	movs	r1, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	430a      	orrs	r2, r1
 8006c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7e:	2208      	movs	r2, #8
 8006c80:	4013      	ands	r3, r2
 8006c82:	d00b      	beq.n	8006c9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	4a34      	ldr	r2, [pc, #208]	; (8006d5c <UART_AdvFeatureConfig+0x150>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	0019      	movs	r1, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca0:	2210      	movs	r2, #16
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	d00b      	beq.n	8006cbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	4a2c      	ldr	r2, [pc, #176]	; (8006d60 <UART_AdvFeatureConfig+0x154>)
 8006cae:	4013      	ands	r3, r2
 8006cb0:	0019      	movs	r1, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	d00b      	beq.n	8006ce0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	4a25      	ldr	r2, [pc, #148]	; (8006d64 <UART_AdvFeatureConfig+0x158>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce4:	2240      	movs	r2, #64	; 0x40
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	d01d      	beq.n	8006d26 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	4a1d      	ldr	r2, [pc, #116]	; (8006d68 <UART_AdvFeatureConfig+0x15c>)
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	0019      	movs	r1, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	430a      	orrs	r2, r1
 8006d00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d06:	2380      	movs	r3, #128	; 0x80
 8006d08:	035b      	lsls	r3, r3, #13
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d10b      	bne.n	8006d26 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	4a15      	ldr	r2, [pc, #84]	; (8006d6c <UART_AdvFeatureConfig+0x160>)
 8006d16:	4013      	ands	r3, r2
 8006d18:	0019      	movs	r1, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	430a      	orrs	r2, r1
 8006d24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2a:	2280      	movs	r2, #128	; 0x80
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	d00b      	beq.n	8006d48 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	4a0e      	ldr	r2, [pc, #56]	; (8006d70 <UART_AdvFeatureConfig+0x164>)
 8006d38:	4013      	ands	r3, r2
 8006d3a:	0019      	movs	r1, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	430a      	orrs	r2, r1
 8006d46:	605a      	str	r2, [r3, #4]
  }
}
 8006d48:	46c0      	nop			; (mov r8, r8)
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	b002      	add	sp, #8
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	fffdffff 	.word	0xfffdffff
 8006d54:	fffeffff 	.word	0xfffeffff
 8006d58:	fffbffff 	.word	0xfffbffff
 8006d5c:	ffff7fff 	.word	0xffff7fff
 8006d60:	ffffefff 	.word	0xffffefff
 8006d64:	ffffdfff 	.word	0xffffdfff
 8006d68:	ffefffff 	.word	0xffefffff
 8006d6c:	ff9fffff 	.word	0xff9fffff
 8006d70:	fff7ffff 	.word	0xfff7ffff

08006d74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2290      	movs	r2, #144	; 0x90
 8006d80:	2100      	movs	r1, #0
 8006d82:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d84:	f7fc fec0 	bl	8003b08 <HAL_GetTick>
 8006d88:	0003      	movs	r3, r0
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2208      	movs	r2, #8
 8006d94:	4013      	ands	r3, r2
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d10c      	bne.n	8006db4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2280      	movs	r2, #128	; 0x80
 8006d9e:	0391      	lsls	r1, r2, #14
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	4a1a      	ldr	r2, [pc, #104]	; (8006e0c <UART_CheckIdleState+0x98>)
 8006da4:	9200      	str	r2, [sp, #0]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f000 f832 	bl	8006e10 <UART_WaitOnFlagUntilTimeout>
 8006dac:	1e03      	subs	r3, r0, #0
 8006dae:	d001      	beq.n	8006db4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e026      	b.n	8006e02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2204      	movs	r2, #4
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d10c      	bne.n	8006ddc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2280      	movs	r2, #128	; 0x80
 8006dc6:	03d1      	lsls	r1, r2, #15
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	4a10      	ldr	r2, [pc, #64]	; (8006e0c <UART_CheckIdleState+0x98>)
 8006dcc:	9200      	str	r2, [sp, #0]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f000 f81e 	bl	8006e10 <UART_WaitOnFlagUntilTimeout>
 8006dd4:	1e03      	subs	r3, r0, #0
 8006dd6:	d001      	beq.n	8006ddc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e012      	b.n	8006e02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2288      	movs	r2, #136	; 0x88
 8006de0:	2120      	movs	r1, #32
 8006de2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	228c      	movs	r2, #140	; 0x8c
 8006de8:	2120      	movs	r1, #32
 8006dea:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2284      	movs	r2, #132	; 0x84
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	0018      	movs	r0, r3
 8006e04:	46bd      	mov	sp, r7
 8006e06:	b004      	add	sp, #16
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	46c0      	nop			; (mov r8, r8)
 8006e0c:	01ffffff 	.word	0x01ffffff

08006e10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b094      	sub	sp, #80	; 0x50
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	1dfb      	adds	r3, r7, #7
 8006e1e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e20:	e0a7      	b.n	8006f72 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e24:	3301      	adds	r3, #1
 8006e26:	d100      	bne.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006e28:	e0a3      	b.n	8006f72 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e2a:	f7fc fe6d 	bl	8003b08 <HAL_GetTick>
 8006e2e:	0002      	movs	r2, r0
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	1ad3      	subs	r3, r2, r3
 8006e34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d302      	bcc.n	8006e40 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d13f      	bne.n	8006ec0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e40:	f3ef 8310 	mrs	r3, PRIMASK
 8006e44:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006e48:	647b      	str	r3, [r7, #68]	; 0x44
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e50:	f383 8810 	msr	PRIMASK, r3
}
 8006e54:	46c0      	nop			; (mov r8, r8)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	494e      	ldr	r1, [pc, #312]	; (8006f9c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006e62:	400a      	ands	r2, r1
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e68:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6c:	f383 8810 	msr	PRIMASK, r3
}
 8006e70:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e72:	f3ef 8310 	mrs	r3, PRIMASK
 8006e76:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e82:	f383 8810 	msr	PRIMASK, r3
}
 8006e86:	46c0      	nop			; (mov r8, r8)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689a      	ldr	r2, [r3, #8]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2101      	movs	r1, #1
 8006e94:	438a      	bics	r2, r1
 8006e96:	609a      	str	r2, [r3, #8]
 8006e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e9e:	f383 8810 	msr	PRIMASK, r3
}
 8006ea2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2288      	movs	r2, #136	; 0x88
 8006ea8:	2120      	movs	r1, #32
 8006eaa:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	228c      	movs	r2, #140	; 0x8c
 8006eb0:	2120      	movs	r1, #32
 8006eb2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2284      	movs	r2, #132	; 0x84
 8006eb8:	2100      	movs	r1, #0
 8006eba:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e069      	b.n	8006f94 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2204      	movs	r2, #4
 8006ec8:	4013      	ands	r3, r2
 8006eca:	d052      	beq.n	8006f72 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	69da      	ldr	r2, [r3, #28]
 8006ed2:	2380      	movs	r3, #128	; 0x80
 8006ed4:	011b      	lsls	r3, r3, #4
 8006ed6:	401a      	ands	r2, r3
 8006ed8:	2380      	movs	r3, #128	; 0x80
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d148      	bne.n	8006f72 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2280      	movs	r2, #128	; 0x80
 8006ee6:	0112      	lsls	r2, r2, #4
 8006ee8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006eea:	f3ef 8310 	mrs	r3, PRIMASK
 8006eee:	613b      	str	r3, [r7, #16]
  return(result);
 8006ef0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f383 8810 	msr	PRIMASK, r3
}
 8006efe:	46c0      	nop			; (mov r8, r8)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4924      	ldr	r1, [pc, #144]	; (8006f9c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006f0c:	400a      	ands	r2, r1
 8006f0e:	601a      	str	r2, [r3, #0]
 8006f10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	f383 8810 	msr	PRIMASK, r3
}
 8006f1a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f20:	61fb      	str	r3, [r7, #28]
  return(result);
 8006f22:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f24:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f26:	2301      	movs	r3, #1
 8006f28:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	f383 8810 	msr	PRIMASK, r3
}
 8006f30:	46c0      	nop			; (mov r8, r8)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689a      	ldr	r2, [r3, #8]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	438a      	bics	r2, r1
 8006f40:	609a      	str	r2, [r3, #8]
 8006f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f44:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f48:	f383 8810 	msr	PRIMASK, r3
}
 8006f4c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2288      	movs	r2, #136	; 0x88
 8006f52:	2120      	movs	r1, #32
 8006f54:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	228c      	movs	r2, #140	; 0x8c
 8006f5a:	2120      	movs	r1, #32
 8006f5c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2290      	movs	r2, #144	; 0x90
 8006f62:	2120      	movs	r1, #32
 8006f64:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2284      	movs	r2, #132	; 0x84
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e010      	b.n	8006f94 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	69db      	ldr	r3, [r3, #28]
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	425a      	negs	r2, r3
 8006f82:	4153      	adcs	r3, r2
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	001a      	movs	r2, r3
 8006f88:	1dfb      	adds	r3, r7, #7
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d100      	bne.n	8006f92 <UART_WaitOnFlagUntilTimeout+0x182>
 8006f90:	e747      	b.n	8006e22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	0018      	movs	r0, r3
 8006f96:	46bd      	mov	sp, r7
 8006f98:	b014      	add	sp, #80	; 0x50
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	fffffe5f 	.word	0xfffffe5f

08006fa0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2284      	movs	r2, #132	; 0x84
 8006fac:	5c9b      	ldrb	r3, [r3, r2]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <HAL_UARTEx_DisableFifoMode+0x16>
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	e027      	b.n	8007006 <HAL_UARTEx_DisableFifoMode+0x66>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2284      	movs	r2, #132	; 0x84
 8006fba:	2101      	movs	r1, #1
 8006fbc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2288      	movs	r2, #136	; 0x88
 8006fc2:	2124      	movs	r1, #36	; 0x24
 8006fc4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2101      	movs	r1, #1
 8006fda:	438a      	bics	r2, r1
 8006fdc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4a0b      	ldr	r2, [pc, #44]	; (8007010 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2288      	movs	r2, #136	; 0x88
 8006ff8:	2120      	movs	r1, #32
 8006ffa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2284      	movs	r2, #132	; 0x84
 8007000:	2100      	movs	r1, #0
 8007002:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	0018      	movs	r0, r3
 8007008:	46bd      	mov	sp, r7
 800700a:	b004      	add	sp, #16
 800700c:	bd80      	pop	{r7, pc}
 800700e:	46c0      	nop			; (mov r8, r8)
 8007010:	dfffffff 	.word	0xdfffffff

08007014 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2284      	movs	r2, #132	; 0x84
 8007022:	5c9b      	ldrb	r3, [r3, r2]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d101      	bne.n	800702c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007028:	2302      	movs	r3, #2
 800702a:	e02e      	b.n	800708a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2284      	movs	r2, #132	; 0x84
 8007030:	2101      	movs	r1, #1
 8007032:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2288      	movs	r2, #136	; 0x88
 8007038:	2124      	movs	r1, #36	; 0x24
 800703a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2101      	movs	r1, #1
 8007050:	438a      	bics	r2, r1
 8007052:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	08d9      	lsrs	r1, r3, #3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	430a      	orrs	r2, r1
 8007066:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	0018      	movs	r0, r3
 800706c:	f000 f854 	bl	8007118 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2288      	movs	r2, #136	; 0x88
 800707c:	2120      	movs	r1, #32
 800707e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2284      	movs	r2, #132	; 0x84
 8007084:	2100      	movs	r1, #0
 8007086:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	0018      	movs	r0, r3
 800708c:	46bd      	mov	sp, r7
 800708e:	b004      	add	sp, #16
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2284      	movs	r2, #132	; 0x84
 80070a2:	5c9b      	ldrb	r3, [r3, r2]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e02f      	b.n	800710c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2284      	movs	r2, #132	; 0x84
 80070b0:	2101      	movs	r1, #1
 80070b2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2288      	movs	r2, #136	; 0x88
 80070b8:	2124      	movs	r1, #36	; 0x24
 80070ba:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2101      	movs	r1, #1
 80070d0:	438a      	bics	r2, r1
 80070d2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	4a0e      	ldr	r2, [pc, #56]	; (8007114 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80070dc:	4013      	ands	r3, r2
 80070de:	0019      	movs	r1, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	0018      	movs	r0, r3
 80070ee:	f000 f813 	bl	8007118 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2288      	movs	r2, #136	; 0x88
 80070fe:	2120      	movs	r1, #32
 8007100:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2284      	movs	r2, #132	; 0x84
 8007106:	2100      	movs	r1, #0
 8007108:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	0018      	movs	r0, r3
 800710e:	46bd      	mov	sp, r7
 8007110:	b004      	add	sp, #16
 8007112:	bd80      	pop	{r7, pc}
 8007114:	f1ffffff 	.word	0xf1ffffff

08007118 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007124:	2b00      	cmp	r3, #0
 8007126:	d108      	bne.n	800713a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	226a      	movs	r2, #106	; 0x6a
 800712c:	2101      	movs	r1, #1
 800712e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2268      	movs	r2, #104	; 0x68
 8007134:	2101      	movs	r1, #1
 8007136:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007138:	e043      	b.n	80071c2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800713a:	260f      	movs	r6, #15
 800713c:	19bb      	adds	r3, r7, r6
 800713e:	2208      	movs	r2, #8
 8007140:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007142:	200e      	movs	r0, #14
 8007144:	183b      	adds	r3, r7, r0
 8007146:	2208      	movs	r2, #8
 8007148:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	0e5b      	lsrs	r3, r3, #25
 8007152:	b2da      	uxtb	r2, r3
 8007154:	240d      	movs	r4, #13
 8007156:	193b      	adds	r3, r7, r4
 8007158:	2107      	movs	r1, #7
 800715a:	400a      	ands	r2, r1
 800715c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	0f5b      	lsrs	r3, r3, #29
 8007166:	b2da      	uxtb	r2, r3
 8007168:	250c      	movs	r5, #12
 800716a:	197b      	adds	r3, r7, r5
 800716c:	2107      	movs	r1, #7
 800716e:	400a      	ands	r2, r1
 8007170:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007172:	183b      	adds	r3, r7, r0
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	197a      	adds	r2, r7, r5
 8007178:	7812      	ldrb	r2, [r2, #0]
 800717a:	4914      	ldr	r1, [pc, #80]	; (80071cc <UARTEx_SetNbDataToProcess+0xb4>)
 800717c:	5c8a      	ldrb	r2, [r1, r2]
 800717e:	435a      	muls	r2, r3
 8007180:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007182:	197b      	adds	r3, r7, r5
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	4a12      	ldr	r2, [pc, #72]	; (80071d0 <UARTEx_SetNbDataToProcess+0xb8>)
 8007188:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800718a:	0019      	movs	r1, r3
 800718c:	f7f9 f860 	bl	8000250 <__divsi3>
 8007190:	0003      	movs	r3, r0
 8007192:	b299      	uxth	r1, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	226a      	movs	r2, #106	; 0x6a
 8007198:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800719a:	19bb      	adds	r3, r7, r6
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	193a      	adds	r2, r7, r4
 80071a0:	7812      	ldrb	r2, [r2, #0]
 80071a2:	490a      	ldr	r1, [pc, #40]	; (80071cc <UARTEx_SetNbDataToProcess+0xb4>)
 80071a4:	5c8a      	ldrb	r2, [r1, r2]
 80071a6:	435a      	muls	r2, r3
 80071a8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80071aa:	193b      	adds	r3, r7, r4
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	4a08      	ldr	r2, [pc, #32]	; (80071d0 <UARTEx_SetNbDataToProcess+0xb8>)
 80071b0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071b2:	0019      	movs	r1, r3
 80071b4:	f7f9 f84c 	bl	8000250 <__divsi3>
 80071b8:	0003      	movs	r3, r0
 80071ba:	b299      	uxth	r1, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2268      	movs	r2, #104	; 0x68
 80071c0:	5299      	strh	r1, [r3, r2]
}
 80071c2:	46c0      	nop			; (mov r8, r8)
 80071c4:	46bd      	mov	sp, r7
 80071c6:	b005      	add	sp, #20
 80071c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ca:	46c0      	nop			; (mov r8, r8)
 80071cc:	0800fafc 	.word	0x0800fafc
 80071d0:	0800fb04 	.word	0x0800fb04

080071d4 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 80071d4:	b5b0      	push	{r4, r5, r7, lr}
 80071d6:	b0e4      	sub	sp, #400	; 0x190
 80071d8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80071da:	24c8      	movs	r4, #200	; 0xc8
 80071dc:	193b      	adds	r3, r7, r4
 80071de:	0018      	movs	r0, r3
 80071e0:	23c6      	movs	r3, #198	; 0xc6
 80071e2:	001a      	movs	r2, r3
 80071e4:	2100      	movs	r1, #0
 80071e6:	f002 f981 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 80071ea:	4b13      	ldr	r3, [pc, #76]	; (8007238 <astronode_send_cfg_sr+0x64>)
 80071ec:	25c8      	movs	r5, #200	; 0xc8
 80071ee:	006d      	lsls	r5, r5, #1
 80071f0:	195b      	adds	r3, r3, r5
 80071f2:	19db      	adds	r3, r3, r7
 80071f4:	0018      	movs	r0, r3
 80071f6:	23c6      	movs	r3, #198	; 0xc6
 80071f8:	001a      	movs	r2, r3
 80071fa:	2100      	movs	r1, #0
 80071fc:	f002 f976 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007200:	193b      	adds	r3, r7, r4
 8007202:	2210      	movs	r2, #16
 8007204:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007206:	003a      	movs	r2, r7
 8007208:	193b      	adds	r3, r7, r4
 800720a:	0011      	movs	r1, r2
 800720c:	0018      	movs	r0, r3
 800720e:	f001 fa4d 	bl	80086ac <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <astronode_send_cfg_sr+0x64>)
 8007214:	195b      	adds	r3, r3, r5
 8007216:	19db      	adds	r3, r3, r7
 8007218:	781b      	ldrb	r3, [r3, #0]
 800721a:	2b90      	cmp	r3, #144	; 0x90
 800721c:	d104      	bne.n	8007228 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 800721e:	4b07      	ldr	r3, [pc, #28]	; (800723c <astronode_send_cfg_sr+0x68>)
 8007220:	0018      	movs	r0, r3
 8007222:	f7fb ff89 	bl	8003138 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007226:	e003      	b.n	8007230 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007228:	4b05      	ldr	r3, [pc, #20]	; (8007240 <astronode_send_cfg_sr+0x6c>)
 800722a:	0018      	movs	r0, r3
 800722c:	f7fb ff84 	bl	8003138 <send_debug_logs>
}
 8007230:	46c0      	nop			; (mov r8, r8)
 8007232:	46bd      	mov	sp, r7
 8007234:	b064      	add	sp, #400	; 0x190
 8007236:	bdb0      	pop	{r4, r5, r7, pc}
 8007238:	fffffe70 	.word	0xfffffe70
 800723c:	0800e554 	.word	0x0800e554
 8007240:	0800e588 	.word	0x0800e588

08007244 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007246:	b0e7      	sub	sp, #412	; 0x19c
 8007248:	af00      	add	r7, sp, #0
 800724a:	0005      	movs	r5, r0
 800724c:	000c      	movs	r4, r1
 800724e:	0010      	movs	r0, r2
 8007250:	0019      	movs	r1, r3
 8007252:	4b4b      	ldr	r3, [pc, #300]	; (8007380 <astronode_send_cfg_wr+0x13c>)
 8007254:	26cc      	movs	r6, #204	; 0xcc
 8007256:	0076      	lsls	r6, r6, #1
 8007258:	199b      	adds	r3, r3, r6
 800725a:	19db      	adds	r3, r3, r7
 800725c:	1c2a      	adds	r2, r5, #0
 800725e:	701a      	strb	r2, [r3, #0]
 8007260:	4b48      	ldr	r3, [pc, #288]	; (8007384 <astronode_send_cfg_wr+0x140>)
 8007262:	0035      	movs	r5, r6
 8007264:	195b      	adds	r3, r3, r5
 8007266:	19db      	adds	r3, r3, r7
 8007268:	1c22      	adds	r2, r4, #0
 800726a:	701a      	strb	r2, [r3, #0]
 800726c:	4b46      	ldr	r3, [pc, #280]	; (8007388 <astronode_send_cfg_wr+0x144>)
 800726e:	002c      	movs	r4, r5
 8007270:	191b      	adds	r3, r3, r4
 8007272:	19db      	adds	r3, r3, r7
 8007274:	1c02      	adds	r2, r0, #0
 8007276:	701a      	strb	r2, [r3, #0]
 8007278:	4b44      	ldr	r3, [pc, #272]	; (800738c <astronode_send_cfg_wr+0x148>)
 800727a:	191b      	adds	r3, r3, r4
 800727c:	19db      	adds	r3, r3, r7
 800727e:	1c0a      	adds	r2, r1, #0
 8007280:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007282:	25d0      	movs	r5, #208	; 0xd0
 8007284:	197b      	adds	r3, r7, r5
 8007286:	0018      	movs	r0, r3
 8007288:	23c6      	movs	r3, #198	; 0xc6
 800728a:	001a      	movs	r2, r3
 800728c:	2100      	movs	r1, #0
 800728e:	f002 f92d 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007292:	4b3f      	ldr	r3, [pc, #252]	; (8007390 <astronode_send_cfg_wr+0x14c>)
 8007294:	191b      	adds	r3, r3, r4
 8007296:	19db      	adds	r3, r3, r7
 8007298:	0018      	movs	r0, r3
 800729a:	23c6      	movs	r3, #198	; 0xc6
 800729c:	001a      	movs	r2, r3
 800729e:	2100      	movs	r1, #0
 80072a0:	f002 f924 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 80072a4:	0029      	movs	r1, r5
 80072a6:	187b      	adds	r3, r7, r1
 80072a8:	2205      	movs	r2, #5
 80072aa:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 80072ac:	4b34      	ldr	r3, [pc, #208]	; (8007380 <astronode_send_cfg_wr+0x13c>)
 80072ae:	191b      	adds	r3, r3, r4
 80072b0:	19db      	adds	r3, r3, r7
 80072b2:	2200      	movs	r2, #0
 80072b4:	569a      	ldrsb	r2, [r3, r2]
 80072b6:	4b33      	ldr	r3, [pc, #204]	; (8007384 <astronode_send_cfg_wr+0x140>)
 80072b8:	191b      	adds	r3, r3, r4
 80072ba:	19db      	adds	r3, r3, r7
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	005b      	lsls	r3, r3, #1
 80072c0:	b25b      	sxtb	r3, r3
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 80072c6:	4b30      	ldr	r3, [pc, #192]	; (8007388 <astronode_send_cfg_wr+0x144>)
 80072c8:	191b      	adds	r3, r3, r4
 80072ca:	19db      	adds	r3, r3, r7
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	b25b      	sxtb	r3, r3
 80072d2:	4313      	orrs	r3, r2
 80072d4:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 80072d6:	4b2d      	ldr	r3, [pc, #180]	; (800738c <astronode_send_cfg_wr+0x148>)
 80072d8:	191b      	adds	r3, r3, r4
 80072da:	19db      	adds	r3, r3, r7
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	b25b      	sxtb	r3, r3
 80072e2:	4313      	orrs	r3, r2
 80072e4:	b25b      	sxtb	r3, r3
 80072e6:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 80072e8:	187b      	adds	r3, r7, r1
 80072ea:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 80072ec:	23d4      	movs	r3, #212	; 0xd4
 80072ee:	005b      	lsls	r3, r3, #1
 80072f0:	2508      	movs	r5, #8
 80072f2:	195b      	adds	r3, r3, r5
 80072f4:	19db      	adds	r3, r3, r7
 80072f6:	2200      	movs	r2, #0
 80072f8:	569a      	ldrsb	r2, [r3, r2]
 80072fa:	23d6      	movs	r3, #214	; 0xd6
 80072fc:	005b      	lsls	r3, r3, #1
 80072fe:	195b      	adds	r3, r3, r5
 8007300:	19db      	adds	r3, r3, r7
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	b25b      	sxtb	r3, r3
 8007308:	4313      	orrs	r3, r2
 800730a:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 800730c:	23d8      	movs	r3, #216	; 0xd8
 800730e:	005b      	lsls	r3, r3, #1
 8007310:	195b      	adds	r3, r3, r5
 8007312:	19db      	adds	r3, r3, r7
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	b25b      	sxtb	r3, r3
 800731a:	4313      	orrs	r3, r2
 800731c:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 800731e:	23da      	movs	r3, #218	; 0xda
 8007320:	005b      	lsls	r3, r3, #1
 8007322:	195b      	adds	r3, r3, r5
 8007324:	19db      	adds	r3, r3, r7
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	00db      	lsls	r3, r3, #3
 800732a:	b25b      	sxtb	r3, r3
 800732c:	4313      	orrs	r3, r2
 800732e:	b25b      	sxtb	r3, r3
 8007330:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007332:	187b      	adds	r3, r7, r1
 8007334:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007336:	0008      	movs	r0, r1
 8007338:	187b      	adds	r3, r7, r1
 800733a:	22c4      	movs	r2, #196	; 0xc4
 800733c:	2103      	movs	r1, #3
 800733e:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007340:	002b      	movs	r3, r5
 8007342:	18fa      	adds	r2, r7, r3
 8007344:	183b      	adds	r3, r7, r0
 8007346:	0011      	movs	r1, r2
 8007348:	0018      	movs	r0, r3
 800734a:	f001 f9af 	bl	80086ac <astronode_transport_send_receive>
 800734e:	0003      	movs	r3, r0
 8007350:	2b01      	cmp	r3, #1
 8007352:	d10f      	bne.n	8007374 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007354:	4b0e      	ldr	r3, [pc, #56]	; (8007390 <astronode_send_cfg_wr+0x14c>)
 8007356:	191b      	adds	r3, r3, r4
 8007358:	19db      	adds	r3, r3, r7
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	2b85      	cmp	r3, #133	; 0x85
 800735e:	d105      	bne.n	800736c <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007360:	4b0c      	ldr	r3, [pc, #48]	; (8007394 <astronode_send_cfg_wr+0x150>)
 8007362:	0018      	movs	r0, r3
 8007364:	f7fb fee8 	bl	8003138 <send_debug_logs>
            return true ;
 8007368:	2301      	movs	r3, #1
 800736a:	e004      	b.n	8007376 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 800736c:	4b0a      	ldr	r3, [pc, #40]	; (8007398 <astronode_send_cfg_wr+0x154>)
 800736e:	0018      	movs	r0, r3
 8007370:	f7fb fee2 	bl	8003138 <send_debug_logs>
        }
    }
    return false ;
 8007374:	2300      	movs	r3, #0
}
 8007376:	0018      	movs	r0, r3
 8007378:	46bd      	mov	sp, r7
 800737a:	b067      	add	sp, #412	; 0x19c
 800737c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800737e:	46c0      	nop			; (mov r8, r8)
 8007380:	fffffe6f 	.word	0xfffffe6f
 8007384:	fffffe6e 	.word	0xfffffe6e
 8007388:	fffffe6d 	.word	0xfffffe6d
 800738c:	fffffe6c 	.word	0xfffffe6c
 8007390:	fffffe70 	.word	0xfffffe70
 8007394:	0800e5bc 	.word	0x0800e5bc
 8007398:	0800e5e8 	.word	0x0800e5e8

0800739c <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 800739c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800739e:	b0ed      	sub	sp, #436	; 0x1b4
 80073a0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80073a2:	21c8      	movs	r1, #200	; 0xc8
 80073a4:	2318      	movs	r3, #24
 80073a6:	18cb      	adds	r3, r1, r3
 80073a8:	19db      	adds	r3, r3, r7
 80073aa:	0018      	movs	r0, r3
 80073ac:	23c6      	movs	r3, #198	; 0xc6
 80073ae:	001a      	movs	r2, r3
 80073b0:	2100      	movs	r1, #0
 80073b2:	f002 f89b 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 80073b6:	4b4a      	ldr	r3, [pc, #296]	; (80074e0 <astronode_send_mgi_rr+0x144>)
 80073b8:	26cc      	movs	r6, #204	; 0xcc
 80073ba:	0076      	lsls	r6, r6, #1
 80073bc:	199b      	adds	r3, r3, r6
 80073be:	2218      	movs	r2, #24
 80073c0:	4694      	mov	ip, r2
 80073c2:	44bc      	add	ip, r7
 80073c4:	4463      	add	r3, ip
 80073c6:	0018      	movs	r0, r3
 80073c8:	23c6      	movs	r3, #198	; 0xc6
 80073ca:	001a      	movs	r2, r3
 80073cc:	2100      	movs	r1, #0
 80073ce:	f002 f88d 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 80073d2:	21c8      	movs	r1, #200	; 0xc8
 80073d4:	2318      	movs	r3, #24
 80073d6:	18cb      	adds	r3, r1, r3
 80073d8:	19db      	adds	r3, r3, r7
 80073da:	2219      	movs	r2, #25
 80073dc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80073de:	2318      	movs	r3, #24
 80073e0:	18fa      	adds	r2, r7, r3
 80073e2:	2318      	movs	r3, #24
 80073e4:	18cb      	adds	r3, r1, r3
 80073e6:	19db      	adds	r3, r3, r7
 80073e8:	0011      	movs	r1, r2
 80073ea:	0018      	movs	r0, r3
 80073ec:	f001 f95e 	bl	80086ac <astronode_transport_send_receive>
 80073f0:	0003      	movs	r3, r0
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d16f      	bne.n	80074d6 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 80073f6:	4b3a      	ldr	r3, [pc, #232]	; (80074e0 <astronode_send_mgi_rr+0x144>)
 80073f8:	0032      	movs	r2, r6
 80073fa:	189b      	adds	r3, r3, r2
 80073fc:	2118      	movs	r1, #24
 80073fe:	468c      	mov	ip, r1
 8007400:	44bc      	add	ip, r7
 8007402:	4463      	add	r3, ip
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	2b99      	cmp	r3, #153	; 0x99
 8007408:	d161      	bne.n	80074ce <astronode_send_mgi_rr+0x132>
        {
 800740a:	466b      	mov	r3, sp
 800740c:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 800740e:	4b34      	ldr	r3, [pc, #208]	; (80074e0 <astronode_send_mgi_rr+0x144>)
 8007410:	189b      	adds	r3, r3, r2
 8007412:	2218      	movs	r2, #24
 8007414:	4694      	mov	ip, r2
 8007416:	44bc      	add	ip, r7
 8007418:	4463      	add	r3, ip
 800741a:	22c4      	movs	r2, #196	; 0xc4
 800741c:	5a9b      	ldrh	r3, [r3, r2]
 800741e:	001a      	movs	r2, r3
 8007420:	3a01      	subs	r2, #1
 8007422:	21ca      	movs	r1, #202	; 0xca
 8007424:	0049      	lsls	r1, r1, #1
 8007426:	2018      	movs	r0, #24
 8007428:	1809      	adds	r1, r1, r0
 800742a:	19c9      	adds	r1, r1, r7
 800742c:	600a      	str	r2, [r1, #0]
 800742e:	001c      	movs	r4, r3
 8007430:	2200      	movs	r2, #0
 8007432:	0015      	movs	r5, r2
 8007434:	0020      	movs	r0, r4
 8007436:	0029      	movs	r1, r5
 8007438:	0004      	movs	r4, r0
 800743a:	0f62      	lsrs	r2, r4, #29
 800743c:	000c      	movs	r4, r1
 800743e:	00e4      	lsls	r4, r4, #3
 8007440:	617c      	str	r4, [r7, #20]
 8007442:	697c      	ldr	r4, [r7, #20]
 8007444:	4314      	orrs	r4, r2
 8007446:	617c      	str	r4, [r7, #20]
 8007448:	0001      	movs	r1, r0
 800744a:	00c9      	lsls	r1, r1, #3
 800744c:	6139      	str	r1, [r7, #16]
 800744e:	603b      	str	r3, [r7, #0]
 8007450:	2200      	movs	r2, #0
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	6838      	ldr	r0, [r7, #0]
 8007456:	6879      	ldr	r1, [r7, #4]
 8007458:	0004      	movs	r4, r0
 800745a:	0f62      	lsrs	r2, r4, #29
 800745c:	000c      	movs	r4, r1
 800745e:	00e4      	lsls	r4, r4, #3
 8007460:	60fc      	str	r4, [r7, #12]
 8007462:	68fc      	ldr	r4, [r7, #12]
 8007464:	4314      	orrs	r4, r2
 8007466:	60fc      	str	r4, [r7, #12]
 8007468:	0001      	movs	r1, r0
 800746a:	00ca      	lsls	r2, r1, #3
 800746c:	60ba      	str	r2, [r7, #8]
 800746e:	3307      	adds	r3, #7
 8007470:	08db      	lsrs	r3, r3, #3
 8007472:	00db      	lsls	r3, r3, #3
 8007474:	4669      	mov	r1, sp
 8007476:	1acb      	subs	r3, r1, r3
 8007478:	469d      	mov	sp, r3
 800747a:	466b      	mov	r3, sp
 800747c:	3300      	adds	r3, #0
 800747e:	24c8      	movs	r4, #200	; 0xc8
 8007480:	0064      	lsls	r4, r4, #1
 8007482:	2218      	movs	r2, #24
 8007484:	18a2      	adds	r2, r4, r2
 8007486:	19d1      	adds	r1, r2, r7
 8007488:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 800748a:	4b16      	ldr	r3, [pc, #88]	; (80074e4 <astronode_send_mgi_rr+0x148>)
 800748c:	0018      	movs	r0, r3
 800748e:	f7fb fe53 	bl	8003138 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007492:	4b13      	ldr	r3, [pc, #76]	; (80074e0 <astronode_send_mgi_rr+0x144>)
 8007494:	22cc      	movs	r2, #204	; 0xcc
 8007496:	0052      	lsls	r2, r2, #1
 8007498:	189b      	adds	r3, r3, r2
 800749a:	2218      	movs	r2, #24
 800749c:	4694      	mov	ip, r2
 800749e:	44bc      	add	ip, r7
 80074a0:	4463      	add	r3, ip
 80074a2:	22c4      	movs	r2, #196	; 0xc4
 80074a4:	5a9b      	ldrh	r3, [r3, r2]
 80074a6:	0019      	movs	r1, r3
 80074a8:	2318      	movs	r3, #24
 80074aa:	18fb      	adds	r3, r7, r3
 80074ac:	3301      	adds	r3, #1
 80074ae:	4a0e      	ldr	r2, [pc, #56]	; (80074e8 <astronode_send_mgi_rr+0x14c>)
 80074b0:	2018      	movs	r0, #24
 80074b2:	1820      	adds	r0, r4, r0
 80074b4:	19c0      	adds	r0, r0, r7
 80074b6:	6800      	ldr	r0, [r0, #0]
 80074b8:	f001 ff78 	bl	80093ac <snprintf>
            send_debug_logs(guid);
 80074bc:	2318      	movs	r3, #24
 80074be:	18e3      	adds	r3, r4, r3
 80074c0:	19db      	adds	r3, r3, r7
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	0018      	movs	r0, r3
 80074c6:	f7fb fe37 	bl	8003138 <send_debug_logs>
 80074ca:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 80074cc:	e003      	b.n	80074d6 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 80074ce:	4b07      	ldr	r3, [pc, #28]	; (80074ec <astronode_send_mgi_rr+0x150>)
 80074d0:	0018      	movs	r0, r3
 80074d2:	f7fb fe31 	bl	8003138 <send_debug_logs>
}
 80074d6:	46c0      	nop			; (mov r8, r8)
 80074d8:	46bd      	mov	sp, r7
 80074da:	b06d      	add	sp, #436	; 0x1b4
 80074dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074de:	46c0      	nop			; (mov r8, r8)
 80074e0:	fffffe68 	.word	0xfffffe68
 80074e4:	0800e674 	.word	0x0800e674
 80074e8:	0800e684 	.word	0x0800e684
 80074ec:	0800e688 	.word	0x0800e688

080074f0 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 80074f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074f2:	b0ed      	sub	sp, #436	; 0x1b4
 80074f4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80074f6:	21c8      	movs	r1, #200	; 0xc8
 80074f8:	2318      	movs	r3, #24
 80074fa:	18cb      	adds	r3, r1, r3
 80074fc:	19db      	adds	r3, r3, r7
 80074fe:	0018      	movs	r0, r3
 8007500:	23c6      	movs	r3, #198	; 0xc6
 8007502:	001a      	movs	r2, r3
 8007504:	2100      	movs	r1, #0
 8007506:	f001 fff1 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 800750a:	4b4a      	ldr	r3, [pc, #296]	; (8007634 <astronode_send_msn_rr+0x144>)
 800750c:	26cc      	movs	r6, #204	; 0xcc
 800750e:	0076      	lsls	r6, r6, #1
 8007510:	199b      	adds	r3, r3, r6
 8007512:	2218      	movs	r2, #24
 8007514:	4694      	mov	ip, r2
 8007516:	44bc      	add	ip, r7
 8007518:	4463      	add	r3, ip
 800751a:	0018      	movs	r0, r3
 800751c:	23c6      	movs	r3, #198	; 0xc6
 800751e:	001a      	movs	r2, r3
 8007520:	2100      	movs	r1, #0
 8007522:	f001 ffe3 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8007526:	21c8      	movs	r1, #200	; 0xc8
 8007528:	2318      	movs	r3, #24
 800752a:	18cb      	adds	r3, r1, r3
 800752c:	19db      	adds	r3, r3, r7
 800752e:	221a      	movs	r2, #26
 8007530:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007532:	2318      	movs	r3, #24
 8007534:	18fa      	adds	r2, r7, r3
 8007536:	2318      	movs	r3, #24
 8007538:	18cb      	adds	r3, r1, r3
 800753a:	19db      	adds	r3, r3, r7
 800753c:	0011      	movs	r1, r2
 800753e:	0018      	movs	r0, r3
 8007540:	f001 f8b4 	bl	80086ac <astronode_transport_send_receive>
 8007544:	0003      	movs	r3, r0
 8007546:	2b01      	cmp	r3, #1
 8007548:	d16f      	bne.n	800762a <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 800754a:	4b3a      	ldr	r3, [pc, #232]	; (8007634 <astronode_send_msn_rr+0x144>)
 800754c:	0032      	movs	r2, r6
 800754e:	189b      	adds	r3, r3, r2
 8007550:	2118      	movs	r1, #24
 8007552:	468c      	mov	ip, r1
 8007554:	44bc      	add	ip, r7
 8007556:	4463      	add	r3, ip
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	2b9a      	cmp	r3, #154	; 0x9a
 800755c:	d161      	bne.n	8007622 <astronode_send_msn_rr+0x132>
        {
 800755e:	466b      	mov	r3, sp
 8007560:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007562:	4b34      	ldr	r3, [pc, #208]	; (8007634 <astronode_send_msn_rr+0x144>)
 8007564:	189b      	adds	r3, r3, r2
 8007566:	2218      	movs	r2, #24
 8007568:	4694      	mov	ip, r2
 800756a:	44bc      	add	ip, r7
 800756c:	4463      	add	r3, ip
 800756e:	22c4      	movs	r2, #196	; 0xc4
 8007570:	5a9b      	ldrh	r3, [r3, r2]
 8007572:	001a      	movs	r2, r3
 8007574:	3a01      	subs	r2, #1
 8007576:	21ca      	movs	r1, #202	; 0xca
 8007578:	0049      	lsls	r1, r1, #1
 800757a:	2018      	movs	r0, #24
 800757c:	1809      	adds	r1, r1, r0
 800757e:	19c9      	adds	r1, r1, r7
 8007580:	600a      	str	r2, [r1, #0]
 8007582:	001c      	movs	r4, r3
 8007584:	2200      	movs	r2, #0
 8007586:	0015      	movs	r5, r2
 8007588:	0020      	movs	r0, r4
 800758a:	0029      	movs	r1, r5
 800758c:	0004      	movs	r4, r0
 800758e:	0f62      	lsrs	r2, r4, #29
 8007590:	000c      	movs	r4, r1
 8007592:	00e4      	lsls	r4, r4, #3
 8007594:	617c      	str	r4, [r7, #20]
 8007596:	697c      	ldr	r4, [r7, #20]
 8007598:	4314      	orrs	r4, r2
 800759a:	617c      	str	r4, [r7, #20]
 800759c:	0001      	movs	r1, r0
 800759e:	00c9      	lsls	r1, r1, #3
 80075a0:	6139      	str	r1, [r7, #16]
 80075a2:	603b      	str	r3, [r7, #0]
 80075a4:	2200      	movs	r2, #0
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	6838      	ldr	r0, [r7, #0]
 80075aa:	6879      	ldr	r1, [r7, #4]
 80075ac:	0004      	movs	r4, r0
 80075ae:	0f62      	lsrs	r2, r4, #29
 80075b0:	000c      	movs	r4, r1
 80075b2:	00e4      	lsls	r4, r4, #3
 80075b4:	60fc      	str	r4, [r7, #12]
 80075b6:	68fc      	ldr	r4, [r7, #12]
 80075b8:	4314      	orrs	r4, r2
 80075ba:	60fc      	str	r4, [r7, #12]
 80075bc:	0001      	movs	r1, r0
 80075be:	00ca      	lsls	r2, r1, #3
 80075c0:	60ba      	str	r2, [r7, #8]
 80075c2:	3307      	adds	r3, #7
 80075c4:	08db      	lsrs	r3, r3, #3
 80075c6:	00db      	lsls	r3, r3, #3
 80075c8:	4669      	mov	r1, sp
 80075ca:	1acb      	subs	r3, r1, r3
 80075cc:	469d      	mov	sp, r3
 80075ce:	466b      	mov	r3, sp
 80075d0:	3300      	adds	r3, #0
 80075d2:	24c8      	movs	r4, #200	; 0xc8
 80075d4:	0064      	lsls	r4, r4, #1
 80075d6:	2218      	movs	r2, #24
 80075d8:	18a2      	adds	r2, r4, r2
 80075da:	19d1      	adds	r1, r2, r7
 80075dc:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 80075de:	4b16      	ldr	r3, [pc, #88]	; (8007638 <astronode_send_msn_rr+0x148>)
 80075e0:	0018      	movs	r0, r3
 80075e2:	f7fb fda9 	bl	8003138 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 80075e6:	4b13      	ldr	r3, [pc, #76]	; (8007634 <astronode_send_msn_rr+0x144>)
 80075e8:	22cc      	movs	r2, #204	; 0xcc
 80075ea:	0052      	lsls	r2, r2, #1
 80075ec:	189b      	adds	r3, r3, r2
 80075ee:	2218      	movs	r2, #24
 80075f0:	4694      	mov	ip, r2
 80075f2:	44bc      	add	ip, r7
 80075f4:	4463      	add	r3, ip
 80075f6:	22c4      	movs	r2, #196	; 0xc4
 80075f8:	5a9b      	ldrh	r3, [r3, r2]
 80075fa:	0019      	movs	r1, r3
 80075fc:	2318      	movs	r3, #24
 80075fe:	18fb      	adds	r3, r7, r3
 8007600:	3301      	adds	r3, #1
 8007602:	4a0e      	ldr	r2, [pc, #56]	; (800763c <astronode_send_msn_rr+0x14c>)
 8007604:	2018      	movs	r0, #24
 8007606:	1820      	adds	r0, r4, r0
 8007608:	19c0      	adds	r0, r0, r7
 800760a:	6800      	ldr	r0, [r0, #0]
 800760c:	f001 fece 	bl	80093ac <snprintf>
            send_debug_logs(serial_number);
 8007610:	2318      	movs	r3, #24
 8007612:	18e3      	adds	r3, r4, r3
 8007614:	19db      	adds	r3, r3, r7
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	0018      	movs	r0, r3
 800761a:	f7fb fd8d 	bl	8003138 <send_debug_logs>
 800761e:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007620:	e003      	b.n	800762a <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007622:	4b07      	ldr	r3, [pc, #28]	; (8007640 <astronode_send_msn_rr+0x150>)
 8007624:	0018      	movs	r0, r3
 8007626:	f7fb fd87 	bl	8003138 <send_debug_logs>
}
 800762a:	46c0      	nop			; (mov r8, r8)
 800762c:	46bd      	mov	sp, r7
 800762e:	b06d      	add	sp, #436	; 0x1b4
 8007630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007632:	46c0      	nop			; (mov r8, r8)
 8007634:	fffffe68 	.word	0xfffffe68
 8007638:	0800e6a4 	.word	0x0800e6a4
 800763c:	0800e684 	.word	0x0800e684
 8007640:	0800e6c0 	.word	0x0800e6c0

08007644 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007644:	b5b0      	push	{r4, r5, r7, lr}
 8007646:	b0e4      	sub	sp, #400	; 0x190
 8007648:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800764a:	24c8      	movs	r4, #200	; 0xc8
 800764c:	193b      	adds	r3, r7, r4
 800764e:	0018      	movs	r0, r3
 8007650:	23c6      	movs	r3, #198	; 0xc6
 8007652:	001a      	movs	r2, r3
 8007654:	2100      	movs	r1, #0
 8007656:	f001 ff49 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 800765a:	4b31      	ldr	r3, [pc, #196]	; (8007720 <astronode_send_evt_rr+0xdc>)
 800765c:	25c8      	movs	r5, #200	; 0xc8
 800765e:	006d      	lsls	r5, r5, #1
 8007660:	195b      	adds	r3, r3, r5
 8007662:	19db      	adds	r3, r3, r7
 8007664:	0018      	movs	r0, r3
 8007666:	23c6      	movs	r3, #198	; 0xc6
 8007668:	001a      	movs	r2, r3
 800766a:	2100      	movs	r1, #0
 800766c:	f001 ff3e 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007670:	193b      	adds	r3, r7, r4
 8007672:	2265      	movs	r2, #101	; 0x65
 8007674:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007676:	003a      	movs	r2, r7
 8007678:	193b      	adds	r3, r7, r4
 800767a:	0011      	movs	r1, r2
 800767c:	0018      	movs	r0, r3
 800767e:	f001 f815 	bl	80086ac <astronode_transport_send_receive>
 8007682:	0003      	movs	r3, r0
 8007684:	2b01      	cmp	r3, #1
 8007686:	d147      	bne.n	8007718 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007688:	4b25      	ldr	r3, [pc, #148]	; (8007720 <astronode_send_evt_rr+0xdc>)
 800768a:	195b      	adds	r3, r3, r5
 800768c:	19db      	adds	r3, r3, r7
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	2be5      	cmp	r3, #229	; 0xe5
 8007692:	d141      	bne.n	8007718 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007694:	4b22      	ldr	r3, [pc, #136]	; (8007720 <astronode_send_evt_rr+0xdc>)
 8007696:	195b      	adds	r3, r3, r5
 8007698:	19db      	adds	r3, r3, r7
 800769a:	785b      	ldrb	r3, [r3, #1]
 800769c:	001a      	movs	r2, r3
 800769e:	2301      	movs	r3, #1
 80076a0:	4013      	ands	r3, r2
 80076a2:	d006      	beq.n	80076b2 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80076a4:	4b1f      	ldr	r3, [pc, #124]	; (8007724 <astronode_send_evt_rr+0xe0>)
 80076a6:	2201      	movs	r2, #1
 80076a8:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 80076aa:	4b1f      	ldr	r3, [pc, #124]	; (8007728 <astronode_send_evt_rr+0xe4>)
 80076ac:	0018      	movs	r0, r3
 80076ae:	f7fb fd43 	bl	8003138 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 80076b2:	4b1b      	ldr	r3, [pc, #108]	; (8007720 <astronode_send_evt_rr+0xdc>)
 80076b4:	22c8      	movs	r2, #200	; 0xc8
 80076b6:	0052      	lsls	r2, r2, #1
 80076b8:	189b      	adds	r3, r3, r2
 80076ba:	19db      	adds	r3, r3, r7
 80076bc:	785b      	ldrb	r3, [r3, #1]
 80076be:	001a      	movs	r2, r3
 80076c0:	2302      	movs	r3, #2
 80076c2:	4013      	ands	r3, r2
 80076c4:	d006      	beq.n	80076d4 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80076c6:	4b19      	ldr	r3, [pc, #100]	; (800772c <astronode_send_evt_rr+0xe8>)
 80076c8:	2201      	movs	r2, #1
 80076ca:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 80076cc:	4b18      	ldr	r3, [pc, #96]	; (8007730 <astronode_send_evt_rr+0xec>)
 80076ce:	0018      	movs	r0, r3
 80076d0:	f7fb fd32 	bl	8003138 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 80076d4:	4b12      	ldr	r3, [pc, #72]	; (8007720 <astronode_send_evt_rr+0xdc>)
 80076d6:	22c8      	movs	r2, #200	; 0xc8
 80076d8:	0052      	lsls	r2, r2, #1
 80076da:	189b      	adds	r3, r3, r2
 80076dc:	19db      	adds	r3, r3, r7
 80076de:	785b      	ldrb	r3, [r3, #1]
 80076e0:	001a      	movs	r2, r3
 80076e2:	2304      	movs	r3, #4
 80076e4:	4013      	ands	r3, r2
 80076e6:	d006      	beq.n	80076f6 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 80076e8:	4b12      	ldr	r3, [pc, #72]	; (8007734 <astronode_send_evt_rr+0xf0>)
 80076ea:	2201      	movs	r2, #1
 80076ec:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 80076ee:	4b12      	ldr	r3, [pc, #72]	; (8007738 <astronode_send_evt_rr+0xf4>)
 80076f0:	0018      	movs	r0, r3
 80076f2:	f7fb fd21 	bl	8003138 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 80076f6:	4b0a      	ldr	r3, [pc, #40]	; (8007720 <astronode_send_evt_rr+0xdc>)
 80076f8:	22c8      	movs	r2, #200	; 0xc8
 80076fa:	0052      	lsls	r2, r2, #1
 80076fc:	189b      	adds	r3, r3, r2
 80076fe:	19db      	adds	r3, r3, r7
 8007700:	785b      	ldrb	r3, [r3, #1]
 8007702:	001a      	movs	r2, r3
 8007704:	2308      	movs	r3, #8
 8007706:	4013      	ands	r3, r2
 8007708:	d006      	beq.n	8007718 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 800770a:	4b0c      	ldr	r3, [pc, #48]	; (800773c <astronode_send_evt_rr+0xf8>)
 800770c:	2201      	movs	r2, #1
 800770e:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007710:	4b0b      	ldr	r3, [pc, #44]	; (8007740 <astronode_send_evt_rr+0xfc>)
 8007712:	0018      	movs	r0, r3
 8007714:	f7fb fd10 	bl	8003138 <send_debug_logs>
            }

        }
    }
}
 8007718:	46c0      	nop			; (mov r8, r8)
 800771a:	46bd      	mov	sp, r7
 800771c:	b064      	add	sp, #400	; 0x190
 800771e:	bdb0      	pop	{r4, r5, r7, pc}
 8007720:	fffffe70 	.word	0xfffffe70
 8007724:	20000b08 	.word	0x20000b08
 8007728:	0800e768 	.word	0x0800e768
 800772c:	20000b09 	.word	0x20000b09
 8007730:	0800e78c 	.word	0x0800e78c
 8007734:	20000b0a 	.word	0x20000b0a
 8007738:	0800e7a4 	.word	0x0800e7a4
 800773c:	20000b0b 	.word	0x20000b0b
 8007740:	0800e7b8 	.word	0x0800e7b8

08007744 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007746:	b0e7      	sub	sp, #412	; 0x19c
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 800774e:	24d0      	movs	r4, #208	; 0xd0
 8007750:	193b      	adds	r3, r7, r4
 8007752:	0018      	movs	r0, r3
 8007754:	23c6      	movs	r3, #198	; 0xc6
 8007756:	001a      	movs	r2, r3
 8007758:	2100      	movs	r1, #0
 800775a:	f001 fec7 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 800775e:	4b56      	ldr	r3, [pc, #344]	; (80078b8 <astronode_send_geo_wr+0x174>)
 8007760:	26cc      	movs	r6, #204	; 0xcc
 8007762:	0076      	lsls	r6, r6, #1
 8007764:	199b      	adds	r3, r3, r6
 8007766:	19db      	adds	r3, r3, r7
 8007768:	0018      	movs	r0, r3
 800776a:	23c6      	movs	r3, #198	; 0xc6
 800776c:	001a      	movs	r2, r3
 800776e:	2100      	movs	r1, #0
 8007770:	f001 febc 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007774:	193b      	adds	r3, r7, r4
 8007776:	2235      	movs	r2, #53	; 0x35
 8007778:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 800777a:	193b      	adds	r3, r7, r4
 800777c:	22c4      	movs	r2, #196	; 0xc4
 800777e:	5a9b      	ldrh	r3, [r3, r2]
 8007780:	1c5a      	adds	r2, r3, #1
 8007782:	b290      	uxth	r0, r2
 8007784:	193a      	adds	r2, r7, r4
 8007786:	21c4      	movs	r1, #196	; 0xc4
 8007788:	5250      	strh	r0, [r2, r1]
 800778a:	0019      	movs	r1, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	b2da      	uxtb	r2, r3
 8007790:	193b      	adds	r3, r7, r4
 8007792:	185b      	adds	r3, r3, r1
 8007794:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	1218      	asrs	r0, r3, #8
 800779a:	0025      	movs	r5, r4
 800779c:	197b      	adds	r3, r7, r5
 800779e:	22c4      	movs	r2, #196	; 0xc4
 80077a0:	5a9b      	ldrh	r3, [r3, r2]
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	b294      	uxth	r4, r2
 80077a6:	197a      	adds	r2, r7, r5
 80077a8:	21c4      	movs	r1, #196	; 0xc4
 80077aa:	5254      	strh	r4, [r2, r1]
 80077ac:	0019      	movs	r1, r3
 80077ae:	b2c2      	uxtb	r2, r0
 80077b0:	002c      	movs	r4, r5
 80077b2:	193b      	adds	r3, r7, r4
 80077b4:	185b      	adds	r3, r3, r1
 80077b6:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	1418      	asrs	r0, r3, #16
 80077bc:	0025      	movs	r5, r4
 80077be:	197b      	adds	r3, r7, r5
 80077c0:	22c4      	movs	r2, #196	; 0xc4
 80077c2:	5a9b      	ldrh	r3, [r3, r2]
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	b294      	uxth	r4, r2
 80077c8:	197a      	adds	r2, r7, r5
 80077ca:	21c4      	movs	r1, #196	; 0xc4
 80077cc:	5254      	strh	r4, [r2, r1]
 80077ce:	0019      	movs	r1, r3
 80077d0:	b2c2      	uxtb	r2, r0
 80077d2:	002c      	movs	r4, r5
 80077d4:	193b      	adds	r3, r7, r4
 80077d6:	185b      	adds	r3, r3, r1
 80077d8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	1618      	asrs	r0, r3, #24
 80077de:	0025      	movs	r5, r4
 80077e0:	197b      	adds	r3, r7, r5
 80077e2:	22c4      	movs	r2, #196	; 0xc4
 80077e4:	5a9b      	ldrh	r3, [r3, r2]
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	b294      	uxth	r4, r2
 80077ea:	197a      	adds	r2, r7, r5
 80077ec:	21c4      	movs	r1, #196	; 0xc4
 80077ee:	5254      	strh	r4, [r2, r1]
 80077f0:	0019      	movs	r1, r3
 80077f2:	b2c2      	uxtb	r2, r0
 80077f4:	002c      	movs	r4, r5
 80077f6:	193b      	adds	r3, r7, r4
 80077f8:	185b      	adds	r3, r3, r1
 80077fa:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80077fc:	193b      	adds	r3, r7, r4
 80077fe:	22c4      	movs	r2, #196	; 0xc4
 8007800:	5a9b      	ldrh	r3, [r3, r2]
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	b290      	uxth	r0, r2
 8007806:	193a      	adds	r2, r7, r4
 8007808:	21c4      	movs	r1, #196	; 0xc4
 800780a:	5250      	strh	r0, [r2, r1]
 800780c:	0019      	movs	r1, r3
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	b2da      	uxtb	r2, r3
 8007812:	193b      	adds	r3, r7, r4
 8007814:	185b      	adds	r3, r3, r1
 8007816:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	1218      	asrs	r0, r3, #8
 800781c:	0025      	movs	r5, r4
 800781e:	197b      	adds	r3, r7, r5
 8007820:	22c4      	movs	r2, #196	; 0xc4
 8007822:	5a9b      	ldrh	r3, [r3, r2]
 8007824:	1c5a      	adds	r2, r3, #1
 8007826:	b294      	uxth	r4, r2
 8007828:	197a      	adds	r2, r7, r5
 800782a:	21c4      	movs	r1, #196	; 0xc4
 800782c:	5254      	strh	r4, [r2, r1]
 800782e:	0019      	movs	r1, r3
 8007830:	b2c2      	uxtb	r2, r0
 8007832:	002c      	movs	r4, r5
 8007834:	193b      	adds	r3, r7, r4
 8007836:	185b      	adds	r3, r3, r1
 8007838:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	1418      	asrs	r0, r3, #16
 800783e:	0025      	movs	r5, r4
 8007840:	197b      	adds	r3, r7, r5
 8007842:	22c4      	movs	r2, #196	; 0xc4
 8007844:	5a9b      	ldrh	r3, [r3, r2]
 8007846:	1c5a      	adds	r2, r3, #1
 8007848:	b294      	uxth	r4, r2
 800784a:	197a      	adds	r2, r7, r5
 800784c:	21c4      	movs	r1, #196	; 0xc4
 800784e:	5254      	strh	r4, [r2, r1]
 8007850:	0019      	movs	r1, r3
 8007852:	b2c2      	uxtb	r2, r0
 8007854:	002c      	movs	r4, r5
 8007856:	193b      	adds	r3, r7, r4
 8007858:	185b      	adds	r3, r3, r1
 800785a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	1618      	asrs	r0, r3, #24
 8007860:	0025      	movs	r5, r4
 8007862:	197b      	adds	r3, r7, r5
 8007864:	22c4      	movs	r2, #196	; 0xc4
 8007866:	5a9b      	ldrh	r3, [r3, r2]
 8007868:	1c5a      	adds	r2, r3, #1
 800786a:	b294      	uxth	r4, r2
 800786c:	197a      	adds	r2, r7, r5
 800786e:	21c4      	movs	r1, #196	; 0xc4
 8007870:	5254      	strh	r4, [r2, r1]
 8007872:	0019      	movs	r1, r3
 8007874:	b2c2      	uxtb	r2, r0
 8007876:	0028      	movs	r0, r5
 8007878:	183b      	adds	r3, r7, r0
 800787a:	185b      	adds	r3, r3, r1
 800787c:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800787e:	2308      	movs	r3, #8
 8007880:	18fa      	adds	r2, r7, r3
 8007882:	183b      	adds	r3, r7, r0
 8007884:	0011      	movs	r1, r2
 8007886:	0018      	movs	r0, r3
 8007888:	f000 ff10 	bl	80086ac <astronode_transport_send_receive>
 800788c:	0003      	movs	r3, r0
 800788e:	2b01      	cmp	r3, #1
 8007890:	d10e      	bne.n	80078b0 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 8007892:	4b09      	ldr	r3, [pc, #36]	; (80078b8 <astronode_send_geo_wr+0x174>)
 8007894:	199b      	adds	r3, r3, r6
 8007896:	19db      	adds	r3, r3, r7
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	2bb5      	cmp	r3, #181	; 0xb5
 800789c:	d104      	bne.n	80078a8 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 800789e:	4b07      	ldr	r3, [pc, #28]	; (80078bc <astronode_send_geo_wr+0x178>)
 80078a0:	0018      	movs	r0, r3
 80078a2:	f7fb fc49 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 80078a6:	e003      	b.n	80078b0 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 80078a8:	4b05      	ldr	r3, [pc, #20]	; (80078c0 <astronode_send_geo_wr+0x17c>)
 80078aa:	0018      	movs	r0, r3
 80078ac:	f7fb fc44 	bl	8003138 <send_debug_logs>
}
 80078b0:	46c0      	nop			; (mov r8, r8)
 80078b2:	46bd      	mov	sp, r7
 80078b4:	b067      	add	sp, #412	; 0x19c
 80078b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b8:	fffffe70 	.word	0xfffffe70
 80078bc:	0800e7cc 	.word	0x0800e7cc
 80078c0:	0800e7f8 	.word	0x0800e7f8

080078c4 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 80078c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078c6:	b0fb      	sub	sp, #492	; 0x1ec
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6039      	str	r1, [r7, #0]
 80078cc:	0011      	movs	r1, r2
 80078ce:	4b4a      	ldr	r3, [pc, #296]	; (80079f8 <astronode_send_pld_er+0x134>)
 80078d0:	26f4      	movs	r6, #244	; 0xf4
 80078d2:	0076      	lsls	r6, r6, #1
 80078d4:	199b      	adds	r3, r3, r6
 80078d6:	19db      	adds	r3, r3, r7
 80078d8:	1c02      	adds	r2, r0, #0
 80078da:	801a      	strh	r2, [r3, #0]
 80078dc:	4b47      	ldr	r3, [pc, #284]	; (80079fc <astronode_send_pld_er+0x138>)
 80078de:	199b      	adds	r3, r3, r6
 80078e0:	19db      	adds	r3, r3, r7
 80078e2:	1c0a      	adds	r2, r1, #0
 80078e4:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80078e6:	2490      	movs	r4, #144	; 0x90
 80078e8:	0064      	lsls	r4, r4, #1
 80078ea:	193b      	adds	r3, r7, r4
 80078ec:	0018      	movs	r0, r3
 80078ee:	23c6      	movs	r3, #198	; 0xc6
 80078f0:	001a      	movs	r2, r3
 80078f2:	2100      	movs	r1, #0
 80078f4:	f001 fdfa 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 80078f8:	4b41      	ldr	r3, [pc, #260]	; (8007a00 <astronode_send_pld_er+0x13c>)
 80078fa:	199b      	adds	r3, r3, r6
 80078fc:	19db      	adds	r3, r3, r7
 80078fe:	0018      	movs	r0, r3
 8007900:	23c6      	movs	r3, #198	; 0xc6
 8007902:	001a      	movs	r2, r3
 8007904:	2100      	movs	r1, #0
 8007906:	f001 fdf1 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 800790a:	193b      	adds	r3, r7, r4
 800790c:	2225      	movs	r2, #37	; 0x25
 800790e:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8007910:	193b      	adds	r3, r7, r4
 8007912:	22c4      	movs	r2, #196	; 0xc4
 8007914:	5a9b      	ldrh	r3, [r3, r2]
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	b290      	uxth	r0, r2
 800791a:	193a      	adds	r2, r7, r4
 800791c:	21c4      	movs	r1, #196	; 0xc4
 800791e:	5250      	strh	r0, [r2, r1]
 8007920:	0019      	movs	r1, r3
 8007922:	4b35      	ldr	r3, [pc, #212]	; (80079f8 <astronode_send_pld_er+0x134>)
 8007924:	199b      	adds	r3, r3, r6
 8007926:	19db      	adds	r3, r3, r7
 8007928:	881b      	ldrh	r3, [r3, #0]
 800792a:	b2da      	uxtb	r2, r3
 800792c:	193b      	adds	r3, r7, r4
 800792e:	185b      	adds	r3, r3, r1
 8007930:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8007932:	4b31      	ldr	r3, [pc, #196]	; (80079f8 <astronode_send_pld_er+0x134>)
 8007934:	199b      	adds	r3, r3, r6
 8007936:	19db      	adds	r3, r3, r7
 8007938:	881b      	ldrh	r3, [r3, #0]
 800793a:	0a1b      	lsrs	r3, r3, #8
 800793c:	b298      	uxth	r0, r3
 800793e:	0025      	movs	r5, r4
 8007940:	197b      	adds	r3, r7, r5
 8007942:	22c4      	movs	r2, #196	; 0xc4
 8007944:	5a9b      	ldrh	r3, [r3, r2]
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	b294      	uxth	r4, r2
 800794a:	197a      	adds	r2, r7, r5
 800794c:	21c4      	movs	r1, #196	; 0xc4
 800794e:	5254      	strh	r4, [r2, r1]
 8007950:	0019      	movs	r1, r3
 8007952:	b2c2      	uxtb	r2, r0
 8007954:	002c      	movs	r4, r5
 8007956:	193b      	adds	r3, r7, r4
 8007958:	185b      	adds	r3, r3, r1
 800795a:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 800795c:	193b      	adds	r3, r7, r4
 800795e:	22c4      	movs	r2, #196	; 0xc4
 8007960:	5a9b      	ldrh	r3, [r3, r2]
 8007962:	001a      	movs	r2, r3
 8007964:	193b      	adds	r3, r7, r4
 8007966:	189b      	adds	r3, r3, r2
 8007968:	1c58      	adds	r0, r3, #1
 800796a:	4b24      	ldr	r3, [pc, #144]	; (80079fc <astronode_send_pld_er+0x138>)
 800796c:	199b      	adds	r3, r3, r6
 800796e:	19db      	adds	r3, r3, r7
 8007970:	881a      	ldrh	r2, [r3, #0]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	0019      	movs	r1, r3
 8007976:	f001 fe45 	bl	8009604 <memcpy>
    request.payload_len = 2 + payload_length;
 800797a:	4b20      	ldr	r3, [pc, #128]	; (80079fc <astronode_send_pld_er+0x138>)
 800797c:	199b      	adds	r3, r3, r6
 800797e:	19db      	adds	r3, r3, r7
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	3302      	adds	r3, #2
 8007984:	b299      	uxth	r1, r3
 8007986:	193b      	adds	r3, r7, r4
 8007988:	22c4      	movs	r2, #196	; 0xc4
 800798a:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 800798c:	2358      	movs	r3, #88	; 0x58
 800798e:	18fa      	adds	r2, r7, r3
 8007990:	193b      	adds	r3, r7, r4
 8007992:	0011      	movs	r1, r2
 8007994:	0018      	movs	r0, r3
 8007996:	f000 fe89 	bl	80086ac <astronode_transport_send_receive>
 800799a:	0003      	movs	r3, r0
 800799c:	2b01      	cmp	r3, #1
 800799e:	d125      	bne.n	80079ec <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 80079a0:	4b17      	ldr	r3, [pc, #92]	; (8007a00 <astronode_send_pld_er+0x13c>)
 80079a2:	199b      	adds	r3, r3, r6
 80079a4:	19db      	adds	r3, r3, r7
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	2ba5      	cmp	r3, #165	; 0xa5
 80079aa:	d10f      	bne.n	80079cc <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 80079ac:	4b12      	ldr	r3, [pc, #72]	; (80079f8 <astronode_send_pld_er+0x134>)
 80079ae:	199b      	adds	r3, r3, r6
 80079b0:	19db      	adds	r3, r3, r7
 80079b2:	881a      	ldrh	r2, [r3, #0]
 80079b4:	4913      	ldr	r1, [pc, #76]	; (8007a04 <astronode_send_pld_er+0x140>)
 80079b6:	2408      	movs	r4, #8
 80079b8:	193b      	adds	r3, r7, r4
 80079ba:	0018      	movs	r0, r3
 80079bc:	f001 fd2a 	bl	8009414 <sprintf>
            send_debug_logs ( s ) ;
 80079c0:	193b      	adds	r3, r7, r4
 80079c2:	0018      	movs	r0, r3
 80079c4:	f7fb fbb8 	bl	8003138 <send_debug_logs>
            return true ;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e010      	b.n	80079ee <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80079cc:	4b0a      	ldr	r3, [pc, #40]	; (80079f8 <astronode_send_pld_er+0x134>)
 80079ce:	22f4      	movs	r2, #244	; 0xf4
 80079d0:	0052      	lsls	r2, r2, #1
 80079d2:	189b      	adds	r3, r3, r2
 80079d4:	19db      	adds	r3, r3, r7
 80079d6:	881a      	ldrh	r2, [r3, #0]
 80079d8:	490b      	ldr	r1, [pc, #44]	; (8007a08 <astronode_send_pld_er+0x144>)
 80079da:	2408      	movs	r4, #8
 80079dc:	193b      	adds	r3, r7, r4
 80079de:	0018      	movs	r0, r3
 80079e0:	f001 fd18 	bl	8009414 <sprintf>
            send_debug_logs ( s ) ;
 80079e4:	193b      	adds	r3, r7, r4
 80079e6:	0018      	movs	r0, r3
 80079e8:	f7fb fba6 	bl	8003138 <send_debug_logs>
        }
    }
    return false ;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	0018      	movs	r0, r3
 80079f0:	46bd      	mov	sp, r7
 80079f2:	b07b      	add	sp, #492	; 0x1ec
 80079f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079f6:	46c0      	nop			; (mov r8, r8)
 80079f8:	fffffe1e 	.word	0xfffffe1e
 80079fc:	fffffe1c 	.word	0xfffffe1c
 8007a00:	fffffe70 	.word	0xfffffe70
 8007a04:	0800e870 	.word	0x0800e870
 8007a08:	0800e89c 	.word	0x0800e89c

08007a0c <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 8007a0c:	b5b0      	push	{r4, r5, r7, lr}
 8007a0e:	b0e4      	sub	sp, #400	; 0x190
 8007a10:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007a12:	24c8      	movs	r4, #200	; 0xc8
 8007a14:	193b      	adds	r3, r7, r4
 8007a16:	0018      	movs	r0, r3
 8007a18:	23c6      	movs	r3, #198	; 0xc6
 8007a1a:	001a      	movs	r2, r3
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	f001 fd65 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007a22:	4b15      	ldr	r3, [pc, #84]	; (8007a78 <astronode_send_pld_fr+0x6c>)
 8007a24:	25c8      	movs	r5, #200	; 0xc8
 8007a26:	006d      	lsls	r5, r5, #1
 8007a28:	195b      	adds	r3, r3, r5
 8007a2a:	19db      	adds	r3, r3, r7
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	23c6      	movs	r3, #198	; 0xc6
 8007a30:	001a      	movs	r2, r3
 8007a32:	2100      	movs	r1, #0
 8007a34:	f001 fd5a 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8007a38:	193b      	adds	r3, r7, r4
 8007a3a:	2227      	movs	r2, #39	; 0x27
 8007a3c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007a3e:	003a      	movs	r2, r7
 8007a40:	193b      	adds	r3, r7, r4
 8007a42:	0011      	movs	r1, r2
 8007a44:	0018      	movs	r0, r3
 8007a46:	f000 fe31 	bl	80086ac <astronode_transport_send_receive>
 8007a4a:	0003      	movs	r3, r0
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d10e      	bne.n	8007a6e <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8007a50:	4b09      	ldr	r3, [pc, #36]	; (8007a78 <astronode_send_pld_fr+0x6c>)
 8007a52:	195b      	adds	r3, r3, r5
 8007a54:	19db      	adds	r3, r3, r7
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	2ba7      	cmp	r3, #167	; 0xa7
 8007a5a:	d104      	bne.n	8007a66 <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8007a5c:	4b07      	ldr	r3, [pc, #28]	; (8007a7c <astronode_send_pld_fr+0x70>)
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f7fb fb6a 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8007a64:	e003      	b.n	8007a6e <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8007a66:	4b06      	ldr	r3, [pc, #24]	; (8007a80 <astronode_send_pld_fr+0x74>)
 8007a68:	0018      	movs	r0, r3
 8007a6a:	f7fb fb65 	bl	8003138 <send_debug_logs>
}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	46bd      	mov	sp, r7
 8007a72:	b064      	add	sp, #400	; 0x190
 8007a74:	bdb0      	pop	{r4, r5, r7, pc}
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	fffffe70 	.word	0xfffffe70
 8007a7c:	0800e8cc 	.word	0x0800e8cc
 8007a80:	0800e904 	.word	0x0800e904

08007a84 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8007a84:	b5b0      	push	{r4, r5, r7, lr}
 8007a86:	b0e4      	sub	sp, #400	; 0x190
 8007a88:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007a8a:	24c8      	movs	r4, #200	; 0xc8
 8007a8c:	193b      	adds	r3, r7, r4
 8007a8e:	0018      	movs	r0, r3
 8007a90:	23c6      	movs	r3, #198	; 0xc6
 8007a92:	001a      	movs	r2, r3
 8007a94:	2100      	movs	r1, #0
 8007a96:	f001 fd29 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007a9a:	4b16      	ldr	r3, [pc, #88]	; (8007af4 <astronode_send_res_cr+0x70>)
 8007a9c:	25c8      	movs	r5, #200	; 0xc8
 8007a9e:	006d      	lsls	r5, r5, #1
 8007aa0:	195b      	adds	r3, r3, r5
 8007aa2:	19db      	adds	r3, r3, r7
 8007aa4:	0018      	movs	r0, r3
 8007aa6:	23c6      	movs	r3, #198	; 0xc6
 8007aa8:	001a      	movs	r2, r3
 8007aaa:	2100      	movs	r1, #0
 8007aac:	f001 fd1e 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8007ab0:	193b      	adds	r3, r7, r4
 8007ab2:	2255      	movs	r2, #85	; 0x55
 8007ab4:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ab6:	003a      	movs	r2, r7
 8007ab8:	193b      	adds	r3, r7, r4
 8007aba:	0011      	movs	r1, r2
 8007abc:	0018      	movs	r0, r3
 8007abe:	f000 fdf5 	bl	80086ac <astronode_transport_send_receive>
 8007ac2:	0003      	movs	r3, r0
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d111      	bne.n	8007aec <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8007ac8:	4b0a      	ldr	r3, [pc, #40]	; (8007af4 <astronode_send_res_cr+0x70>)
 8007aca:	195b      	adds	r3, r3, r5
 8007acc:	19db      	adds	r3, r3, r7
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	2bd5      	cmp	r3, #213	; 0xd5
 8007ad2:	d107      	bne.n	8007ae4 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8007ad4:	4b08      	ldr	r3, [pc, #32]	; (8007af8 <astronode_send_res_cr+0x74>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 8007ada:	4b08      	ldr	r3, [pc, #32]	; (8007afc <astronode_send_res_cr+0x78>)
 8007adc:	0018      	movs	r0, r3
 8007ade:	f7fb fb2b 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8007ae2:	e003      	b.n	8007aec <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8007ae4:	4b06      	ldr	r3, [pc, #24]	; (8007b00 <astronode_send_res_cr+0x7c>)
 8007ae6:	0018      	movs	r0, r3
 8007ae8:	f7fb fb26 	bl	8003138 <send_debug_logs>
}
 8007aec:	46c0      	nop			; (mov r8, r8)
 8007aee:	46bd      	mov	sp, r7
 8007af0:	b064      	add	sp, #400	; 0x190
 8007af2:	bdb0      	pop	{r4, r5, r7, pc}
 8007af4:	fffffe70 	.word	0xfffffe70
 8007af8:	20000b09 	.word	0x20000b09
 8007afc:	0800e940 	.word	0x0800e940
 8007b00:	0800e974 	.word	0x0800e974

08007b04 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8007b04:	b5b0      	push	{r4, r5, r7, lr}
 8007b06:	b0fa      	sub	sp, #488	; 0x1e8
 8007b08:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 8007b0a:	258e      	movs	r5, #142	; 0x8e
 8007b0c:	006d      	lsls	r5, r5, #1
 8007b0e:	197b      	adds	r3, r7, r5
 8007b10:	0018      	movs	r0, r3
 8007b12:	23c6      	movs	r3, #198	; 0xc6
 8007b14:	001a      	movs	r2, r3
 8007b16:	2100      	movs	r1, #0
 8007b18:	f001 fce8 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0} ;
 8007b1c:	4b28      	ldr	r3, [pc, #160]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b1e:	24f4      	movs	r4, #244	; 0xf4
 8007b20:	0064      	lsls	r4, r4, #1
 8007b22:	191b      	adds	r3, r3, r4
 8007b24:	19db      	adds	r3, r3, r7
 8007b26:	0018      	movs	r0, r3
 8007b28:	23c6      	movs	r3, #198	; 0xc6
 8007b2a:	001a      	movs	r2, r3
 8007b2c:	2100      	movs	r1, #0
 8007b2e:	f001 fcdd 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8007b32:	197b      	adds	r3, r7, r5
 8007b34:	2217      	movs	r2, #23
 8007b36:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8007b38:	2354      	movs	r3, #84	; 0x54
 8007b3a:	18fa      	adds	r2, r7, r3
 8007b3c:	197b      	adds	r3, r7, r5
 8007b3e:	0011      	movs	r1, r2
 8007b40:	0018      	movs	r0, r3
 8007b42:	f000 fdb3 	bl	80086ac <astronode_transport_send_receive>
 8007b46:	0003      	movs	r3, r0
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d133      	bne.n	8007bb4 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8007b4c:	4b1c      	ldr	r3, [pc, #112]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b4e:	0021      	movs	r1, r4
 8007b50:	185b      	adds	r3, r3, r1
 8007b52:	19db      	adds	r3, r3, r7
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	2b97      	cmp	r3, #151	; 0x97
 8007b58:	d128      	bne.n	8007bac <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8007b5a:	4b19      	ldr	r3, [pc, #100]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b5c:	185b      	adds	r3, r3, r1
 8007b5e:	19db      	adds	r3, r3, r7
 8007b60:	785b      	ldrb	r3, [r3, #1]
 8007b62:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8007b64:	4b16      	ldr	r3, [pc, #88]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b66:	185b      	adds	r3, r3, r1
 8007b68:	19db      	adds	r3, r3, r7
 8007b6a:	789b      	ldrb	r3, [r3, #2]
 8007b6c:	021b      	lsls	r3, r3, #8
 8007b6e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8007b70:	4b13      	ldr	r3, [pc, #76]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b72:	185b      	adds	r3, r3, r1
 8007b74:	19db      	adds	r3, r3, r7
 8007b76:	78db      	ldrb	r3, [r3, #3]
 8007b78:	041b      	lsls	r3, r3, #16
 8007b7a:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8007b7c:	4b10      	ldr	r3, [pc, #64]	; (8007bc0 <astronode_send_rtc_rr+0xbc>)
 8007b7e:	185b      	adds	r3, r3, r1
 8007b80:	19db      	adds	r3, r3, r7
 8007b82:	791b      	ldrb	r3, [r3, #4]
 8007b84:	061b      	lsls	r3, r3, #24
 8007b86:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007b88:	24f2      	movs	r4, #242	; 0xf2
 8007b8a:	0064      	lsls	r4, r4, #1
 8007b8c:	193a      	adds	r2, r7, r4
 8007b8e:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8007b90:	193b      	adds	r3, r7, r4
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	490b      	ldr	r1, [pc, #44]	; (8007bc4 <astronode_send_rtc_rr+0xc0>)
 8007b96:	1d3b      	adds	r3, r7, #4
 8007b98:	0018      	movs	r0, r3
 8007b9a:	f001 fc3b 	bl	8009414 <sprintf>
            send_debug_logs ( str ) ;
 8007b9e:	1d3b      	adds	r3, r7, #4
 8007ba0:	0018      	movs	r0, r3
 8007ba2:	f7fb fac9 	bl	8003138 <send_debug_logs>
            return rtc_time ;
 8007ba6:	193b      	adds	r3, r7, r4
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	e004      	b.n	8007bb6 <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8007bac:	4b06      	ldr	r3, [pc, #24]	; (8007bc8 <astronode_send_rtc_rr+0xc4>)
 8007bae:	0018      	movs	r0, r3
 8007bb0:	f7fb fac2 	bl	8003138 <send_debug_logs>
        }
    }
    return 0 ;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	0018      	movs	r0, r3
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b07a      	add	sp, #488	; 0x1e8
 8007bbc:	bdb0      	pop	{r4, r5, r7, pc}
 8007bbe:	46c0      	nop			; (mov r8, r8)
 8007bc0:	fffffe6c 	.word	0xfffffe6c
 8007bc4:	0800e9a0 	.word	0x0800e9a0
 8007bc8:	0800e9e0 	.word	0x0800e9e0

08007bcc <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8007bcc:	b5b0      	push	{r4, r5, r7, lr}
 8007bce:	b0f8      	sub	sp, #480	; 0x1e0
 8007bd0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007bd2:	258c      	movs	r5, #140	; 0x8c
 8007bd4:	006d      	lsls	r5, r5, #1
 8007bd6:	197b      	adds	r3, r7, r5
 8007bd8:	0018      	movs	r0, r3
 8007bda:	23c6      	movs	r3, #198	; 0xc6
 8007bdc:	001a      	movs	r2, r3
 8007bde:	2100      	movs	r1, #0
 8007be0:	f001 fc84 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007be4:	4b21      	ldr	r3, [pc, #132]	; (8007c6c <astronode_send_sak_rr+0xa0>)
 8007be6:	24f0      	movs	r4, #240	; 0xf0
 8007be8:	0064      	lsls	r4, r4, #1
 8007bea:	191b      	adds	r3, r3, r4
 8007bec:	19db      	adds	r3, r3, r7
 8007bee:	0018      	movs	r0, r3
 8007bf0:	23c6      	movs	r3, #198	; 0xc6
 8007bf2:	001a      	movs	r2, r3
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	f001 fc79 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8007bfa:	197b      	adds	r3, r7, r5
 8007bfc:	2245      	movs	r2, #69	; 0x45
 8007bfe:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007c00:	2350      	movs	r3, #80	; 0x50
 8007c02:	18fa      	adds	r2, r7, r3
 8007c04:	197b      	adds	r3, r7, r5
 8007c06:	0011      	movs	r1, r2
 8007c08:	0018      	movs	r0, r3
 8007c0a:	f000 fd4f 	bl	80086ac <astronode_transport_send_receive>
 8007c0e:	0003      	movs	r3, r0
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d126      	bne.n	8007c62 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8007c14:	4b15      	ldr	r3, [pc, #84]	; (8007c6c <astronode_send_sak_rr+0xa0>)
 8007c16:	191b      	adds	r3, r3, r4
 8007c18:	19db      	adds	r3, r3, r7
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	2bc5      	cmp	r3, #197	; 0xc5
 8007c1e:	d11c      	bne.n	8007c5a <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8007c20:	4b12      	ldr	r3, [pc, #72]	; (8007c6c <astronode_send_sak_rr+0xa0>)
 8007c22:	191b      	adds	r3, r3, r4
 8007c24:	19db      	adds	r3, r3, r7
 8007c26:	785b      	ldrb	r3, [r3, #1]
 8007c28:	b299      	uxth	r1, r3
 8007c2a:	4b10      	ldr	r3, [pc, #64]	; (8007c6c <astronode_send_sak_rr+0xa0>)
 8007c2c:	191b      	adds	r3, r3, r4
 8007c2e:	19db      	adds	r3, r3, r7
 8007c30:	789b      	ldrb	r3, [r3, #2]
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	021b      	lsls	r3, r3, #8
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	20ef      	movs	r0, #239	; 0xef
 8007c3a:	0040      	lsls	r0, r0, #1
 8007c3c:	183b      	adds	r3, r7, r0
 8007c3e:	188a      	adds	r2, r1, r2
 8007c40:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8007c42:	183b      	adds	r3, r7, r0
 8007c44:	881a      	ldrh	r2, [r3, #0]
 8007c46:	490a      	ldr	r1, [pc, #40]	; (8007c70 <astronode_send_sak_rr+0xa4>)
 8007c48:	003b      	movs	r3, r7
 8007c4a:	0018      	movs	r0, r3
 8007c4c:	f001 fbe2 	bl	8009414 <sprintf>
            send_debug_logs(str);
 8007c50:	003b      	movs	r3, r7
 8007c52:	0018      	movs	r0, r3
 8007c54:	f7fb fa70 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8007c58:	e003      	b.n	8007c62 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8007c5a:	4b06      	ldr	r3, [pc, #24]	; (8007c74 <astronode_send_sak_rr+0xa8>)
 8007c5c:	0018      	movs	r0, r3
 8007c5e:	f7fb fa6b 	bl	8003138 <send_debug_logs>
}
 8007c62:	46c0      	nop			; (mov r8, r8)
 8007c64:	46bd      	mov	sp, r7
 8007c66:	b078      	add	sp, #480	; 0x1e0
 8007c68:	bdb0      	pop	{r4, r5, r7, pc}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	fffffe70 	.word	0xfffffe70
 8007c70:	0800e9fc 	.word	0x0800e9fc
 8007c74:	0800ea28 	.word	0x0800ea28

08007c78 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8007c78:	b5b0      	push	{r4, r5, r7, lr}
 8007c7a:	b0e4      	sub	sp, #400	; 0x190
 8007c7c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007c7e:	24c8      	movs	r4, #200	; 0xc8
 8007c80:	193b      	adds	r3, r7, r4
 8007c82:	0018      	movs	r0, r3
 8007c84:	23c6      	movs	r3, #198	; 0xc6
 8007c86:	001a      	movs	r2, r3
 8007c88:	2100      	movs	r1, #0
 8007c8a:	f001 fc2f 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007c8e:	4b16      	ldr	r3, [pc, #88]	; (8007ce8 <astronode_send_sak_cr+0x70>)
 8007c90:	25c8      	movs	r5, #200	; 0xc8
 8007c92:	006d      	lsls	r5, r5, #1
 8007c94:	195b      	adds	r3, r3, r5
 8007c96:	19db      	adds	r3, r3, r7
 8007c98:	0018      	movs	r0, r3
 8007c9a:	23c6      	movs	r3, #198	; 0xc6
 8007c9c:	001a      	movs	r2, r3
 8007c9e:	2100      	movs	r1, #0
 8007ca0:	f001 fc24 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8007ca4:	193b      	adds	r3, r7, r4
 8007ca6:	2246      	movs	r2, #70	; 0x46
 8007ca8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007caa:	003a      	movs	r2, r7
 8007cac:	193b      	adds	r3, r7, r4
 8007cae:	0011      	movs	r1, r2
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	f000 fcfb 	bl	80086ac <astronode_transport_send_receive>
 8007cb6:	0003      	movs	r3, r0
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d111      	bne.n	8007ce0 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8007cbc:	4b0a      	ldr	r3, [pc, #40]	; (8007ce8 <astronode_send_sak_cr+0x70>)
 8007cbe:	195b      	adds	r3, r3, r5
 8007cc0:	19db      	adds	r3, r3, r7
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2bc6      	cmp	r3, #198	; 0xc6
 8007cc6:	d107      	bne.n	8007cd8 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8007cc8:	4b08      	ldr	r3, [pc, #32]	; (8007cec <astronode_send_sak_cr+0x74>)
 8007cca:	2200      	movs	r2, #0
 8007ccc:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8007cce:	4b08      	ldr	r3, [pc, #32]	; (8007cf0 <astronode_send_sak_cr+0x78>)
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	f7fb fa31 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007cd6:	e003      	b.n	8007ce0 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8007cd8:	4b06      	ldr	r3, [pc, #24]	; (8007cf4 <astronode_send_sak_cr+0x7c>)
 8007cda:	0018      	movs	r0, r3
 8007cdc:	f7fb fa2c 	bl	8003138 <send_debug_logs>
}
 8007ce0:	46c0      	nop			; (mov r8, r8)
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	b064      	add	sp, #400	; 0x190
 8007ce6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ce8:	fffffe70 	.word	0xfffffe70
 8007cec:	20000b08 	.word	0x20000b08
 8007cf0:	0800ea5c 	.word	0x0800ea5c
 8007cf4:	0800ea84 	.word	0x0800ea84

08007cf8 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cfa:	b0ed      	sub	sp, #436	; 0x1b4
 8007cfc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007cfe:	21c8      	movs	r1, #200	; 0xc8
 8007d00:	2318      	movs	r3, #24
 8007d02:	18cb      	adds	r3, r1, r3
 8007d04:	19db      	adds	r3, r3, r7
 8007d06:	0018      	movs	r0, r3
 8007d08:	23c6      	movs	r3, #198	; 0xc6
 8007d0a:	001a      	movs	r2, r3
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	f001 fbed 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007d12:	4b4a      	ldr	r3, [pc, #296]	; (8007e3c <astronode_send_mpn_rr+0x144>)
 8007d14:	26cc      	movs	r6, #204	; 0xcc
 8007d16:	0076      	lsls	r6, r6, #1
 8007d18:	199b      	adds	r3, r3, r6
 8007d1a:	2218      	movs	r2, #24
 8007d1c:	4694      	mov	ip, r2
 8007d1e:	44bc      	add	ip, r7
 8007d20:	4463      	add	r3, ip
 8007d22:	0018      	movs	r0, r3
 8007d24:	23c6      	movs	r3, #198	; 0xc6
 8007d26:	001a      	movs	r2, r3
 8007d28:	2100      	movs	r1, #0
 8007d2a:	f001 fbdf 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8007d2e:	21c8      	movs	r1, #200	; 0xc8
 8007d30:	2318      	movs	r3, #24
 8007d32:	18cb      	adds	r3, r1, r3
 8007d34:	19db      	adds	r3, r3, r7
 8007d36:	221b      	movs	r2, #27
 8007d38:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007d3a:	2318      	movs	r3, #24
 8007d3c:	18fa      	adds	r2, r7, r3
 8007d3e:	2318      	movs	r3, #24
 8007d40:	18cb      	adds	r3, r1, r3
 8007d42:	19db      	adds	r3, r3, r7
 8007d44:	0011      	movs	r1, r2
 8007d46:	0018      	movs	r0, r3
 8007d48:	f000 fcb0 	bl	80086ac <astronode_transport_send_receive>
 8007d4c:	0003      	movs	r3, r0
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d16f      	bne.n	8007e32 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8007d52:	4b3a      	ldr	r3, [pc, #232]	; (8007e3c <astronode_send_mpn_rr+0x144>)
 8007d54:	0032      	movs	r2, r6
 8007d56:	189b      	adds	r3, r3, r2
 8007d58:	2118      	movs	r1, #24
 8007d5a:	468c      	mov	ip, r1
 8007d5c:	44bc      	add	ip, r7
 8007d5e:	4463      	add	r3, ip
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	2b9b      	cmp	r3, #155	; 0x9b
 8007d64:	d161      	bne.n	8007e2a <astronode_send_mpn_rr+0x132>
        {
 8007d66:	466b      	mov	r3, sp
 8007d68:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8007d6a:	4b34      	ldr	r3, [pc, #208]	; (8007e3c <astronode_send_mpn_rr+0x144>)
 8007d6c:	189b      	adds	r3, r3, r2
 8007d6e:	2218      	movs	r2, #24
 8007d70:	4694      	mov	ip, r2
 8007d72:	44bc      	add	ip, r7
 8007d74:	4463      	add	r3, ip
 8007d76:	22c4      	movs	r2, #196	; 0xc4
 8007d78:	5a9b      	ldrh	r3, [r3, r2]
 8007d7a:	001a      	movs	r2, r3
 8007d7c:	3a01      	subs	r2, #1
 8007d7e:	21ca      	movs	r1, #202	; 0xca
 8007d80:	0049      	lsls	r1, r1, #1
 8007d82:	2018      	movs	r0, #24
 8007d84:	1809      	adds	r1, r1, r0
 8007d86:	19c9      	adds	r1, r1, r7
 8007d88:	600a      	str	r2, [r1, #0]
 8007d8a:	001c      	movs	r4, r3
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	0015      	movs	r5, r2
 8007d90:	0020      	movs	r0, r4
 8007d92:	0029      	movs	r1, r5
 8007d94:	0004      	movs	r4, r0
 8007d96:	0f62      	lsrs	r2, r4, #29
 8007d98:	000c      	movs	r4, r1
 8007d9a:	00e4      	lsls	r4, r4, #3
 8007d9c:	617c      	str	r4, [r7, #20]
 8007d9e:	697c      	ldr	r4, [r7, #20]
 8007da0:	4314      	orrs	r4, r2
 8007da2:	617c      	str	r4, [r7, #20]
 8007da4:	0001      	movs	r1, r0
 8007da6:	00c9      	lsls	r1, r1, #3
 8007da8:	6139      	str	r1, [r7, #16]
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	2200      	movs	r2, #0
 8007dae:	607a      	str	r2, [r7, #4]
 8007db0:	6838      	ldr	r0, [r7, #0]
 8007db2:	6879      	ldr	r1, [r7, #4]
 8007db4:	0004      	movs	r4, r0
 8007db6:	0f62      	lsrs	r2, r4, #29
 8007db8:	000c      	movs	r4, r1
 8007dba:	00e4      	lsls	r4, r4, #3
 8007dbc:	60fc      	str	r4, [r7, #12]
 8007dbe:	68fc      	ldr	r4, [r7, #12]
 8007dc0:	4314      	orrs	r4, r2
 8007dc2:	60fc      	str	r4, [r7, #12]
 8007dc4:	0001      	movs	r1, r0
 8007dc6:	00ca      	lsls	r2, r1, #3
 8007dc8:	60ba      	str	r2, [r7, #8]
 8007dca:	3307      	adds	r3, #7
 8007dcc:	08db      	lsrs	r3, r3, #3
 8007dce:	00db      	lsls	r3, r3, #3
 8007dd0:	4669      	mov	r1, sp
 8007dd2:	1acb      	subs	r3, r1, r3
 8007dd4:	469d      	mov	sp, r3
 8007dd6:	466b      	mov	r3, sp
 8007dd8:	3300      	adds	r3, #0
 8007dda:	24c8      	movs	r4, #200	; 0xc8
 8007ddc:	0064      	lsls	r4, r4, #1
 8007dde:	2218      	movs	r2, #24
 8007de0:	18a2      	adds	r2, r4, r2
 8007de2:	19d1      	adds	r1, r2, r7
 8007de4:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007de6:	4b16      	ldr	r3, [pc, #88]	; (8007e40 <astronode_send_mpn_rr+0x148>)
 8007de8:	0018      	movs	r0, r3
 8007dea:	f7fb f9a5 	bl	8003138 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8007dee:	4b13      	ldr	r3, [pc, #76]	; (8007e3c <astronode_send_mpn_rr+0x144>)
 8007df0:	22cc      	movs	r2, #204	; 0xcc
 8007df2:	0052      	lsls	r2, r2, #1
 8007df4:	189b      	adds	r3, r3, r2
 8007df6:	2218      	movs	r2, #24
 8007df8:	4694      	mov	ip, r2
 8007dfa:	44bc      	add	ip, r7
 8007dfc:	4463      	add	r3, ip
 8007dfe:	22c4      	movs	r2, #196	; 0xc4
 8007e00:	5a9b      	ldrh	r3, [r3, r2]
 8007e02:	0019      	movs	r1, r3
 8007e04:	2318      	movs	r3, #24
 8007e06:	18fb      	adds	r3, r7, r3
 8007e08:	3301      	adds	r3, #1
 8007e0a:	4a0e      	ldr	r2, [pc, #56]	; (8007e44 <astronode_send_mpn_rr+0x14c>)
 8007e0c:	2018      	movs	r0, #24
 8007e0e:	1820      	adds	r0, r4, r0
 8007e10:	19c0      	adds	r0, r0, r7
 8007e12:	6800      	ldr	r0, [r0, #0]
 8007e14:	f001 faca 	bl	80093ac <snprintf>
            send_debug_logs(product_number);
 8007e18:	2318      	movs	r3, #24
 8007e1a:	18e3      	adds	r3, r4, r3
 8007e1c:	19db      	adds	r3, r3, r7
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	0018      	movs	r0, r3
 8007e22:	f7fb f989 	bl	8003138 <send_debug_logs>
 8007e26:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007e28:	e003      	b.n	8007e32 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007e2a:	4b07      	ldr	r3, [pc, #28]	; (8007e48 <astronode_send_mpn_rr+0x150>)
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	f7fb f983 	bl	8003138 <send_debug_logs>
}
 8007e32:	46c0      	nop			; (mov r8, r8)
 8007e34:	46bd      	mov	sp, r7
 8007e36:	b06d      	add	sp, #436	; 0x1b4
 8007e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e3a:	46c0      	nop			; (mov r8, r8)
 8007e3c:	fffffe68 	.word	0xfffffe68
 8007e40:	0800eb4c 	.word	0x0800eb4c
 8007e44:	0800e684 	.word	0x0800e684
 8007e48:	0800e6c0 	.word	0x0800e6c0

08007e4c <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8007e4c:	b5b0      	push	{r4, r5, r7, lr}
 8007e4e:	b0e4      	sub	sp, #400	; 0x190
 8007e50:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007e52:	24c8      	movs	r4, #200	; 0xc8
 8007e54:	193b      	adds	r3, r7, r4
 8007e56:	0018      	movs	r0, r3
 8007e58:	23c6      	movs	r3, #198	; 0xc6
 8007e5a:	001a      	movs	r2, r3
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	f001 fb45 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007e62:	4b16      	ldr	r3, [pc, #88]	; (8007ebc <astronode_send_cmd_cr+0x70>)
 8007e64:	25c8      	movs	r5, #200	; 0xc8
 8007e66:	006d      	lsls	r5, r5, #1
 8007e68:	195b      	adds	r3, r3, r5
 8007e6a:	19db      	adds	r3, r3, r7
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	23c6      	movs	r3, #198	; 0xc6
 8007e70:	001a      	movs	r2, r3
 8007e72:	2100      	movs	r1, #0
 8007e74:	f001 fb3a 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8007e78:	193b      	adds	r3, r7, r4
 8007e7a:	2248      	movs	r2, #72	; 0x48
 8007e7c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e7e:	003a      	movs	r2, r7
 8007e80:	193b      	adds	r3, r7, r4
 8007e82:	0011      	movs	r1, r2
 8007e84:	0018      	movs	r0, r3
 8007e86:	f000 fc11 	bl	80086ac <astronode_transport_send_receive>
 8007e8a:	0003      	movs	r3, r0
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d111      	bne.n	8007eb4 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8007e90:	4b0a      	ldr	r3, [pc, #40]	; (8007ebc <astronode_send_cmd_cr+0x70>)
 8007e92:	195b      	adds	r3, r3, r5
 8007e94:	19db      	adds	r3, r3, r7
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	2bc8      	cmp	r3, #200	; 0xc8
 8007e9a:	d107      	bne.n	8007eac <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8007e9c:	4b08      	ldr	r3, [pc, #32]	; (8007ec0 <astronode_send_cmd_cr+0x74>)
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8007ea2:	4b08      	ldr	r3, [pc, #32]	; (8007ec4 <astronode_send_cmd_cr+0x78>)
 8007ea4:	0018      	movs	r0, r3
 8007ea6:	f7fb f947 	bl	8003138 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8007eaa:	e003      	b.n	8007eb4 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8007eac:	4b06      	ldr	r3, [pc, #24]	; (8007ec8 <astronode_send_cmd_cr+0x7c>)
 8007eae:	0018      	movs	r0, r3
 8007eb0:	f7fb f942 	bl	8003138 <send_debug_logs>
}
 8007eb4:	46c0      	nop			; (mov r8, r8)
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	b064      	add	sp, #400	; 0x190
 8007eba:	bdb0      	pop	{r4, r5, r7, pc}
 8007ebc:	fffffe70 	.word	0xfffffe70
 8007ec0:	20000b0a 	.word	0x20000b0a
 8007ec4:	0800ef9c 	.word	0x0800ef9c
 8007ec8:	0800efc0 	.word	0x0800efc0

08007ecc <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8007ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ece:	4cac      	ldr	r4, [pc, #688]	; (8008180 <astronode_send_cmd_rr+0x2b4>)
 8007ed0:	44a5      	add	sp, r4
 8007ed2:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007ed4:	218c      	movs	r1, #140	; 0x8c
 8007ed6:	0049      	lsls	r1, r1, #1
 8007ed8:	2318      	movs	r3, #24
 8007eda:	18cb      	adds	r3, r1, r3
 8007edc:	19db      	adds	r3, r3, r7
 8007ede:	0018      	movs	r0, r3
 8007ee0:	23c6      	movs	r3, #198	; 0xc6
 8007ee2:	001a      	movs	r2, r3
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	f001 fb01 	bl	80094ec <memset>
    astronode_app_msg_t answer = {0};
 8007eea:	4ba6      	ldr	r3, [pc, #664]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007eec:	26f8      	movs	r6, #248	; 0xf8
 8007eee:	0076      	lsls	r6, r6, #1
 8007ef0:	199b      	adds	r3, r3, r6
 8007ef2:	2218      	movs	r2, #24
 8007ef4:	4694      	mov	ip, r2
 8007ef6:	44bc      	add	ip, r7
 8007ef8:	4463      	add	r3, ip
 8007efa:	0018      	movs	r0, r3
 8007efc:	23c6      	movs	r3, #198	; 0xc6
 8007efe:	001a      	movs	r2, r3
 8007f00:	2100      	movs	r1, #0
 8007f02:	f001 faf3 	bl	80094ec <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8007f06:	218c      	movs	r1, #140	; 0x8c
 8007f08:	0049      	lsls	r1, r1, #1
 8007f0a:	2318      	movs	r3, #24
 8007f0c:	18cb      	adds	r3, r1, r3
 8007f0e:	19db      	adds	r3, r3, r7
 8007f10:	2247      	movs	r2, #71	; 0x47
 8007f12:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007f14:	2350      	movs	r3, #80	; 0x50
 8007f16:	2218      	movs	r2, #24
 8007f18:	189b      	adds	r3, r3, r2
 8007f1a:	19da      	adds	r2, r3, r7
 8007f1c:	2318      	movs	r3, #24
 8007f1e:	18cb      	adds	r3, r1, r3
 8007f20:	19db      	adds	r3, r3, r7
 8007f22:	0011      	movs	r1, r2
 8007f24:	0018      	movs	r0, r3
 8007f26:	f000 fbc1 	bl	80086ac <astronode_transport_send_receive>
 8007f2a:	0003      	movs	r3, r0
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d000      	beq.n	8007f32 <astronode_send_cmd_rr+0x66>
 8007f30:	e121      	b.n	8008176 <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8007f32:	4b94      	ldr	r3, [pc, #592]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007f34:	199b      	adds	r3, r3, r6
 8007f36:	2218      	movs	r2, #24
 8007f38:	4694      	mov	ip, r2
 8007f3a:	44bc      	add	ip, r7
 8007f3c:	4463      	add	r3, ip
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	2bc7      	cmp	r3, #199	; 0xc7
 8007f42:	d000      	beq.n	8007f46 <astronode_send_cmd_rr+0x7a>
 8007f44:	e113      	b.n	800816e <astronode_send_cmd_rr+0x2a2>
        {
 8007f46:	466b      	mov	r3, sp
 8007f48:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8007f4a:	4b8f      	ldr	r3, [pc, #572]	; (8008188 <astronode_send_cmd_rr+0x2bc>)
 8007f4c:	0018      	movs	r0, r3
 8007f4e:	f7fb f8f3 	bl	8003138 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8007f52:	4b8c      	ldr	r3, [pc, #560]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007f54:	21f8      	movs	r1, #248	; 0xf8
 8007f56:	0049      	lsls	r1, r1, #1
 8007f58:	185b      	adds	r3, r3, r1
 8007f5a:	2218      	movs	r2, #24
 8007f5c:	4694      	mov	ip, r2
 8007f5e:	44bc      	add	ip, r7
 8007f60:	4463      	add	r3, ip
 8007f62:	785b      	ldrb	r3, [r3, #1]
 8007f64:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8007f66:	4b87      	ldr	r3, [pc, #540]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007f68:	185b      	adds	r3, r3, r1
 8007f6a:	2018      	movs	r0, #24
 8007f6c:	4684      	mov	ip, r0
 8007f6e:	44bc      	add	ip, r7
 8007f70:	4463      	add	r3, ip
 8007f72:	789b      	ldrb	r3, [r3, #2]
 8007f74:	021b      	lsls	r3, r3, #8
 8007f76:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8007f78:	4b82      	ldr	r3, [pc, #520]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007f7a:	185b      	adds	r3, r3, r1
 8007f7c:	2018      	movs	r0, #24
 8007f7e:	4684      	mov	ip, r0
 8007f80:	44bc      	add	ip, r7
 8007f82:	4463      	add	r3, ip
 8007f84:	78db      	ldrb	r3, [r3, #3]
 8007f86:	041b      	lsls	r3, r3, #16
 8007f88:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8007f8a:	4b7e      	ldr	r3, [pc, #504]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007f8c:	185b      	adds	r3, r3, r1
 8007f8e:	2118      	movs	r1, #24
 8007f90:	468c      	mov	ip, r1
 8007f92:	44bc      	add	ip, r7
 8007f94:	4463      	add	r3, ip
 8007f96:	791b      	ldrb	r3, [r3, #4]
 8007f98:	061b      	lsls	r3, r3, #24
 8007f9a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007f9c:	22f4      	movs	r2, #244	; 0xf4
 8007f9e:	0052      	lsls	r2, r2, #1
 8007fa0:	2118      	movs	r1, #24
 8007fa2:	1851      	adds	r1, r2, r1
 8007fa4:	19c8      	adds	r0, r1, r7
 8007fa6:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8007fa8:	2318      	movs	r3, #24
 8007faa:	18d3      	adds	r3, r2, r3
 8007fac:	19db      	adds	r3, r3, r7
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	4976      	ldr	r1, [pc, #472]	; (800818c <astronode_send_cmd_rr+0x2c0>)
 8007fb2:	2318      	movs	r3, #24
 8007fb4:	18fb      	adds	r3, r7, r3
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	f001 fa2c 	bl	8009414 <sprintf>
            send_debug_logs(str);
 8007fbc:	2318      	movs	r3, #24
 8007fbe:	18fb      	adds	r3, r7, r3
 8007fc0:	0018      	movs	r0, r3
 8007fc2:	f7fb f8b9 	bl	8003138 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8007fc6:	4b6f      	ldr	r3, [pc, #444]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007fc8:	21f8      	movs	r1, #248	; 0xf8
 8007fca:	0049      	lsls	r1, r1, #1
 8007fcc:	185b      	adds	r3, r3, r1
 8007fce:	2218      	movs	r2, #24
 8007fd0:	4694      	mov	ip, r2
 8007fd2:	44bc      	add	ip, r7
 8007fd4:	4463      	add	r3, ip
 8007fd6:	22c4      	movs	r2, #196	; 0xc4
 8007fd8:	5a9b      	ldrh	r3, [r3, r2]
 8007fda:	2b2c      	cmp	r3, #44	; 0x2c
 8007fdc:	d00e      	beq.n	8007ffc <astronode_send_cmd_rr+0x130>
 8007fde:	4b69      	ldr	r3, [pc, #420]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007fe0:	185b      	adds	r3, r3, r1
 8007fe2:	2218      	movs	r2, #24
 8007fe4:	4694      	mov	ip, r2
 8007fe6:	44bc      	add	ip, r7
 8007fe8:	4463      	add	r3, ip
 8007fea:	22c4      	movs	r2, #196	; 0xc4
 8007fec:	5a9b      	ldrh	r3, [r3, r2]
 8007fee:	2b0c      	cmp	r3, #12
 8007ff0:	d004      	beq.n	8007ffc <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8007ff2:	4b67      	ldr	r3, [pc, #412]	; (8008190 <astronode_send_cmd_rr+0x2c4>)
 8007ff4:	0018      	movs	r0, r3
 8007ff6:	f7fb f89f 	bl	8003138 <send_debug_logs>
                return;
 8007ffa:	e0b6      	b.n	800816a <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8007ffc:	4b61      	ldr	r3, [pc, #388]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 8007ffe:	22f8      	movs	r2, #248	; 0xf8
 8008000:	0052      	lsls	r2, r2, #1
 8008002:	189b      	adds	r3, r3, r2
 8008004:	2218      	movs	r2, #24
 8008006:	4694      	mov	ip, r2
 8008008:	44bc      	add	ip, r7
 800800a:	4463      	add	r3, ip
 800800c:	22c4      	movs	r2, #196	; 0xc4
 800800e:	5a9b      	ldrh	r3, [r3, r2]
 8008010:	001a      	movs	r2, r3
 8008012:	3a01      	subs	r2, #1
 8008014:	21f2      	movs	r1, #242	; 0xf2
 8008016:	0049      	lsls	r1, r1, #1
 8008018:	2018      	movs	r0, #24
 800801a:	1809      	adds	r1, r1, r0
 800801c:	19c9      	adds	r1, r1, r7
 800801e:	600a      	str	r2, [r1, #0]
 8008020:	001c      	movs	r4, r3
 8008022:	2200      	movs	r2, #0
 8008024:	0015      	movs	r5, r2
 8008026:	0020      	movs	r0, r4
 8008028:	0029      	movs	r1, r5
 800802a:	0004      	movs	r4, r0
 800802c:	0f62      	lsrs	r2, r4, #29
 800802e:	000c      	movs	r4, r1
 8008030:	00e4      	lsls	r4, r4, #3
 8008032:	617c      	str	r4, [r7, #20]
 8008034:	697c      	ldr	r4, [r7, #20]
 8008036:	4314      	orrs	r4, r2
 8008038:	617c      	str	r4, [r7, #20]
 800803a:	0001      	movs	r1, r0
 800803c:	00c9      	lsls	r1, r1, #3
 800803e:	6139      	str	r1, [r7, #16]
 8008040:	603b      	str	r3, [r7, #0]
 8008042:	2200      	movs	r2, #0
 8008044:	607a      	str	r2, [r7, #4]
 8008046:	6838      	ldr	r0, [r7, #0]
 8008048:	6879      	ldr	r1, [r7, #4]
 800804a:	0004      	movs	r4, r0
 800804c:	0f62      	lsrs	r2, r4, #29
 800804e:	000c      	movs	r4, r1
 8008050:	00e4      	lsls	r4, r4, #3
 8008052:	60fc      	str	r4, [r7, #12]
 8008054:	68fc      	ldr	r4, [r7, #12]
 8008056:	4314      	orrs	r4, r2
 8008058:	60fc      	str	r4, [r7, #12]
 800805a:	0001      	movs	r1, r0
 800805c:	00ca      	lsls	r2, r1, #3
 800805e:	60ba      	str	r2, [r7, #8]
 8008060:	3307      	adds	r3, #7
 8008062:	08db      	lsrs	r3, r3, #3
 8008064:	00db      	lsls	r3, r3, #3
 8008066:	4669      	mov	r1, sp
 8008068:	1acb      	subs	r3, r1, r3
 800806a:	469d      	mov	sp, r3
 800806c:	466b      	mov	r3, sp
 800806e:	3300      	adds	r3, #0
 8008070:	20f0      	movs	r0, #240	; 0xf0
 8008072:	0040      	lsls	r0, r0, #1
 8008074:	2218      	movs	r2, #24
 8008076:	1882      	adds	r2, r0, r2
 8008078:	19d1      	adds	r1, r2, r7
 800807a:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 800807c:	4b41      	ldr	r3, [pc, #260]	; (8008184 <astronode_send_cmd_rr+0x2b8>)
 800807e:	22f8      	movs	r2, #248	; 0xf8
 8008080:	0052      	lsls	r2, r2, #1
 8008082:	189b      	adds	r3, r3, r2
 8008084:	2218      	movs	r2, #24
 8008086:	4694      	mov	ip, r2
 8008088:	44bc      	add	ip, r7
 800808a:	4463      	add	r3, ip
 800808c:	22c4      	movs	r2, #196	; 0xc4
 800808e:	5a9b      	ldrh	r3, [r3, r2]
 8008090:	3b03      	subs	r3, #3
 8008092:	0019      	movs	r1, r3
 8008094:	2350      	movs	r3, #80	; 0x50
 8008096:	2218      	movs	r2, #24
 8008098:	189b      	adds	r3, r3, r2
 800809a:	19db      	adds	r3, r3, r7
 800809c:	3305      	adds	r3, #5
 800809e:	4a3d      	ldr	r2, [pc, #244]	; (8008194 <astronode_send_cmd_rr+0x2c8>)
 80080a0:	2418      	movs	r4, #24
 80080a2:	1900      	adds	r0, r0, r4
 80080a4:	19c0      	adds	r0, r0, r7
 80080a6:	6800      	ldr	r0, [r0, #0]
 80080a8:	f001 f980 	bl	80093ac <snprintf>
 80080ac:	0002      	movs	r2, r0
 80080ae:	23ef      	movs	r3, #239	; 0xef
 80080b0:	005b      	lsls	r3, r3, #1
 80080b2:	2118      	movs	r1, #24
 80080b4:	185b      	adds	r3, r3, r1
 80080b6:	19db      	adds	r3, r3, r7
 80080b8:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 80080ba:	23f0      	movs	r3, #240	; 0xf0
 80080bc:	33ff      	adds	r3, #255	; 0xff
 80080be:	2218      	movs	r2, #24
 80080c0:	189b      	adds	r3, r3, r2
 80080c2:	19db      	adds	r3, r3, r7
 80080c4:	2200      	movs	r2, #0
 80080c6:	701a      	strb	r2, [r3, #0]
 80080c8:	e024      	b.n	8008114 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 80080ca:	23f0      	movs	r3, #240	; 0xf0
 80080cc:	33ff      	adds	r3, #255	; 0xff
 80080ce:	2218      	movs	r2, #24
 80080d0:	189b      	adds	r3, r3, r2
 80080d2:	19db      	adds	r3, r3, r7
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	22f0      	movs	r2, #240	; 0xf0
 80080d8:	0052      	lsls	r2, r2, #1
 80080da:	2118      	movs	r1, #24
 80080dc:	1852      	adds	r2, r2, r1
 80080de:	19d2      	adds	r2, r2, r7
 80080e0:	6812      	ldr	r2, [r2, #0]
 80080e2:	5cd3      	ldrb	r3, [r2, r3]
 80080e4:	1c5a      	adds	r2, r3, #1
 80080e6:	4b2c      	ldr	r3, [pc, #176]	; (8008198 <astronode_send_cmd_rr+0x2cc>)
 80080e8:	18d3      	adds	r3, r2, r3
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	001a      	movs	r2, r3
 80080ee:	2397      	movs	r3, #151	; 0x97
 80080f0:	4013      	ands	r3, r2
 80080f2:	d104      	bne.n	80080fe <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 80080f4:	4b29      	ldr	r3, [pc, #164]	; (800819c <astronode_send_cmd_rr+0x2d0>)
 80080f6:	0018      	movs	r0, r3
 80080f8:	f7fb f81e 	bl	8003138 <send_debug_logs>
                    return;
 80080fc:	e035      	b.n	800816a <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 80080fe:	21f0      	movs	r1, #240	; 0xf0
 8008100:	31ff      	adds	r1, #255	; 0xff
 8008102:	2318      	movs	r3, #24
 8008104:	18cb      	adds	r3, r1, r3
 8008106:	19db      	adds	r3, r3, r7
 8008108:	781a      	ldrb	r2, [r3, #0]
 800810a:	2318      	movs	r3, #24
 800810c:	18cb      	adds	r3, r1, r3
 800810e:	19db      	adds	r3, r3, r7
 8008110:	3201      	adds	r2, #1
 8008112:	701a      	strb	r2, [r3, #0]
 8008114:	23f0      	movs	r3, #240	; 0xf0
 8008116:	33ff      	adds	r3, #255	; 0xff
 8008118:	2218      	movs	r2, #24
 800811a:	189b      	adds	r3, r3, r2
 800811c:	19db      	adds	r3, r3, r7
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	b29b      	uxth	r3, r3
 8008122:	22ef      	movs	r2, #239	; 0xef
 8008124:	0052      	lsls	r2, r2, #1
 8008126:	2118      	movs	r1, #24
 8008128:	1852      	adds	r2, r2, r1
 800812a:	19d2      	adds	r2, r2, r7
 800812c:	8812      	ldrh	r2, [r2, #0]
 800812e:	429a      	cmp	r2, r3
 8008130:	d8cb      	bhi.n	80080ca <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8008132:	4b1b      	ldr	r3, [pc, #108]	; (80081a0 <astronode_send_cmd_rr+0x2d4>)
 8008134:	0018      	movs	r0, r3
 8008136:	f7fa ffff 	bl	8003138 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 800813a:	2350      	movs	r3, #80	; 0x50
 800813c:	2218      	movs	r2, #24
 800813e:	189b      	adds	r3, r3, r2
 8008140:	19db      	adds	r3, r3, r7
 8008142:	1d5a      	adds	r2, r3, #5
 8008144:	4917      	ldr	r1, [pc, #92]	; (80081a4 <astronode_send_cmd_rr+0x2d8>)
 8008146:	24f0      	movs	r4, #240	; 0xf0
 8008148:	0064      	lsls	r4, r4, #1
 800814a:	2318      	movs	r3, #24
 800814c:	18e3      	adds	r3, r4, r3
 800814e:	19db      	adds	r3, r3, r7
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	0018      	movs	r0, r3
 8008154:	f001 f95e 	bl	8009414 <sprintf>
            send_debug_logs(command_content);
 8008158:	2318      	movs	r3, #24
 800815a:	18e3      	adds	r3, r4, r3
 800815c:	19db      	adds	r3, r3, r7
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	0018      	movs	r0, r3
 8008162:	f7fa ffe9 	bl	8003138 <send_debug_logs>
 8008166:	46b5      	mov	sp, r6
 8008168:	e005      	b.n	8008176 <astronode_send_cmd_rr+0x2aa>
                return;
 800816a:	46b5      	mov	sp, r6
 800816c:	e003      	b.n	8008176 <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 800816e:	4b0e      	ldr	r3, [pc, #56]	; (80081a8 <astronode_send_cmd_rr+0x2dc>)
 8008170:	0018      	movs	r0, r3
 8008172:	f7fa ffe1 	bl	8003138 <send_debug_logs>
        }
    }
}
 8008176:	46bd      	mov	sp, r7
 8008178:	2383      	movs	r3, #131	; 0x83
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	449d      	add	sp, r3
 800817e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008180:	fffffdf4 	.word	0xfffffdf4
 8008184:	fffffe60 	.word	0xfffffe60
 8008188:	0800efd8 	.word	0x0800efd8
 800818c:	0800eff4 	.word	0x0800eff4
 8008190:	0800f044 	.word	0x0800f044
 8008194:	0800e684 	.word	0x0800e684
 8008198:	0800fb40 	.word	0x0800fb40
 800819c:	0800f058 	.word	0x0800f058
 80081a0:	0800f084 	.word	0x0800f084
 80081a4:	0800f09c 	.word	0x0800f09c
 80081a8:	0800f0a0 	.word	0x0800f0a0

080081ac <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 80081b0:	4b02      	ldr	r3, [pc, #8]	; (80081bc <is_sak_available+0x10>)
 80081b2:	781b      	ldrb	r3, [r3, #0]
}
 80081b4:	0018      	movs	r0, r3
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	46c0      	nop			; (mov r8, r8)
 80081bc:	20000b08 	.word	0x20000b08

080081c0 <is_astronode_reset>:

bool is_astronode_reset()
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 80081c4:	4b02      	ldr	r3, [pc, #8]	; (80081d0 <is_astronode_reset+0x10>)
 80081c6:	781b      	ldrb	r3, [r3, #0]
}
 80081c8:	0018      	movs	r0, r3
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	46c0      	nop			; (mov r8, r8)
 80081d0:	20000b09 	.word	0x20000b09

080081d4 <is_command_available>:

bool is_command_available()
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	af00      	add	r7, sp, #0
    return g_is_command_available;
 80081d8:	4b02      	ldr	r3, [pc, #8]	; (80081e4 <is_command_available+0x10>)
 80081da:	781b      	ldrb	r3, [r3, #0]
}
 80081dc:	0018      	movs	r0, r3
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	46c0      	nop			; (mov r8, r8)
 80081e4:	20000b0a 	.word	0x20000b0a

080081e8 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	0002      	movs	r2, r0
 80081f0:	6039      	str	r1, [r7, #0]
 80081f2:	1dfb      	adds	r3, r7, #7
 80081f4:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80081f6:	1dfb      	adds	r3, r7, #7
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	2b2f      	cmp	r3, #47	; 0x2f
 80081fc:	d90b      	bls.n	8008216 <ascii_to_value+0x2e>
 80081fe:	1dfb      	adds	r3, r7, #7
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	2b39      	cmp	r3, #57	; 0x39
 8008204:	d807      	bhi.n	8008216 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008206:	1dfb      	adds	r3, r7, #7
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	3b30      	subs	r3, #48	; 0x30
 800820c:	b2da      	uxtb	r2, r3
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	701a      	strb	r2, [r3, #0]
        return true;
 8008212:	2301      	movs	r3, #1
 8008214:	e010      	b.n	8008238 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008216:	1dfb      	adds	r3, r7, #7
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	2b40      	cmp	r3, #64	; 0x40
 800821c:	d90b      	bls.n	8008236 <ascii_to_value+0x4e>
 800821e:	1dfb      	adds	r3, r7, #7
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	2b46      	cmp	r3, #70	; 0x46
 8008224:	d807      	bhi.n	8008236 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008226:	1dfb      	adds	r3, r7, #7
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	3b37      	subs	r3, #55	; 0x37
 800822c:	b2da      	uxtb	r2, r3
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	701a      	strb	r2, [r3, #0]
        return true;
 8008232:	2301      	movs	r3, #1
 8008234:	e000      	b.n	8008238 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008236:	2300      	movs	r3, #0
    }
}
 8008238:	0018      	movs	r0, r3
 800823a:	46bd      	mov	sp, r7
 800823c:	b002      	add	sp, #8
 800823e:	bd80      	pop	{r7, pc}

08008240 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 800824a:	250e      	movs	r5, #14
 800824c:	197b      	adds	r3, r7, r5
 800824e:	2200      	movs	r2, #0
 8008250:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008252:	197b      	adds	r3, r7, r5
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	197a      	adds	r2, r7, r5
 8008258:	1c59      	adds	r1, r3, #1
 800825a:	8011      	strh	r1, [r2, #0]
 800825c:	001a      	movs	r2, r3
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	189b      	adds	r3, r3, r2
 8008262:	2202      	movs	r2, #2
 8008264:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	260a      	movs	r6, #10
 800826a:	19bc      	adds	r4, r7, r6
 800826c:	4a44      	ldr	r2, [pc, #272]	; (8008380 <astronode_create_request_transport+0x140>)
 800826e:	2101      	movs	r1, #1
 8008270:	0018      	movs	r0, r3
 8008272:	f000 fa7d 	bl	8008770 <calculate_crc>
 8008276:	0003      	movs	r3, r0
 8008278:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	1c58      	adds	r0, r3, #1
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	22c4      	movs	r2, #196	; 0xc4
 8008282:	5a99      	ldrh	r1, [r3, r2]
 8008284:	19bc      	adds	r4, r7, r6
 8008286:	19bb      	adds	r3, r7, r6
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	001a      	movs	r2, r3
 800828c:	f000 fa70 	bl	8008770 <calculate_crc>
 8008290:	0003      	movs	r3, r0
 8008292:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008294:	19bb      	adds	r3, r7, r6
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	021b      	lsls	r3, r3, #8
 800829a:	b21a      	sxth	r2, r3
 800829c:	0031      	movs	r1, r6
 800829e:	19bb      	adds	r3, r7, r6
 80082a0:	881b      	ldrh	r3, [r3, #0]
 80082a2:	0a1b      	lsrs	r3, r3, #8
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	b21b      	sxth	r3, r3
 80082a8:	4313      	orrs	r3, r2
 80082aa:	b21a      	sxth	r2, r3
 80082ac:	187b      	adds	r3, r7, r1
 80082ae:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	7818      	ldrb	r0, [r3, #0]
 80082b4:	197b      	adds	r3, r7, r5
 80082b6:	881b      	ldrh	r3, [r3, #0]
 80082b8:	683a      	ldr	r2, [r7, #0]
 80082ba:	18d3      	adds	r3, r2, r3
 80082bc:	0019      	movs	r1, r3
 80082be:	f000 fbeb 	bl	8008a98 <uint8_to_ascii_buffer>
    index += 2;
 80082c2:	197b      	adds	r3, r7, r5
 80082c4:	197a      	adds	r2, r7, r5
 80082c6:	8812      	ldrh	r2, [r2, #0]
 80082c8:	3202      	adds	r2, #2
 80082ca:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80082cc:	230c      	movs	r3, #12
 80082ce:	18fb      	adds	r3, r7, r3
 80082d0:	2200      	movs	r2, #0
 80082d2:	801a      	strh	r2, [r3, #0]
 80082d4:	e017      	b.n	8008306 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 80082d6:	240c      	movs	r4, #12
 80082d8:	193b      	adds	r3, r7, r4
 80082da:	881b      	ldrh	r3, [r3, #0]
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	18d3      	adds	r3, r2, r3
 80082e0:	7858      	ldrb	r0, [r3, #1]
 80082e2:	250e      	movs	r5, #14
 80082e4:	197b      	adds	r3, r7, r5
 80082e6:	881b      	ldrh	r3, [r3, #0]
 80082e8:	683a      	ldr	r2, [r7, #0]
 80082ea:	18d3      	adds	r3, r2, r3
 80082ec:	0019      	movs	r1, r3
 80082ee:	f000 fbd3 	bl	8008a98 <uint8_to_ascii_buffer>
        index += 2;
 80082f2:	197b      	adds	r3, r7, r5
 80082f4:	197a      	adds	r2, r7, r5
 80082f6:	8812      	ldrh	r2, [r2, #0]
 80082f8:	3202      	adds	r2, #2
 80082fa:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80082fc:	193b      	adds	r3, r7, r4
 80082fe:	881a      	ldrh	r2, [r3, #0]
 8008300:	193b      	adds	r3, r7, r4
 8008302:	3201      	adds	r2, #1
 8008304:	801a      	strh	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	22c4      	movs	r2, #196	; 0xc4
 800830a:	5a9b      	ldrh	r3, [r3, r2]
 800830c:	220c      	movs	r2, #12
 800830e:	18ba      	adds	r2, r7, r2
 8008310:	8812      	ldrh	r2, [r2, #0]
 8008312:	429a      	cmp	r2, r3
 8008314:	d3df      	bcc.n	80082d6 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008316:	250a      	movs	r5, #10
 8008318:	197b      	adds	r3, r7, r5
 800831a:	881b      	ldrh	r3, [r3, #0]
 800831c:	0a1b      	lsrs	r3, r3, #8
 800831e:	b29b      	uxth	r3, r3
 8008320:	b2d8      	uxtb	r0, r3
 8008322:	240e      	movs	r4, #14
 8008324:	193b      	adds	r3, r7, r4
 8008326:	881b      	ldrh	r3, [r3, #0]
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	18d3      	adds	r3, r2, r3
 800832c:	0019      	movs	r1, r3
 800832e:	f000 fbb3 	bl	8008a98 <uint8_to_ascii_buffer>
    index += 2;
 8008332:	0021      	movs	r1, r4
 8008334:	187b      	adds	r3, r7, r1
 8008336:	187a      	adds	r2, r7, r1
 8008338:	8812      	ldrh	r2, [r2, #0]
 800833a:	3202      	adds	r2, #2
 800833c:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800833e:	197b      	adds	r3, r7, r5
 8008340:	881b      	ldrh	r3, [r3, #0]
 8008342:	b2d8      	uxtb	r0, r3
 8008344:	000c      	movs	r4, r1
 8008346:	187b      	adds	r3, r7, r1
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	683a      	ldr	r2, [r7, #0]
 800834c:	18d3      	adds	r3, r2, r3
 800834e:	0019      	movs	r1, r3
 8008350:	f000 fba2 	bl	8008a98 <uint8_to_ascii_buffer>
    index += 2;
 8008354:	0020      	movs	r0, r4
 8008356:	183b      	adds	r3, r7, r0
 8008358:	183a      	adds	r2, r7, r0
 800835a:	8812      	ldrh	r2, [r2, #0]
 800835c:	3202      	adds	r2, #2
 800835e:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008360:	183b      	adds	r3, r7, r0
 8008362:	881b      	ldrh	r3, [r3, #0]
 8008364:	183a      	adds	r2, r7, r0
 8008366:	1c59      	adds	r1, r3, #1
 8008368:	8011      	strh	r1, [r2, #0]
 800836a:	001a      	movs	r2, r3
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	189b      	adds	r3, r3, r2
 8008370:	2203      	movs	r2, #3
 8008372:	701a      	strb	r2, [r3, #0]

    return index;
 8008374:	183b      	adds	r3, r7, r0
 8008376:	881b      	ldrh	r3, [r3, #0]
}
 8008378:	0018      	movs	r0, r3
 800837a:	46bd      	mov	sp, r7
 800837c:	b005      	add	sp, #20
 800837e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008380:	0000ffff 	.word	0x0000ffff

08008384 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008386:	b089      	sub	sp, #36	; 0x24
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	607a      	str	r2, [r7, #4]
 800838e:	230a      	movs	r3, #10
 8008390:	18fb      	adds	r3, r7, r3
 8008392:	1c0a      	adds	r2, r1, #0
 8008394:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	2b02      	cmp	r3, #2
 800839c:	d005      	beq.n	80083aa <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800839e:	4bbd      	ldr	r3, [pc, #756]	; (8008694 <astronode_decode_answer_transport+0x310>)
 80083a0:	0018      	movs	r0, r3
 80083a2:	f7fa fec9 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 80083a6:	2300      	movs	r3, #0
 80083a8:	e170      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 80083aa:	210a      	movs	r1, #10
 80083ac:	187b      	adds	r3, r7, r1
 80083ae:	881b      	ldrh	r3, [r3, #0]
 80083b0:	2201      	movs	r2, #1
 80083b2:	4013      	ands	r3, r2
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d103      	bne.n	80083c2 <astronode_decode_answer_transport+0x3e>
 80083ba:	187b      	adds	r3, r7, r1
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	2b07      	cmp	r3, #7
 80083c0:	d805      	bhi.n	80083ce <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 80083c2:	4bb5      	ldr	r3, [pc, #724]	; (8008698 <astronode_decode_answer_transport+0x314>)
 80083c4:	0018      	movs	r0, r3
 80083c6:	f7fa feb7 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 80083ca:	2300      	movs	r3, #0
 80083cc:	e15e      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 80083ce:	230a      	movs	r3, #10
 80083d0:	18fb      	adds	r3, r7, r3
 80083d2:	881b      	ldrh	r3, [r3, #0]
 80083d4:	3b08      	subs	r3, #8
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	da00      	bge.n	80083dc <astronode_decode_answer_transport+0x58>
 80083da:	3301      	adds	r3, #1
 80083dc:	105b      	asrs	r3, r3, #1
 80083de:	b299      	uxth	r1, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	22c4      	movs	r2, #196	; 0xc4
 80083e4:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80083e6:	230a      	movs	r3, #10
 80083e8:	18fb      	adds	r3, r7, r3
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	18d3      	adds	r3, r2, r3
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2b03      	cmp	r3, #3
 80083f6:	d005      	beq.n	8008404 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80083f8:	4ba8      	ldr	r3, [pc, #672]	; (800869c <astronode_decode_answer_transport+0x318>)
 80083fa:	0018      	movs	r0, r3
 80083fc:	f7fa fe9c 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 8008400:	2300      	movs	r3, #0
 8008402:	e143      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008404:	2117      	movs	r1, #23
 8008406:	187b      	adds	r3, r7, r1
 8008408:	2200      	movs	r2, #0
 800840a:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 800840c:	2416      	movs	r4, #22
 800840e:	193b      	adds	r3, r7, r4
 8008410:	2200      	movs	r2, #0
 8008412:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3301      	adds	r3, #1
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	187a      	adds	r2, r7, r1
 800841c:	0011      	movs	r1, r2
 800841e:	0018      	movs	r0, r3
 8008420:	f7ff fee2 	bl	80081e8 <ascii_to_value>
 8008424:	0003      	movs	r3, r0
 8008426:	001a      	movs	r2, r3
 8008428:	2301      	movs	r3, #1
 800842a:	4053      	eors	r3, r2
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10e      	bne.n	8008450 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3302      	adds	r3, #2
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	193a      	adds	r2, r7, r4
 800843a:	0011      	movs	r1, r2
 800843c:	0018      	movs	r0, r3
 800843e:	f7ff fed3 	bl	80081e8 <ascii_to_value>
 8008442:	0003      	movs	r3, r0
 8008444:	001a      	movs	r2, r3
 8008446:	2301      	movs	r3, #1
 8008448:	4053      	eors	r3, r2
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b00      	cmp	r3, #0
 800844e:	d005      	beq.n	800845c <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008450:	4b93      	ldr	r3, [pc, #588]	; (80086a0 <astronode_decode_answer_transport+0x31c>)
 8008452:	0018      	movs	r0, r3
 8008454:	f7fa fe70 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 8008458:	2300      	movs	r3, #0
 800845a:	e117      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800845c:	2317      	movs	r3, #23
 800845e:	18fb      	adds	r3, r7, r3
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	011b      	lsls	r3, r3, #4
 8008464:	b2da      	uxtb	r2, r3
 8008466:	2316      	movs	r3, #22
 8008468:	18fb      	adds	r3, r7, r3
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	18d3      	adds	r3, r2, r3
 800846e:	b2da      	uxtb	r2, r3
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008474:	231e      	movs	r3, #30
 8008476:	18fb      	adds	r3, r7, r3
 8008478:	2203      	movs	r2, #3
 800847a:	801a      	strh	r2, [r3, #0]
 800847c:	231c      	movs	r3, #28
 800847e:	18fb      	adds	r3, r7, r3
 8008480:	2200      	movs	r2, #0
 8008482:	801a      	strh	r2, [r3, #0]
 8008484:	e045      	b.n	8008512 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008486:	241e      	movs	r4, #30
 8008488:	193b      	adds	r3, r7, r4
 800848a:	881b      	ldrh	r3, [r3, #0]
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	18d3      	adds	r3, r2, r3
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	2217      	movs	r2, #23
 8008494:	18ba      	adds	r2, r7, r2
 8008496:	0011      	movs	r1, r2
 8008498:	0018      	movs	r0, r3
 800849a:	f7ff fea5 	bl	80081e8 <ascii_to_value>
 800849e:	0003      	movs	r3, r0
 80084a0:	001a      	movs	r2, r3
 80084a2:	2301      	movs	r3, #1
 80084a4:	4053      	eors	r3, r2
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d112      	bne.n	80084d2 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 80084ac:	193b      	adds	r3, r7, r4
 80084ae:	881b      	ldrh	r3, [r3, #0]
 80084b0:	3301      	adds	r3, #1
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	18d3      	adds	r3, r2, r3
 80084b6:	781b      	ldrb	r3, [r3, #0]
 80084b8:	2216      	movs	r2, #22
 80084ba:	18ba      	adds	r2, r7, r2
 80084bc:	0011      	movs	r1, r2
 80084be:	0018      	movs	r0, r3
 80084c0:	f7ff fe92 	bl	80081e8 <ascii_to_value>
 80084c4:	0003      	movs	r3, r0
 80084c6:	001a      	movs	r2, r3
 80084c8:	2301      	movs	r3, #1
 80084ca:	4053      	eors	r3, r2
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d005      	beq.n	80084de <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80084d2:	4b73      	ldr	r3, [pc, #460]	; (80086a0 <astronode_decode_answer_transport+0x31c>)
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7fa fe2f 	bl	8003138 <send_debug_logs>
            return RS_FAILURE;
 80084da:	2300      	movs	r3, #0
 80084dc:	e0d6      	b.n	800868c <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80084de:	2317      	movs	r3, #23
 80084e0:	18fb      	adds	r3, r7, r3
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	011b      	lsls	r3, r3, #4
 80084e6:	b2d9      	uxtb	r1, r3
 80084e8:	2316      	movs	r3, #22
 80084ea:	18fb      	adds	r3, r7, r3
 80084ec:	781a      	ldrb	r2, [r3, #0]
 80084ee:	201c      	movs	r0, #28
 80084f0:	183b      	adds	r3, r7, r0
 80084f2:	881b      	ldrh	r3, [r3, #0]
 80084f4:	1838      	adds	r0, r7, r0
 80084f6:	1c5c      	adds	r4, r3, #1
 80084f8:	8004      	strh	r4, [r0, #0]
 80084fa:	0018      	movs	r0, r3
 80084fc:	188b      	adds	r3, r1, r2
 80084fe:	b2da      	uxtb	r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	181b      	adds	r3, r3, r0
 8008504:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008506:	221e      	movs	r2, #30
 8008508:	18bb      	adds	r3, r7, r2
 800850a:	18ba      	adds	r2, r7, r2
 800850c:	8812      	ldrh	r2, [r2, #0]
 800850e:	3202      	adds	r2, #2
 8008510:	801a      	strh	r2, [r3, #0]
 8008512:	231e      	movs	r3, #30
 8008514:	18fb      	adds	r3, r7, r3
 8008516:	881a      	ldrh	r2, [r3, #0]
 8008518:	260a      	movs	r6, #10
 800851a:	19bb      	adds	r3, r7, r6
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	3b05      	subs	r3, #5
 8008520:	429a      	cmp	r2, r3
 8008522:	dbb0      	blt.n	8008486 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	251a      	movs	r5, #26
 8008528:	197c      	adds	r4, r7, r5
 800852a:	4a5e      	ldr	r2, [pc, #376]	; (80086a4 <astronode_decode_answer_transport+0x320>)
 800852c:	2101      	movs	r1, #1
 800852e:	0018      	movs	r0, r3
 8008530:	f000 f91e 	bl	8008770 <calculate_crc>
 8008534:	0003      	movs	r3, r0
 8008536:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	1c58      	adds	r0, r3, #1
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	22c4      	movs	r2, #196	; 0xc4
 8008540:	5a99      	ldrh	r1, [r3, r2]
 8008542:	197c      	adds	r4, r7, r5
 8008544:	197b      	adds	r3, r7, r5
 8008546:	881b      	ldrh	r3, [r3, #0]
 8008548:	001a      	movs	r2, r3
 800854a:	f000 f911 	bl	8008770 <calculate_crc>
 800854e:	0003      	movs	r3, r0
 8008550:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008552:	197b      	adds	r3, r7, r5
 8008554:	881b      	ldrh	r3, [r3, #0]
 8008556:	021b      	lsls	r3, r3, #8
 8008558:	b21a      	sxth	r2, r3
 800855a:	0029      	movs	r1, r5
 800855c:	197b      	adds	r3, r7, r5
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	0a1b      	lsrs	r3, r3, #8
 8008562:	b29b      	uxth	r3, r3
 8008564:	b21b      	sxth	r3, r3
 8008566:	4313      	orrs	r3, r2
 8008568:	b21a      	sxth	r2, r3
 800856a:	187b      	adds	r3, r7, r1
 800856c:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800856e:	19bb      	adds	r3, r7, r6
 8008570:	881b      	ldrh	r3, [r3, #0]
 8008572:	3b05      	subs	r3, #5
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	18d3      	adds	r3, r2, r3
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	2217      	movs	r2, #23
 800857c:	18ba      	adds	r2, r7, r2
 800857e:	0011      	movs	r1, r2
 8008580:	0018      	movs	r0, r3
 8008582:	f7ff fe31 	bl	80081e8 <ascii_to_value>
 8008586:	0003      	movs	r3, r0
 8008588:	001a      	movs	r2, r3
 800858a:	2301      	movs	r3, #1
 800858c:	4053      	eors	r3, r2
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d112      	bne.n	80085ba <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008594:	19bb      	adds	r3, r7, r6
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	3b04      	subs	r3, #4
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	18d3      	adds	r3, r2, r3
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	2216      	movs	r2, #22
 80085a2:	18ba      	adds	r2, r7, r2
 80085a4:	0011      	movs	r1, r2
 80085a6:	0018      	movs	r0, r3
 80085a8:	f7ff fe1e 	bl	80081e8 <ascii_to_value>
 80085ac:	0003      	movs	r3, r0
 80085ae:	001a      	movs	r2, r3
 80085b0:	2301      	movs	r3, #1
 80085b2:	4053      	eors	r3, r2
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d005      	beq.n	80085c6 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80085ba:	4b39      	ldr	r3, [pc, #228]	; (80086a0 <astronode_decode_answer_transport+0x31c>)
 80085bc:	0018      	movs	r0, r3
 80085be:	f7fa fdbb 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 80085c2:	2300      	movs	r3, #0
 80085c4:	e062      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 80085c6:	2017      	movs	r0, #23
 80085c8:	183b      	adds	r3, r7, r0
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	031b      	lsls	r3, r3, #12
 80085d0:	b299      	uxth	r1, r3
 80085d2:	2416      	movs	r4, #22
 80085d4:	193b      	adds	r3, r7, r4
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	b29b      	uxth	r3, r3
 80085da:	021b      	lsls	r3, r3, #8
 80085dc:	b29a      	uxth	r2, r3
 80085de:	2318      	movs	r3, #24
 80085e0:	18fb      	adds	r3, r7, r3
 80085e2:	188a      	adds	r2, r1, r2
 80085e4:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80085e6:	250a      	movs	r5, #10
 80085e8:	197b      	adds	r3, r7, r5
 80085ea:	881b      	ldrh	r3, [r3, #0]
 80085ec:	3b03      	subs	r3, #3
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	18d3      	adds	r3, r2, r3
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	183a      	adds	r2, r7, r0
 80085f6:	0011      	movs	r1, r2
 80085f8:	0018      	movs	r0, r3
 80085fa:	f7ff fdf5 	bl	80081e8 <ascii_to_value>
 80085fe:	0003      	movs	r3, r0
 8008600:	001a      	movs	r2, r3
 8008602:	2301      	movs	r3, #1
 8008604:	4053      	eors	r3, r2
 8008606:	b2db      	uxtb	r3, r3
 8008608:	2b00      	cmp	r3, #0
 800860a:	d111      	bne.n	8008630 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 800860c:	197b      	adds	r3, r7, r5
 800860e:	881b      	ldrh	r3, [r3, #0]
 8008610:	3b02      	subs	r3, #2
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	18d3      	adds	r3, r2, r3
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	193a      	adds	r2, r7, r4
 800861a:	0011      	movs	r1, r2
 800861c:	0018      	movs	r0, r3
 800861e:	f7ff fde3 	bl	80081e8 <ascii_to_value>
 8008622:	0003      	movs	r3, r0
 8008624:	001a      	movs	r2, r3
 8008626:	2301      	movs	r3, #1
 8008628:	4053      	eors	r3, r2
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b00      	cmp	r3, #0
 800862e:	d005      	beq.n	800863c <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008630:	4b1b      	ldr	r3, [pc, #108]	; (80086a0 <astronode_decode_answer_transport+0x31c>)
 8008632:	0018      	movs	r0, r3
 8008634:	f7fa fd80 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 8008638:	2300      	movs	r3, #0
 800863a:	e027      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 800863c:	2317      	movs	r3, #23
 800863e:	18fb      	adds	r3, r7, r3
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	b29b      	uxth	r3, r3
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	b29a      	uxth	r2, r3
 8008648:	2316      	movs	r3, #22
 800864a:	18fb      	adds	r3, r7, r3
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	b29b      	uxth	r3, r3
 8008650:	18d3      	adds	r3, r2, r3
 8008652:	b299      	uxth	r1, r3
 8008654:	2018      	movs	r0, #24
 8008656:	183b      	adds	r3, r7, r0
 8008658:	183a      	adds	r2, r7, r0
 800865a:	8812      	ldrh	r2, [r2, #0]
 800865c:	188a      	adds	r2, r1, r2
 800865e:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008660:	183a      	adds	r2, r7, r0
 8008662:	231a      	movs	r3, #26
 8008664:	18fb      	adds	r3, r7, r3
 8008666:	8812      	ldrh	r2, [r2, #0]
 8008668:	881b      	ldrh	r3, [r3, #0]
 800866a:	429a      	cmp	r2, r3
 800866c:	d005      	beq.n	800867a <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800866e:	4b0e      	ldr	r3, [pc, #56]	; (80086a8 <astronode_decode_answer_transport+0x324>)
 8008670:	0018      	movs	r0, r3
 8008672:	f7fa fd61 	bl	8003138 <send_debug_logs>
        return RS_FAILURE;
 8008676:	2300      	movs	r3, #0
 8008678:	e008      	b.n	800868c <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	2bff      	cmp	r3, #255	; 0xff
 8008680:	d103      	bne.n	800868a <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	0018      	movs	r0, r3
 8008686:	f000 f8c3 	bl	8008810 <check_for_error>
    }

    return RS_SUCCESS;
 800868a:	2301      	movs	r3, #1
}
 800868c:	0018      	movs	r0, r3
 800868e:	46bd      	mov	sp, r7
 8008690:	b009      	add	sp, #36	; 0x24
 8008692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008694:	0800f130 	.word	0x0800f130
 8008698:	0800f180 	.word	0x0800f180
 800869c:	0800f1d0 	.word	0x0800f1d0
 80086a0:	0800f220 	.word	0x0800f220
 80086a4:	0000ffff 	.word	0x0000ffff
 80086a8:	0800f26c 	.word	0x0800f26c

080086ac <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 80086ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ae:	4c2b      	ldr	r4, [pc, #172]	; (800875c <astronode_transport_send_receive+0xb0>)
 80086b0:	44a5      	add	sp, r4
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80086b8:	4b29      	ldr	r3, [pc, #164]	; (8008760 <astronode_transport_send_receive+0xb4>)
 80086ba:	25ca      	movs	r5, #202	; 0xca
 80086bc:	00ad      	lsls	r5, r5, #2
 80086be:	195b      	adds	r3, r3, r5
 80086c0:	19db      	adds	r3, r3, r7
 80086c2:	2200      	movs	r2, #0
 80086c4:	601a      	str	r2, [r3, #0]
 80086c6:	3304      	adds	r3, #4
 80086c8:	22c4      	movs	r2, #196	; 0xc4
 80086ca:	0052      	lsls	r2, r2, #1
 80086cc:	2100      	movs	r1, #0
 80086ce:	0018      	movs	r0, r3
 80086d0:	f000 ff0c 	bl	80094ec <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80086d4:	4b23      	ldr	r3, [pc, #140]	; (8008764 <astronode_transport_send_receive+0xb8>)
 80086d6:	195b      	adds	r3, r3, r5
 80086d8:	19db      	adds	r3, r3, r7
 80086da:	2200      	movs	r2, #0
 80086dc:	601a      	str	r2, [r3, #0]
 80086de:	3304      	adds	r3, #4
 80086e0:	22c4      	movs	r2, #196	; 0xc4
 80086e2:	0052      	lsls	r2, r2, #1
 80086e4:	2100      	movs	r1, #0
 80086e6:	0018      	movs	r0, r3
 80086e8:	f000 ff00 	bl	80094ec <memset>
    uint16_t answer_length =  0;
 80086ec:	4b1e      	ldr	r3, [pc, #120]	; (8008768 <astronode_transport_send_receive+0xbc>)
 80086ee:	195b      	adds	r3, r3, r5
 80086f0:	19db      	adds	r3, r3, r7
 80086f2:	2200      	movs	r2, #0
 80086f4:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80086f6:	4e1d      	ldr	r6, [pc, #116]	; (800876c <astronode_transport_send_receive+0xc0>)
 80086f8:	19bc      	adds	r4, r7, r6
 80086fa:	23cc      	movs	r3, #204	; 0xcc
 80086fc:	005b      	lsls	r3, r3, #1
 80086fe:	18fa      	adds	r2, r7, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	0011      	movs	r1, r2
 8008704:	0018      	movs	r0, r3
 8008706:	f7ff fd9b 	bl	8008240 <astronode_create_request_transport>
 800870a:	0003      	movs	r3, r0
 800870c:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 800870e:	19bb      	adds	r3, r7, r6
 8008710:	881a      	ldrh	r2, [r3, #0]
 8008712:	23cc      	movs	r3, #204	; 0xcc
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	18fb      	adds	r3, r7, r3
 8008718:	0011      	movs	r1, r2
 800871a:	0018      	movs	r0, r3
 800871c:	f7fa fd56 	bl	80031cc <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8008720:	230a      	movs	r3, #10
 8008722:	18fa      	adds	r2, r7, r3
 8008724:	240c      	movs	r4, #12
 8008726:	193b      	adds	r3, r7, r4
 8008728:	0011      	movs	r1, r2
 800872a:	0018      	movs	r0, r3
 800872c:	f000 f92c 	bl	8008988 <receive_astronode_answer>
 8008730:	0003      	movs	r3, r0
 8008732:	2b01      	cmp	r3, #1
 8008734:	d10a      	bne.n	800874c <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008736:	4b0c      	ldr	r3, [pc, #48]	; (8008768 <astronode_transport_send_receive+0xbc>)
 8008738:	195b      	adds	r3, r3, r5
 800873a:	19db      	adds	r3, r3, r7
 800873c:	8819      	ldrh	r1, [r3, #0]
 800873e:	683a      	ldr	r2, [r7, #0]
 8008740:	193b      	adds	r3, r7, r4
 8008742:	0018      	movs	r0, r3
 8008744:	f7ff fe1e 	bl	8008384 <astronode_decode_answer_transport>
 8008748:	0003      	movs	r3, r0
 800874a:	e000      	b.n	800874e <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 800874c:	2300      	movs	r3, #0
    }
}
 800874e:	0018      	movs	r0, r3
 8008750:	46bd      	mov	sp, r7
 8008752:	23cb      	movs	r3, #203	; 0xcb
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	449d      	add	sp, r3
 8008758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800875a:	46c0      	nop			; (mov r8, r8)
 800875c:	fffffcd4 	.word	0xfffffcd4
 8008760:	fffffe70 	.word	0xfffffe70
 8008764:	fffffce4 	.word	0xfffffce4
 8008768:	fffffce2 	.word	0xfffffce2
 800876c:	00000326 	.word	0x00000326

08008770 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008770:	b590      	push	{r4, r7, lr}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	0008      	movs	r0, r1
 800877a:	0011      	movs	r1, r2
 800877c:	1cbb      	adds	r3, r7, #2
 800877e:	1c02      	adds	r2, r0, #0
 8008780:	801a      	strh	r2, [r3, #0]
 8008782:	003b      	movs	r3, r7
 8008784:	1c0a      	adds	r2, r1, #0
 8008786:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008788:	230e      	movs	r3, #14
 800878a:	18fb      	adds	r3, r7, r3
 800878c:	003a      	movs	r2, r7
 800878e:	8812      	ldrh	r2, [r2, #0]
 8008790:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008792:	e02e      	b.n	80087f2 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008794:	240e      	movs	r4, #14
 8008796:	193b      	adds	r3, r7, r4
 8008798:	881b      	ldrh	r3, [r3, #0]
 800879a:	0a1b      	lsrs	r3, r3, #8
 800879c:	b299      	uxth	r1, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	200c      	movs	r0, #12
 80087aa:	183b      	adds	r3, r7, r0
 80087ac:	404a      	eors	r2, r1
 80087ae:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 80087b0:	183b      	adds	r3, r7, r0
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	091b      	lsrs	r3, r3, #4
 80087b6:	b299      	uxth	r1, r3
 80087b8:	183b      	adds	r3, r7, r0
 80087ba:	183a      	adds	r2, r7, r0
 80087bc:	8812      	ldrh	r2, [r2, #0]
 80087be:	404a      	eors	r2, r1
 80087c0:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 80087c2:	0021      	movs	r1, r4
 80087c4:	187b      	adds	r3, r7, r1
 80087c6:	881b      	ldrh	r3, [r3, #0]
 80087c8:	021b      	lsls	r3, r3, #8
 80087ca:	b21a      	sxth	r2, r3
 80087cc:	183b      	adds	r3, r7, r0
 80087ce:	881b      	ldrh	r3, [r3, #0]
 80087d0:	031b      	lsls	r3, r3, #12
 80087d2:	b21b      	sxth	r3, r3
 80087d4:	4053      	eors	r3, r2
 80087d6:	b21a      	sxth	r2, r3
 80087d8:	183b      	adds	r3, r7, r0
 80087da:	881b      	ldrh	r3, [r3, #0]
 80087dc:	015b      	lsls	r3, r3, #5
 80087de:	b21b      	sxth	r3, r3
 80087e0:	4053      	eors	r3, r2
 80087e2:	b21a      	sxth	r2, r3
 80087e4:	183b      	adds	r3, r7, r0
 80087e6:	2000      	movs	r0, #0
 80087e8:	5e1b      	ldrsh	r3, [r3, r0]
 80087ea:	4053      	eors	r3, r2
 80087ec:	b21a      	sxth	r2, r3
 80087ee:	187b      	adds	r3, r7, r1
 80087f0:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80087f2:	1cbb      	adds	r3, r7, #2
 80087f4:	881b      	ldrh	r3, [r3, #0]
 80087f6:	1cba      	adds	r2, r7, #2
 80087f8:	1e59      	subs	r1, r3, #1
 80087fa:	8011      	strh	r1, [r2, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d1c9      	bne.n	8008794 <calculate_crc+0x24>
    }
    return crc;
 8008800:	230e      	movs	r3, #14
 8008802:	18fb      	adds	r3, r7, r3
 8008804:	881b      	ldrh	r3, [r3, #0]
}
 8008806:	0018      	movs	r0, r3
 8008808:	46bd      	mov	sp, r7
 800880a:	b005      	add	sp, #20
 800880c:	bd90      	pop	{r4, r7, pc}
	...

08008810 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	785b      	ldrb	r3, [r3, #1]
 800881c:	b299      	uxth	r1, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	789b      	ldrb	r3, [r3, #2]
 8008822:	b29b      	uxth	r3, r3
 8008824:	021b      	lsls	r3, r3, #8
 8008826:	b29a      	uxth	r2, r3
 8008828:	200e      	movs	r0, #14
 800882a:	183b      	adds	r3, r7, r0
 800882c:	188a      	adds	r2, r1, r2
 800882e:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008830:	183b      	adds	r3, r7, r0
 8008832:	881b      	ldrh	r3, [r3, #0]
 8008834:	4a40      	ldr	r2, [pc, #256]	; (8008938 <check_for_error+0x128>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d100      	bne.n	800883c <check_for_error+0x2c>
 800883a:	e06f      	b.n	800891c <check_for_error+0x10c>
 800883c:	4a3e      	ldr	r2, [pc, #248]	; (8008938 <check_for_error+0x128>)
 800883e:	4293      	cmp	r3, r2
 8008840:	dd00      	ble.n	8008844 <check_for_error+0x34>
 8008842:	e070      	b.n	8008926 <check_for_error+0x116>
 8008844:	4a3d      	ldr	r2, [pc, #244]	; (800893c <check_for_error+0x12c>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d100      	bne.n	800884c <check_for_error+0x3c>
 800884a:	e062      	b.n	8008912 <check_for_error+0x102>
 800884c:	4a3b      	ldr	r2, [pc, #236]	; (800893c <check_for_error+0x12c>)
 800884e:	4293      	cmp	r3, r2
 8008850:	dd00      	ble.n	8008854 <check_for_error+0x44>
 8008852:	e068      	b.n	8008926 <check_for_error+0x116>
 8008854:	4a3a      	ldr	r2, [pc, #232]	; (8008940 <check_for_error+0x130>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d056      	beq.n	8008908 <check_for_error+0xf8>
 800885a:	4a39      	ldr	r2, [pc, #228]	; (8008940 <check_for_error+0x130>)
 800885c:	4293      	cmp	r3, r2
 800885e:	dd00      	ble.n	8008862 <check_for_error+0x52>
 8008860:	e061      	b.n	8008926 <check_for_error+0x116>
 8008862:	4a38      	ldr	r2, [pc, #224]	; (8008944 <check_for_error+0x134>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d04a      	beq.n	80088fe <check_for_error+0xee>
 8008868:	4a36      	ldr	r2, [pc, #216]	; (8008944 <check_for_error+0x134>)
 800886a:	4293      	cmp	r3, r2
 800886c:	dc5b      	bgt.n	8008926 <check_for_error+0x116>
 800886e:	4a36      	ldr	r2, [pc, #216]	; (8008948 <check_for_error+0x138>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d03f      	beq.n	80088f4 <check_for_error+0xe4>
 8008874:	4a34      	ldr	r2, [pc, #208]	; (8008948 <check_for_error+0x138>)
 8008876:	4293      	cmp	r3, r2
 8008878:	dc55      	bgt.n	8008926 <check_for_error+0x116>
 800887a:	4a34      	ldr	r2, [pc, #208]	; (800894c <check_for_error+0x13c>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d034      	beq.n	80088ea <check_for_error+0xda>
 8008880:	4a32      	ldr	r2, [pc, #200]	; (800894c <check_for_error+0x13c>)
 8008882:	4293      	cmp	r3, r2
 8008884:	dc4f      	bgt.n	8008926 <check_for_error+0x116>
 8008886:	4a32      	ldr	r2, [pc, #200]	; (8008950 <check_for_error+0x140>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d029      	beq.n	80088e0 <check_for_error+0xd0>
 800888c:	4a30      	ldr	r2, [pc, #192]	; (8008950 <check_for_error+0x140>)
 800888e:	4293      	cmp	r3, r2
 8008890:	dc49      	bgt.n	8008926 <check_for_error+0x116>
 8008892:	4a30      	ldr	r2, [pc, #192]	; (8008954 <check_for_error+0x144>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d01e      	beq.n	80088d6 <check_for_error+0xc6>
 8008898:	4a2e      	ldr	r2, [pc, #184]	; (8008954 <check_for_error+0x144>)
 800889a:	4293      	cmp	r3, r2
 800889c:	dc43      	bgt.n	8008926 <check_for_error+0x116>
 800889e:	2222      	movs	r2, #34	; 0x22
 80088a0:	32ff      	adds	r2, #255	; 0xff
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d012      	beq.n	80088cc <check_for_error+0xbc>
 80088a6:	2291      	movs	r2, #145	; 0x91
 80088a8:	0052      	lsls	r2, r2, #1
 80088aa:	4293      	cmp	r3, r2
 80088ac:	da3b      	bge.n	8008926 <check_for_error+0x116>
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d002      	beq.n	80088b8 <check_for_error+0xa8>
 80088b2:	2b11      	cmp	r3, #17
 80088b4:	d005      	beq.n	80088c2 <check_for_error+0xb2>
 80088b6:	e036      	b.n	8008926 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 80088b8:	4b27      	ldr	r3, [pc, #156]	; (8008958 <check_for_error+0x148>)
 80088ba:	0018      	movs	r0, r3
 80088bc:	f7fa fc3c 	bl	8003138 <send_debug_logs>
            break;
 80088c0:	e036      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 80088c2:	4b26      	ldr	r3, [pc, #152]	; (800895c <check_for_error+0x14c>)
 80088c4:	0018      	movs	r0, r3
 80088c6:	f7fa fc37 	bl	8003138 <send_debug_logs>
            break;
 80088ca:	e031      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 80088cc:	4b24      	ldr	r3, [pc, #144]	; (8008960 <check_for_error+0x150>)
 80088ce:	0018      	movs	r0, r3
 80088d0:	f7fa fc32 	bl	8003138 <send_debug_logs>
            break;
 80088d4:	e02c      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 80088d6:	4b23      	ldr	r3, [pc, #140]	; (8008964 <check_for_error+0x154>)
 80088d8:	0018      	movs	r0, r3
 80088da:	f7fa fc2d 	bl	8003138 <send_debug_logs>
            break;
 80088de:	e027      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80088e0:	4b21      	ldr	r3, [pc, #132]	; (8008968 <check_for_error+0x158>)
 80088e2:	0018      	movs	r0, r3
 80088e4:	f7fa fc28 	bl	8003138 <send_debug_logs>
            break;
 80088e8:	e022      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80088ea:	4b20      	ldr	r3, [pc, #128]	; (800896c <check_for_error+0x15c>)
 80088ec:	0018      	movs	r0, r3
 80088ee:	f7fa fc23 	bl	8003138 <send_debug_logs>
            break;
 80088f2:	e01d      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80088f4:	4b1e      	ldr	r3, [pc, #120]	; (8008970 <check_for_error+0x160>)
 80088f6:	0018      	movs	r0, r3
 80088f8:	f7fa fc1e 	bl	8003138 <send_debug_logs>
            break;
 80088fc:	e018      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80088fe:	4b1d      	ldr	r3, [pc, #116]	; (8008974 <check_for_error+0x164>)
 8008900:	0018      	movs	r0, r3
 8008902:	f7fa fc19 	bl	8003138 <send_debug_logs>
            break;
 8008906:	e013      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8008908:	4b1b      	ldr	r3, [pc, #108]	; (8008978 <check_for_error+0x168>)
 800890a:	0018      	movs	r0, r3
 800890c:	f7fa fc14 	bl	8003138 <send_debug_logs>
            break;
 8008910:	e00e      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8008912:	4b1a      	ldr	r3, [pc, #104]	; (800897c <check_for_error+0x16c>)
 8008914:	0018      	movs	r0, r3
 8008916:	f7fa fc0f 	bl	8003138 <send_debug_logs>
            break;
 800891a:	e009      	b.n	8008930 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 800891c:	4b18      	ldr	r3, [pc, #96]	; (8008980 <check_for_error+0x170>)
 800891e:	0018      	movs	r0, r3
 8008920:	f7fa fc0a 	bl	8003138 <send_debug_logs>
            break;
 8008924:	e004      	b.n	8008930 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8008926:	4b17      	ldr	r3, [pc, #92]	; (8008984 <check_for_error+0x174>)
 8008928:	0018      	movs	r0, r3
 800892a:	f7fa fc05 	bl	8003138 <send_debug_logs>
            break;
 800892e:	46c0      	nop			; (mov r8, r8)
    }
}
 8008930:	46c0      	nop			; (mov r8, r8)
 8008932:	46bd      	mov	sp, r7
 8008934:	b004      	add	sp, #16
 8008936:	bd80      	pop	{r7, pc}
 8008938:	00004601 	.word	0x00004601
 800893c:	00004501 	.word	0x00004501
 8008940:	00003501 	.word	0x00003501
 8008944:	00002601 	.word	0x00002601
 8008948:	00002511 	.word	0x00002511
 800894c:	00002501 	.word	0x00002501
 8008950:	00000611 	.word	0x00000611
 8008954:	00000601 	.word	0x00000601
 8008958:	0800f2b0 	.word	0x0800f2b0
 800895c:	0800f2fc 	.word	0x0800f2fc
 8008960:	0800f360 	.word	0x0800f360
 8008964:	0800f398 	.word	0x0800f398
 8008968:	0800f43c 	.word	0x0800f43c
 800896c:	0800f4a4 	.word	0x0800f4a4
 8008970:	0800f504 	.word	0x0800f504
 8008974:	0800f590 	.word	0x0800f590
 8008978:	0800f5f0 	.word	0x0800f5f0
 800897c:	0800f69c 	.word	0x0800f69c
 8008980:	0800f6e8 	.word	0x0800f6e8
 8008984:	0800f730 	.word	0x0800f730

08008988 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8008988:	b5b0      	push	{r4, r5, r7, lr}
 800898a:	b086      	sub	sp, #24
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8008992:	230f      	movs	r3, #15
 8008994:	18fb      	adds	r3, r7, r3
 8008996:	2200      	movs	r2, #0
 8008998:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800899a:	2316      	movs	r3, #22
 800899c:	18fb      	adds	r3, r7, r3
 800899e:	2200      	movs	r2, #0
 80089a0:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 80089a2:	f7fa fc57 	bl	8003254 <get_systick>
 80089a6:	0003      	movs	r3, r0
 80089a8:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80089aa:	2315      	movs	r3, #21
 80089ac:	18fb      	adds	r3, r7, r3
 80089ae:	2200      	movs	r2, #0
 80089b0:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 80089b2:	e054      	b.n	8008a5e <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80089b4:	4a34      	ldr	r2, [pc, #208]	; (8008a88 <receive_astronode_answer+0x100>)
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	0011      	movs	r1, r2
 80089ba:	0018      	movs	r0, r3
 80089bc:	f7fa fc52 	bl	8003264 <is_systick_timeout_over>
 80089c0:	1e03      	subs	r3, r0, #0
 80089c2:	d005      	beq.n	80089d0 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 80089c4:	4b31      	ldr	r3, [pc, #196]	; (8008a8c <receive_astronode_answer+0x104>)
 80089c6:	0018      	movs	r0, r3
 80089c8:	f7fa fbb6 	bl	8003138 <send_debug_logs>
            return RS_FAILURE;
 80089cc:	2300      	movs	r3, #0
 80089ce:	e057      	b.n	8008a80 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80089d0:	250f      	movs	r5, #15
 80089d2:	197b      	adds	r3, r7, r5
 80089d4:	0018      	movs	r0, r3
 80089d6:	f7fa fc17 	bl	8003208 <is_astronode_character_received>
 80089da:	0003      	movs	r3, r0
 80089dc:	0019      	movs	r1, r3
 80089de:	2016      	movs	r0, #22
 80089e0:	183b      	adds	r3, r7, r0
 80089e2:	183a      	adds	r2, r7, r0
 80089e4:	8812      	ldrh	r2, [r2, #0]
 80089e6:	801a      	strh	r2, [r3, #0]
 80089e8:	2415      	movs	r4, #21
 80089ea:	193b      	adds	r3, r7, r4
 80089ec:	193a      	adds	r2, r7, r4
 80089ee:	7812      	ldrb	r2, [r2, #0]
 80089f0:	701a      	strb	r2, [r3, #0]
 80089f2:	2900      	cmp	r1, #0
 80089f4:	d033      	beq.n	8008a5e <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80089f6:	197b      	adds	r3, r7, r5
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d105      	bne.n	8008a0a <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80089fe:	193b      	adds	r3, r7, r4
 8008a00:	2200      	movs	r2, #0
 8008a02:	701a      	strb	r2, [r3, #0]
                length = 0;
 8008a04:	183b      	adds	r3, r7, r0
 8008a06:	2200      	movs	r2, #0
 8008a08:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 8008a0a:	2116      	movs	r1, #22
 8008a0c:	187b      	adds	r3, r7, r1
 8008a0e:	881b      	ldrh	r3, [r3, #0]
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	18d3      	adds	r3, r2, r3
 8008a14:	220f      	movs	r2, #15
 8008a16:	18ba      	adds	r2, r7, r2
 8008a18:	7812      	ldrb	r2, [r2, #0]
 8008a1a:	701a      	strb	r2, [r3, #0]
            length++;
 8008a1c:	187b      	adds	r3, r7, r1
 8008a1e:	881a      	ldrh	r2, [r3, #0]
 8008a20:	187b      	adds	r3, r7, r1
 8008a22:	3201      	adds	r2, #1
 8008a24:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8008a26:	187b      	adds	r3, r7, r1
 8008a28:	881b      	ldrh	r3, [r3, #0]
 8008a2a:	2bb2      	cmp	r3, #178	; 0xb2
 8008a2c:	d905      	bls.n	8008a3a <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8008a2e:	4b18      	ldr	r3, [pc, #96]	; (8008a90 <receive_astronode_answer+0x108>)
 8008a30:	0018      	movs	r0, r3
 8008a32:	f7fa fb81 	bl	8003138 <send_debug_logs>
                return RS_FAILURE;
 8008a36:	2300      	movs	r3, #0
 8008a38:	e022      	b.n	8008a80 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8008a3a:	230f      	movs	r3, #15
 8008a3c:	18fb      	adds	r3, r7, r3
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2b03      	cmp	r3, #3
 8008a42:	d10c      	bne.n	8008a5e <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8008a44:	2216      	movs	r2, #22
 8008a46:	18bb      	adds	r3, r7, r2
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d907      	bls.n	8008a5e <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	18ba      	adds	r2, r7, r2
 8008a52:	8812      	ldrh	r2, [r2, #0]
 8008a54:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8008a56:	2315      	movs	r3, #21
 8008a58:	18fb      	adds	r3, r7, r3
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8008a5e:	2315      	movs	r3, #21
 8008a60:	18fb      	adds	r3, r7, r3
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	2201      	movs	r2, #1
 8008a66:	4053      	eors	r3, r2
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1a2      	bne.n	80089b4 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8008a6e:	4b09      	ldr	r3, [pc, #36]	; (8008a94 <receive_astronode_answer+0x10c>)
 8008a70:	0018      	movs	r0, r3
 8008a72:	f7fa fb61 	bl	8003138 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	0018      	movs	r0, r3
 8008a7a:	f7fa fb5d 	bl	8003138 <send_debug_logs>

    return RS_SUCCESS;
 8008a7e:	2301      	movs	r3, #1
}
 8008a80:	0018      	movs	r0, r3
 8008a82:	46bd      	mov	sp, r7
 8008a84:	b006      	add	sp, #24
 8008a86:	bdb0      	pop	{r4, r5, r7, pc}
 8008a88:	000005dc 	.word	0x000005dc
 8008a8c:	0800f754 	.word	0x0800f754
 8008a90:	0800f778 	.word	0x0800f778
 8008a94:	0800f7c4 	.word	0x0800f7c4

08008a98 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	0002      	movs	r2, r0
 8008aa0:	6039      	str	r1, [r7, #0]
 8008aa2:	1dfb      	adds	r3, r7, #7
 8008aa4:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8008aa6:	1dfb      	adds	r3, r7, #7
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	091b      	lsrs	r3, r3, #4
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	001a      	movs	r2, r3
 8008ab0:	4b08      	ldr	r3, [pc, #32]	; (8008ad4 <uint8_to_ascii_buffer+0x3c>)
 8008ab2:	5c9a      	ldrb	r2, [r3, r2]
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8008ab8:	1dfb      	adds	r3, r7, #7
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	220f      	movs	r2, #15
 8008abe:	401a      	ands	r2, r3
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	4903      	ldr	r1, [pc, #12]	; (8008ad4 <uint8_to_ascii_buffer+0x3c>)
 8008ac6:	5c8a      	ldrb	r2, [r1, r2]
 8008ac8:	701a      	strb	r2, [r3, #0]
}
 8008aca:	46c0      	nop			; (mov r8, r8)
 8008acc:	46bd      	mov	sp, r7
 8008ace:	b002      	add	sp, #8
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	46c0      	nop			; (mov r8, r8)
 8008ad4:	0800fb0c 	.word	0x0800fb0c

08008ad8 <my_astro_add_payload_2_queue>:
 */
#include "my_astronode.h"


bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	0002      	movs	r2, r0
 8008ae0:	6039      	str	r1, [r7, #0]
 8008ae2:	1dbb      	adds	r3, r7, #6
 8008ae4:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	0018      	movs	r0, r3
 8008aea:	f7f7 fb0b 	bl	8000104 <strlen>
 8008aee:	0003      	movs	r3, r0
 8008af0:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2ba0      	cmp	r3, #160	; 0xa0
 8008af6:	d80b      	bhi.n	8008b10 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	1dbb      	adds	r3, r7, #6
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	0018      	movs	r0, r3
 8008b04:	f7fe fede 	bl	80078c4 <astronode_send_pld_er>
 8008b08:	1e03      	subs	r3, r0, #0
 8008b0a:	d005      	beq.n	8008b18 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e004      	b.n	8008b1a <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8008b10:	4b04      	ldr	r3, [pc, #16]	; (8008b24 <my_astro_add_payload_2_queue+0x4c>)
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7fa fb10 	bl	8003138 <send_debug_logs>
	}
	return false ;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	0018      	movs	r0, r3
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b004      	add	sp, #16
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	0800f7f0 	.word	0x0800f7f0

08008b28 <my_astro_read_evt_reg>:
bool my_astro_read_evt_reg ( void )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,evt pin is high." ) ;
 8008b2c:	4b15      	ldr	r3, [pc, #84]	; (8008b84 <my_astro_read_evt_reg+0x5c>)
 8008b2e:	0018      	movs	r0, r3
 8008b30:	f7fa fb02 	bl	8003138 <send_debug_logs>
	astronode_send_evt_rr () ;
 8008b34:	f7fe fd86 	bl	8007644 <astronode_send_evt_rr>
	if (is_sak_available () )
 8008b38:	f7ff fb38 	bl	80081ac <is_sak_available>
 8008b3c:	1e03      	subs	r3, r0, #0
 8008b3e:	d007      	beq.n	8008b50 <my_astro_read_evt_reg+0x28>
	{
	  astronode_send_sak_rr () ;
 8008b40:	f7ff f844 	bl	8007bcc <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8008b44:	f7ff f898 	bl	8007c78 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,message has been acknowledged." ) ;
 8008b48:	4b0f      	ldr	r3, [pc, #60]	; (8008b88 <my_astro_read_evt_reg+0x60>)
 8008b4a:	0018      	movs	r0, r3
 8008b4c:	f7fa faf4 	bl	8003138 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8008b50:	f7ff fb36 	bl	80081c0 <is_astronode_reset>
 8008b54:	1e03      	subs	r3, r0, #0
 8008b56:	d005      	beq.n	8008b64 <my_astro_read_evt_reg+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,terminal has been reset." ) ;
 8008b58:	4b0c      	ldr	r3, [pc, #48]	; (8008b8c <my_astro_read_evt_reg+0x64>)
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	f7fa faec 	bl	8003138 <send_debug_logs>
	  astronode_send_res_cr () ;
 8008b60:	f7fe ff90 	bl	8007a84 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8008b64:	f7ff fb36 	bl	80081d4 <is_command_available>
 8008b68:	1e03      	subs	r3, r0, #0
 8008b6a:	d007      	beq.n	8008b7c <my_astro_read_evt_reg+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,unicast command is available" ) ;
 8008b6c:	4b08      	ldr	r3, [pc, #32]	; (8008b90 <my_astro_read_evt_reg+0x68>)
 8008b6e:	0018      	movs	r0, r3
 8008b70:	f7fa fae2 	bl	8003138 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 8008b74:	f7ff f9aa 	bl	8007ecc <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 8008b78:	f7ff f968 	bl	8007e4c <astronode_send_cmd_cr>
	}
	return true ;
 8008b7c:	2301      	movs	r3, #1
}
 8008b7e:	0018      	movs	r0, r3
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	0800f858 	.word	0x0800f858
 8008b88:	0800f890 	.word	0x0800f890
 8008b8c:	0800f8d4 	.word	0x0800f8d4
 8008b90:	0800f914 	.word	0x0800f914

08008b94 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8008b9e:	683a      	ldr	r2, [r7, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	0011      	movs	r1, r2
 8008ba4:	0018      	movs	r0, r3
 8008ba6:	f7fe fdcd 	bl	8007744 <astronode_send_geo_wr>
}
 8008baa:	46c0      	nop			; (mov r8, r8)
 8008bac:	46bd      	mov	sp, r7
 8008bae:	b002      	add	sp, #8
 8008bb0:	bd80      	pop	{r7, pc}
	...

08008bb4 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8008bbe:	6879      	ldr	r1, [r7, #4]
 8008bc0:	4b07      	ldr	r3, [pc, #28]	; (8008be0 <my_rtc_get_dt+0x2c>)
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	0018      	movs	r0, r3
 8008bc6:	f7fc fcdd 	bl	8005584 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	4b04      	ldr	r3, [pc, #16]	; (8008be0 <my_rtc_get_dt+0x2c>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	0018      	movs	r0, r3
 8008bd2:	f7fc fbe9 	bl	80053a8 <HAL_RTC_GetTime>
}
 8008bd6:	46c0      	nop			; (mov r8, r8)
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	b002      	add	sp, #8
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	46c0      	nop			; (mov r8, r8)
 8008be0:	200006fc 	.word	0x200006fc

08008be4 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8008be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008be6:	b08d      	sub	sp, #52	; 0x34
 8008be8:	af04      	add	r7, sp, #16
 8008bea:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8008bec:	2508      	movs	r5, #8
 8008bee:	1979      	adds	r1, r7, r5
 8008bf0:	4b1b      	ldr	r3, [pc, #108]	; (8008c60 <my_rtc_get_dt_s+0x7c>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	0018      	movs	r0, r3
 8008bf6:	f7fc fbd7 	bl	80053a8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8008bfa:	241c      	movs	r4, #28
 8008bfc:	1939      	adds	r1, r7, r4
 8008bfe:	4b18      	ldr	r3, [pc, #96]	; (8008c60 <my_rtc_get_dt_s+0x7c>)
 8008c00:	2200      	movs	r2, #0
 8008c02:	0018      	movs	r0, r3
 8008c04:	f7fc fcbe 	bl	8005584 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8008c08:	0021      	movs	r1, r4
 8008c0a:	187b      	adds	r3, r7, r1
 8008c0c:	78db      	ldrb	r3, [r3, #3]
 8008c0e:	22fa      	movs	r2, #250	; 0xfa
 8008c10:	00d2      	lsls	r2, r2, #3
 8008c12:	189a      	adds	r2, r3, r2
 8008c14:	187b      	adds	r3, r7, r1
 8008c16:	785b      	ldrb	r3, [r3, #1]
 8008c18:	469c      	mov	ip, r3
 8008c1a:	187b      	adds	r3, r7, r1
 8008c1c:	789b      	ldrb	r3, [r3, #2]
 8008c1e:	001c      	movs	r4, r3
 8008c20:	0028      	movs	r0, r5
 8008c22:	183b      	adds	r3, r7, r0
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	001d      	movs	r5, r3
 8008c28:	183b      	adds	r3, r7, r0
 8008c2a:	785b      	ldrb	r3, [r3, #1]
 8008c2c:	001e      	movs	r6, r3
 8008c2e:	183b      	adds	r3, r7, r0
 8008c30:	789b      	ldrb	r3, [r3, #2]
 8008c32:	490c      	ldr	r1, [pc, #48]	; (8008c64 <my_rtc_get_dt_s+0x80>)
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	9303      	str	r3, [sp, #12]
 8008c38:	9602      	str	r6, [sp, #8]
 8008c3a:	9501      	str	r5, [sp, #4]
 8008c3c:	9400      	str	r4, [sp, #0]
 8008c3e:	4663      	mov	r3, ip
 8008c40:	f000 fbe8 	bl	8009414 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8008c44:	211c      	movs	r1, #28
 8008c46:	187b      	adds	r3, r7, r1
 8008c48:	78db      	ldrb	r3, [r3, #3]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	22fa      	movs	r2, #250	; 0xfa
 8008c4e:	00d2      	lsls	r2, r2, #3
 8008c50:	4694      	mov	ip, r2
 8008c52:	4463      	add	r3, ip
 8008c54:	b29b      	uxth	r3, r3
}
 8008c56:	0018      	movs	r0, r3
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	b009      	add	sp, #36	; 0x24
 8008c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c5e:	46c0      	nop			; (mov r8, r8)
 8008c60:	200006fc 	.word	0x200006fc
 8008c64:	0800f958 	.word	0x0800f958

08008c68 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8008c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c6a:	b0ab      	sub	sp, #172	; 0xac
 8008c6c:	af02      	add	r7, sp, #8
 8008c6e:	6078      	str	r0, [r7, #4]
	const char* cf = "my_rtc.c,my_rtc_set_alarm," ;
 8008c70:	4b49      	ldr	r3, [pc, #292]	; (8008d98 <my_rtc_set_alarm+0x130>)
 8008c72:	229c      	movs	r2, #156	; 0x9c
 8008c74:	18b9      	adds	r1, r7, r2
 8008c76:	600b      	str	r3, [r1, #0]
	const char* cdt = "dt," ;
 8008c78:	4b48      	ldr	r3, [pc, #288]	; (8008d9c <my_rtc_set_alarm+0x134>)
 8008c7a:	2498      	movs	r4, #152	; 0x98
 8008c7c:	1939      	adds	r1, r7, r4
 8008c7e:	600b      	str	r3, [r1, #0]
	const char* cal = "al," ;
 8008c80:	4b47      	ldr	r3, [pc, #284]	; (8008da0 <my_rtc_set_alarm+0x138>)
 8008c82:	2194      	movs	r1, #148	; 0x94
 8008c84:	1878      	adds	r0, r7, r1
 8008c86:	6003      	str	r3, [r0, #0]
	char  rtc_dt_s[20] ;
	char  m[52] ;

	tim_seconds = 0 ;
 8008c88:	4b46      	ldr	r3, [pc, #280]	; (8008da4 <my_rtc_set_alarm+0x13c>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	801a      	strh	r2, [r3, #0]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8008c8e:	2530      	movs	r5, #48	; 0x30
 8008c90:	197a      	adds	r2, r7, r5
 8008c92:	2644      	movs	r6, #68	; 0x44
 8008c94:	19bb      	adds	r3, r7, r6
 8008c96:	0011      	movs	r1, r2
 8008c98:	0018      	movs	r0, r3
 8008c9a:	f7ff ff8b 	bl	8008bb4 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 8008c9e:	237c      	movs	r3, #124	; 0x7c
 8008ca0:	18fb      	adds	r3, r7, r3
 8008ca2:	0018      	movs	r0, r3
 8008ca4:	f7ff ff9e 	bl	8008be4 <my_rtc_get_dt_s>
	sprintf ( m , "%s%s%s" , cf , cdt , rtc_dt_s ) ;
 8008ca8:	1938      	adds	r0, r7, r4
 8008caa:	6804      	ldr	r4, [r0, #0]
 8008cac:	229c      	movs	r2, #156	; 0x9c
 8008cae:	18b8      	adds	r0, r7, r2
 8008cb0:	6802      	ldr	r2, [r0, #0]
 8008cb2:	493d      	ldr	r1, [pc, #244]	; (8008da8 <my_rtc_set_alarm+0x140>)
 8008cb4:	2048      	movs	r0, #72	; 0x48
 8008cb6:	1838      	adds	r0, r7, r0
 8008cb8:	237c      	movs	r3, #124	; 0x7c
 8008cba:	18fb      	adds	r3, r7, r3
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	0023      	movs	r3, r4
 8008cc0:	f000 fba8 	bl	8009414 <sprintf>
	send_debug_logs ( m ) ;
 8008cc4:	2048      	movs	r0, #72	; 0x48
 8008cc6:	183b      	adds	r3, r7, r0
 8008cc8:	0018      	movs	r0, r3
 8008cca:	f7fa fa35 	bl	8003138 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8008cce:	197a      	adds	r2, r7, r5
 8008cd0:	19bb      	adds	r3, r7, r6
 8008cd2:	0011      	movs	r1, r2
 8008cd4:	0018      	movs	r0, r3
 8008cd6:	f000 f86b 	bl	8008db0 <my_conv_rtc2timestamp>
 8008cda:	0002      	movs	r2, r0
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	189b      	adds	r3, r3, r2
 8008ce0:	2490      	movs	r4, #144	; 0x90
 8008ce2:	1938      	adds	r0, r7, r4
 8008ce4:	6003      	str	r3, [r0, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8008ce6:	197a      	adds	r2, r7, r5
 8008ce8:	19b9      	adds	r1, r7, r6
 8008cea:	193c      	adds	r4, r7, r4
 8008cec:	6823      	ldr	r3, [r4, #0]
 8008cee:	0018      	movs	r0, r3
 8008cf0:	f000 f8d2 	bl	8008e98 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8008cf4:	002c      	movs	r4, r5
 8008cf6:	193b      	adds	r3, r7, r4
 8008cf8:	781a      	ldrb	r2, [r3, #0]
 8008cfa:	2108      	movs	r1, #8
 8008cfc:	187b      	adds	r3, r7, r1
 8008cfe:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8008d00:	193b      	adds	r3, r7, r4
 8008d02:	785a      	ldrb	r2, [r3, #1]
 8008d04:	187b      	adds	r3, r7, r1
 8008d06:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8008d08:	193b      	adds	r3, r7, r4
 8008d0a:	789a      	ldrb	r2, [r3, #2]
 8008d0c:	187b      	adds	r3, r7, r1
 8008d0e:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8008d10:	0008      	movs	r0, r1
 8008d12:	183b      	adds	r3, r7, r0
 8008d14:	2200      	movs	r2, #0
 8008d16:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8008d18:	183b      	adds	r3, r7, r0
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8008d1e:	183b      	adds	r3, r7, r0
 8008d20:	2200      	movs	r2, #0
 8008d22:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8008d24:	183b      	adds	r3, r7, r0
 8008d26:	2200      	movs	r2, #0
 8008d28:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8008d2a:	183b      	adds	r3, r7, r0
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8008d30:	183b      	adds	r3, r7, r0
 8008d32:	2200      	movs	r2, #0
 8008d34:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8008d36:	19bb      	adds	r3, r7, r6
 8008d38:	7899      	ldrb	r1, [r3, #2]
 8008d3a:	183b      	adds	r3, r7, r0
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8008d40:	183b      	adds	r3, r7, r0
 8008d42:	2280      	movs	r2, #128	; 0x80
 8008d44:	0052      	lsls	r2, r2, #1
 8008d46:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8008d48:	1839      	adds	r1, r7, r0
 8008d4a:	4b18      	ldr	r3, [pc, #96]	; (8008dac <my_rtc_set_alarm+0x144>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	0018      	movs	r0, r3
 8008d50:	f7fc fc66 	bl	8005620 <HAL_RTC_SetAlarm_IT>
 8008d54:	1e03      	subs	r3, r0, #0
 8008d56:	d11a      	bne.n	8008d8e <my_rtc_set_alarm+0x126>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8008d58:	257c      	movs	r5, #124	; 0x7c
 8008d5a:	197a      	adds	r2, r7, r5
 8008d5c:	1939      	adds	r1, r7, r4
 8008d5e:	19bb      	adds	r3, r7, r6
 8008d60:	0018      	movs	r0, r3
 8008d62:	f000 f95b 	bl	800901c <my_conv_dt_2_dts>
		sprintf ( m , "%s%s%s" , cf , cal , rtc_dt_s ) ;
 8008d66:	2194      	movs	r1, #148	; 0x94
 8008d68:	187b      	adds	r3, r7, r1
 8008d6a:	681c      	ldr	r4, [r3, #0]
 8008d6c:	229c      	movs	r2, #156	; 0x9c
 8008d6e:	18bb      	adds	r3, r7, r2
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	490d      	ldr	r1, [pc, #52]	; (8008da8 <my_rtc_set_alarm+0x140>)
 8008d74:	2648      	movs	r6, #72	; 0x48
 8008d76:	19b8      	adds	r0, r7, r6
 8008d78:	197b      	adds	r3, r7, r5
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	0023      	movs	r3, r4
 8008d7e:	f000 fb49 	bl	8009414 <sprintf>
		send_debug_logs ( m ) ;
 8008d82:	19bb      	adds	r3, r7, r6
 8008d84:	0018      	movs	r0, r3
 8008d86:	f7fa f9d7 	bl	8003138 <send_debug_logs>
		return true ;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e000      	b.n	8008d90 <my_rtc_set_alarm+0x128>
	}
	return false ;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	0018      	movs	r0, r3
 8008d92:	46bd      	mov	sp, r7
 8008d94:	b029      	add	sp, #164	; 0xa4
 8008d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d98:	0800f978 	.word	0x0800f978
 8008d9c:	0800f994 	.word	0x0800f994
 8008da0:	0800f998 	.word	0x0800f998
 8008da4:	20000944 	.word	0x20000944
 8008da8:	0800f99c 	.word	0x0800f99c
 8008dac:	200006fc 	.word	0x200006fc

08008db0 <my_conv_rtc2timestamp>:
	return i ;
}

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b086      	sub	sp, #24
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	78db      	ldrb	r3, [r3, #3]
 8008dbe:	22fa      	movs	r2, #250	; 0xfa
 8008dc0:	00d2      	lsls	r2, r2, #3
 8008dc2:	4694      	mov	ip, r2
 8008dc4:	4463      	add	r3, ip
 8008dc6:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	0013      	movs	r3, r2
 8008dcc:	00db      	lsls	r3, r3, #3
 8008dce:	189b      	adds	r3, r3, r2
 8008dd0:	00db      	lsls	r3, r3, #3
 8008dd2:	189b      	adds	r3, r3, r2
 8008dd4:	009a      	lsls	r2, r3, #2
 8008dd6:	189a      	adds	r2, r3, r2
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	492c      	ldr	r1, [pc, #176]	; (8008e8c <my_conv_rtc2timestamp+0xdc>)
 8008ddc:	468c      	mov	ip, r1
 8008dde:	4463      	add	r3, ip
 8008de0:	089b      	lsrs	r3, r3, #2
 8008de2:	18d3      	adds	r3, r2, r3
 8008de4:	4a2a      	ldr	r2, [pc, #168]	; (8008e90 <my_conv_rtc2timestamp+0xe0>)
 8008de6:	4694      	mov	ip, r2
 8008de8:	4463      	add	r3, ip
 8008dea:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008dec:	2300      	movs	r3, #0
 8008dee:	613b      	str	r3, [r7, #16]
 8008df0:	e00a      	b.n	8008e08 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8008df2:	4a28      	ldr	r2, [pc, #160]	; (8008e94 <my_conv_rtc2timestamp+0xe4>)
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	18d3      	adds	r3, r2, r3
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	001a      	movs	r2, r3
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	189b      	adds	r3, r3, r2
 8008e00:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	3301      	adds	r3, #1
 8008e06:	613b      	str	r3, [r7, #16]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	785b      	ldrb	r3, [r3, #1]
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	dbee      	blt.n	8008df2 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	785b      	ldrb	r3, [r3, #1]
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d908      	bls.n	8008e2e <my_conv_rtc2timestamp+0x7e>
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	0018      	movs	r0, r3
 8008e20:	f000 f8de 	bl	8008fe0 <my_conv_is_leap_year>
 8008e24:	1e03      	subs	r3, r0, #0
 8008e26:	d002      	beq.n	8008e2e <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	789b      	ldrb	r3, [r3, #2]
 8008e32:	001a      	movs	r2, r3
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	18d3      	adds	r3, r2, r3
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	0013      	movs	r3, r2
 8008e40:	005b      	lsls	r3, r3, #1
 8008e42:	189b      	adds	r3, r3, r2
 8008e44:	011a      	lsls	r2, r3, #4
 8008e46:	1ad2      	subs	r2, r2, r3
 8008e48:	0113      	lsls	r3, r2, #4
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	01db      	lsls	r3, r3, #7
 8008e4e:	0019      	movs	r1, r3
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	001a      	movs	r2, r3
 8008e56:	0013      	movs	r3, r2
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	011a      	lsls	r2, r3, #4
 8008e5e:	1ad2      	subs	r2, r2, r3
 8008e60:	0113      	lsls	r3, r2, #4
 8008e62:	001a      	movs	r2, r3
 8008e64:	0013      	movs	r3, r2
 8008e66:	18ca      	adds	r2, r1, r3
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	785b      	ldrb	r3, [r3, #1]
 8008e6c:	0019      	movs	r1, r3
 8008e6e:	000b      	movs	r3, r1
 8008e70:	011b      	lsls	r3, r3, #4
 8008e72:	1a5b      	subs	r3, r3, r1
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	18d3      	adds	r3, r2, r3
 8008e78:	683a      	ldr	r2, [r7, #0]
 8008e7a:	7892      	ldrb	r2, [r2, #2]
 8008e7c:	189b      	adds	r3, r3, r2
 8008e7e:	60bb      	str	r3, [r7, #8]

    return ts ;
 8008e80:	68bb      	ldr	r3, [r7, #8]
}
 8008e82:	0018      	movs	r0, r3
 8008e84:	46bd      	mov	sp, r7
 8008e86:	b006      	add	sp, #24
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	46c0      	nop			; (mov r8, r8)
 8008e8c:	fffff84f 	.word	0xfffff84f
 8008e90:	fff50736 	.word	0xfff50736
 8008e94:	0800fb1c 	.word	0x0800fb1c

08008e98 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008e98:	b590      	push	{r4, r7, lr}
 8008e9a:	b08b      	sub	sp, #44	; 0x2c
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	213c      	movs	r1, #60	; 0x3c
 8008ea8:	0018      	movs	r0, r3
 8008eaa:	f7f7 f9cd 	bl	8000248 <__aeabi_uidivmod>
 8008eae:	000b      	movs	r3, r1
 8008eb0:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	213c      	movs	r1, #60	; 0x3c
 8008eb6:	0018      	movs	r0, r3
 8008eb8:	f7f7 f940 	bl	800013c <__udivsi3>
 8008ebc:	0003      	movs	r3, r0
 8008ebe:	213c      	movs	r1, #60	; 0x3c
 8008ec0:	0018      	movs	r0, r3
 8008ec2:	f7f7 f9c1 	bl	8000248 <__aeabi_uidivmod>
 8008ec6:	000b      	movs	r3, r1
 8008ec8:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	22e1      	movs	r2, #225	; 0xe1
 8008ece:	0111      	lsls	r1, r2, #4
 8008ed0:	0018      	movs	r0, r3
 8008ed2:	f7f7 f933 	bl	800013c <__udivsi3>
 8008ed6:	0003      	movs	r3, r0
 8008ed8:	2118      	movs	r1, #24
 8008eda:	0018      	movs	r0, r3
 8008edc:	f7f7 f9b4 	bl	8000248 <__aeabi_uidivmod>
 8008ee0:	000b      	movs	r3, r1
 8008ee2:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	493b      	ldr	r1, [pc, #236]	; (8008fd4 <my_conv_timestamp2rtc+0x13c>)
 8008ee8:	0018      	movs	r0, r3
 8008eea:	f7f7 f927 	bl	800013c <__udivsi3>
 8008eee:	0003      	movs	r3, r0
 8008ef0:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8008ef2:	4b39      	ldr	r3, [pc, #228]	; (8008fd8 <my_conv_timestamp2rtc+0x140>)
 8008ef4:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008ef6:	e00d      	b.n	8008f14 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	0018      	movs	r0, r3
 8008efc:	f000 f870 	bl	8008fe0 <my_conv_is_leap_year>
 8008f00:	0003      	movs	r3, r0
 8008f02:	336e      	adds	r3, #110	; 0x6e
 8008f04:	33ff      	adds	r3, #255	; 0xff
 8008f06:	001a      	movs	r2, r3
 8008f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0a:	1a9b      	subs	r3, r3, r2
 8008f0c:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8008f0e:	6a3b      	ldr	r3, [r7, #32]
 8008f10:	3301      	adds	r3, #1
 8008f12:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008f14:	6a3b      	ldr	r3, [r7, #32]
 8008f16:	0018      	movs	r0, r3
 8008f18:	f000 f862 	bl	8008fe0 <my_conv_is_leap_year>
 8008f1c:	0003      	movs	r3, r0
 8008f1e:	336e      	adds	r3, #110	; 0x6e
 8008f20:	33ff      	adds	r3, #255	; 0xff
 8008f22:	001a      	movs	r2, r3
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d2e6      	bcs.n	8008ef8 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008f2e:	e018      	b.n	8008f62 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8008f30:	4b2a      	ldr	r3, [pc, #168]	; (8008fdc <my_conv_timestamp2rtc+0x144>)
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	0052      	lsls	r2, r2, #1
 8008f36:	5ad3      	ldrh	r3, [r2, r3]
 8008f38:	001c      	movs	r4, r3
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d107      	bne.n	8008f50 <my_conv_timestamp2rtc+0xb8>
 8008f40:	6a3b      	ldr	r3, [r7, #32]
 8008f42:	0018      	movs	r0, r3
 8008f44:	f000 f84c 	bl	8008fe0 <my_conv_is_leap_year>
 8008f48:	1e03      	subs	r3, r0, #0
 8008f4a:	d001      	beq.n	8008f50 <my_conv_timestamp2rtc+0xb8>
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	e000      	b.n	8008f52 <my_conv_timestamp2rtc+0xba>
 8008f50:	2300      	movs	r3, #0
 8008f52:	191b      	adds	r3, r3, r4
 8008f54:	001a      	movs	r2, r3
 8008f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f58:	1a9b      	subs	r3, r3, r2
 8008f5a:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008f62:	4b1e      	ldr	r3, [pc, #120]	; (8008fdc <my_conv_timestamp2rtc+0x144>)
 8008f64:	69fa      	ldr	r2, [r7, #28]
 8008f66:	0052      	lsls	r2, r2, #1
 8008f68:	5ad3      	ldrh	r3, [r2, r3]
 8008f6a:	001c      	movs	r4, r3
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d107      	bne.n	8008f82 <my_conv_timestamp2rtc+0xea>
 8008f72:	6a3b      	ldr	r3, [r7, #32]
 8008f74:	0018      	movs	r0, r3
 8008f76:	f000 f833 	bl	8008fe0 <my_conv_is_leap_year>
 8008f7a:	1e03      	subs	r3, r0, #0
 8008f7c:	d001      	beq.n	8008f82 <my_conv_timestamp2rtc+0xea>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e000      	b.n	8008f84 <my_conv_timestamp2rtc+0xec>
 8008f82:	2300      	movs	r3, #0
 8008f84:	191b      	adds	r3, r3, r4
 8008f86:	001a      	movs	r2, r3
 8008f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d2d0      	bcs.n	8008f30 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8008f8e:	6a3b      	ldr	r3, [r7, #32]
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	3330      	adds	r3, #48	; 0x30
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	b2da      	uxtb	r2, r3
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	3301      	adds	r3, #1
 8008fac:	b2da      	uxtb	r2, r3
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	b2da      	uxtb	r2, r3
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8008fc2:	69bb      	ldr	r3, [r7, #24]
 8008fc4:	b2da      	uxtb	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	709a      	strb	r2, [r3, #2]
}
 8008fca:	46c0      	nop			; (mov r8, r8)
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	b00b      	add	sp, #44	; 0x2c
 8008fd0:	bd90      	pop	{r4, r7, pc}
 8008fd2:	46c0      	nop			; (mov r8, r8)
 8008fd4:	00015180 	.word	0x00015180
 8008fd8:	000007b2 	.word	0x000007b2
 8008fdc:	0800fb28 	.word	0x0800fb28

08008fe0 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2203      	movs	r2, #3
 8008fec:	4013      	ands	r3, r2
 8008fee:	d106      	bne.n	8008ffe <my_conv_is_leap_year+0x1e>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2164      	movs	r1, #100	; 0x64
 8008ff4:	0018      	movs	r0, r3
 8008ff6:	f7f7 fa11 	bl	800041c <__aeabi_idivmod>
 8008ffa:	1e0b      	subs	r3, r1, #0
 8008ffc:	d107      	bne.n	800900e <my_conv_is_leap_year+0x2e>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	22c8      	movs	r2, #200	; 0xc8
 8009002:	0051      	lsls	r1, r2, #1
 8009004:	0018      	movs	r0, r3
 8009006:	f7f7 fa09 	bl	800041c <__aeabi_idivmod>
 800900a:	1e0b      	subs	r3, r1, #0
 800900c:	d101      	bne.n	8009012 <my_conv_is_leap_year+0x32>
 800900e:	2301      	movs	r3, #1
 8009010:	e000      	b.n	8009014 <my_conv_is_leap_year+0x34>
 8009012:	2300      	movs	r3, #0
}
 8009014:	0018      	movs	r0, r3
 8009016:	46bd      	mov	sp, r7
 8009018:	b002      	add	sp, #8
 800901a:	bd80      	pop	{r7, pc}

0800901c <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 800901c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800901e:	b089      	sub	sp, #36	; 0x24
 8009020:	af04      	add	r7, sp, #16
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	78db      	ldrb	r3, [r3, #3]
 800902c:	22fa      	movs	r2, #250	; 0xfa
 800902e:	00d2      	lsls	r2, r2, #3
 8009030:	189a      	adds	r2, r3, r2
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	785b      	ldrb	r3, [r3, #1]
 8009036:	469c      	mov	ip, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	789b      	ldrb	r3, [r3, #2]
 800903c:	001c      	movs	r4, r3
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	001d      	movs	r5, r3
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	785b      	ldrb	r3, [r3, #1]
 8009048:	001e      	movs	r6, r3
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	789b      	ldrb	r3, [r3, #2]
 800904e:	4906      	ldr	r1, [pc, #24]	; (8009068 <my_conv_dt_2_dts+0x4c>)
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	9303      	str	r3, [sp, #12]
 8009054:	9602      	str	r6, [sp, #8]
 8009056:	9501      	str	r5, [sp, #4]
 8009058:	9400      	str	r4, [sp, #0]
 800905a:	4663      	mov	r3, ip
 800905c:	f000 f9da 	bl	8009414 <sprintf>
}
 8009060:	46c0      	nop			; (mov r8, r8)
 8009062:	46bd      	mov	sp, r7
 8009064:	b005      	add	sp, #20
 8009066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009068:	0800f9a4 	.word	0x0800f9a4

0800906c <my_rand_get_coordinates>:

#include "stm32g0xx_hal.h"
#include <stdlib.h>

void my_rand_get_coordinates ( double* last_latitude_astro_geo_wr , double* last_longitude_astro_geo_wr , double* latitude_astro_geo_wr , double* longitude_astro_geo_wr )
{
 800906c:	b5b0      	push	{r4, r5, r7, lr}
 800906e:	b08c      	sub	sp, #48	; 0x30
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	607a      	str	r2, [r7, #4]
 8009078:	603b      	str	r3, [r7, #0]

    // Wartości współrzędnych
    double last_lat = *last_latitude_astro_geo_wr ;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	62ba      	str	r2, [r7, #40]	; 0x28
 8009082:	62fb      	str	r3, [r7, #44]	; 0x2c
    double last_lon = *last_longitude_astro_geo_wr ;
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	623a      	str	r2, [r7, #32]
 800908c:	627b      	str	r3, [r7, #36]	; 0x24

    // Ziarno dla generatora liczb losowych
    srand ( HAL_GetTick () ) ;
 800908e:	f7fa fd3b 	bl	8003b08 <HAL_GetTick>
 8009092:	0003      	movs	r3, r0
 8009094:	0018      	movs	r0, r3
 8009096:	f000 f8a1 	bl	80091dc <srand>

    // Losowa odległość w zakresie 0-100 km (jako różnica współrzędnych)
    double delta_lat = ( ( double ) rand () / RAND_MAX - 0.5 ) * 1 ;  // zakres: -0.1 do 0.1
 800909a:	f000 f8a9 	bl	80091f0 <rand>
 800909e:	0003      	movs	r3, r0
 80090a0:	0018      	movs	r0, r3
 80090a2:	f7f9 fa77 	bl	8002594 <__aeabi_i2d>
 80090a6:	4a45      	ldr	r2, [pc, #276]	; (80091bc <my_rand_get_coordinates+0x150>)
 80090a8:	4b45      	ldr	r3, [pc, #276]	; (80091c0 <my_rand_get_coordinates+0x154>)
 80090aa:	f7f7 ffe1 	bl	8001070 <__aeabi_ddiv>
 80090ae:	0002      	movs	r2, r0
 80090b0:	000b      	movs	r3, r1
 80090b2:	0010      	movs	r0, r2
 80090b4:	0019      	movs	r1, r3
 80090b6:	2200      	movs	r2, #0
 80090b8:	4b42      	ldr	r3, [pc, #264]	; (80091c4 <my_rand_get_coordinates+0x158>)
 80090ba:	f7f8 fe95 	bl	8001de8 <__aeabi_dsub>
 80090be:	0002      	movs	r2, r0
 80090c0:	000b      	movs	r3, r1
 80090c2:	61ba      	str	r2, [r7, #24]
 80090c4:	61fb      	str	r3, [r7, #28]
    double delta_lon = ( ( double ) rand () / RAND_MAX - 0.5 ) * 1 ;  // zakres: -0.1 do 0.1
 80090c6:	f000 f893 	bl	80091f0 <rand>
 80090ca:	0003      	movs	r3, r0
 80090cc:	0018      	movs	r0, r3
 80090ce:	f7f9 fa61 	bl	8002594 <__aeabi_i2d>
 80090d2:	4a3a      	ldr	r2, [pc, #232]	; (80091bc <my_rand_get_coordinates+0x150>)
 80090d4:	4b3a      	ldr	r3, [pc, #232]	; (80091c0 <my_rand_get_coordinates+0x154>)
 80090d6:	f7f7 ffcb 	bl	8001070 <__aeabi_ddiv>
 80090da:	0002      	movs	r2, r0
 80090dc:	000b      	movs	r3, r1
 80090de:	0010      	movs	r0, r2
 80090e0:	0019      	movs	r1, r3
 80090e2:	2200      	movs	r2, #0
 80090e4:	4b37      	ldr	r3, [pc, #220]	; (80091c4 <my_rand_get_coordinates+0x158>)
 80090e6:	f7f8 fe7f 	bl	8001de8 <__aeabi_dsub>
 80090ea:	0002      	movs	r2, r0
 80090ec:	000b      	movs	r3, r1
 80090ee:	613a      	str	r2, [r7, #16]
 80090f0:	617b      	str	r3, [r7, #20]

    // Nowe współrzędne
    *latitude_astro_geo_wr = last_lat + delta_lat;
 80090f2:	69ba      	ldr	r2, [r7, #24]
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80090fa:	f7f7 fc59 	bl	80009b0 <__aeabi_dadd>
 80090fe:	0002      	movs	r2, r0
 8009100:	000b      	movs	r3, r1
 8009102:	6879      	ldr	r1, [r7, #4]
 8009104:	600a      	str	r2, [r1, #0]
 8009106:	604b      	str	r3, [r1, #4]
    *longitude_astro_geo_wr = last_lon + delta_lon;
 8009108:	693a      	ldr	r2, [r7, #16]
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	6a38      	ldr	r0, [r7, #32]
 800910e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009110:	f7f7 fc4e 	bl	80009b0 <__aeabi_dadd>
 8009114:	0002      	movs	r2, r0
 8009116:	000b      	movs	r3, r1
 8009118:	6839      	ldr	r1, [r7, #0]
 800911a:	600a      	str	r2, [r1, #0]
 800911c:	604b      	str	r3, [r1, #4]

    // Sprawdź, czy współrzędne są w zakresie poprawnym dla półkul
    if ( *latitude_astro_geo_wr > 90.0 || *latitude_astro_geo_wr < -90.0 )
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6818      	ldr	r0, [r3, #0]
 8009122:	6859      	ldr	r1, [r3, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	4b28      	ldr	r3, [pc, #160]	; (80091c8 <my_rand_get_coordinates+0x15c>)
 8009128:	f7f7 f9a8 	bl	800047c <__aeabi_dcmpgt>
 800912c:	1e03      	subs	r3, r0, #0
 800912e:	d108      	bne.n	8009142 <my_rand_get_coordinates+0xd6>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6818      	ldr	r0, [r3, #0]
 8009134:	6859      	ldr	r1, [r3, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	4b24      	ldr	r3, [pc, #144]	; (80091cc <my_rand_get_coordinates+0x160>)
 800913a:	f7f7 f98b 	bl	8000454 <__aeabi_dcmplt>
 800913e:	1e03      	subs	r3, r0, #0
 8009140:	d00b      	beq.n	800915a <my_rand_get_coordinates+0xee>
    {
        // Poza zakresem dla półkuli północnej i południowej, więc odwróć znak
        *latitude_astro_geo_wr = -*latitude_astro_geo_wr;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	0011      	movs	r1, r2
 800914a:	000c      	movs	r4, r1
 800914c:	2180      	movs	r1, #128	; 0x80
 800914e:	0609      	lsls	r1, r1, #24
 8009150:	4059      	eors	r1, r3
 8009152:	000d      	movs	r5, r1
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	601c      	str	r4, [r3, #0]
 8009158:	605d      	str	r5, [r3, #4]
    }

    // Zakres dla współrzędnych geograficznych to -180 do 180
    if ( *longitude_astro_geo_wr > 180.0 )
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	6818      	ldr	r0, [r3, #0]
 800915e:	6859      	ldr	r1, [r3, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	4b1b      	ldr	r3, [pc, #108]	; (80091d0 <my_rand_get_coordinates+0x164>)
 8009164:	f7f7 f98a 	bl	800047c <__aeabi_dcmpgt>
 8009168:	1e03      	subs	r3, r0, #0
 800916a:	d00c      	beq.n	8009186 <my_rand_get_coordinates+0x11a>
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr - 360.0 ;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	6818      	ldr	r0, [r3, #0]
 8009170:	6859      	ldr	r1, [r3, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	4b17      	ldr	r3, [pc, #92]	; (80091d4 <my_rand_get_coordinates+0x168>)
 8009176:	f7f8 fe37 	bl	8001de8 <__aeabi_dsub>
 800917a:	0002      	movs	r2, r0
 800917c:	000b      	movs	r3, r1
 800917e:	6839      	ldr	r1, [r7, #0]
 8009180:	600a      	str	r2, [r1, #0]
 8009182:	604b      	str	r3, [r1, #4]
    }
    else if ( *longitude_astro_geo_wr < -180.0 )
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr + 360.0 ;
    }
}
 8009184:	e015      	b.n	80091b2 <my_rand_get_coordinates+0x146>
    else if ( *longitude_astro_geo_wr < -180.0 )
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	6859      	ldr	r1, [r3, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	4b12      	ldr	r3, [pc, #72]	; (80091d8 <my_rand_get_coordinates+0x16c>)
 8009190:	f7f7 f960 	bl	8000454 <__aeabi_dcmplt>
 8009194:	1e03      	subs	r3, r0, #0
 8009196:	d100      	bne.n	800919a <my_rand_get_coordinates+0x12e>
}
 8009198:	e00b      	b.n	80091b2 <my_rand_get_coordinates+0x146>
        *longitude_astro_geo_wr = *longitude_astro_geo_wr + 360.0 ;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	6859      	ldr	r1, [r3, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	4b0c      	ldr	r3, [pc, #48]	; (80091d4 <my_rand_get_coordinates+0x168>)
 80091a4:	f7f7 fc04 	bl	80009b0 <__aeabi_dadd>
 80091a8:	0002      	movs	r2, r0
 80091aa:	000b      	movs	r3, r1
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	600a      	str	r2, [r1, #0]
 80091b0:	604b      	str	r3, [r1, #4]
}
 80091b2:	46c0      	nop			; (mov r8, r8)
 80091b4:	46bd      	mov	sp, r7
 80091b6:	b00c      	add	sp, #48	; 0x30
 80091b8:	bdb0      	pop	{r4, r5, r7, pc}
 80091ba:	46c0      	nop			; (mov r8, r8)
 80091bc:	ffc00000 	.word	0xffc00000
 80091c0:	41dfffff 	.word	0x41dfffff
 80091c4:	3fe00000 	.word	0x3fe00000
 80091c8:	40568000 	.word	0x40568000
 80091cc:	c0568000 	.word	0xc0568000
 80091d0:	40668000 	.word	0x40668000
 80091d4:	40768000 	.word	0x40768000
 80091d8:	c0668000 	.word	0xc0668000

080091dc <srand>:
 80091dc:	2200      	movs	r2, #0
 80091de:	4b03      	ldr	r3, [pc, #12]	; (80091ec <srand+0x10>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	3398      	adds	r3, #152	; 0x98
 80091e4:	6018      	str	r0, [r3, #0]
 80091e6:	605a      	str	r2, [r3, #4]
 80091e8:	4770      	bx	lr
 80091ea:	46c0      	nop			; (mov r8, r8)
 80091ec:	200002c8 	.word	0x200002c8

080091f0 <rand>:
 80091f0:	4b09      	ldr	r3, [pc, #36]	; (8009218 <rand+0x28>)
 80091f2:	b510      	push	{r4, lr}
 80091f4:	681c      	ldr	r4, [r3, #0]
 80091f6:	4a09      	ldr	r2, [pc, #36]	; (800921c <rand+0x2c>)
 80091f8:	3498      	adds	r4, #152	; 0x98
 80091fa:	6820      	ldr	r0, [r4, #0]
 80091fc:	6861      	ldr	r1, [r4, #4]
 80091fe:	4b08      	ldr	r3, [pc, #32]	; (8009220 <rand+0x30>)
 8009200:	f7f7 f970 	bl	80004e4 <__aeabi_lmul>
 8009204:	2201      	movs	r2, #1
 8009206:	2300      	movs	r3, #0
 8009208:	1880      	adds	r0, r0, r2
 800920a:	4159      	adcs	r1, r3
 800920c:	6020      	str	r0, [r4, #0]
 800920e:	6061      	str	r1, [r4, #4]
 8009210:	0048      	lsls	r0, r1, #1
 8009212:	0840      	lsrs	r0, r0, #1
 8009214:	bd10      	pop	{r4, pc}
 8009216:	46c0      	nop			; (mov r8, r8)
 8009218:	200002c8 	.word	0x200002c8
 800921c:	4c957f2d 	.word	0x4c957f2d
 8009220:	5851f42d 	.word	0x5851f42d

08009224 <std>:
 8009224:	2300      	movs	r3, #0
 8009226:	b510      	push	{r4, lr}
 8009228:	0004      	movs	r4, r0
 800922a:	6003      	str	r3, [r0, #0]
 800922c:	6043      	str	r3, [r0, #4]
 800922e:	6083      	str	r3, [r0, #8]
 8009230:	8181      	strh	r1, [r0, #12]
 8009232:	6643      	str	r3, [r0, #100]	; 0x64
 8009234:	81c2      	strh	r2, [r0, #14]
 8009236:	6103      	str	r3, [r0, #16]
 8009238:	6143      	str	r3, [r0, #20]
 800923a:	6183      	str	r3, [r0, #24]
 800923c:	0019      	movs	r1, r3
 800923e:	2208      	movs	r2, #8
 8009240:	305c      	adds	r0, #92	; 0x5c
 8009242:	f000 f953 	bl	80094ec <memset>
 8009246:	4b0b      	ldr	r3, [pc, #44]	; (8009274 <std+0x50>)
 8009248:	61e4      	str	r4, [r4, #28]
 800924a:	6223      	str	r3, [r4, #32]
 800924c:	4b0a      	ldr	r3, [pc, #40]	; (8009278 <std+0x54>)
 800924e:	6263      	str	r3, [r4, #36]	; 0x24
 8009250:	4b0a      	ldr	r3, [pc, #40]	; (800927c <std+0x58>)
 8009252:	62a3      	str	r3, [r4, #40]	; 0x28
 8009254:	4b0a      	ldr	r3, [pc, #40]	; (8009280 <std+0x5c>)
 8009256:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009258:	4b0a      	ldr	r3, [pc, #40]	; (8009284 <std+0x60>)
 800925a:	429c      	cmp	r4, r3
 800925c:	d005      	beq.n	800926a <std+0x46>
 800925e:	4b0a      	ldr	r3, [pc, #40]	; (8009288 <std+0x64>)
 8009260:	429c      	cmp	r4, r3
 8009262:	d002      	beq.n	800926a <std+0x46>
 8009264:	4b09      	ldr	r3, [pc, #36]	; (800928c <std+0x68>)
 8009266:	429c      	cmp	r4, r3
 8009268:	d103      	bne.n	8009272 <std+0x4e>
 800926a:	0020      	movs	r0, r4
 800926c:	3058      	adds	r0, #88	; 0x58
 800926e:	f000 f9c5 	bl	80095fc <__retarget_lock_init_recursive>
 8009272:	bd10      	pop	{r4, pc}
 8009274:	08009455 	.word	0x08009455
 8009278:	0800947d 	.word	0x0800947d
 800927c:	080094b5 	.word	0x080094b5
 8009280:	080094e1 	.word	0x080094e1
 8009284:	20000b0c 	.word	0x20000b0c
 8009288:	20000b74 	.word	0x20000b74
 800928c:	20000bdc 	.word	0x20000bdc

08009290 <stdio_exit_handler>:
 8009290:	b510      	push	{r4, lr}
 8009292:	4a03      	ldr	r2, [pc, #12]	; (80092a0 <stdio_exit_handler+0x10>)
 8009294:	4903      	ldr	r1, [pc, #12]	; (80092a4 <stdio_exit_handler+0x14>)
 8009296:	4804      	ldr	r0, [pc, #16]	; (80092a8 <stdio_exit_handler+0x18>)
 8009298:	f000 f86c 	bl	8009374 <_fwalk_sglue>
 800929c:	bd10      	pop	{r4, pc}
 800929e:	46c0      	nop			; (mov r8, r8)
 80092a0:	2000002c 	.word	0x2000002c
 80092a4:	0800b7ed 	.word	0x0800b7ed
 80092a8:	200001a8 	.word	0x200001a8

080092ac <cleanup_stdio>:
 80092ac:	6841      	ldr	r1, [r0, #4]
 80092ae:	4b0b      	ldr	r3, [pc, #44]	; (80092dc <cleanup_stdio+0x30>)
 80092b0:	b510      	push	{r4, lr}
 80092b2:	0004      	movs	r4, r0
 80092b4:	4299      	cmp	r1, r3
 80092b6:	d001      	beq.n	80092bc <cleanup_stdio+0x10>
 80092b8:	f002 fa98 	bl	800b7ec <_fclose_r>
 80092bc:	68a1      	ldr	r1, [r4, #8]
 80092be:	4b08      	ldr	r3, [pc, #32]	; (80092e0 <cleanup_stdio+0x34>)
 80092c0:	4299      	cmp	r1, r3
 80092c2:	d002      	beq.n	80092ca <cleanup_stdio+0x1e>
 80092c4:	0020      	movs	r0, r4
 80092c6:	f002 fa91 	bl	800b7ec <_fclose_r>
 80092ca:	68e1      	ldr	r1, [r4, #12]
 80092cc:	4b05      	ldr	r3, [pc, #20]	; (80092e4 <cleanup_stdio+0x38>)
 80092ce:	4299      	cmp	r1, r3
 80092d0:	d002      	beq.n	80092d8 <cleanup_stdio+0x2c>
 80092d2:	0020      	movs	r0, r4
 80092d4:	f002 fa8a 	bl	800b7ec <_fclose_r>
 80092d8:	bd10      	pop	{r4, pc}
 80092da:	46c0      	nop			; (mov r8, r8)
 80092dc:	20000b0c 	.word	0x20000b0c
 80092e0:	20000b74 	.word	0x20000b74
 80092e4:	20000bdc 	.word	0x20000bdc

080092e8 <global_stdio_init.part.0>:
 80092e8:	b510      	push	{r4, lr}
 80092ea:	4b09      	ldr	r3, [pc, #36]	; (8009310 <global_stdio_init.part.0+0x28>)
 80092ec:	4a09      	ldr	r2, [pc, #36]	; (8009314 <global_stdio_init.part.0+0x2c>)
 80092ee:	2104      	movs	r1, #4
 80092f0:	601a      	str	r2, [r3, #0]
 80092f2:	4809      	ldr	r0, [pc, #36]	; (8009318 <global_stdio_init.part.0+0x30>)
 80092f4:	2200      	movs	r2, #0
 80092f6:	f7ff ff95 	bl	8009224 <std>
 80092fa:	2201      	movs	r2, #1
 80092fc:	2109      	movs	r1, #9
 80092fe:	4807      	ldr	r0, [pc, #28]	; (800931c <global_stdio_init.part.0+0x34>)
 8009300:	f7ff ff90 	bl	8009224 <std>
 8009304:	2202      	movs	r2, #2
 8009306:	2112      	movs	r1, #18
 8009308:	4805      	ldr	r0, [pc, #20]	; (8009320 <global_stdio_init.part.0+0x38>)
 800930a:	f7ff ff8b 	bl	8009224 <std>
 800930e:	bd10      	pop	{r4, pc}
 8009310:	20000c44 	.word	0x20000c44
 8009314:	08009291 	.word	0x08009291
 8009318:	20000b0c 	.word	0x20000b0c
 800931c:	20000b74 	.word	0x20000b74
 8009320:	20000bdc 	.word	0x20000bdc

08009324 <__sfp_lock_acquire>:
 8009324:	b510      	push	{r4, lr}
 8009326:	4802      	ldr	r0, [pc, #8]	; (8009330 <__sfp_lock_acquire+0xc>)
 8009328:	f000 f96a 	bl	8009600 <__retarget_lock_acquire_recursive>
 800932c:	bd10      	pop	{r4, pc}
 800932e:	46c0      	nop			; (mov r8, r8)
 8009330:	20000c4e 	.word	0x20000c4e

08009334 <__sfp_lock_release>:
 8009334:	b510      	push	{r4, lr}
 8009336:	4802      	ldr	r0, [pc, #8]	; (8009340 <__sfp_lock_release+0xc>)
 8009338:	f000 f963 	bl	8009602 <__retarget_lock_release_recursive>
 800933c:	bd10      	pop	{r4, pc}
 800933e:	46c0      	nop			; (mov r8, r8)
 8009340:	20000c4e 	.word	0x20000c4e

08009344 <__sinit>:
 8009344:	b510      	push	{r4, lr}
 8009346:	0004      	movs	r4, r0
 8009348:	f7ff ffec 	bl	8009324 <__sfp_lock_acquire>
 800934c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800934e:	2b00      	cmp	r3, #0
 8009350:	d002      	beq.n	8009358 <__sinit+0x14>
 8009352:	f7ff ffef 	bl	8009334 <__sfp_lock_release>
 8009356:	bd10      	pop	{r4, pc}
 8009358:	4b04      	ldr	r3, [pc, #16]	; (800936c <__sinit+0x28>)
 800935a:	6363      	str	r3, [r4, #52]	; 0x34
 800935c:	4b04      	ldr	r3, [pc, #16]	; (8009370 <__sinit+0x2c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1f6      	bne.n	8009352 <__sinit+0xe>
 8009364:	f7ff ffc0 	bl	80092e8 <global_stdio_init.part.0>
 8009368:	e7f3      	b.n	8009352 <__sinit+0xe>
 800936a:	46c0      	nop			; (mov r8, r8)
 800936c:	080092ad 	.word	0x080092ad
 8009370:	20000c44 	.word	0x20000c44

08009374 <_fwalk_sglue>:
 8009374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009376:	0014      	movs	r4, r2
 8009378:	2600      	movs	r6, #0
 800937a:	9000      	str	r0, [sp, #0]
 800937c:	9101      	str	r1, [sp, #4]
 800937e:	68a5      	ldr	r5, [r4, #8]
 8009380:	6867      	ldr	r7, [r4, #4]
 8009382:	3f01      	subs	r7, #1
 8009384:	d504      	bpl.n	8009390 <_fwalk_sglue+0x1c>
 8009386:	6824      	ldr	r4, [r4, #0]
 8009388:	2c00      	cmp	r4, #0
 800938a:	d1f8      	bne.n	800937e <_fwalk_sglue+0xa>
 800938c:	0030      	movs	r0, r6
 800938e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009390:	89ab      	ldrh	r3, [r5, #12]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d908      	bls.n	80093a8 <_fwalk_sglue+0x34>
 8009396:	220e      	movs	r2, #14
 8009398:	5eab      	ldrsh	r3, [r5, r2]
 800939a:	3301      	adds	r3, #1
 800939c:	d004      	beq.n	80093a8 <_fwalk_sglue+0x34>
 800939e:	0029      	movs	r1, r5
 80093a0:	9800      	ldr	r0, [sp, #0]
 80093a2:	9b01      	ldr	r3, [sp, #4]
 80093a4:	4798      	blx	r3
 80093a6:	4306      	orrs	r6, r0
 80093a8:	3568      	adds	r5, #104	; 0x68
 80093aa:	e7ea      	b.n	8009382 <_fwalk_sglue+0xe>

080093ac <snprintf>:
 80093ac:	b40c      	push	{r2, r3}
 80093ae:	b530      	push	{r4, r5, lr}
 80093b0:	4b17      	ldr	r3, [pc, #92]	; (8009410 <snprintf+0x64>)
 80093b2:	000c      	movs	r4, r1
 80093b4:	681d      	ldr	r5, [r3, #0]
 80093b6:	b09d      	sub	sp, #116	; 0x74
 80093b8:	2900      	cmp	r1, #0
 80093ba:	da08      	bge.n	80093ce <snprintf+0x22>
 80093bc:	238b      	movs	r3, #139	; 0x8b
 80093be:	2001      	movs	r0, #1
 80093c0:	602b      	str	r3, [r5, #0]
 80093c2:	4240      	negs	r0, r0
 80093c4:	b01d      	add	sp, #116	; 0x74
 80093c6:	bc30      	pop	{r4, r5}
 80093c8:	bc08      	pop	{r3}
 80093ca:	b002      	add	sp, #8
 80093cc:	4718      	bx	r3
 80093ce:	2382      	movs	r3, #130	; 0x82
 80093d0:	466a      	mov	r2, sp
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	8293      	strh	r3, [r2, #20]
 80093d6:	2300      	movs	r3, #0
 80093d8:	9002      	str	r0, [sp, #8]
 80093da:	9006      	str	r0, [sp, #24]
 80093dc:	4299      	cmp	r1, r3
 80093de:	d000      	beq.n	80093e2 <snprintf+0x36>
 80093e0:	1e4b      	subs	r3, r1, #1
 80093e2:	9304      	str	r3, [sp, #16]
 80093e4:	9307      	str	r3, [sp, #28]
 80093e6:	2301      	movs	r3, #1
 80093e8:	466a      	mov	r2, sp
 80093ea:	425b      	negs	r3, r3
 80093ec:	82d3      	strh	r3, [r2, #22]
 80093ee:	0028      	movs	r0, r5
 80093f0:	ab21      	add	r3, sp, #132	; 0x84
 80093f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093f4:	a902      	add	r1, sp, #8
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	f000 ffb6 	bl	800a368 <_svfprintf_r>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	da01      	bge.n	8009404 <snprintf+0x58>
 8009400:	238b      	movs	r3, #139	; 0x8b
 8009402:	602b      	str	r3, [r5, #0]
 8009404:	2c00      	cmp	r4, #0
 8009406:	d0dd      	beq.n	80093c4 <snprintf+0x18>
 8009408:	2200      	movs	r2, #0
 800940a:	9b02      	ldr	r3, [sp, #8]
 800940c:	701a      	strb	r2, [r3, #0]
 800940e:	e7d9      	b.n	80093c4 <snprintf+0x18>
 8009410:	200002c8 	.word	0x200002c8

08009414 <sprintf>:
 8009414:	b40e      	push	{r1, r2, r3}
 8009416:	b500      	push	{lr}
 8009418:	490b      	ldr	r1, [pc, #44]	; (8009448 <sprintf+0x34>)
 800941a:	b09c      	sub	sp, #112	; 0x70
 800941c:	ab1d      	add	r3, sp, #116	; 0x74
 800941e:	9002      	str	r0, [sp, #8]
 8009420:	9006      	str	r0, [sp, #24]
 8009422:	9107      	str	r1, [sp, #28]
 8009424:	9104      	str	r1, [sp, #16]
 8009426:	4809      	ldr	r0, [pc, #36]	; (800944c <sprintf+0x38>)
 8009428:	4909      	ldr	r1, [pc, #36]	; (8009450 <sprintf+0x3c>)
 800942a:	cb04      	ldmia	r3!, {r2}
 800942c:	9105      	str	r1, [sp, #20]
 800942e:	6800      	ldr	r0, [r0, #0]
 8009430:	a902      	add	r1, sp, #8
 8009432:	9301      	str	r3, [sp, #4]
 8009434:	f000 ff98 	bl	800a368 <_svfprintf_r>
 8009438:	2200      	movs	r2, #0
 800943a:	9b02      	ldr	r3, [sp, #8]
 800943c:	701a      	strb	r2, [r3, #0]
 800943e:	b01c      	add	sp, #112	; 0x70
 8009440:	bc08      	pop	{r3}
 8009442:	b003      	add	sp, #12
 8009444:	4718      	bx	r3
 8009446:	46c0      	nop			; (mov r8, r8)
 8009448:	7fffffff 	.word	0x7fffffff
 800944c:	200002c8 	.word	0x200002c8
 8009450:	ffff0208 	.word	0xffff0208

08009454 <__sread>:
 8009454:	b570      	push	{r4, r5, r6, lr}
 8009456:	000c      	movs	r4, r1
 8009458:	250e      	movs	r5, #14
 800945a:	5f49      	ldrsh	r1, [r1, r5]
 800945c:	f000 f87c 	bl	8009558 <_read_r>
 8009460:	2800      	cmp	r0, #0
 8009462:	db03      	blt.n	800946c <__sread+0x18>
 8009464:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009466:	181b      	adds	r3, r3, r0
 8009468:	6523      	str	r3, [r4, #80]	; 0x50
 800946a:	bd70      	pop	{r4, r5, r6, pc}
 800946c:	89a3      	ldrh	r3, [r4, #12]
 800946e:	4a02      	ldr	r2, [pc, #8]	; (8009478 <__sread+0x24>)
 8009470:	4013      	ands	r3, r2
 8009472:	81a3      	strh	r3, [r4, #12]
 8009474:	e7f9      	b.n	800946a <__sread+0x16>
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	ffffefff 	.word	0xffffefff

0800947c <__swrite>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	001f      	movs	r7, r3
 8009480:	898b      	ldrh	r3, [r1, #12]
 8009482:	0005      	movs	r5, r0
 8009484:	000c      	movs	r4, r1
 8009486:	0016      	movs	r6, r2
 8009488:	05db      	lsls	r3, r3, #23
 800948a:	d505      	bpl.n	8009498 <__swrite+0x1c>
 800948c:	230e      	movs	r3, #14
 800948e:	5ec9      	ldrsh	r1, [r1, r3]
 8009490:	2200      	movs	r2, #0
 8009492:	2302      	movs	r3, #2
 8009494:	f000 f84c 	bl	8009530 <_lseek_r>
 8009498:	89a3      	ldrh	r3, [r4, #12]
 800949a:	4a05      	ldr	r2, [pc, #20]	; (80094b0 <__swrite+0x34>)
 800949c:	0028      	movs	r0, r5
 800949e:	4013      	ands	r3, r2
 80094a0:	81a3      	strh	r3, [r4, #12]
 80094a2:	0032      	movs	r2, r6
 80094a4:	230e      	movs	r3, #14
 80094a6:	5ee1      	ldrsh	r1, [r4, r3]
 80094a8:	003b      	movs	r3, r7
 80094aa:	f000 f869 	bl	8009580 <_write_r>
 80094ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094b0:	ffffefff 	.word	0xffffefff

080094b4 <__sseek>:
 80094b4:	b570      	push	{r4, r5, r6, lr}
 80094b6:	000c      	movs	r4, r1
 80094b8:	250e      	movs	r5, #14
 80094ba:	5f49      	ldrsh	r1, [r1, r5]
 80094bc:	f000 f838 	bl	8009530 <_lseek_r>
 80094c0:	89a3      	ldrh	r3, [r4, #12]
 80094c2:	1c42      	adds	r2, r0, #1
 80094c4:	d103      	bne.n	80094ce <__sseek+0x1a>
 80094c6:	4a05      	ldr	r2, [pc, #20]	; (80094dc <__sseek+0x28>)
 80094c8:	4013      	ands	r3, r2
 80094ca:	81a3      	strh	r3, [r4, #12]
 80094cc:	bd70      	pop	{r4, r5, r6, pc}
 80094ce:	2280      	movs	r2, #128	; 0x80
 80094d0:	0152      	lsls	r2, r2, #5
 80094d2:	4313      	orrs	r3, r2
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	6520      	str	r0, [r4, #80]	; 0x50
 80094d8:	e7f8      	b.n	80094cc <__sseek+0x18>
 80094da:	46c0      	nop			; (mov r8, r8)
 80094dc:	ffffefff 	.word	0xffffefff

080094e0 <__sclose>:
 80094e0:	b510      	push	{r4, lr}
 80094e2:	230e      	movs	r3, #14
 80094e4:	5ec9      	ldrsh	r1, [r1, r3]
 80094e6:	f000 f811 	bl	800950c <_close_r>
 80094ea:	bd10      	pop	{r4, pc}

080094ec <memset>:
 80094ec:	0003      	movs	r3, r0
 80094ee:	1882      	adds	r2, r0, r2
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d100      	bne.n	80094f6 <memset+0xa>
 80094f4:	4770      	bx	lr
 80094f6:	7019      	strb	r1, [r3, #0]
 80094f8:	3301      	adds	r3, #1
 80094fa:	e7f9      	b.n	80094f0 <memset+0x4>

080094fc <__locale_mb_cur_max>:
 80094fc:	2294      	movs	r2, #148	; 0x94
 80094fe:	4b02      	ldr	r3, [pc, #8]	; (8009508 <__locale_mb_cur_max+0xc>)
 8009500:	0052      	lsls	r2, r2, #1
 8009502:	5c98      	ldrb	r0, [r3, r2]
 8009504:	4770      	bx	lr
 8009506:	46c0      	nop			; (mov r8, r8)
 8009508:	20000038 	.word	0x20000038

0800950c <_close_r>:
 800950c:	2300      	movs	r3, #0
 800950e:	b570      	push	{r4, r5, r6, lr}
 8009510:	4d06      	ldr	r5, [pc, #24]	; (800952c <_close_r+0x20>)
 8009512:	0004      	movs	r4, r0
 8009514:	0008      	movs	r0, r1
 8009516:	602b      	str	r3, [r5, #0]
 8009518:	f7fa f9e7 	bl	80038ea <_close>
 800951c:	1c43      	adds	r3, r0, #1
 800951e:	d103      	bne.n	8009528 <_close_r+0x1c>
 8009520:	682b      	ldr	r3, [r5, #0]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d000      	beq.n	8009528 <_close_r+0x1c>
 8009526:	6023      	str	r3, [r4, #0]
 8009528:	bd70      	pop	{r4, r5, r6, pc}
 800952a:	46c0      	nop			; (mov r8, r8)
 800952c:	20000c48 	.word	0x20000c48

08009530 <_lseek_r>:
 8009530:	b570      	push	{r4, r5, r6, lr}
 8009532:	0004      	movs	r4, r0
 8009534:	0008      	movs	r0, r1
 8009536:	0011      	movs	r1, r2
 8009538:	001a      	movs	r2, r3
 800953a:	2300      	movs	r3, #0
 800953c:	4d05      	ldr	r5, [pc, #20]	; (8009554 <_lseek_r+0x24>)
 800953e:	602b      	str	r3, [r5, #0]
 8009540:	f7fa f9f4 	bl	800392c <_lseek>
 8009544:	1c43      	adds	r3, r0, #1
 8009546:	d103      	bne.n	8009550 <_lseek_r+0x20>
 8009548:	682b      	ldr	r3, [r5, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d000      	beq.n	8009550 <_lseek_r+0x20>
 800954e:	6023      	str	r3, [r4, #0]
 8009550:	bd70      	pop	{r4, r5, r6, pc}
 8009552:	46c0      	nop			; (mov r8, r8)
 8009554:	20000c48 	.word	0x20000c48

08009558 <_read_r>:
 8009558:	b570      	push	{r4, r5, r6, lr}
 800955a:	0004      	movs	r4, r0
 800955c:	0008      	movs	r0, r1
 800955e:	0011      	movs	r1, r2
 8009560:	001a      	movs	r2, r3
 8009562:	2300      	movs	r3, #0
 8009564:	4d05      	ldr	r5, [pc, #20]	; (800957c <_read_r+0x24>)
 8009566:	602b      	str	r3, [r5, #0]
 8009568:	f7fa f986 	bl	8003878 <_read>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d103      	bne.n	8009578 <_read_r+0x20>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d000      	beq.n	8009578 <_read_r+0x20>
 8009576:	6023      	str	r3, [r4, #0]
 8009578:	bd70      	pop	{r4, r5, r6, pc}
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	20000c48 	.word	0x20000c48

08009580 <_write_r>:
 8009580:	b570      	push	{r4, r5, r6, lr}
 8009582:	0004      	movs	r4, r0
 8009584:	0008      	movs	r0, r1
 8009586:	0011      	movs	r1, r2
 8009588:	001a      	movs	r2, r3
 800958a:	2300      	movs	r3, #0
 800958c:	4d05      	ldr	r5, [pc, #20]	; (80095a4 <_write_r+0x24>)
 800958e:	602b      	str	r3, [r5, #0]
 8009590:	f7fa f98f 	bl	80038b2 <_write>
 8009594:	1c43      	adds	r3, r0, #1
 8009596:	d103      	bne.n	80095a0 <_write_r+0x20>
 8009598:	682b      	ldr	r3, [r5, #0]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d000      	beq.n	80095a0 <_write_r+0x20>
 800959e:	6023      	str	r3, [r4, #0]
 80095a0:	bd70      	pop	{r4, r5, r6, pc}
 80095a2:	46c0      	nop			; (mov r8, r8)
 80095a4:	20000c48 	.word	0x20000c48

080095a8 <__errno>:
 80095a8:	4b01      	ldr	r3, [pc, #4]	; (80095b0 <__errno+0x8>)
 80095aa:	6818      	ldr	r0, [r3, #0]
 80095ac:	4770      	bx	lr
 80095ae:	46c0      	nop			; (mov r8, r8)
 80095b0:	200002c8 	.word	0x200002c8

080095b4 <__libc_init_array>:
 80095b4:	b570      	push	{r4, r5, r6, lr}
 80095b6:	2600      	movs	r6, #0
 80095b8:	4c0c      	ldr	r4, [pc, #48]	; (80095ec <__libc_init_array+0x38>)
 80095ba:	4d0d      	ldr	r5, [pc, #52]	; (80095f0 <__libc_init_array+0x3c>)
 80095bc:	1b64      	subs	r4, r4, r5
 80095be:	10a4      	asrs	r4, r4, #2
 80095c0:	42a6      	cmp	r6, r4
 80095c2:	d109      	bne.n	80095d8 <__libc_init_array+0x24>
 80095c4:	2600      	movs	r6, #0
 80095c6:	f004 fced 	bl	800dfa4 <_init>
 80095ca:	4c0a      	ldr	r4, [pc, #40]	; (80095f4 <__libc_init_array+0x40>)
 80095cc:	4d0a      	ldr	r5, [pc, #40]	; (80095f8 <__libc_init_array+0x44>)
 80095ce:	1b64      	subs	r4, r4, r5
 80095d0:	10a4      	asrs	r4, r4, #2
 80095d2:	42a6      	cmp	r6, r4
 80095d4:	d105      	bne.n	80095e2 <__libc_init_array+0x2e>
 80095d6:	bd70      	pop	{r4, r5, r6, pc}
 80095d8:	00b3      	lsls	r3, r6, #2
 80095da:	58eb      	ldr	r3, [r5, r3]
 80095dc:	4798      	blx	r3
 80095de:	3601      	adds	r6, #1
 80095e0:	e7ee      	b.n	80095c0 <__libc_init_array+0xc>
 80095e2:	00b3      	lsls	r3, r6, #2
 80095e4:	58eb      	ldr	r3, [r5, r3]
 80095e6:	4798      	blx	r3
 80095e8:	3601      	adds	r6, #1
 80095ea:	e7f2      	b.n	80095d2 <__libc_init_array+0x1e>
 80095ec:	0800fed4 	.word	0x0800fed4
 80095f0:	0800fed4 	.word	0x0800fed4
 80095f4:	0800fedc 	.word	0x0800fedc
 80095f8:	0800fed4 	.word	0x0800fed4

080095fc <__retarget_lock_init_recursive>:
 80095fc:	4770      	bx	lr

080095fe <__retarget_lock_close_recursive>:
 80095fe:	4770      	bx	lr

08009600 <__retarget_lock_acquire_recursive>:
 8009600:	4770      	bx	lr

08009602 <__retarget_lock_release_recursive>:
 8009602:	4770      	bx	lr

08009604 <memcpy>:
 8009604:	2300      	movs	r3, #0
 8009606:	b510      	push	{r4, lr}
 8009608:	429a      	cmp	r2, r3
 800960a:	d100      	bne.n	800960e <memcpy+0xa>
 800960c:	bd10      	pop	{r4, pc}
 800960e:	5ccc      	ldrb	r4, [r1, r3]
 8009610:	54c4      	strb	r4, [r0, r3]
 8009612:	3301      	adds	r3, #1
 8009614:	e7f8      	b.n	8009608 <memcpy+0x4>
	...

08009618 <register_fini>:
 8009618:	4b03      	ldr	r3, [pc, #12]	; (8009628 <register_fini+0x10>)
 800961a:	b510      	push	{r4, lr}
 800961c:	2b00      	cmp	r3, #0
 800961e:	d002      	beq.n	8009626 <register_fini+0xe>
 8009620:	4802      	ldr	r0, [pc, #8]	; (800962c <register_fini+0x14>)
 8009622:	f000 f805 	bl	8009630 <atexit>
 8009626:	bd10      	pop	{r4, pc}
 8009628:	00000000 	.word	0x00000000
 800962c:	0800ba79 	.word	0x0800ba79

08009630 <atexit>:
 8009630:	2300      	movs	r3, #0
 8009632:	b510      	push	{r4, lr}
 8009634:	0001      	movs	r1, r0
 8009636:	001a      	movs	r2, r3
 8009638:	0018      	movs	r0, r3
 800963a:	f002 fa79 	bl	800bb30 <__register_exitproc>
 800963e:	bd10      	pop	{r4, pc}

08009640 <_malloc_trim_r>:
 8009640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009642:	0004      	movs	r4, r0
 8009644:	2008      	movs	r0, #8
 8009646:	000d      	movs	r5, r1
 8009648:	f002 fa2a 	bl	800baa0 <sysconf>
 800964c:	0006      	movs	r6, r0
 800964e:	0020      	movs	r0, r4
 8009650:	f000 fb22 	bl	8009c98 <__malloc_lock>
 8009654:	2203      	movs	r2, #3
 8009656:	4f21      	ldr	r7, [pc, #132]	; (80096dc <_malloc_trim_r+0x9c>)
 8009658:	0031      	movs	r1, r6
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	4393      	bics	r3, r2
 8009660:	1b58      	subs	r0, r3, r5
 8009662:	3811      	subs	r0, #17
 8009664:	1980      	adds	r0, r0, r6
 8009666:	9301      	str	r3, [sp, #4]
 8009668:	f7f6 fd68 	bl	800013c <__udivsi3>
 800966c:	1e45      	subs	r5, r0, #1
 800966e:	4375      	muls	r5, r6
 8009670:	42ae      	cmp	r6, r5
 8009672:	dd04      	ble.n	800967e <_malloc_trim_r+0x3e>
 8009674:	0020      	movs	r0, r4
 8009676:	f000 fb17 	bl	8009ca8 <__malloc_unlock>
 800967a:	2000      	movs	r0, #0
 800967c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800967e:	2100      	movs	r1, #0
 8009680:	0020      	movs	r0, r4
 8009682:	f002 f9e7 	bl	800ba54 <_sbrk_r>
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	9a01      	ldr	r2, [sp, #4]
 800968a:	189b      	adds	r3, r3, r2
 800968c:	4298      	cmp	r0, r3
 800968e:	d1f1      	bne.n	8009674 <_malloc_trim_r+0x34>
 8009690:	0020      	movs	r0, r4
 8009692:	4269      	negs	r1, r5
 8009694:	f002 f9de 	bl	800ba54 <_sbrk_r>
 8009698:	3001      	adds	r0, #1
 800969a:	d110      	bne.n	80096be <_malloc_trim_r+0x7e>
 800969c:	2100      	movs	r1, #0
 800969e:	0020      	movs	r0, r4
 80096a0:	f002 f9d8 	bl	800ba54 <_sbrk_r>
 80096a4:	68ba      	ldr	r2, [r7, #8]
 80096a6:	1a81      	subs	r1, r0, r2
 80096a8:	290f      	cmp	r1, #15
 80096aa:	dde3      	ble.n	8009674 <_malloc_trim_r+0x34>
 80096ac:	4d0c      	ldr	r5, [pc, #48]	; (80096e0 <_malloc_trim_r+0xa0>)
 80096ae:	4b0d      	ldr	r3, [pc, #52]	; (80096e4 <_malloc_trim_r+0xa4>)
 80096b0:	682d      	ldr	r5, [r5, #0]
 80096b2:	1b40      	subs	r0, r0, r5
 80096b4:	6018      	str	r0, [r3, #0]
 80096b6:	2301      	movs	r3, #1
 80096b8:	430b      	orrs	r3, r1
 80096ba:	6053      	str	r3, [r2, #4]
 80096bc:	e7da      	b.n	8009674 <_malloc_trim_r+0x34>
 80096be:	2601      	movs	r6, #1
 80096c0:	9b01      	ldr	r3, [sp, #4]
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	1b5b      	subs	r3, r3, r5
 80096c6:	4333      	orrs	r3, r6
 80096c8:	6053      	str	r3, [r2, #4]
 80096ca:	4a06      	ldr	r2, [pc, #24]	; (80096e4 <_malloc_trim_r+0xa4>)
 80096cc:	0020      	movs	r0, r4
 80096ce:	6813      	ldr	r3, [r2, #0]
 80096d0:	1b5b      	subs	r3, r3, r5
 80096d2:	6013      	str	r3, [r2, #0]
 80096d4:	f000 fae8 	bl	8009ca8 <__malloc_unlock>
 80096d8:	0030      	movs	r0, r6
 80096da:	e7cf      	b.n	800967c <_malloc_trim_r+0x3c>
 80096dc:	200002d0 	.word	0x200002d0
 80096e0:	200006d8 	.word	0x200006d8
 80096e4:	20000c54 	.word	0x20000c54

080096e8 <_free_r>:
 80096e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096ea:	1e0d      	subs	r5, r1, #0
 80096ec:	9001      	str	r0, [sp, #4]
 80096ee:	d02d      	beq.n	800974c <_free_r+0x64>
 80096f0:	f000 fad2 	bl	8009c98 <__malloc_lock>
 80096f4:	2301      	movs	r3, #1
 80096f6:	0029      	movs	r1, r5
 80096f8:	469c      	mov	ip, r3
 80096fa:	3908      	subs	r1, #8
 80096fc:	684f      	ldr	r7, [r1, #4]
 80096fe:	4662      	mov	r2, ip
 8009700:	003b      	movs	r3, r7
 8009702:	4664      	mov	r4, ip
 8009704:	4393      	bics	r3, r2
 8009706:	18c8      	adds	r0, r1, r3
 8009708:	6845      	ldr	r5, [r0, #4]
 800970a:	3202      	adds	r2, #2
 800970c:	4395      	bics	r5, r2
 800970e:	4a4a      	ldr	r2, [pc, #296]	; (8009838 <_free_r+0x150>)
 8009710:	4027      	ands	r7, r4
 8009712:	6896      	ldr	r6, [r2, #8]
 8009714:	4286      	cmp	r6, r0
 8009716:	d11a      	bne.n	800974e <_free_r+0x66>
 8009718:	195b      	adds	r3, r3, r5
 800971a:	2f00      	cmp	r7, #0
 800971c:	d106      	bne.n	800972c <_free_r+0x44>
 800971e:	6808      	ldr	r0, [r1, #0]
 8009720:	1a09      	subs	r1, r1, r0
 8009722:	688d      	ldr	r5, [r1, #8]
 8009724:	181b      	adds	r3, r3, r0
 8009726:	68c8      	ldr	r0, [r1, #12]
 8009728:	60e8      	str	r0, [r5, #12]
 800972a:	6085      	str	r5, [r0, #8]
 800972c:	2001      	movs	r0, #1
 800972e:	4318      	orrs	r0, r3
 8009730:	6048      	str	r0, [r1, #4]
 8009732:	6091      	str	r1, [r2, #8]
 8009734:	4a41      	ldr	r2, [pc, #260]	; (800983c <_free_r+0x154>)
 8009736:	6812      	ldr	r2, [r2, #0]
 8009738:	429a      	cmp	r2, r3
 800973a:	d804      	bhi.n	8009746 <_free_r+0x5e>
 800973c:	4b40      	ldr	r3, [pc, #256]	; (8009840 <_free_r+0x158>)
 800973e:	9801      	ldr	r0, [sp, #4]
 8009740:	6819      	ldr	r1, [r3, #0]
 8009742:	f7ff ff7d 	bl	8009640 <_malloc_trim_r>
 8009746:	9801      	ldr	r0, [sp, #4]
 8009748:	f000 faae 	bl	8009ca8 <__malloc_unlock>
 800974c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800974e:	2600      	movs	r6, #0
 8009750:	6045      	str	r5, [r0, #4]
 8009752:	42b7      	cmp	r7, r6
 8009754:	d109      	bne.n	800976a <_free_r+0x82>
 8009756:	680f      	ldr	r7, [r1, #0]
 8009758:	4c3a      	ldr	r4, [pc, #232]	; (8009844 <_free_r+0x15c>)
 800975a:	1bc9      	subs	r1, r1, r7
 800975c:	19db      	adds	r3, r3, r7
 800975e:	688f      	ldr	r7, [r1, #8]
 8009760:	42a7      	cmp	r7, r4
 8009762:	d02c      	beq.n	80097be <_free_r+0xd6>
 8009764:	68cc      	ldr	r4, [r1, #12]
 8009766:	60fc      	str	r4, [r7, #12]
 8009768:	60a7      	str	r7, [r4, #8]
 800976a:	1947      	adds	r7, r0, r5
 800976c:	687c      	ldr	r4, [r7, #4]
 800976e:	2701      	movs	r7, #1
 8009770:	423c      	tst	r4, r7
 8009772:	d10b      	bne.n	800978c <_free_r+0xa4>
 8009774:	195b      	adds	r3, r3, r5
 8009776:	6885      	ldr	r5, [r0, #8]
 8009778:	2e00      	cmp	r6, #0
 800977a:	d122      	bne.n	80097c2 <_free_r+0xda>
 800977c:	4c31      	ldr	r4, [pc, #196]	; (8009844 <_free_r+0x15c>)
 800977e:	42a5      	cmp	r5, r4
 8009780:	d11f      	bne.n	80097c2 <_free_r+0xda>
 8009782:	003e      	movs	r6, r7
 8009784:	6151      	str	r1, [r2, #20]
 8009786:	6111      	str	r1, [r2, #16]
 8009788:	60cd      	str	r5, [r1, #12]
 800978a:	608d      	str	r5, [r1, #8]
 800978c:	2501      	movs	r5, #1
 800978e:	0028      	movs	r0, r5
 8009790:	4318      	orrs	r0, r3
 8009792:	6048      	str	r0, [r1, #4]
 8009794:	50cb      	str	r3, [r1, r3]
 8009796:	2e00      	cmp	r6, #0
 8009798:	d1d5      	bne.n	8009746 <_free_r+0x5e>
 800979a:	2080      	movs	r0, #128	; 0x80
 800979c:	0080      	lsls	r0, r0, #2
 800979e:	4283      	cmp	r3, r0
 80097a0:	d213      	bcs.n	80097ca <_free_r+0xe2>
 80097a2:	08d8      	lsrs	r0, r3, #3
 80097a4:	095b      	lsrs	r3, r3, #5
 80097a6:	409d      	lsls	r5, r3
 80097a8:	6853      	ldr	r3, [r2, #4]
 80097aa:	431d      	orrs	r5, r3
 80097ac:	00c3      	lsls	r3, r0, #3
 80097ae:	189b      	adds	r3, r3, r2
 80097b0:	6055      	str	r5, [r2, #4]
 80097b2:	689a      	ldr	r2, [r3, #8]
 80097b4:	60cb      	str	r3, [r1, #12]
 80097b6:	608a      	str	r2, [r1, #8]
 80097b8:	6099      	str	r1, [r3, #8]
 80097ba:	60d1      	str	r1, [r2, #12]
 80097bc:	e7c3      	b.n	8009746 <_free_r+0x5e>
 80097be:	4666      	mov	r6, ip
 80097c0:	e7d3      	b.n	800976a <_free_r+0x82>
 80097c2:	68c0      	ldr	r0, [r0, #12]
 80097c4:	60e8      	str	r0, [r5, #12]
 80097c6:	6085      	str	r5, [r0, #8]
 80097c8:	e7e0      	b.n	800978c <_free_r+0xa4>
 80097ca:	0a5d      	lsrs	r5, r3, #9
 80097cc:	2d04      	cmp	r5, #4
 80097ce:	d812      	bhi.n	80097f6 <_free_r+0x10e>
 80097d0:	0998      	lsrs	r0, r3, #6
 80097d2:	3038      	adds	r0, #56	; 0x38
 80097d4:	00c6      	lsls	r6, r0, #3
 80097d6:	18b6      	adds	r6, r6, r2
 80097d8:	68b5      	ldr	r5, [r6, #8]
 80097da:	2703      	movs	r7, #3
 80097dc:	42ae      	cmp	r6, r5
 80097de:	d125      	bne.n	800982c <_free_r+0x144>
 80097e0:	2301      	movs	r3, #1
 80097e2:	1080      	asrs	r0, r0, #2
 80097e4:	4083      	lsls	r3, r0
 80097e6:	6850      	ldr	r0, [r2, #4]
 80097e8:	4303      	orrs	r3, r0
 80097ea:	6053      	str	r3, [r2, #4]
 80097ec:	60ce      	str	r6, [r1, #12]
 80097ee:	608d      	str	r5, [r1, #8]
 80097f0:	60b1      	str	r1, [r6, #8]
 80097f2:	60e9      	str	r1, [r5, #12]
 80097f4:	e7a7      	b.n	8009746 <_free_r+0x5e>
 80097f6:	2d14      	cmp	r5, #20
 80097f8:	d802      	bhi.n	8009800 <_free_r+0x118>
 80097fa:	0028      	movs	r0, r5
 80097fc:	305b      	adds	r0, #91	; 0x5b
 80097fe:	e7e9      	b.n	80097d4 <_free_r+0xec>
 8009800:	2d54      	cmp	r5, #84	; 0x54
 8009802:	d802      	bhi.n	800980a <_free_r+0x122>
 8009804:	0b18      	lsrs	r0, r3, #12
 8009806:	306e      	adds	r0, #110	; 0x6e
 8009808:	e7e4      	b.n	80097d4 <_free_r+0xec>
 800980a:	20aa      	movs	r0, #170	; 0xaa
 800980c:	0040      	lsls	r0, r0, #1
 800980e:	4285      	cmp	r5, r0
 8009810:	d802      	bhi.n	8009818 <_free_r+0x130>
 8009812:	0bd8      	lsrs	r0, r3, #15
 8009814:	3077      	adds	r0, #119	; 0x77
 8009816:	e7dd      	b.n	80097d4 <_free_r+0xec>
 8009818:	4e0b      	ldr	r6, [pc, #44]	; (8009848 <_free_r+0x160>)
 800981a:	207e      	movs	r0, #126	; 0x7e
 800981c:	42b5      	cmp	r5, r6
 800981e:	d8d9      	bhi.n	80097d4 <_free_r+0xec>
 8009820:	0c98      	lsrs	r0, r3, #18
 8009822:	307c      	adds	r0, #124	; 0x7c
 8009824:	e7d6      	b.n	80097d4 <_free_r+0xec>
 8009826:	68ad      	ldr	r5, [r5, #8]
 8009828:	42ae      	cmp	r6, r5
 800982a:	d003      	beq.n	8009834 <_free_r+0x14c>
 800982c:	686a      	ldr	r2, [r5, #4]
 800982e:	43ba      	bics	r2, r7
 8009830:	429a      	cmp	r2, r3
 8009832:	d8f8      	bhi.n	8009826 <_free_r+0x13e>
 8009834:	68ee      	ldr	r6, [r5, #12]
 8009836:	e7d9      	b.n	80097ec <_free_r+0x104>
 8009838:	200002d0 	.word	0x200002d0
 800983c:	200006dc 	.word	0x200006dc
 8009840:	20000c84 	.word	0x20000c84
 8009844:	200002d8 	.word	0x200002d8
 8009848:	00000554 	.word	0x00000554

0800984c <_malloc_r>:
 800984c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800984e:	000d      	movs	r5, r1
 8009850:	b087      	sub	sp, #28
 8009852:	350b      	adds	r5, #11
 8009854:	9001      	str	r0, [sp, #4]
 8009856:	2d16      	cmp	r5, #22
 8009858:	d908      	bls.n	800986c <_malloc_r+0x20>
 800985a:	2207      	movs	r2, #7
 800985c:	4395      	bics	r5, r2
 800985e:	d506      	bpl.n	800986e <_malloc_r+0x22>
 8009860:	230c      	movs	r3, #12
 8009862:	9a01      	ldr	r2, [sp, #4]
 8009864:	6013      	str	r3, [r2, #0]
 8009866:	2000      	movs	r0, #0
 8009868:	b007      	add	sp, #28
 800986a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800986c:	2510      	movs	r5, #16
 800986e:	42a9      	cmp	r1, r5
 8009870:	d8f6      	bhi.n	8009860 <_malloc_r+0x14>
 8009872:	9801      	ldr	r0, [sp, #4]
 8009874:	f000 fa10 	bl	8009c98 <__malloc_lock>
 8009878:	23fc      	movs	r3, #252	; 0xfc
 800987a:	4ebe      	ldr	r6, [pc, #760]	; (8009b74 <_malloc_r+0x328>)
 800987c:	005b      	lsls	r3, r3, #1
 800987e:	429d      	cmp	r5, r3
 8009880:	d219      	bcs.n	80098b6 <_malloc_r+0x6a>
 8009882:	002a      	movs	r2, r5
 8009884:	3208      	adds	r2, #8
 8009886:	18b2      	adds	r2, r6, r2
 8009888:	0011      	movs	r1, r2
 800988a:	6854      	ldr	r4, [r2, #4]
 800988c:	3908      	subs	r1, #8
 800988e:	08eb      	lsrs	r3, r5, #3
 8009890:	428c      	cmp	r4, r1
 8009892:	d103      	bne.n	800989c <_malloc_r+0x50>
 8009894:	68d4      	ldr	r4, [r2, #12]
 8009896:	3302      	adds	r3, #2
 8009898:	42a2      	cmp	r2, r4
 800989a:	d022      	beq.n	80098e2 <_malloc_r+0x96>
 800989c:	2203      	movs	r2, #3
 800989e:	6863      	ldr	r3, [r4, #4]
 80098a0:	68a1      	ldr	r1, [r4, #8]
 80098a2:	4393      	bics	r3, r2
 80098a4:	68e2      	ldr	r2, [r4, #12]
 80098a6:	18e3      	adds	r3, r4, r3
 80098a8:	60ca      	str	r2, [r1, #12]
 80098aa:	6091      	str	r1, [r2, #8]
 80098ac:	2201      	movs	r2, #1
 80098ae:	6859      	ldr	r1, [r3, #4]
 80098b0:	430a      	orrs	r2, r1
 80098b2:	605a      	str	r2, [r3, #4]
 80098b4:	e02a      	b.n	800990c <_malloc_r+0xc0>
 80098b6:	233f      	movs	r3, #63	; 0x3f
 80098b8:	0a6a      	lsrs	r2, r5, #9
 80098ba:	d003      	beq.n	80098c4 <_malloc_r+0x78>
 80098bc:	2a04      	cmp	r2, #4
 80098be:	d82b      	bhi.n	8009918 <_malloc_r+0xcc>
 80098c0:	09ab      	lsrs	r3, r5, #6
 80098c2:	3338      	adds	r3, #56	; 0x38
 80098c4:	2203      	movs	r2, #3
 80098c6:	4694      	mov	ip, r2
 80098c8:	00d9      	lsls	r1, r3, #3
 80098ca:	1989      	adds	r1, r1, r6
 80098cc:	68cc      	ldr	r4, [r1, #12]
 80098ce:	428c      	cmp	r4, r1
 80098d0:	d006      	beq.n	80098e0 <_malloc_r+0x94>
 80098d2:	4660      	mov	r0, ip
 80098d4:	6862      	ldr	r2, [r4, #4]
 80098d6:	4382      	bics	r2, r0
 80098d8:	1b57      	subs	r7, r2, r5
 80098da:	2f0f      	cmp	r7, #15
 80098dc:	dd34      	ble.n	8009948 <_malloc_r+0xfc>
 80098de:	3b01      	subs	r3, #1
 80098e0:	3301      	adds	r3, #1
 80098e2:	6934      	ldr	r4, [r6, #16]
 80098e4:	49a4      	ldr	r1, [pc, #656]	; (8009b78 <_malloc_r+0x32c>)
 80098e6:	428c      	cmp	r4, r1
 80098e8:	d055      	beq.n	8009996 <_malloc_r+0x14a>
 80098ea:	2003      	movs	r0, #3
 80098ec:	6862      	ldr	r2, [r4, #4]
 80098ee:	4382      	bics	r2, r0
 80098f0:	1b50      	subs	r0, r2, r5
 80098f2:	280f      	cmp	r0, #15
 80098f4:	dd36      	ble.n	8009964 <_malloc_r+0x118>
 80098f6:	2301      	movs	r3, #1
 80098f8:	1967      	adds	r7, r4, r5
 80098fa:	431d      	orrs	r5, r3
 80098fc:	4303      	orrs	r3, r0
 80098fe:	6065      	str	r5, [r4, #4]
 8009900:	6177      	str	r7, [r6, #20]
 8009902:	6137      	str	r7, [r6, #16]
 8009904:	60f9      	str	r1, [r7, #12]
 8009906:	60b9      	str	r1, [r7, #8]
 8009908:	607b      	str	r3, [r7, #4]
 800990a:	50a0      	str	r0, [r4, r2]
 800990c:	9801      	ldr	r0, [sp, #4]
 800990e:	f000 f9cb 	bl	8009ca8 <__malloc_unlock>
 8009912:	0020      	movs	r0, r4
 8009914:	3008      	adds	r0, #8
 8009916:	e7a7      	b.n	8009868 <_malloc_r+0x1c>
 8009918:	2a14      	cmp	r2, #20
 800991a:	d802      	bhi.n	8009922 <_malloc_r+0xd6>
 800991c:	0013      	movs	r3, r2
 800991e:	335b      	adds	r3, #91	; 0x5b
 8009920:	e7d0      	b.n	80098c4 <_malloc_r+0x78>
 8009922:	2a54      	cmp	r2, #84	; 0x54
 8009924:	d802      	bhi.n	800992c <_malloc_r+0xe0>
 8009926:	0b2b      	lsrs	r3, r5, #12
 8009928:	336e      	adds	r3, #110	; 0x6e
 800992a:	e7cb      	b.n	80098c4 <_malloc_r+0x78>
 800992c:	23aa      	movs	r3, #170	; 0xaa
 800992e:	005b      	lsls	r3, r3, #1
 8009930:	429a      	cmp	r2, r3
 8009932:	d802      	bhi.n	800993a <_malloc_r+0xee>
 8009934:	0beb      	lsrs	r3, r5, #15
 8009936:	3377      	adds	r3, #119	; 0x77
 8009938:	e7c4      	b.n	80098c4 <_malloc_r+0x78>
 800993a:	4990      	ldr	r1, [pc, #576]	; (8009b7c <_malloc_r+0x330>)
 800993c:	237e      	movs	r3, #126	; 0x7e
 800993e:	428a      	cmp	r2, r1
 8009940:	d8c0      	bhi.n	80098c4 <_malloc_r+0x78>
 8009942:	0cab      	lsrs	r3, r5, #18
 8009944:	337c      	adds	r3, #124	; 0x7c
 8009946:	e7bd      	b.n	80098c4 <_malloc_r+0x78>
 8009948:	68e0      	ldr	r0, [r4, #12]
 800994a:	2f00      	cmp	r7, #0
 800994c:	db08      	blt.n	8009960 <_malloc_r+0x114>
 800994e:	68a3      	ldr	r3, [r4, #8]
 8009950:	60d8      	str	r0, [r3, #12]
 8009952:	6083      	str	r3, [r0, #8]
 8009954:	2301      	movs	r3, #1
 8009956:	18a2      	adds	r2, r4, r2
 8009958:	6851      	ldr	r1, [r2, #4]
 800995a:	430b      	orrs	r3, r1
 800995c:	6053      	str	r3, [r2, #4]
 800995e:	e7d5      	b.n	800990c <_malloc_r+0xc0>
 8009960:	0004      	movs	r4, r0
 8009962:	e7b4      	b.n	80098ce <_malloc_r+0x82>
 8009964:	6171      	str	r1, [r6, #20]
 8009966:	6131      	str	r1, [r6, #16]
 8009968:	2800      	cmp	r0, #0
 800996a:	daf3      	bge.n	8009954 <_malloc_r+0x108>
 800996c:	6871      	ldr	r1, [r6, #4]
 800996e:	468c      	mov	ip, r1
 8009970:	2180      	movs	r1, #128	; 0x80
 8009972:	0089      	lsls	r1, r1, #2
 8009974:	428a      	cmp	r2, r1
 8009976:	d300      	bcc.n	800997a <_malloc_r+0x12e>
 8009978:	e08c      	b.n	8009a94 <_malloc_r+0x248>
 800997a:	08d1      	lsrs	r1, r2, #3
 800997c:	0950      	lsrs	r0, r2, #5
 800997e:	2201      	movs	r2, #1
 8009980:	4082      	lsls	r2, r0
 8009982:	4660      	mov	r0, ip
 8009984:	4302      	orrs	r2, r0
 8009986:	6072      	str	r2, [r6, #4]
 8009988:	00ca      	lsls	r2, r1, #3
 800998a:	1992      	adds	r2, r2, r6
 800998c:	6891      	ldr	r1, [r2, #8]
 800998e:	60e2      	str	r2, [r4, #12]
 8009990:	60a1      	str	r1, [r4, #8]
 8009992:	6094      	str	r4, [r2, #8]
 8009994:	60cc      	str	r4, [r1, #12]
 8009996:	2201      	movs	r2, #1
 8009998:	4876      	ldr	r0, [pc, #472]	; (8009b74 <_malloc_r+0x328>)
 800999a:	1099      	asrs	r1, r3, #2
 800999c:	408a      	lsls	r2, r1
 800999e:	6841      	ldr	r1, [r0, #4]
 80099a0:	4291      	cmp	r1, r2
 80099a2:	d328      	bcc.n	80099f6 <_malloc_r+0x1aa>
 80099a4:	420a      	tst	r2, r1
 80099a6:	d105      	bne.n	80099b4 <_malloc_r+0x168>
 80099a8:	2403      	movs	r4, #3
 80099aa:	43a3      	bics	r3, r4
 80099ac:	0052      	lsls	r2, r2, #1
 80099ae:	3304      	adds	r3, #4
 80099b0:	420a      	tst	r2, r1
 80099b2:	d0fb      	beq.n	80099ac <_malloc_r+0x160>
 80099b4:	496f      	ldr	r1, [pc, #444]	; (8009b74 <_malloc_r+0x328>)
 80099b6:	9104      	str	r1, [sp, #16]
 80099b8:	00d9      	lsls	r1, r3, #3
 80099ba:	1841      	adds	r1, r0, r1
 80099bc:	468c      	mov	ip, r1
 80099be:	000f      	movs	r7, r1
 80099c0:	9302      	str	r3, [sp, #8]
 80099c2:	68fc      	ldr	r4, [r7, #12]
 80099c4:	42bc      	cmp	r4, r7
 80099c6:	d000      	beq.n	80099ca <_malloc_r+0x17e>
 80099c8:	e09b      	b.n	8009b02 <_malloc_r+0x2b6>
 80099ca:	2403      	movs	r4, #3
 80099cc:	9902      	ldr	r1, [sp, #8]
 80099ce:	3708      	adds	r7, #8
 80099d0:	3101      	adds	r1, #1
 80099d2:	9102      	str	r1, [sp, #8]
 80099d4:	4221      	tst	r1, r4
 80099d6:	d1f4      	bne.n	80099c2 <_malloc_r+0x176>
 80099d8:	2103      	movs	r1, #3
 80099da:	420b      	tst	r3, r1
 80099dc:	d000      	beq.n	80099e0 <_malloc_r+0x194>
 80099de:	e0b7      	b.n	8009b50 <_malloc_r+0x304>
 80099e0:	6843      	ldr	r3, [r0, #4]
 80099e2:	4393      	bics	r3, r2
 80099e4:	6043      	str	r3, [r0, #4]
 80099e6:	9b04      	ldr	r3, [sp, #16]
 80099e8:	0052      	lsls	r2, r2, #1
 80099ea:	6859      	ldr	r1, [r3, #4]
 80099ec:	4291      	cmp	r1, r2
 80099ee:	d302      	bcc.n	80099f6 <_malloc_r+0x1aa>
 80099f0:	2a00      	cmp	r2, #0
 80099f2:	d000      	beq.n	80099f6 <_malloc_r+0x1aa>
 80099f4:	e0bb      	b.n	8009b6e <_malloc_r+0x322>
 80099f6:	2203      	movs	r2, #3
 80099f8:	6883      	ldr	r3, [r0, #8]
 80099fa:	9302      	str	r3, [sp, #8]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	4393      	bics	r3, r2
 8009a00:	9303      	str	r3, [sp, #12]
 8009a02:	42ab      	cmp	r3, r5
 8009a04:	d303      	bcc.n	8009a0e <_malloc_r+0x1c2>
 8009a06:	1b59      	subs	r1, r3, r5
 8009a08:	290f      	cmp	r1, #15
 8009a0a:	dd00      	ble.n	8009a0e <_malloc_r+0x1c2>
 8009a0c:	e123      	b.n	8009c56 <_malloc_r+0x40a>
 8009a0e:	9b02      	ldr	r3, [sp, #8]
 8009a10:	9a03      	ldr	r2, [sp, #12]
 8009a12:	2008      	movs	r0, #8
 8009a14:	189e      	adds	r6, r3, r2
 8009a16:	4b5a      	ldr	r3, [pc, #360]	; (8009b80 <_malloc_r+0x334>)
 8009a18:	681f      	ldr	r7, [r3, #0]
 8009a1a:	f002 f841 	bl	800baa0 <sysconf>
 8009a1e:	4b59      	ldr	r3, [pc, #356]	; (8009b84 <_malloc_r+0x338>)
 8009a20:	3710      	adds	r7, #16
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	197f      	adds	r7, r7, r5
 8009a26:	9004      	str	r0, [sp, #16]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	d003      	beq.n	8009a34 <_malloc_r+0x1e8>
 8009a2c:	1e7b      	subs	r3, r7, #1
 8009a2e:	181b      	adds	r3, r3, r0
 8009a30:	4247      	negs	r7, r0
 8009a32:	401f      	ands	r7, r3
 8009a34:	0039      	movs	r1, r7
 8009a36:	9801      	ldr	r0, [sp, #4]
 8009a38:	f002 f80c 	bl	800ba54 <_sbrk_r>
 8009a3c:	0004      	movs	r4, r0
 8009a3e:	1c43      	adds	r3, r0, #1
 8009a40:	d100      	bne.n	8009a44 <_malloc_r+0x1f8>
 8009a42:	e0de      	b.n	8009c02 <_malloc_r+0x3b6>
 8009a44:	4286      	cmp	r6, r0
 8009a46:	d904      	bls.n	8009a52 <_malloc_r+0x206>
 8009a48:	4b4a      	ldr	r3, [pc, #296]	; (8009b74 <_malloc_r+0x328>)
 8009a4a:	9a02      	ldr	r2, [sp, #8]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d000      	beq.n	8009a52 <_malloc_r+0x206>
 8009a50:	e0d7      	b.n	8009c02 <_malloc_r+0x3b6>
 8009a52:	4a4d      	ldr	r2, [pc, #308]	; (8009b88 <_malloc_r+0x33c>)
 8009a54:	6813      	ldr	r3, [r2, #0]
 8009a56:	18fb      	adds	r3, r7, r3
 8009a58:	6013      	str	r3, [r2, #0]
 8009a5a:	9a04      	ldr	r2, [sp, #16]
 8009a5c:	3a01      	subs	r2, #1
 8009a5e:	42a6      	cmp	r6, r4
 8009a60:	d000      	beq.n	8009a64 <_malloc_r+0x218>
 8009a62:	e097      	b.n	8009b94 <_malloc_r+0x348>
 8009a64:	4216      	tst	r6, r2
 8009a66:	d000      	beq.n	8009a6a <_malloc_r+0x21e>
 8009a68:	e094      	b.n	8009b94 <_malloc_r+0x348>
 8009a6a:	4b42      	ldr	r3, [pc, #264]	; (8009b74 <_malloc_r+0x328>)
 8009a6c:	689a      	ldr	r2, [r3, #8]
 8009a6e:	9b03      	ldr	r3, [sp, #12]
 8009a70:	19df      	adds	r7, r3, r7
 8009a72:	2301      	movs	r3, #1
 8009a74:	433b      	orrs	r3, r7
 8009a76:	6053      	str	r3, [r2, #4]
 8009a78:	4b43      	ldr	r3, [pc, #268]	; (8009b88 <_malloc_r+0x33c>)
 8009a7a:	4a44      	ldr	r2, [pc, #272]	; (8009b8c <_malloc_r+0x340>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	6811      	ldr	r1, [r2, #0]
 8009a80:	428b      	cmp	r3, r1
 8009a82:	d900      	bls.n	8009a86 <_malloc_r+0x23a>
 8009a84:	6013      	str	r3, [r2, #0]
 8009a86:	4a42      	ldr	r2, [pc, #264]	; (8009b90 <_malloc_r+0x344>)
 8009a88:	6811      	ldr	r1, [r2, #0]
 8009a8a:	428b      	cmp	r3, r1
 8009a8c:	d800      	bhi.n	8009a90 <_malloc_r+0x244>
 8009a8e:	e0b8      	b.n	8009c02 <_malloc_r+0x3b6>
 8009a90:	6013      	str	r3, [r2, #0]
 8009a92:	e0b6      	b.n	8009c02 <_malloc_r+0x3b6>
 8009a94:	0a50      	lsrs	r0, r2, #9
 8009a96:	2804      	cmp	r0, #4
 8009a98:	d811      	bhi.n	8009abe <_malloc_r+0x272>
 8009a9a:	0991      	lsrs	r1, r2, #6
 8009a9c:	3138      	adds	r1, #56	; 0x38
 8009a9e:	00cf      	lsls	r7, r1, #3
 8009aa0:	19bf      	adds	r7, r7, r6
 8009aa2:	68b8      	ldr	r0, [r7, #8]
 8009aa4:	4287      	cmp	r7, r0
 8009aa6:	d125      	bne.n	8009af4 <_malloc_r+0x2a8>
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	1089      	asrs	r1, r1, #2
 8009aac:	408a      	lsls	r2, r1
 8009aae:	4661      	mov	r1, ip
 8009ab0:	430a      	orrs	r2, r1
 8009ab2:	6072      	str	r2, [r6, #4]
 8009ab4:	60e7      	str	r7, [r4, #12]
 8009ab6:	60a0      	str	r0, [r4, #8]
 8009ab8:	60bc      	str	r4, [r7, #8]
 8009aba:	60c4      	str	r4, [r0, #12]
 8009abc:	e76b      	b.n	8009996 <_malloc_r+0x14a>
 8009abe:	2814      	cmp	r0, #20
 8009ac0:	d802      	bhi.n	8009ac8 <_malloc_r+0x27c>
 8009ac2:	0001      	movs	r1, r0
 8009ac4:	315b      	adds	r1, #91	; 0x5b
 8009ac6:	e7ea      	b.n	8009a9e <_malloc_r+0x252>
 8009ac8:	2854      	cmp	r0, #84	; 0x54
 8009aca:	d802      	bhi.n	8009ad2 <_malloc_r+0x286>
 8009acc:	0b11      	lsrs	r1, r2, #12
 8009ace:	316e      	adds	r1, #110	; 0x6e
 8009ad0:	e7e5      	b.n	8009a9e <_malloc_r+0x252>
 8009ad2:	21aa      	movs	r1, #170	; 0xaa
 8009ad4:	0049      	lsls	r1, r1, #1
 8009ad6:	4288      	cmp	r0, r1
 8009ad8:	d802      	bhi.n	8009ae0 <_malloc_r+0x294>
 8009ada:	0bd1      	lsrs	r1, r2, #15
 8009adc:	3177      	adds	r1, #119	; 0x77
 8009ade:	e7de      	b.n	8009a9e <_malloc_r+0x252>
 8009ae0:	4f26      	ldr	r7, [pc, #152]	; (8009b7c <_malloc_r+0x330>)
 8009ae2:	217e      	movs	r1, #126	; 0x7e
 8009ae4:	42b8      	cmp	r0, r7
 8009ae6:	d8da      	bhi.n	8009a9e <_malloc_r+0x252>
 8009ae8:	0c91      	lsrs	r1, r2, #18
 8009aea:	317c      	adds	r1, #124	; 0x7c
 8009aec:	e7d7      	b.n	8009a9e <_malloc_r+0x252>
 8009aee:	6880      	ldr	r0, [r0, #8]
 8009af0:	4287      	cmp	r7, r0
 8009af2:	d004      	beq.n	8009afe <_malloc_r+0x2b2>
 8009af4:	2603      	movs	r6, #3
 8009af6:	6841      	ldr	r1, [r0, #4]
 8009af8:	43b1      	bics	r1, r6
 8009afa:	4291      	cmp	r1, r2
 8009afc:	d8f7      	bhi.n	8009aee <_malloc_r+0x2a2>
 8009afe:	68c7      	ldr	r7, [r0, #12]
 8009b00:	e7d8      	b.n	8009ab4 <_malloc_r+0x268>
 8009b02:	2603      	movs	r6, #3
 8009b04:	6861      	ldr	r1, [r4, #4]
 8009b06:	43b1      	bics	r1, r6
 8009b08:	9103      	str	r1, [sp, #12]
 8009b0a:	68e6      	ldr	r6, [r4, #12]
 8009b0c:	1b49      	subs	r1, r1, r5
 8009b0e:	290f      	cmp	r1, #15
 8009b10:	dd10      	ble.n	8009b34 <_malloc_r+0x2e8>
 8009b12:	2201      	movs	r2, #1
 8009b14:	1963      	adds	r3, r4, r5
 8009b16:	4315      	orrs	r5, r2
 8009b18:	6065      	str	r5, [r4, #4]
 8009b1a:	68a5      	ldr	r5, [r4, #8]
 8009b1c:	430a      	orrs	r2, r1
 8009b1e:	60ee      	str	r6, [r5, #12]
 8009b20:	60b5      	str	r5, [r6, #8]
 8009b22:	6143      	str	r3, [r0, #20]
 8009b24:	6103      	str	r3, [r0, #16]
 8009b26:	4814      	ldr	r0, [pc, #80]	; (8009b78 <_malloc_r+0x32c>)
 8009b28:	605a      	str	r2, [r3, #4]
 8009b2a:	60d8      	str	r0, [r3, #12]
 8009b2c:	6098      	str	r0, [r3, #8]
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	50e1      	str	r1, [r4, r3]
 8009b32:	e6eb      	b.n	800990c <_malloc_r+0xc0>
 8009b34:	2900      	cmp	r1, #0
 8009b36:	db09      	blt.n	8009b4c <_malloc_r+0x300>
 8009b38:	9b03      	ldr	r3, [sp, #12]
 8009b3a:	18e1      	adds	r1, r4, r3
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	684a      	ldr	r2, [r1, #4]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	604b      	str	r3, [r1, #4]
 8009b44:	68a3      	ldr	r3, [r4, #8]
 8009b46:	60de      	str	r6, [r3, #12]
 8009b48:	60b3      	str	r3, [r6, #8]
 8009b4a:	e6df      	b.n	800990c <_malloc_r+0xc0>
 8009b4c:	0034      	movs	r4, r6
 8009b4e:	e739      	b.n	80099c4 <_malloc_r+0x178>
 8009b50:	2108      	movs	r1, #8
 8009b52:	4249      	negs	r1, r1
 8009b54:	448c      	add	ip, r1
 8009b56:	4661      	mov	r1, ip
 8009b58:	6889      	ldr	r1, [r1, #8]
 8009b5a:	3b01      	subs	r3, #1
 8009b5c:	4561      	cmp	r1, ip
 8009b5e:	d100      	bne.n	8009b62 <_malloc_r+0x316>
 8009b60:	e73a      	b.n	80099d8 <_malloc_r+0x18c>
 8009b62:	e740      	b.n	80099e6 <_malloc_r+0x19a>
 8009b64:	3304      	adds	r3, #4
 8009b66:	0052      	lsls	r2, r2, #1
 8009b68:	420a      	tst	r2, r1
 8009b6a:	d0fb      	beq.n	8009b64 <_malloc_r+0x318>
 8009b6c:	e724      	b.n	80099b8 <_malloc_r+0x16c>
 8009b6e:	9b02      	ldr	r3, [sp, #8]
 8009b70:	e7fa      	b.n	8009b68 <_malloc_r+0x31c>
 8009b72:	46c0      	nop			; (mov r8, r8)
 8009b74:	200002d0 	.word	0x200002d0
 8009b78:	200002d8 	.word	0x200002d8
 8009b7c:	00000554 	.word	0x00000554
 8009b80:	20000c84 	.word	0x20000c84
 8009b84:	200006d8 	.word	0x200006d8
 8009b88:	20000c54 	.word	0x20000c54
 8009b8c:	20000c7c 	.word	0x20000c7c
 8009b90:	20000c80 	.word	0x20000c80
 8009b94:	4934      	ldr	r1, [pc, #208]	; (8009c68 <_malloc_r+0x41c>)
 8009b96:	6808      	ldr	r0, [r1, #0]
 8009b98:	3001      	adds	r0, #1
 8009b9a:	d140      	bne.n	8009c1e <_malloc_r+0x3d2>
 8009b9c:	600c      	str	r4, [r1, #0]
 8009b9e:	2107      	movs	r1, #7
 8009ba0:	0026      	movs	r6, r4
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	400e      	ands	r6, r1
 8009ba6:	420c      	tst	r4, r1
 8009ba8:	d002      	beq.n	8009bb0 <_malloc_r+0x364>
 8009baa:	3308      	adds	r3, #8
 8009bac:	1b9b      	subs	r3, r3, r6
 8009bae:	18e4      	adds	r4, r4, r3
 8009bb0:	19e1      	adds	r1, r4, r7
 8009bb2:	9105      	str	r1, [sp, #20]
 8009bb4:	9f05      	ldr	r7, [sp, #20]
 8009bb6:	9904      	ldr	r1, [sp, #16]
 8009bb8:	4017      	ands	r7, r2
 8009bba:	18cb      	adds	r3, r1, r3
 8009bbc:	1bdf      	subs	r7, r3, r7
 8009bbe:	4017      	ands	r7, r2
 8009bc0:	0039      	movs	r1, r7
 8009bc2:	9801      	ldr	r0, [sp, #4]
 8009bc4:	f001 ff46 	bl	800ba54 <_sbrk_r>
 8009bc8:	1c43      	adds	r3, r0, #1
 8009bca:	d107      	bne.n	8009bdc <_malloc_r+0x390>
 8009bcc:	1e37      	subs	r7, r6, #0
 8009bce:	9805      	ldr	r0, [sp, #20]
 8009bd0:	d004      	beq.n	8009bdc <_malloc_r+0x390>
 8009bd2:	0030      	movs	r0, r6
 8009bd4:	2700      	movs	r7, #0
 8009bd6:	9b05      	ldr	r3, [sp, #20]
 8009bd8:	3808      	subs	r0, #8
 8009bda:	1818      	adds	r0, r3, r0
 8009bdc:	4a23      	ldr	r2, [pc, #140]	; (8009c6c <_malloc_r+0x420>)
 8009bde:	1b00      	subs	r0, r0, r4
 8009be0:	6813      	ldr	r3, [r2, #0]
 8009be2:	19c0      	adds	r0, r0, r7
 8009be4:	19db      	adds	r3, r3, r7
 8009be6:	6013      	str	r3, [r2, #0]
 8009be8:	2201      	movs	r2, #1
 8009bea:	4b21      	ldr	r3, [pc, #132]	; (8009c70 <_malloc_r+0x424>)
 8009bec:	9902      	ldr	r1, [sp, #8]
 8009bee:	4310      	orrs	r0, r2
 8009bf0:	609c      	str	r4, [r3, #8]
 8009bf2:	6060      	str	r0, [r4, #4]
 8009bf4:	4299      	cmp	r1, r3
 8009bf6:	d100      	bne.n	8009bfa <_malloc_r+0x3ae>
 8009bf8:	e73e      	b.n	8009a78 <_malloc_r+0x22c>
 8009bfa:	9b03      	ldr	r3, [sp, #12]
 8009bfc:	2b0f      	cmp	r3, #15
 8009bfe:	d813      	bhi.n	8009c28 <_malloc_r+0x3dc>
 8009c00:	6062      	str	r2, [r4, #4]
 8009c02:	2203      	movs	r2, #3
 8009c04:	4b1a      	ldr	r3, [pc, #104]	; (8009c70 <_malloc_r+0x424>)
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	4393      	bics	r3, r2
 8009c0c:	1b59      	subs	r1, r3, r5
 8009c0e:	42ab      	cmp	r3, r5
 8009c10:	d301      	bcc.n	8009c16 <_malloc_r+0x3ca>
 8009c12:	290f      	cmp	r1, #15
 8009c14:	dc1f      	bgt.n	8009c56 <_malloc_r+0x40a>
 8009c16:	9801      	ldr	r0, [sp, #4]
 8009c18:	f000 f846 	bl	8009ca8 <__malloc_unlock>
 8009c1c:	e623      	b.n	8009866 <_malloc_r+0x1a>
 8009c1e:	4913      	ldr	r1, [pc, #76]	; (8009c6c <_malloc_r+0x420>)
 8009c20:	1ba6      	subs	r6, r4, r6
 8009c22:	18f6      	adds	r6, r6, r3
 8009c24:	600e      	str	r6, [r1, #0]
 8009c26:	e7ba      	b.n	8009b9e <_malloc_r+0x352>
 8009c28:	2107      	movs	r1, #7
 8009c2a:	9b03      	ldr	r3, [sp, #12]
 8009c2c:	3b0c      	subs	r3, #12
 8009c2e:	438b      	bics	r3, r1
 8009c30:	9902      	ldr	r1, [sp, #8]
 8009c32:	6849      	ldr	r1, [r1, #4]
 8009c34:	400a      	ands	r2, r1
 8009c36:	9902      	ldr	r1, [sp, #8]
 8009c38:	431a      	orrs	r2, r3
 8009c3a:	604a      	str	r2, [r1, #4]
 8009c3c:	18ca      	adds	r2, r1, r3
 8009c3e:	2105      	movs	r1, #5
 8009c40:	6051      	str	r1, [r2, #4]
 8009c42:	6091      	str	r1, [r2, #8]
 8009c44:	2b0f      	cmp	r3, #15
 8009c46:	d800      	bhi.n	8009c4a <_malloc_r+0x3fe>
 8009c48:	e716      	b.n	8009a78 <_malloc_r+0x22c>
 8009c4a:	9902      	ldr	r1, [sp, #8]
 8009c4c:	9801      	ldr	r0, [sp, #4]
 8009c4e:	3108      	adds	r1, #8
 8009c50:	f7ff fd4a 	bl	80096e8 <_free_r>
 8009c54:	e710      	b.n	8009a78 <_malloc_r+0x22c>
 8009c56:	2201      	movs	r2, #1
 8009c58:	0013      	movs	r3, r2
 8009c5a:	4805      	ldr	r0, [pc, #20]	; (8009c70 <_malloc_r+0x424>)
 8009c5c:	432b      	orrs	r3, r5
 8009c5e:	6884      	ldr	r4, [r0, #8]
 8009c60:	6063      	str	r3, [r4, #4]
 8009c62:	1963      	adds	r3, r4, r5
 8009c64:	6083      	str	r3, [r0, #8]
 8009c66:	e623      	b.n	80098b0 <_malloc_r+0x64>
 8009c68:	200006d8 	.word	0x200006d8
 8009c6c:	20000c54 	.word	0x20000c54
 8009c70:	200002d0 	.word	0x200002d0

08009c74 <__ascii_mbtowc>:
 8009c74:	b082      	sub	sp, #8
 8009c76:	2900      	cmp	r1, #0
 8009c78:	d100      	bne.n	8009c7c <__ascii_mbtowc+0x8>
 8009c7a:	a901      	add	r1, sp, #4
 8009c7c:	1e10      	subs	r0, r2, #0
 8009c7e:	d006      	beq.n	8009c8e <__ascii_mbtowc+0x1a>
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d006      	beq.n	8009c92 <__ascii_mbtowc+0x1e>
 8009c84:	7813      	ldrb	r3, [r2, #0]
 8009c86:	600b      	str	r3, [r1, #0]
 8009c88:	7810      	ldrb	r0, [r2, #0]
 8009c8a:	1e43      	subs	r3, r0, #1
 8009c8c:	4198      	sbcs	r0, r3
 8009c8e:	b002      	add	sp, #8
 8009c90:	4770      	bx	lr
 8009c92:	2002      	movs	r0, #2
 8009c94:	4240      	negs	r0, r0
 8009c96:	e7fa      	b.n	8009c8e <__ascii_mbtowc+0x1a>

08009c98 <__malloc_lock>:
 8009c98:	b510      	push	{r4, lr}
 8009c9a:	4802      	ldr	r0, [pc, #8]	; (8009ca4 <__malloc_lock+0xc>)
 8009c9c:	f7ff fcb0 	bl	8009600 <__retarget_lock_acquire_recursive>
 8009ca0:	bd10      	pop	{r4, pc}
 8009ca2:	46c0      	nop			; (mov r8, r8)
 8009ca4:	20000c4d 	.word	0x20000c4d

08009ca8 <__malloc_unlock>:
 8009ca8:	b510      	push	{r4, lr}
 8009caa:	4802      	ldr	r0, [pc, #8]	; (8009cb4 <__malloc_unlock+0xc>)
 8009cac:	f7ff fca9 	bl	8009602 <__retarget_lock_release_recursive>
 8009cb0:	bd10      	pop	{r4, pc}
 8009cb2:	46c0      	nop			; (mov r8, r8)
 8009cb4:	20000c4d 	.word	0x20000c4d

08009cb8 <_Balloc>:
 8009cb8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009cba:	b570      	push	{r4, r5, r6, lr}
 8009cbc:	0006      	movs	r6, r0
 8009cbe:	000c      	movs	r4, r1
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d012      	beq.n	8009cea <_Balloc+0x32>
 8009cc4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009cc6:	00a2      	lsls	r2, r4, #2
 8009cc8:	189b      	adds	r3, r3, r2
 8009cca:	6818      	ldr	r0, [r3, #0]
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d115      	bne.n	8009cfc <_Balloc+0x44>
 8009cd0:	2101      	movs	r1, #1
 8009cd2:	000d      	movs	r5, r1
 8009cd4:	40a5      	lsls	r5, r4
 8009cd6:	1d6a      	adds	r2, r5, #5
 8009cd8:	0030      	movs	r0, r6
 8009cda:	0092      	lsls	r2, r2, #2
 8009cdc:	f001 ff86 	bl	800bbec <_calloc_r>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	d009      	beq.n	8009cf8 <_Balloc+0x40>
 8009ce4:	6044      	str	r4, [r0, #4]
 8009ce6:	6085      	str	r5, [r0, #8]
 8009ce8:	e00a      	b.n	8009d00 <_Balloc+0x48>
 8009cea:	2221      	movs	r2, #33	; 0x21
 8009cec:	2104      	movs	r1, #4
 8009cee:	f001 ff7d 	bl	800bbec <_calloc_r>
 8009cf2:	6470      	str	r0, [r6, #68]	; 0x44
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d1e5      	bne.n	8009cc4 <_Balloc+0xc>
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}
 8009cfc:	6802      	ldr	r2, [r0, #0]
 8009cfe:	601a      	str	r2, [r3, #0]
 8009d00:	2300      	movs	r3, #0
 8009d02:	6103      	str	r3, [r0, #16]
 8009d04:	60c3      	str	r3, [r0, #12]
 8009d06:	e7f8      	b.n	8009cfa <_Balloc+0x42>

08009d08 <_Bfree>:
 8009d08:	2900      	cmp	r1, #0
 8009d0a:	d006      	beq.n	8009d1a <_Bfree+0x12>
 8009d0c:	684a      	ldr	r2, [r1, #4]
 8009d0e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009d10:	0092      	lsls	r2, r2, #2
 8009d12:	189b      	adds	r3, r3, r2
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	600a      	str	r2, [r1, #0]
 8009d18:	6019      	str	r1, [r3, #0]
 8009d1a:	4770      	bx	lr

08009d1c <__multadd>:
 8009d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d1e:	000e      	movs	r6, r1
 8009d20:	9001      	str	r0, [sp, #4]
 8009d22:	000c      	movs	r4, r1
 8009d24:	001d      	movs	r5, r3
 8009d26:	2000      	movs	r0, #0
 8009d28:	690f      	ldr	r7, [r1, #16]
 8009d2a:	3614      	adds	r6, #20
 8009d2c:	6833      	ldr	r3, [r6, #0]
 8009d2e:	3001      	adds	r0, #1
 8009d30:	b299      	uxth	r1, r3
 8009d32:	4351      	muls	r1, r2
 8009d34:	0c1b      	lsrs	r3, r3, #16
 8009d36:	4353      	muls	r3, r2
 8009d38:	1949      	adds	r1, r1, r5
 8009d3a:	0c0d      	lsrs	r5, r1, #16
 8009d3c:	195b      	adds	r3, r3, r5
 8009d3e:	0c1d      	lsrs	r5, r3, #16
 8009d40:	b289      	uxth	r1, r1
 8009d42:	041b      	lsls	r3, r3, #16
 8009d44:	185b      	adds	r3, r3, r1
 8009d46:	c608      	stmia	r6!, {r3}
 8009d48:	4287      	cmp	r7, r0
 8009d4a:	dcef      	bgt.n	8009d2c <__multadd+0x10>
 8009d4c:	2d00      	cmp	r5, #0
 8009d4e:	d022      	beq.n	8009d96 <__multadd+0x7a>
 8009d50:	68a3      	ldr	r3, [r4, #8]
 8009d52:	42bb      	cmp	r3, r7
 8009d54:	dc19      	bgt.n	8009d8a <__multadd+0x6e>
 8009d56:	6861      	ldr	r1, [r4, #4]
 8009d58:	9801      	ldr	r0, [sp, #4]
 8009d5a:	3101      	adds	r1, #1
 8009d5c:	f7ff ffac 	bl	8009cb8 <_Balloc>
 8009d60:	1e06      	subs	r6, r0, #0
 8009d62:	d105      	bne.n	8009d70 <__multadd+0x54>
 8009d64:	0032      	movs	r2, r6
 8009d66:	21ba      	movs	r1, #186	; 0xba
 8009d68:	4b0c      	ldr	r3, [pc, #48]	; (8009d9c <__multadd+0x80>)
 8009d6a:	480d      	ldr	r0, [pc, #52]	; (8009da0 <__multadd+0x84>)
 8009d6c:	f001 ff20 	bl	800bbb0 <__assert_func>
 8009d70:	0021      	movs	r1, r4
 8009d72:	6922      	ldr	r2, [r4, #16]
 8009d74:	310c      	adds	r1, #12
 8009d76:	3202      	adds	r2, #2
 8009d78:	0092      	lsls	r2, r2, #2
 8009d7a:	300c      	adds	r0, #12
 8009d7c:	f7ff fc42 	bl	8009604 <memcpy>
 8009d80:	0021      	movs	r1, r4
 8009d82:	9801      	ldr	r0, [sp, #4]
 8009d84:	f7ff ffc0 	bl	8009d08 <_Bfree>
 8009d88:	0034      	movs	r4, r6
 8009d8a:	1d3b      	adds	r3, r7, #4
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	18e3      	adds	r3, r4, r3
 8009d90:	605d      	str	r5, [r3, #4]
 8009d92:	1c7b      	adds	r3, r7, #1
 8009d94:	6123      	str	r3, [r4, #16]
 8009d96:	0020      	movs	r0, r4
 8009d98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d9a:	46c0      	nop			; (mov r8, r8)
 8009d9c:	0800fc4b 	.word	0x0800fc4b
 8009da0:	0800fc5c 	.word	0x0800fc5c

08009da4 <__hi0bits>:
 8009da4:	0003      	movs	r3, r0
 8009da6:	0c02      	lsrs	r2, r0, #16
 8009da8:	2000      	movs	r0, #0
 8009daa:	4282      	cmp	r2, r0
 8009dac:	d101      	bne.n	8009db2 <__hi0bits+0xe>
 8009dae:	041b      	lsls	r3, r3, #16
 8009db0:	3010      	adds	r0, #16
 8009db2:	0e1a      	lsrs	r2, r3, #24
 8009db4:	d101      	bne.n	8009dba <__hi0bits+0x16>
 8009db6:	3008      	adds	r0, #8
 8009db8:	021b      	lsls	r3, r3, #8
 8009dba:	0f1a      	lsrs	r2, r3, #28
 8009dbc:	d101      	bne.n	8009dc2 <__hi0bits+0x1e>
 8009dbe:	3004      	adds	r0, #4
 8009dc0:	011b      	lsls	r3, r3, #4
 8009dc2:	0f9a      	lsrs	r2, r3, #30
 8009dc4:	d101      	bne.n	8009dca <__hi0bits+0x26>
 8009dc6:	3002      	adds	r0, #2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	db03      	blt.n	8009dd6 <__hi0bits+0x32>
 8009dce:	3001      	adds	r0, #1
 8009dd0:	005b      	lsls	r3, r3, #1
 8009dd2:	d400      	bmi.n	8009dd6 <__hi0bits+0x32>
 8009dd4:	2020      	movs	r0, #32
 8009dd6:	4770      	bx	lr

08009dd8 <__lo0bits>:
 8009dd8:	6803      	ldr	r3, [r0, #0]
 8009dda:	0001      	movs	r1, r0
 8009ddc:	2207      	movs	r2, #7
 8009dde:	0018      	movs	r0, r3
 8009de0:	4010      	ands	r0, r2
 8009de2:	4213      	tst	r3, r2
 8009de4:	d00d      	beq.n	8009e02 <__lo0bits+0x2a>
 8009de6:	3a06      	subs	r2, #6
 8009de8:	2000      	movs	r0, #0
 8009dea:	4213      	tst	r3, r2
 8009dec:	d105      	bne.n	8009dfa <__lo0bits+0x22>
 8009dee:	3002      	adds	r0, #2
 8009df0:	4203      	tst	r3, r0
 8009df2:	d003      	beq.n	8009dfc <__lo0bits+0x24>
 8009df4:	40d3      	lsrs	r3, r2
 8009df6:	0010      	movs	r0, r2
 8009df8:	600b      	str	r3, [r1, #0]
 8009dfa:	4770      	bx	lr
 8009dfc:	089b      	lsrs	r3, r3, #2
 8009dfe:	600b      	str	r3, [r1, #0]
 8009e00:	e7fb      	b.n	8009dfa <__lo0bits+0x22>
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	2a00      	cmp	r2, #0
 8009e06:	d101      	bne.n	8009e0c <__lo0bits+0x34>
 8009e08:	2010      	movs	r0, #16
 8009e0a:	0c1b      	lsrs	r3, r3, #16
 8009e0c:	b2da      	uxtb	r2, r3
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	d101      	bne.n	8009e16 <__lo0bits+0x3e>
 8009e12:	3008      	adds	r0, #8
 8009e14:	0a1b      	lsrs	r3, r3, #8
 8009e16:	071a      	lsls	r2, r3, #28
 8009e18:	d101      	bne.n	8009e1e <__lo0bits+0x46>
 8009e1a:	3004      	adds	r0, #4
 8009e1c:	091b      	lsrs	r3, r3, #4
 8009e1e:	079a      	lsls	r2, r3, #30
 8009e20:	d101      	bne.n	8009e26 <__lo0bits+0x4e>
 8009e22:	3002      	adds	r0, #2
 8009e24:	089b      	lsrs	r3, r3, #2
 8009e26:	07da      	lsls	r2, r3, #31
 8009e28:	d4e9      	bmi.n	8009dfe <__lo0bits+0x26>
 8009e2a:	3001      	adds	r0, #1
 8009e2c:	085b      	lsrs	r3, r3, #1
 8009e2e:	d1e6      	bne.n	8009dfe <__lo0bits+0x26>
 8009e30:	2020      	movs	r0, #32
 8009e32:	e7e2      	b.n	8009dfa <__lo0bits+0x22>

08009e34 <__i2b>:
 8009e34:	b510      	push	{r4, lr}
 8009e36:	000c      	movs	r4, r1
 8009e38:	2101      	movs	r1, #1
 8009e3a:	f7ff ff3d 	bl	8009cb8 <_Balloc>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d107      	bne.n	8009e52 <__i2b+0x1e>
 8009e42:	2146      	movs	r1, #70	; 0x46
 8009e44:	4c05      	ldr	r4, [pc, #20]	; (8009e5c <__i2b+0x28>)
 8009e46:	0002      	movs	r2, r0
 8009e48:	4b05      	ldr	r3, [pc, #20]	; (8009e60 <__i2b+0x2c>)
 8009e4a:	0020      	movs	r0, r4
 8009e4c:	31ff      	adds	r1, #255	; 0xff
 8009e4e:	f001 feaf 	bl	800bbb0 <__assert_func>
 8009e52:	2301      	movs	r3, #1
 8009e54:	6144      	str	r4, [r0, #20]
 8009e56:	6103      	str	r3, [r0, #16]
 8009e58:	bd10      	pop	{r4, pc}
 8009e5a:	46c0      	nop			; (mov r8, r8)
 8009e5c:	0800fc5c 	.word	0x0800fc5c
 8009e60:	0800fc4b 	.word	0x0800fc4b

08009e64 <__multiply>:
 8009e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e66:	0015      	movs	r5, r2
 8009e68:	690a      	ldr	r2, [r1, #16]
 8009e6a:	692b      	ldr	r3, [r5, #16]
 8009e6c:	000c      	movs	r4, r1
 8009e6e:	b08b      	sub	sp, #44	; 0x2c
 8009e70:	429a      	cmp	r2, r3
 8009e72:	da01      	bge.n	8009e78 <__multiply+0x14>
 8009e74:	002c      	movs	r4, r5
 8009e76:	000d      	movs	r5, r1
 8009e78:	6927      	ldr	r7, [r4, #16]
 8009e7a:	692e      	ldr	r6, [r5, #16]
 8009e7c:	6861      	ldr	r1, [r4, #4]
 8009e7e:	19bb      	adds	r3, r7, r6
 8009e80:	9303      	str	r3, [sp, #12]
 8009e82:	68a3      	ldr	r3, [r4, #8]
 8009e84:	19ba      	adds	r2, r7, r6
 8009e86:	4293      	cmp	r3, r2
 8009e88:	da00      	bge.n	8009e8c <__multiply+0x28>
 8009e8a:	3101      	adds	r1, #1
 8009e8c:	f7ff ff14 	bl	8009cb8 <_Balloc>
 8009e90:	9002      	str	r0, [sp, #8]
 8009e92:	2800      	cmp	r0, #0
 8009e94:	d106      	bne.n	8009ea4 <__multiply+0x40>
 8009e96:	21b1      	movs	r1, #177	; 0xb1
 8009e98:	4b48      	ldr	r3, [pc, #288]	; (8009fbc <__multiply+0x158>)
 8009e9a:	4849      	ldr	r0, [pc, #292]	; (8009fc0 <__multiply+0x15c>)
 8009e9c:	9a02      	ldr	r2, [sp, #8]
 8009e9e:	0049      	lsls	r1, r1, #1
 8009ea0:	f001 fe86 	bl	800bbb0 <__assert_func>
 8009ea4:	9b02      	ldr	r3, [sp, #8]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	469c      	mov	ip, r3
 8009eac:	19bb      	adds	r3, r7, r6
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4463      	add	r3, ip
 8009eb2:	9304      	str	r3, [sp, #16]
 8009eb4:	4663      	mov	r3, ip
 8009eb6:	9904      	ldr	r1, [sp, #16]
 8009eb8:	428b      	cmp	r3, r1
 8009eba:	d32a      	bcc.n	8009f12 <__multiply+0xae>
 8009ebc:	0023      	movs	r3, r4
 8009ebe:	00bf      	lsls	r7, r7, #2
 8009ec0:	3314      	adds	r3, #20
 8009ec2:	3514      	adds	r5, #20
 8009ec4:	9308      	str	r3, [sp, #32]
 8009ec6:	00b6      	lsls	r6, r6, #2
 8009ec8:	19db      	adds	r3, r3, r7
 8009eca:	9305      	str	r3, [sp, #20]
 8009ecc:	19ab      	adds	r3, r5, r6
 8009ece:	9309      	str	r3, [sp, #36]	; 0x24
 8009ed0:	2304      	movs	r3, #4
 8009ed2:	9306      	str	r3, [sp, #24]
 8009ed4:	0023      	movs	r3, r4
 8009ed6:	9a05      	ldr	r2, [sp, #20]
 8009ed8:	3315      	adds	r3, #21
 8009eda:	9501      	str	r5, [sp, #4]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d305      	bcc.n	8009eec <__multiply+0x88>
 8009ee0:	1b13      	subs	r3, r2, r4
 8009ee2:	3b15      	subs	r3, #21
 8009ee4:	089b      	lsrs	r3, r3, #2
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	9306      	str	r3, [sp, #24]
 8009eec:	9b01      	ldr	r3, [sp, #4]
 8009eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d310      	bcc.n	8009f16 <__multiply+0xb2>
 8009ef4:	9b03      	ldr	r3, [sp, #12]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	dd05      	ble.n	8009f06 <__multiply+0xa2>
 8009efa:	9b04      	ldr	r3, [sp, #16]
 8009efc:	3b04      	subs	r3, #4
 8009efe:	9304      	str	r3, [sp, #16]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d056      	beq.n	8009fb4 <__multiply+0x150>
 8009f06:	9b02      	ldr	r3, [sp, #8]
 8009f08:	9a03      	ldr	r2, [sp, #12]
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	611a      	str	r2, [r3, #16]
 8009f0e:	b00b      	add	sp, #44	; 0x2c
 8009f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f12:	c304      	stmia	r3!, {r2}
 8009f14:	e7cf      	b.n	8009eb6 <__multiply+0x52>
 8009f16:	9b01      	ldr	r3, [sp, #4]
 8009f18:	6818      	ldr	r0, [r3, #0]
 8009f1a:	b280      	uxth	r0, r0
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d01e      	beq.n	8009f5e <__multiply+0xfa>
 8009f20:	4667      	mov	r7, ip
 8009f22:	2500      	movs	r5, #0
 8009f24:	9e08      	ldr	r6, [sp, #32]
 8009f26:	ce02      	ldmia	r6!, {r1}
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	9307      	str	r3, [sp, #28]
 8009f2c:	b28b      	uxth	r3, r1
 8009f2e:	4343      	muls	r3, r0
 8009f30:	001a      	movs	r2, r3
 8009f32:	466b      	mov	r3, sp
 8009f34:	8b9b      	ldrh	r3, [r3, #28]
 8009f36:	18d3      	adds	r3, r2, r3
 8009f38:	195b      	adds	r3, r3, r5
 8009f3a:	0c0d      	lsrs	r5, r1, #16
 8009f3c:	4345      	muls	r5, r0
 8009f3e:	9a07      	ldr	r2, [sp, #28]
 8009f40:	0c11      	lsrs	r1, r2, #16
 8009f42:	1869      	adds	r1, r5, r1
 8009f44:	0c1a      	lsrs	r2, r3, #16
 8009f46:	188a      	adds	r2, r1, r2
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	0c15      	lsrs	r5, r2, #16
 8009f4c:	0412      	lsls	r2, r2, #16
 8009f4e:	431a      	orrs	r2, r3
 8009f50:	9b05      	ldr	r3, [sp, #20]
 8009f52:	c704      	stmia	r7!, {r2}
 8009f54:	42b3      	cmp	r3, r6
 8009f56:	d8e6      	bhi.n	8009f26 <__multiply+0xc2>
 8009f58:	4663      	mov	r3, ip
 8009f5a:	9a06      	ldr	r2, [sp, #24]
 8009f5c:	509d      	str	r5, [r3, r2]
 8009f5e:	9b01      	ldr	r3, [sp, #4]
 8009f60:	6818      	ldr	r0, [r3, #0]
 8009f62:	0c00      	lsrs	r0, r0, #16
 8009f64:	d020      	beq.n	8009fa8 <__multiply+0x144>
 8009f66:	4663      	mov	r3, ip
 8009f68:	0025      	movs	r5, r4
 8009f6a:	4661      	mov	r1, ip
 8009f6c:	2700      	movs	r7, #0
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	3514      	adds	r5, #20
 8009f72:	682a      	ldr	r2, [r5, #0]
 8009f74:	680e      	ldr	r6, [r1, #0]
 8009f76:	b292      	uxth	r2, r2
 8009f78:	4342      	muls	r2, r0
 8009f7a:	0c36      	lsrs	r6, r6, #16
 8009f7c:	1992      	adds	r2, r2, r6
 8009f7e:	19d2      	adds	r2, r2, r7
 8009f80:	0416      	lsls	r6, r2, #16
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	431e      	orrs	r6, r3
 8009f86:	600e      	str	r6, [r1, #0]
 8009f88:	cd40      	ldmia	r5!, {r6}
 8009f8a:	684b      	ldr	r3, [r1, #4]
 8009f8c:	0c36      	lsrs	r6, r6, #16
 8009f8e:	4346      	muls	r6, r0
 8009f90:	b29b      	uxth	r3, r3
 8009f92:	0c12      	lsrs	r2, r2, #16
 8009f94:	18f3      	adds	r3, r6, r3
 8009f96:	189b      	adds	r3, r3, r2
 8009f98:	9a05      	ldr	r2, [sp, #20]
 8009f9a:	0c1f      	lsrs	r7, r3, #16
 8009f9c:	3104      	adds	r1, #4
 8009f9e:	42aa      	cmp	r2, r5
 8009fa0:	d8e7      	bhi.n	8009f72 <__multiply+0x10e>
 8009fa2:	4662      	mov	r2, ip
 8009fa4:	9906      	ldr	r1, [sp, #24]
 8009fa6:	5053      	str	r3, [r2, r1]
 8009fa8:	9b01      	ldr	r3, [sp, #4]
 8009faa:	3304      	adds	r3, #4
 8009fac:	9301      	str	r3, [sp, #4]
 8009fae:	2304      	movs	r3, #4
 8009fb0:	449c      	add	ip, r3
 8009fb2:	e79b      	b.n	8009eec <__multiply+0x88>
 8009fb4:	9b03      	ldr	r3, [sp, #12]
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	9303      	str	r3, [sp, #12]
 8009fba:	e79b      	b.n	8009ef4 <__multiply+0x90>
 8009fbc:	0800fc4b 	.word	0x0800fc4b
 8009fc0:	0800fc5c 	.word	0x0800fc5c

08009fc4 <__pow5mult>:
 8009fc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	0015      	movs	r5, r2
 8009fca:	0007      	movs	r7, r0
 8009fcc:	000e      	movs	r6, r1
 8009fce:	401a      	ands	r2, r3
 8009fd0:	421d      	tst	r5, r3
 8009fd2:	d008      	beq.n	8009fe6 <__pow5mult+0x22>
 8009fd4:	491a      	ldr	r1, [pc, #104]	; (800a040 <__pow5mult+0x7c>)
 8009fd6:	3a01      	subs	r2, #1
 8009fd8:	0092      	lsls	r2, r2, #2
 8009fda:	5852      	ldr	r2, [r2, r1]
 8009fdc:	2300      	movs	r3, #0
 8009fde:	0031      	movs	r1, r6
 8009fe0:	f7ff fe9c 	bl	8009d1c <__multadd>
 8009fe4:	0006      	movs	r6, r0
 8009fe6:	10ad      	asrs	r5, r5, #2
 8009fe8:	d027      	beq.n	800a03a <__pow5mult+0x76>
 8009fea:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8009fec:	2c00      	cmp	r4, #0
 8009fee:	d107      	bne.n	800a000 <__pow5mult+0x3c>
 8009ff0:	0038      	movs	r0, r7
 8009ff2:	4914      	ldr	r1, [pc, #80]	; (800a044 <__pow5mult+0x80>)
 8009ff4:	f7ff ff1e 	bl	8009e34 <__i2b>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	0004      	movs	r4, r0
 8009ffc:	6438      	str	r0, [r7, #64]	; 0x40
 8009ffe:	6003      	str	r3, [r0, #0]
 800a000:	2301      	movs	r3, #1
 800a002:	421d      	tst	r5, r3
 800a004:	d00a      	beq.n	800a01c <__pow5mult+0x58>
 800a006:	0031      	movs	r1, r6
 800a008:	0022      	movs	r2, r4
 800a00a:	0038      	movs	r0, r7
 800a00c:	f7ff ff2a 	bl	8009e64 <__multiply>
 800a010:	0031      	movs	r1, r6
 800a012:	9001      	str	r0, [sp, #4]
 800a014:	0038      	movs	r0, r7
 800a016:	f7ff fe77 	bl	8009d08 <_Bfree>
 800a01a:	9e01      	ldr	r6, [sp, #4]
 800a01c:	106d      	asrs	r5, r5, #1
 800a01e:	d00c      	beq.n	800a03a <__pow5mult+0x76>
 800a020:	6820      	ldr	r0, [r4, #0]
 800a022:	2800      	cmp	r0, #0
 800a024:	d107      	bne.n	800a036 <__pow5mult+0x72>
 800a026:	0022      	movs	r2, r4
 800a028:	0021      	movs	r1, r4
 800a02a:	0038      	movs	r0, r7
 800a02c:	f7ff ff1a 	bl	8009e64 <__multiply>
 800a030:	2300      	movs	r3, #0
 800a032:	6020      	str	r0, [r4, #0]
 800a034:	6003      	str	r3, [r0, #0]
 800a036:	0004      	movs	r4, r0
 800a038:	e7e2      	b.n	800a000 <__pow5mult+0x3c>
 800a03a:	0030      	movs	r0, r6
 800a03c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a03e:	46c0      	nop			; (mov r8, r8)
 800a040:	0800fda8 	.word	0x0800fda8
 800a044:	00000271 	.word	0x00000271

0800a048 <__lshift>:
 800a048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a04a:	000c      	movs	r4, r1
 800a04c:	0017      	movs	r7, r2
 800a04e:	6923      	ldr	r3, [r4, #16]
 800a050:	1155      	asrs	r5, r2, #5
 800a052:	b087      	sub	sp, #28
 800a054:	18eb      	adds	r3, r5, r3
 800a056:	9302      	str	r3, [sp, #8]
 800a058:	3301      	adds	r3, #1
 800a05a:	9301      	str	r3, [sp, #4]
 800a05c:	6849      	ldr	r1, [r1, #4]
 800a05e:	68a3      	ldr	r3, [r4, #8]
 800a060:	9004      	str	r0, [sp, #16]
 800a062:	9a01      	ldr	r2, [sp, #4]
 800a064:	4293      	cmp	r3, r2
 800a066:	db10      	blt.n	800a08a <__lshift+0x42>
 800a068:	9804      	ldr	r0, [sp, #16]
 800a06a:	f7ff fe25 	bl	8009cb8 <_Balloc>
 800a06e:	2300      	movs	r3, #0
 800a070:	0002      	movs	r2, r0
 800a072:	0006      	movs	r6, r0
 800a074:	0019      	movs	r1, r3
 800a076:	3214      	adds	r2, #20
 800a078:	4298      	cmp	r0, r3
 800a07a:	d10c      	bne.n	800a096 <__lshift+0x4e>
 800a07c:	31df      	adds	r1, #223	; 0xdf
 800a07e:	0032      	movs	r2, r6
 800a080:	4b26      	ldr	r3, [pc, #152]	; (800a11c <__lshift+0xd4>)
 800a082:	4827      	ldr	r0, [pc, #156]	; (800a120 <__lshift+0xd8>)
 800a084:	31ff      	adds	r1, #255	; 0xff
 800a086:	f001 fd93 	bl	800bbb0 <__assert_func>
 800a08a:	3101      	adds	r1, #1
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	e7e8      	b.n	800a062 <__lshift+0x1a>
 800a090:	0098      	lsls	r0, r3, #2
 800a092:	5011      	str	r1, [r2, r0]
 800a094:	3301      	adds	r3, #1
 800a096:	42ab      	cmp	r3, r5
 800a098:	dbfa      	blt.n	800a090 <__lshift+0x48>
 800a09a:	43eb      	mvns	r3, r5
 800a09c:	17db      	asrs	r3, r3, #31
 800a09e:	401d      	ands	r5, r3
 800a0a0:	211f      	movs	r1, #31
 800a0a2:	0023      	movs	r3, r4
 800a0a4:	0038      	movs	r0, r7
 800a0a6:	00ad      	lsls	r5, r5, #2
 800a0a8:	1955      	adds	r5, r2, r5
 800a0aa:	6922      	ldr	r2, [r4, #16]
 800a0ac:	3314      	adds	r3, #20
 800a0ae:	0092      	lsls	r2, r2, #2
 800a0b0:	4008      	ands	r0, r1
 800a0b2:	4684      	mov	ip, r0
 800a0b4:	189a      	adds	r2, r3, r2
 800a0b6:	420f      	tst	r7, r1
 800a0b8:	d02a      	beq.n	800a110 <__lshift+0xc8>
 800a0ba:	3101      	adds	r1, #1
 800a0bc:	1a09      	subs	r1, r1, r0
 800a0be:	9105      	str	r1, [sp, #20]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	9503      	str	r5, [sp, #12]
 800a0c4:	4667      	mov	r7, ip
 800a0c6:	6818      	ldr	r0, [r3, #0]
 800a0c8:	40b8      	lsls	r0, r7
 800a0ca:	4308      	orrs	r0, r1
 800a0cc:	9903      	ldr	r1, [sp, #12]
 800a0ce:	c101      	stmia	r1!, {r0}
 800a0d0:	9103      	str	r1, [sp, #12]
 800a0d2:	9805      	ldr	r0, [sp, #20]
 800a0d4:	cb02      	ldmia	r3!, {r1}
 800a0d6:	40c1      	lsrs	r1, r0
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d8f3      	bhi.n	800a0c4 <__lshift+0x7c>
 800a0dc:	0020      	movs	r0, r4
 800a0de:	3015      	adds	r0, #21
 800a0e0:	2304      	movs	r3, #4
 800a0e2:	4282      	cmp	r2, r0
 800a0e4:	d304      	bcc.n	800a0f0 <__lshift+0xa8>
 800a0e6:	1b13      	subs	r3, r2, r4
 800a0e8:	3b15      	subs	r3, #21
 800a0ea:	089b      	lsrs	r3, r3, #2
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	50e9      	str	r1, [r5, r3]
 800a0f2:	2900      	cmp	r1, #0
 800a0f4:	d002      	beq.n	800a0fc <__lshift+0xb4>
 800a0f6:	9b02      	ldr	r3, [sp, #8]
 800a0f8:	3302      	adds	r3, #2
 800a0fa:	9301      	str	r3, [sp, #4]
 800a0fc:	9b01      	ldr	r3, [sp, #4]
 800a0fe:	9804      	ldr	r0, [sp, #16]
 800a100:	3b01      	subs	r3, #1
 800a102:	0021      	movs	r1, r4
 800a104:	6133      	str	r3, [r6, #16]
 800a106:	f7ff fdff 	bl	8009d08 <_Bfree>
 800a10a:	0030      	movs	r0, r6
 800a10c:	b007      	add	sp, #28
 800a10e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a110:	cb02      	ldmia	r3!, {r1}
 800a112:	c502      	stmia	r5!, {r1}
 800a114:	429a      	cmp	r2, r3
 800a116:	d8fb      	bhi.n	800a110 <__lshift+0xc8>
 800a118:	e7f0      	b.n	800a0fc <__lshift+0xb4>
 800a11a:	46c0      	nop			; (mov r8, r8)
 800a11c:	0800fc4b 	.word	0x0800fc4b
 800a120:	0800fc5c 	.word	0x0800fc5c

0800a124 <__mcmp>:
 800a124:	b530      	push	{r4, r5, lr}
 800a126:	690b      	ldr	r3, [r1, #16]
 800a128:	6904      	ldr	r4, [r0, #16]
 800a12a:	0002      	movs	r2, r0
 800a12c:	1ae0      	subs	r0, r4, r3
 800a12e:	429c      	cmp	r4, r3
 800a130:	d10e      	bne.n	800a150 <__mcmp+0x2c>
 800a132:	3214      	adds	r2, #20
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	3114      	adds	r1, #20
 800a138:	0014      	movs	r4, r2
 800a13a:	18c9      	adds	r1, r1, r3
 800a13c:	18d2      	adds	r2, r2, r3
 800a13e:	3a04      	subs	r2, #4
 800a140:	3904      	subs	r1, #4
 800a142:	6815      	ldr	r5, [r2, #0]
 800a144:	680b      	ldr	r3, [r1, #0]
 800a146:	429d      	cmp	r5, r3
 800a148:	d003      	beq.n	800a152 <__mcmp+0x2e>
 800a14a:	2001      	movs	r0, #1
 800a14c:	429d      	cmp	r5, r3
 800a14e:	d303      	bcc.n	800a158 <__mcmp+0x34>
 800a150:	bd30      	pop	{r4, r5, pc}
 800a152:	4294      	cmp	r4, r2
 800a154:	d3f3      	bcc.n	800a13e <__mcmp+0x1a>
 800a156:	e7fb      	b.n	800a150 <__mcmp+0x2c>
 800a158:	4240      	negs	r0, r0
 800a15a:	e7f9      	b.n	800a150 <__mcmp+0x2c>

0800a15c <__mdiff>:
 800a15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a15e:	000e      	movs	r6, r1
 800a160:	0007      	movs	r7, r0
 800a162:	0011      	movs	r1, r2
 800a164:	0030      	movs	r0, r6
 800a166:	b087      	sub	sp, #28
 800a168:	0014      	movs	r4, r2
 800a16a:	f7ff ffdb 	bl	800a124 <__mcmp>
 800a16e:	1e05      	subs	r5, r0, #0
 800a170:	d110      	bne.n	800a194 <__mdiff+0x38>
 800a172:	0001      	movs	r1, r0
 800a174:	0038      	movs	r0, r7
 800a176:	f7ff fd9f 	bl	8009cb8 <_Balloc>
 800a17a:	1e02      	subs	r2, r0, #0
 800a17c:	d104      	bne.n	800a188 <__mdiff+0x2c>
 800a17e:	4b3f      	ldr	r3, [pc, #252]	; (800a27c <__mdiff+0x120>)
 800a180:	483f      	ldr	r0, [pc, #252]	; (800a280 <__mdiff+0x124>)
 800a182:	4940      	ldr	r1, [pc, #256]	; (800a284 <__mdiff+0x128>)
 800a184:	f001 fd14 	bl	800bbb0 <__assert_func>
 800a188:	2301      	movs	r3, #1
 800a18a:	6145      	str	r5, [r0, #20]
 800a18c:	6103      	str	r3, [r0, #16]
 800a18e:	0010      	movs	r0, r2
 800a190:	b007      	add	sp, #28
 800a192:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a194:	2301      	movs	r3, #1
 800a196:	9301      	str	r3, [sp, #4]
 800a198:	2800      	cmp	r0, #0
 800a19a:	db04      	blt.n	800a1a6 <__mdiff+0x4a>
 800a19c:	0023      	movs	r3, r4
 800a19e:	0034      	movs	r4, r6
 800a1a0:	001e      	movs	r6, r3
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	9301      	str	r3, [sp, #4]
 800a1a6:	0038      	movs	r0, r7
 800a1a8:	6861      	ldr	r1, [r4, #4]
 800a1aa:	f7ff fd85 	bl	8009cb8 <_Balloc>
 800a1ae:	1e02      	subs	r2, r0, #0
 800a1b0:	d103      	bne.n	800a1ba <__mdiff+0x5e>
 800a1b2:	4b32      	ldr	r3, [pc, #200]	; (800a27c <__mdiff+0x120>)
 800a1b4:	4832      	ldr	r0, [pc, #200]	; (800a280 <__mdiff+0x124>)
 800a1b6:	4934      	ldr	r1, [pc, #208]	; (800a288 <__mdiff+0x12c>)
 800a1b8:	e7e4      	b.n	800a184 <__mdiff+0x28>
 800a1ba:	9b01      	ldr	r3, [sp, #4]
 800a1bc:	2700      	movs	r7, #0
 800a1be:	60c3      	str	r3, [r0, #12]
 800a1c0:	6920      	ldr	r0, [r4, #16]
 800a1c2:	3414      	adds	r4, #20
 800a1c4:	0083      	lsls	r3, r0, #2
 800a1c6:	18e3      	adds	r3, r4, r3
 800a1c8:	0021      	movs	r1, r4
 800a1ca:	9401      	str	r4, [sp, #4]
 800a1cc:	0034      	movs	r4, r6
 800a1ce:	9302      	str	r3, [sp, #8]
 800a1d0:	6933      	ldr	r3, [r6, #16]
 800a1d2:	3414      	adds	r4, #20
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	18e3      	adds	r3, r4, r3
 800a1d8:	9303      	str	r3, [sp, #12]
 800a1da:	0013      	movs	r3, r2
 800a1dc:	3314      	adds	r3, #20
 800a1de:	469c      	mov	ip, r3
 800a1e0:	9305      	str	r3, [sp, #20]
 800a1e2:	9104      	str	r1, [sp, #16]
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	cc02      	ldmia	r4!, {r1}
 800a1e8:	cb20      	ldmia	r3!, {r5}
 800a1ea:	9304      	str	r3, [sp, #16]
 800a1ec:	b2ab      	uxth	r3, r5
 800a1ee:	19df      	adds	r7, r3, r7
 800a1f0:	b28b      	uxth	r3, r1
 800a1f2:	1afb      	subs	r3, r7, r3
 800a1f4:	0c09      	lsrs	r1, r1, #16
 800a1f6:	0c2d      	lsrs	r5, r5, #16
 800a1f8:	1a6d      	subs	r5, r5, r1
 800a1fa:	1419      	asrs	r1, r3, #16
 800a1fc:	1869      	adds	r1, r5, r1
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	140f      	asrs	r7, r1, #16
 800a202:	0409      	lsls	r1, r1, #16
 800a204:	4319      	orrs	r1, r3
 800a206:	4663      	mov	r3, ip
 800a208:	c302      	stmia	r3!, {r1}
 800a20a:	469c      	mov	ip, r3
 800a20c:	9b03      	ldr	r3, [sp, #12]
 800a20e:	42a3      	cmp	r3, r4
 800a210:	d8e8      	bhi.n	800a1e4 <__mdiff+0x88>
 800a212:	0031      	movs	r1, r6
 800a214:	9c03      	ldr	r4, [sp, #12]
 800a216:	3115      	adds	r1, #21
 800a218:	2304      	movs	r3, #4
 800a21a:	428c      	cmp	r4, r1
 800a21c:	d304      	bcc.n	800a228 <__mdiff+0xcc>
 800a21e:	1ba3      	subs	r3, r4, r6
 800a220:	3b15      	subs	r3, #21
 800a222:	089b      	lsrs	r3, r3, #2
 800a224:	3301      	adds	r3, #1
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	9901      	ldr	r1, [sp, #4]
 800a22a:	18cd      	adds	r5, r1, r3
 800a22c:	9905      	ldr	r1, [sp, #20]
 800a22e:	002e      	movs	r6, r5
 800a230:	18cb      	adds	r3, r1, r3
 800a232:	469c      	mov	ip, r3
 800a234:	9902      	ldr	r1, [sp, #8]
 800a236:	428e      	cmp	r6, r1
 800a238:	d310      	bcc.n	800a25c <__mdiff+0x100>
 800a23a:	9e02      	ldr	r6, [sp, #8]
 800a23c:	1ee9      	subs	r1, r5, #3
 800a23e:	2400      	movs	r4, #0
 800a240:	428e      	cmp	r6, r1
 800a242:	d304      	bcc.n	800a24e <__mdiff+0xf2>
 800a244:	0031      	movs	r1, r6
 800a246:	3103      	adds	r1, #3
 800a248:	1b49      	subs	r1, r1, r5
 800a24a:	0889      	lsrs	r1, r1, #2
 800a24c:	008c      	lsls	r4, r1, #2
 800a24e:	191b      	adds	r3, r3, r4
 800a250:	3b04      	subs	r3, #4
 800a252:	6819      	ldr	r1, [r3, #0]
 800a254:	2900      	cmp	r1, #0
 800a256:	d00f      	beq.n	800a278 <__mdiff+0x11c>
 800a258:	6110      	str	r0, [r2, #16]
 800a25a:	e798      	b.n	800a18e <__mdiff+0x32>
 800a25c:	ce02      	ldmia	r6!, {r1}
 800a25e:	b28c      	uxth	r4, r1
 800a260:	19e4      	adds	r4, r4, r7
 800a262:	0c0f      	lsrs	r7, r1, #16
 800a264:	1421      	asrs	r1, r4, #16
 800a266:	1879      	adds	r1, r7, r1
 800a268:	b2a4      	uxth	r4, r4
 800a26a:	140f      	asrs	r7, r1, #16
 800a26c:	0409      	lsls	r1, r1, #16
 800a26e:	4321      	orrs	r1, r4
 800a270:	4664      	mov	r4, ip
 800a272:	c402      	stmia	r4!, {r1}
 800a274:	46a4      	mov	ip, r4
 800a276:	e7dd      	b.n	800a234 <__mdiff+0xd8>
 800a278:	3801      	subs	r0, #1
 800a27a:	e7e9      	b.n	800a250 <__mdiff+0xf4>
 800a27c:	0800fc4b 	.word	0x0800fc4b
 800a280:	0800fc5c 	.word	0x0800fc5c
 800a284:	00000237 	.word	0x00000237
 800a288:	00000245 	.word	0x00000245

0800a28c <__d2b>:
 800a28c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a28e:	2101      	movs	r1, #1
 800a290:	0014      	movs	r4, r2
 800a292:	001d      	movs	r5, r3
 800a294:	9f08      	ldr	r7, [sp, #32]
 800a296:	f7ff fd0f 	bl	8009cb8 <_Balloc>
 800a29a:	1e06      	subs	r6, r0, #0
 800a29c:	d105      	bne.n	800a2aa <__d2b+0x1e>
 800a29e:	0032      	movs	r2, r6
 800a2a0:	4b24      	ldr	r3, [pc, #144]	; (800a334 <__d2b+0xa8>)
 800a2a2:	4825      	ldr	r0, [pc, #148]	; (800a338 <__d2b+0xac>)
 800a2a4:	4925      	ldr	r1, [pc, #148]	; (800a33c <__d2b+0xb0>)
 800a2a6:	f001 fc83 	bl	800bbb0 <__assert_func>
 800a2aa:	032b      	lsls	r3, r5, #12
 800a2ac:	006d      	lsls	r5, r5, #1
 800a2ae:	0b1b      	lsrs	r3, r3, #12
 800a2b0:	0d6d      	lsrs	r5, r5, #21
 800a2b2:	d125      	bne.n	800a300 <__d2b+0x74>
 800a2b4:	9301      	str	r3, [sp, #4]
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	d028      	beq.n	800a30c <__d2b+0x80>
 800a2ba:	4668      	mov	r0, sp
 800a2bc:	9400      	str	r4, [sp, #0]
 800a2be:	f7ff fd8b 	bl	8009dd8 <__lo0bits>
 800a2c2:	9b01      	ldr	r3, [sp, #4]
 800a2c4:	9900      	ldr	r1, [sp, #0]
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	d01e      	beq.n	800a308 <__d2b+0x7c>
 800a2ca:	2220      	movs	r2, #32
 800a2cc:	001c      	movs	r4, r3
 800a2ce:	1a12      	subs	r2, r2, r0
 800a2d0:	4094      	lsls	r4, r2
 800a2d2:	0022      	movs	r2, r4
 800a2d4:	40c3      	lsrs	r3, r0
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	6172      	str	r2, [r6, #20]
 800a2da:	9301      	str	r3, [sp, #4]
 800a2dc:	9c01      	ldr	r4, [sp, #4]
 800a2de:	61b4      	str	r4, [r6, #24]
 800a2e0:	1e63      	subs	r3, r4, #1
 800a2e2:	419c      	sbcs	r4, r3
 800a2e4:	3401      	adds	r4, #1
 800a2e6:	6134      	str	r4, [r6, #16]
 800a2e8:	2d00      	cmp	r5, #0
 800a2ea:	d017      	beq.n	800a31c <__d2b+0x90>
 800a2ec:	2435      	movs	r4, #53	; 0x35
 800a2ee:	4b14      	ldr	r3, [pc, #80]	; (800a340 <__d2b+0xb4>)
 800a2f0:	18ed      	adds	r5, r5, r3
 800a2f2:	182d      	adds	r5, r5, r0
 800a2f4:	603d      	str	r5, [r7, #0]
 800a2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f8:	1a24      	subs	r4, r4, r0
 800a2fa:	601c      	str	r4, [r3, #0]
 800a2fc:	0030      	movs	r0, r6
 800a2fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a300:	2280      	movs	r2, #128	; 0x80
 800a302:	0352      	lsls	r2, r2, #13
 800a304:	4313      	orrs	r3, r2
 800a306:	e7d5      	b.n	800a2b4 <__d2b+0x28>
 800a308:	6171      	str	r1, [r6, #20]
 800a30a:	e7e7      	b.n	800a2dc <__d2b+0x50>
 800a30c:	a801      	add	r0, sp, #4
 800a30e:	f7ff fd63 	bl	8009dd8 <__lo0bits>
 800a312:	9b01      	ldr	r3, [sp, #4]
 800a314:	2401      	movs	r4, #1
 800a316:	6173      	str	r3, [r6, #20]
 800a318:	3020      	adds	r0, #32
 800a31a:	e7e4      	b.n	800a2e6 <__d2b+0x5a>
 800a31c:	4b09      	ldr	r3, [pc, #36]	; (800a344 <__d2b+0xb8>)
 800a31e:	18c0      	adds	r0, r0, r3
 800a320:	4b09      	ldr	r3, [pc, #36]	; (800a348 <__d2b+0xbc>)
 800a322:	6038      	str	r0, [r7, #0]
 800a324:	18e3      	adds	r3, r4, r3
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	18f3      	adds	r3, r6, r3
 800a32a:	6958      	ldr	r0, [r3, #20]
 800a32c:	f7ff fd3a 	bl	8009da4 <__hi0bits>
 800a330:	0164      	lsls	r4, r4, #5
 800a332:	e7e0      	b.n	800a2f6 <__d2b+0x6a>
 800a334:	0800fc4b 	.word	0x0800fc4b
 800a338:	0800fc5c 	.word	0x0800fc5c
 800a33c:	0000030f 	.word	0x0000030f
 800a340:	fffffbcd 	.word	0xfffffbcd
 800a344:	fffffbce 	.word	0xfffffbce
 800a348:	3fffffff 	.word	0x3fffffff

0800a34c <__ascii_wctomb>:
 800a34c:	0003      	movs	r3, r0
 800a34e:	1e08      	subs	r0, r1, #0
 800a350:	d005      	beq.n	800a35e <__ascii_wctomb+0x12>
 800a352:	2aff      	cmp	r2, #255	; 0xff
 800a354:	d904      	bls.n	800a360 <__ascii_wctomb+0x14>
 800a356:	228a      	movs	r2, #138	; 0x8a
 800a358:	2001      	movs	r0, #1
 800a35a:	601a      	str	r2, [r3, #0]
 800a35c:	4240      	negs	r0, r0
 800a35e:	4770      	bx	lr
 800a360:	2001      	movs	r0, #1
 800a362:	700a      	strb	r2, [r1, #0]
 800a364:	e7fb      	b.n	800a35e <__ascii_wctomb+0x12>
	...

0800a368 <_svfprintf_r>:
 800a368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a36a:	b0d9      	sub	sp, #356	; 0x164
 800a36c:	001c      	movs	r4, r3
 800a36e:	910b      	str	r1, [sp, #44]	; 0x2c
 800a370:	9208      	str	r2, [sp, #32]
 800a372:	900a      	str	r0, [sp, #40]	; 0x28
 800a374:	f001 fb6a 	bl	800ba4c <_localeconv_r>
 800a378:	6803      	ldr	r3, [r0, #0]
 800a37a:	0018      	movs	r0, r3
 800a37c:	931c      	str	r3, [sp, #112]	; 0x70
 800a37e:	f7f5 fec1 	bl	8000104 <strlen>
 800a382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a384:	9016      	str	r0, [sp, #88]	; 0x58
 800a386:	899b      	ldrh	r3, [r3, #12]
 800a388:	061b      	lsls	r3, r3, #24
 800a38a:	d517      	bpl.n	800a3bc <_svfprintf_r+0x54>
 800a38c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d113      	bne.n	800a3bc <_svfprintf_r+0x54>
 800a394:	2140      	movs	r1, #64	; 0x40
 800a396:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a398:	f7ff fa58 	bl	800984c <_malloc_r>
 800a39c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a39e:	6018      	str	r0, [r3, #0]
 800a3a0:	6118      	str	r0, [r3, #16]
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	d107      	bne.n	800a3b6 <_svfprintf_r+0x4e>
 800a3a6:	230c      	movs	r3, #12
 800a3a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3aa:	6013      	str	r3, [r2, #0]
 800a3ac:	3b0d      	subs	r3, #13
 800a3ae:	9317      	str	r3, [sp, #92]	; 0x5c
 800a3b0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a3b2:	b059      	add	sp, #356	; 0x164
 800a3b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3b6:	2340      	movs	r3, #64	; 0x40
 800a3b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a3ba:	6153      	str	r3, [r2, #20]
 800a3bc:	2300      	movs	r3, #0
 800a3be:	2200      	movs	r2, #0
 800a3c0:	932e      	str	r3, [sp, #184]	; 0xb8
 800a3c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800a3c4:	930e      	str	r3, [sp, #56]	; 0x38
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	9214      	str	r2, [sp, #80]	; 0x50
 800a3ca:	9315      	str	r3, [sp, #84]	; 0x54
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	af2f      	add	r7, sp, #188	; 0xbc
 800a3d0:	972c      	str	r7, [sp, #176]	; 0xb0
 800a3d2:	931f      	str	r3, [sp, #124]	; 0x7c
 800a3d4:	931e      	str	r3, [sp, #120]	; 0x78
 800a3d6:	9312      	str	r3, [sp, #72]	; 0x48
 800a3d8:	931b      	str	r3, [sp, #108]	; 0x6c
 800a3da:	931d      	str	r3, [sp, #116]	; 0x74
 800a3dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800a3de:	9d08      	ldr	r5, [sp, #32]
 800a3e0:	782b      	ldrb	r3, [r5, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d002      	beq.n	800a3ec <_svfprintf_r+0x84>
 800a3e6:	2b25      	cmp	r3, #37	; 0x25
 800a3e8:	d000      	beq.n	800a3ec <_svfprintf_r+0x84>
 800a3ea:	e091      	b.n	800a510 <_svfprintf_r+0x1a8>
 800a3ec:	9b08      	ldr	r3, [sp, #32]
 800a3ee:	1aee      	subs	r6, r5, r3
 800a3f0:	429d      	cmp	r5, r3
 800a3f2:	d016      	beq.n	800a422 <_svfprintf_r+0xba>
 800a3f4:	603b      	str	r3, [r7, #0]
 800a3f6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a3f8:	607e      	str	r6, [r7, #4]
 800a3fa:	199b      	adds	r3, r3, r6
 800a3fc:	932e      	str	r3, [sp, #184]	; 0xb8
 800a3fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a400:	3708      	adds	r7, #8
 800a402:	3301      	adds	r3, #1
 800a404:	932d      	str	r3, [sp, #180]	; 0xb4
 800a406:	2b07      	cmp	r3, #7
 800a408:	dd08      	ble.n	800a41c <_svfprintf_r+0xb4>
 800a40a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a40c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a40e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a410:	f002 face 	bl	800c9b0 <__ssprint_r>
 800a414:	2800      	cmp	r0, #0
 800a416:	d000      	beq.n	800a41a <_svfprintf_r+0xb2>
 800a418:	e1cf      	b.n	800a7ba <_svfprintf_r+0x452>
 800a41a:	af2f      	add	r7, sp, #188	; 0xbc
 800a41c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a41e:	199b      	adds	r3, r3, r6
 800a420:	9317      	str	r3, [sp, #92]	; 0x5c
 800a422:	782b      	ldrb	r3, [r5, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d101      	bne.n	800a42c <_svfprintf_r+0xc4>
 800a428:	f001 f99e 	bl	800b768 <_svfprintf_r+0x1400>
 800a42c:	221b      	movs	r2, #27
 800a42e:	2300      	movs	r3, #0
 800a430:	a91e      	add	r1, sp, #120	; 0x78
 800a432:	1852      	adds	r2, r2, r1
 800a434:	7013      	strb	r3, [r2, #0]
 800a436:	2201      	movs	r2, #1
 800a438:	001e      	movs	r6, r3
 800a43a:	4252      	negs	r2, r2
 800a43c:	3501      	adds	r5, #1
 800a43e:	9209      	str	r2, [sp, #36]	; 0x24
 800a440:	9318      	str	r3, [sp, #96]	; 0x60
 800a442:	1c6b      	adds	r3, r5, #1
 800a444:	9313      	str	r3, [sp, #76]	; 0x4c
 800a446:	782b      	ldrb	r3, [r5, #0]
 800a448:	930f      	str	r3, [sp, #60]	; 0x3c
 800a44a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a44c:	3820      	subs	r0, #32
 800a44e:	285a      	cmp	r0, #90	; 0x5a
 800a450:	d901      	bls.n	800a456 <_svfprintf_r+0xee>
 800a452:	f000 fe20 	bl	800b096 <_svfprintf_r+0xd2e>
 800a456:	f7f5 fe67 	bl	8000128 <__gnu_thumb1_case_uhi>
 800a45a:	0078      	.short	0x0078
 800a45c:	061e061e 	.word	0x061e061e
 800a460:	061e0082 	.word	0x061e0082
 800a464:	061e061e 	.word	0x061e061e
 800a468:	061e005d 	.word	0x061e005d
 800a46c:	0084061e 	.word	0x0084061e
 800a470:	061e008c 	.word	0x061e008c
 800a474:	0091008a 	.word	0x0091008a
 800a478:	00b2061e 	.word	0x00b2061e
 800a47c:	00b400b4 	.word	0x00b400b4
 800a480:	00b400b4 	.word	0x00b400b4
 800a484:	00b400b4 	.word	0x00b400b4
 800a488:	00b400b4 	.word	0x00b400b4
 800a48c:	061e00b4 	.word	0x061e00b4
 800a490:	061e061e 	.word	0x061e061e
 800a494:	061e061e 	.word	0x061e061e
 800a498:	061e061e 	.word	0x061e061e
 800a49c:	061e013b 	.word	0x061e013b
 800a4a0:	00f400e0 	.word	0x00f400e0
 800a4a4:	013b013b 	.word	0x013b013b
 800a4a8:	061e013b 	.word	0x061e013b
 800a4ac:	061e061e 	.word	0x061e061e
 800a4b0:	00c7061e 	.word	0x00c7061e
 800a4b4:	061e061e 	.word	0x061e061e
 800a4b8:	061e04c7 	.word	0x061e04c7
 800a4bc:	061e061e 	.word	0x061e061e
 800a4c0:	061e050a 	.word	0x061e050a
 800a4c4:	061e052a 	.word	0x061e052a
 800a4c8:	055c061e 	.word	0x055c061e
 800a4cc:	061e061e 	.word	0x061e061e
 800a4d0:	061e061e 	.word	0x061e061e
 800a4d4:	061e061e 	.word	0x061e061e
 800a4d8:	061e061e 	.word	0x061e061e
 800a4dc:	061e013b 	.word	0x061e013b
 800a4e0:	00f600e0 	.word	0x00f600e0
 800a4e4:	013b013b 	.word	0x013b013b
 800a4e8:	00c9013b 	.word	0x00c9013b
 800a4ec:	00dc00f6 	.word	0x00dc00f6
 800a4f0:	00d5061e 	.word	0x00d5061e
 800a4f4:	04a7061e 	.word	0x04a7061e
 800a4f8:	04fa04c9 	.word	0x04fa04c9
 800a4fc:	061e00dc 	.word	0x061e00dc
 800a500:	0080050a 	.word	0x0080050a
 800a504:	061e052c 	.word	0x061e052c
 800a508:	057c061e 	.word	0x057c061e
 800a50c:	0080061e 	.word	0x0080061e
 800a510:	3501      	adds	r5, #1
 800a512:	e765      	b.n	800a3e0 <_svfprintf_r+0x78>
 800a514:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a516:	f001 fa99 	bl	800ba4c <_localeconv_r>
 800a51a:	6843      	ldr	r3, [r0, #4]
 800a51c:	0018      	movs	r0, r3
 800a51e:	931d      	str	r3, [sp, #116]	; 0x74
 800a520:	f7f5 fdf0 	bl	8000104 <strlen>
 800a524:	901b      	str	r0, [sp, #108]	; 0x6c
 800a526:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a528:	f001 fa90 	bl	800ba4c <_localeconv_r>
 800a52c:	6883      	ldr	r3, [r0, #8]
 800a52e:	9312      	str	r3, [sp, #72]	; 0x48
 800a530:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a532:	2b00      	cmp	r3, #0
 800a534:	d011      	beq.n	800a55a <_svfprintf_r+0x1f2>
 800a536:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d00e      	beq.n	800a55a <_svfprintf_r+0x1f2>
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00b      	beq.n	800a55a <_svfprintf_r+0x1f2>
 800a542:	2380      	movs	r3, #128	; 0x80
 800a544:	00db      	lsls	r3, r3, #3
 800a546:	431e      	orrs	r6, r3
 800a548:	e007      	b.n	800a55a <_svfprintf_r+0x1f2>
 800a54a:	231b      	movs	r3, #27
 800a54c:	aa1e      	add	r2, sp, #120	; 0x78
 800a54e:	189b      	adds	r3, r3, r2
 800a550:	781a      	ldrb	r2, [r3, #0]
 800a552:	2a00      	cmp	r2, #0
 800a554:	d101      	bne.n	800a55a <_svfprintf_r+0x1f2>
 800a556:	3220      	adds	r2, #32
 800a558:	701a      	strb	r2, [r3, #0]
 800a55a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800a55c:	e771      	b.n	800a442 <_svfprintf_r+0xda>
 800a55e:	2301      	movs	r3, #1
 800a560:	e7f1      	b.n	800a546 <_svfprintf_r+0x1de>
 800a562:	cc08      	ldmia	r4!, {r3}
 800a564:	9318      	str	r3, [sp, #96]	; 0x60
 800a566:	2b00      	cmp	r3, #0
 800a568:	daf7      	bge.n	800a55a <_svfprintf_r+0x1f2>
 800a56a:	425b      	negs	r3, r3
 800a56c:	9318      	str	r3, [sp, #96]	; 0x60
 800a56e:	2304      	movs	r3, #4
 800a570:	e7e9      	b.n	800a546 <_svfprintf_r+0x1de>
 800a572:	231b      	movs	r3, #27
 800a574:	aa1e      	add	r2, sp, #120	; 0x78
 800a576:	189b      	adds	r3, r3, r2
 800a578:	222b      	movs	r2, #43	; 0x2b
 800a57a:	e7ed      	b.n	800a558 <_svfprintf_r+0x1f0>
 800a57c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a57e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a580:	7812      	ldrb	r2, [r2, #0]
 800a582:	3301      	adds	r3, #1
 800a584:	920f      	str	r2, [sp, #60]	; 0x3c
 800a586:	2a2a      	cmp	r2, #42	; 0x2a
 800a588:	d010      	beq.n	800a5ac <_svfprintf_r+0x244>
 800a58a:	2200      	movs	r2, #0
 800a58c:	9209      	str	r2, [sp, #36]	; 0x24
 800a58e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a590:	9313      	str	r3, [sp, #76]	; 0x4c
 800a592:	3a30      	subs	r2, #48	; 0x30
 800a594:	2a09      	cmp	r2, #9
 800a596:	d900      	bls.n	800a59a <_svfprintf_r+0x232>
 800a598:	e757      	b.n	800a44a <_svfprintf_r+0xe2>
 800a59a:	200a      	movs	r0, #10
 800a59c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a59e:	4341      	muls	r1, r0
 800a5a0:	188a      	adds	r2, r1, r2
 800a5a2:	9209      	str	r2, [sp, #36]	; 0x24
 800a5a4:	781a      	ldrb	r2, [r3, #0]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	920f      	str	r2, [sp, #60]	; 0x3c
 800a5aa:	e7f0      	b.n	800a58e <_svfprintf_r+0x226>
 800a5ac:	cc04      	ldmia	r4!, {r2}
 800a5ae:	9209      	str	r2, [sp, #36]	; 0x24
 800a5b0:	2a00      	cmp	r2, #0
 800a5b2:	da02      	bge.n	800a5ba <_svfprintf_r+0x252>
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	4252      	negs	r2, r2
 800a5b8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ba:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5bc:	e7cd      	b.n	800a55a <_svfprintf_r+0x1f2>
 800a5be:	2380      	movs	r3, #128	; 0x80
 800a5c0:	e7c1      	b.n	800a546 <_svfprintf_r+0x1de>
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5c6:	9218      	str	r2, [sp, #96]	; 0x60
 800a5c8:	210a      	movs	r1, #10
 800a5ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a5cc:	434a      	muls	r2, r1
 800a5ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a5d0:	3930      	subs	r1, #48	; 0x30
 800a5d2:	188a      	adds	r2, r1, r2
 800a5d4:	9218      	str	r2, [sp, #96]	; 0x60
 800a5d6:	001a      	movs	r2, r3
 800a5d8:	7812      	ldrb	r2, [r2, #0]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	920f      	str	r2, [sp, #60]	; 0x3c
 800a5de:	3a30      	subs	r2, #48	; 0x30
 800a5e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5e2:	2a09      	cmp	r2, #9
 800a5e4:	d9f0      	bls.n	800a5c8 <_svfprintf_r+0x260>
 800a5e6:	e730      	b.n	800a44a <_svfprintf_r+0xe2>
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	e7ac      	b.n	800a546 <_svfprintf_r+0x1de>
 800a5ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5ee:	781b      	ldrb	r3, [r3, #0]
 800a5f0:	2b68      	cmp	r3, #104	; 0x68
 800a5f2:	d105      	bne.n	800a600 <_svfprintf_r+0x298>
 800a5f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5fa:	2380      	movs	r3, #128	; 0x80
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	e7a2      	b.n	800a546 <_svfprintf_r+0x1de>
 800a600:	2340      	movs	r3, #64	; 0x40
 800a602:	e7a0      	b.n	800a546 <_svfprintf_r+0x1de>
 800a604:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	2b6c      	cmp	r3, #108	; 0x6c
 800a60a:	d104      	bne.n	800a616 <_svfprintf_r+0x2ae>
 800a60c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a60e:	3301      	adds	r3, #1
 800a610:	9313      	str	r3, [sp, #76]	; 0x4c
 800a612:	2320      	movs	r3, #32
 800a614:	e797      	b.n	800a546 <_svfprintf_r+0x1de>
 800a616:	2310      	movs	r3, #16
 800a618:	e795      	b.n	800a546 <_svfprintf_r+0x1de>
 800a61a:	0021      	movs	r1, r4
 800a61c:	c904      	ldmia	r1!, {r2}
 800a61e:	ab3f      	add	r3, sp, #252	; 0xfc
 800a620:	910d      	str	r1, [sp, #52]	; 0x34
 800a622:	211b      	movs	r1, #27
 800a624:	701a      	strb	r2, [r3, #0]
 800a626:	2200      	movs	r2, #0
 800a628:	a81e      	add	r0, sp, #120	; 0x78
 800a62a:	1809      	adds	r1, r1, r0
 800a62c:	700a      	strb	r2, [r1, #0]
 800a62e:	920c      	str	r2, [sp, #48]	; 0x30
 800a630:	3201      	adds	r2, #1
 800a632:	9209      	str	r2, [sp, #36]	; 0x24
 800a634:	2200      	movs	r2, #0
 800a636:	9308      	str	r3, [sp, #32]
 800a638:	0015      	movs	r5, r2
 800a63a:	9219      	str	r2, [sp, #100]	; 0x64
 800a63c:	9210      	str	r2, [sp, #64]	; 0x40
 800a63e:	9211      	str	r2, [sp, #68]	; 0x44
 800a640:	e1f1      	b.n	800aa26 <_svfprintf_r+0x6be>
 800a642:	2310      	movs	r3, #16
 800a644:	431e      	orrs	r6, r3
 800a646:	06b3      	lsls	r3, r6, #26
 800a648:	d531      	bpl.n	800a6ae <_svfprintf_r+0x346>
 800a64a:	2307      	movs	r3, #7
 800a64c:	3407      	adds	r4, #7
 800a64e:	439c      	bics	r4, r3
 800a650:	0022      	movs	r2, r4
 800a652:	ca18      	ldmia	r2!, {r3, r4}
 800a654:	9306      	str	r3, [sp, #24]
 800a656:	9407      	str	r4, [sp, #28]
 800a658:	920d      	str	r2, [sp, #52]	; 0x34
 800a65a:	9a07      	ldr	r2, [sp, #28]
 800a65c:	2301      	movs	r3, #1
 800a65e:	2a00      	cmp	r2, #0
 800a660:	da0b      	bge.n	800a67a <_svfprintf_r+0x312>
 800a662:	9c06      	ldr	r4, [sp, #24]
 800a664:	9d07      	ldr	r5, [sp, #28]
 800a666:	2200      	movs	r2, #0
 800a668:	4261      	negs	r1, r4
 800a66a:	41aa      	sbcs	r2, r5
 800a66c:	9106      	str	r1, [sp, #24]
 800a66e:	9207      	str	r2, [sp, #28]
 800a670:	221b      	movs	r2, #27
 800a672:	a91e      	add	r1, sp, #120	; 0x78
 800a674:	1852      	adds	r2, r2, r1
 800a676:	212d      	movs	r1, #45	; 0x2d
 800a678:	7011      	strb	r1, [r2, #0]
 800a67a:	9907      	ldr	r1, [sp, #28]
 800a67c:	9a06      	ldr	r2, [sp, #24]
 800a67e:	430a      	orrs	r2, r1
 800a680:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a682:	3101      	adds	r1, #1
 800a684:	d101      	bne.n	800a68a <_svfprintf_r+0x322>
 800a686:	f001 f87b 	bl	800b780 <_svfprintf_r+0x1418>
 800a68a:	2180      	movs	r1, #128	; 0x80
 800a68c:	0034      	movs	r4, r6
 800a68e:	438c      	bics	r4, r1
 800a690:	2a00      	cmp	r2, #0
 800a692:	d001      	beq.n	800a698 <_svfprintf_r+0x330>
 800a694:	f001 f879 	bl	800b78a <_svfprintf_r+0x1422>
 800a698:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a69a:	2a00      	cmp	r2, #0
 800a69c:	d101      	bne.n	800a6a2 <_svfprintf_r+0x33a>
 800a69e:	f000 fcef 	bl	800b080 <_svfprintf_r+0xd18>
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d001      	beq.n	800a6aa <_svfprintf_r+0x342>
 800a6a6:	f001 f874 	bl	800b792 <_svfprintf_r+0x142a>
 800a6aa:	f000 fc79 	bl	800afa0 <_svfprintf_r+0xc38>
 800a6ae:	0022      	movs	r2, r4
 800a6b0:	ca08      	ldmia	r2!, {r3}
 800a6b2:	920d      	str	r2, [sp, #52]	; 0x34
 800a6b4:	06f2      	lsls	r2, r6, #27
 800a6b6:	d503      	bpl.n	800a6c0 <_svfprintf_r+0x358>
 800a6b8:	9306      	str	r3, [sp, #24]
 800a6ba:	17db      	asrs	r3, r3, #31
 800a6bc:	9307      	str	r3, [sp, #28]
 800a6be:	e7cc      	b.n	800a65a <_svfprintf_r+0x2f2>
 800a6c0:	0672      	lsls	r2, r6, #25
 800a6c2:	d501      	bpl.n	800a6c8 <_svfprintf_r+0x360>
 800a6c4:	b21b      	sxth	r3, r3
 800a6c6:	e7f7      	b.n	800a6b8 <_svfprintf_r+0x350>
 800a6c8:	05b2      	lsls	r2, r6, #22
 800a6ca:	d5f5      	bpl.n	800a6b8 <_svfprintf_r+0x350>
 800a6cc:	b25b      	sxtb	r3, r3
 800a6ce:	e7f3      	b.n	800a6b8 <_svfprintf_r+0x350>
 800a6d0:	2307      	movs	r3, #7
 800a6d2:	3407      	adds	r4, #7
 800a6d4:	439c      	bics	r4, r3
 800a6d6:	0022      	movs	r2, r4
 800a6d8:	ca18      	ldmia	r2!, {r3, r4}
 800a6da:	920d      	str	r2, [sp, #52]	; 0x34
 800a6dc:	2201      	movs	r2, #1
 800a6de:	9314      	str	r3, [sp, #80]	; 0x50
 800a6e0:	9415      	str	r4, [sp, #84]	; 0x54
 800a6e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6e4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a6e6:	005c      	lsls	r4, r3, #1
 800a6e8:	0864      	lsrs	r4, r4, #1
 800a6ea:	0028      	movs	r0, r5
 800a6ec:	0021      	movs	r1, r4
 800a6ee:	4b3e      	ldr	r3, [pc, #248]	; (800a7e8 <_svfprintf_r+0x480>)
 800a6f0:	4252      	negs	r2, r2
 800a6f2:	f7f7 fefb 	bl	80024ec <__aeabi_dcmpun>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d126      	bne.n	800a748 <_svfprintf_r+0x3e0>
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	0028      	movs	r0, r5
 800a6fe:	0021      	movs	r1, r4
 800a700:	4b39      	ldr	r3, [pc, #228]	; (800a7e8 <_svfprintf_r+0x480>)
 800a702:	4252      	negs	r2, r2
 800a704:	f7f5 feb0 	bl	8000468 <__aeabi_dcmple>
 800a708:	2800      	cmp	r0, #0
 800a70a:	d11d      	bne.n	800a748 <_svfprintf_r+0x3e0>
 800a70c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a70e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a710:	2200      	movs	r2, #0
 800a712:	2300      	movs	r3, #0
 800a714:	f7f5 fe9e 	bl	8000454 <__aeabi_dcmplt>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d004      	beq.n	800a726 <_svfprintf_r+0x3be>
 800a71c:	231b      	movs	r3, #27
 800a71e:	aa1e      	add	r2, sp, #120	; 0x78
 800a720:	189b      	adds	r3, r3, r2
 800a722:	222d      	movs	r2, #45	; 0x2d
 800a724:	701a      	strb	r2, [r3, #0]
 800a726:	4b31      	ldr	r3, [pc, #196]	; (800a7ec <_svfprintf_r+0x484>)
 800a728:	9308      	str	r3, [sp, #32]
 800a72a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a72c:	2b47      	cmp	r3, #71	; 0x47
 800a72e:	dd01      	ble.n	800a734 <_svfprintf_r+0x3cc>
 800a730:	4b2f      	ldr	r3, [pc, #188]	; (800a7f0 <_svfprintf_r+0x488>)
 800a732:	9308      	str	r3, [sp, #32]
 800a734:	2380      	movs	r3, #128	; 0x80
 800a736:	439e      	bics	r6, r3
 800a738:	2300      	movs	r3, #0
 800a73a:	930c      	str	r3, [sp, #48]	; 0x30
 800a73c:	3303      	adds	r3, #3
 800a73e:	9309      	str	r3, [sp, #36]	; 0x24
 800a740:	2300      	movs	r3, #0
 800a742:	9319      	str	r3, [sp, #100]	; 0x64
 800a744:	f000 fc78 	bl	800b038 <_svfprintf_r+0xcd0>
 800a748:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a74a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a74c:	0010      	movs	r0, r2
 800a74e:	0019      	movs	r1, r3
 800a750:	f7f7 fecc 	bl	80024ec <__aeabi_dcmpun>
 800a754:	2800      	cmp	r0, #0
 800a756:	d00e      	beq.n	800a776 <_svfprintf_r+0x40e>
 800a758:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	da04      	bge.n	800a768 <_svfprintf_r+0x400>
 800a75e:	231b      	movs	r3, #27
 800a760:	aa1e      	add	r2, sp, #120	; 0x78
 800a762:	189b      	adds	r3, r3, r2
 800a764:	222d      	movs	r2, #45	; 0x2d
 800a766:	701a      	strb	r2, [r3, #0]
 800a768:	4b22      	ldr	r3, [pc, #136]	; (800a7f4 <_svfprintf_r+0x48c>)
 800a76a:	9308      	str	r3, [sp, #32]
 800a76c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a76e:	2b47      	cmp	r3, #71	; 0x47
 800a770:	dde0      	ble.n	800a734 <_svfprintf_r+0x3cc>
 800a772:	4b21      	ldr	r3, [pc, #132]	; (800a7f8 <_svfprintf_r+0x490>)
 800a774:	e7dd      	b.n	800a732 <_svfprintf_r+0x3ca>
 800a776:	2320      	movs	r3, #32
 800a778:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a77a:	439a      	bics	r2, r3
 800a77c:	9210      	str	r2, [sp, #64]	; 0x40
 800a77e:	2a41      	cmp	r2, #65	; 0x41
 800a780:	d123      	bne.n	800a7ca <_svfprintf_r+0x462>
 800a782:	2230      	movs	r2, #48	; 0x30
 800a784:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a786:	ab25      	add	r3, sp, #148	; 0x94
 800a788:	701a      	strb	r2, [r3, #0]
 800a78a:	3248      	adds	r2, #72	; 0x48
 800a78c:	2961      	cmp	r1, #97	; 0x61
 800a78e:	d000      	beq.n	800a792 <_svfprintf_r+0x42a>
 800a790:	3a20      	subs	r2, #32
 800a792:	705a      	strb	r2, [r3, #1]
 800a794:	2302      	movs	r3, #2
 800a796:	431e      	orrs	r6, r3
 800a798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a79a:	2b63      	cmp	r3, #99	; 0x63
 800a79c:	dd2e      	ble.n	800a7fc <_svfprintf_r+0x494>
 800a79e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a7a0:	1c59      	adds	r1, r3, #1
 800a7a2:	f7ff f853 	bl	800984c <_malloc_r>
 800a7a6:	9008      	str	r0, [sp, #32]
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d000      	beq.n	800a7ae <_svfprintf_r+0x446>
 800a7ac:	e216      	b.n	800abdc <_svfprintf_r+0x874>
 800a7ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b0:	899a      	ldrh	r2, [r3, #12]
 800a7b2:	2340      	movs	r3, #64	; 0x40
 800a7b4:	4313      	orrs	r3, r2
 800a7b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7b8:	8193      	strh	r3, [r2, #12]
 800a7ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7bc:	899b      	ldrh	r3, [r3, #12]
 800a7be:	065b      	lsls	r3, r3, #25
 800a7c0:	d400      	bmi.n	800a7c4 <_svfprintf_r+0x45c>
 800a7c2:	e5f5      	b.n	800a3b0 <_svfprintf_r+0x48>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	425b      	negs	r3, r3
 800a7c8:	e5f1      	b.n	800a3ae <_svfprintf_r+0x46>
 800a7ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7cc:	900c      	str	r0, [sp, #48]	; 0x30
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	d100      	bne.n	800a7d4 <_svfprintf_r+0x46c>
 800a7d2:	e206      	b.n	800abe2 <_svfprintf_r+0x87a>
 800a7d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7d6:	2b47      	cmp	r3, #71	; 0x47
 800a7d8:	d114      	bne.n	800a804 <_svfprintf_r+0x49c>
 800a7da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d111      	bne.n	800a804 <_svfprintf_r+0x49c>
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	9309      	str	r3, [sp, #36]	; 0x24
 800a7e4:	e00e      	b.n	800a804 <_svfprintf_r+0x49c>
 800a7e6:	46c0      	nop			; (mov r8, r8)
 800a7e8:	7fefffff 	.word	0x7fefffff
 800a7ec:	0800fdb4 	.word	0x0800fdb4
 800a7f0:	0800fdb8 	.word	0x0800fdb8
 800a7f4:	0800fdbc 	.word	0x0800fdbc
 800a7f8:	0800fdc0 	.word	0x0800fdc0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a800:	ab3f      	add	r3, sp, #252	; 0xfc
 800a802:	9308      	str	r3, [sp, #32]
 800a804:	2380      	movs	r3, #128	; 0x80
 800a806:	005b      	lsls	r3, r3, #1
 800a808:	4333      	orrs	r3, r6
 800a80a:	931a      	str	r3, [sp, #104]	; 0x68
 800a80c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a80e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a810:	2b00      	cmp	r3, #0
 800a812:	db00      	blt.n	800a816 <_svfprintf_r+0x4ae>
 800a814:	e1e7      	b.n	800abe6 <_svfprintf_r+0x87e>
 800a816:	2280      	movs	r2, #128	; 0x80
 800a818:	0612      	lsls	r2, r2, #24
 800a81a:	4694      	mov	ip, r2
 800a81c:	4463      	add	r3, ip
 800a81e:	930e      	str	r3, [sp, #56]	; 0x38
 800a820:	232d      	movs	r3, #45	; 0x2d
 800a822:	9322      	str	r3, [sp, #136]	; 0x88
 800a824:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a826:	2b41      	cmp	r3, #65	; 0x41
 800a828:	d000      	beq.n	800a82c <_svfprintf_r+0x4c4>
 800a82a:	e1f5      	b.n	800ac18 <_svfprintf_r+0x8b0>
 800a82c:	0028      	movs	r0, r5
 800a82e:	aa26      	add	r2, sp, #152	; 0x98
 800a830:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a832:	f001 f94b 	bl	800bacc <frexp>
 800a836:	23ff      	movs	r3, #255	; 0xff
 800a838:	2200      	movs	r2, #0
 800a83a:	059b      	lsls	r3, r3, #22
 800a83c:	f7f7 f812 	bl	8001864 <__aeabi_dmul>
 800a840:	2200      	movs	r2, #0
 800a842:	2300      	movs	r3, #0
 800a844:	0004      	movs	r4, r0
 800a846:	000d      	movs	r5, r1
 800a848:	f7f5 fdfe 	bl	8000448 <__aeabi_dcmpeq>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	d001      	beq.n	800a854 <_svfprintf_r+0x4ec>
 800a850:	2301      	movs	r3, #1
 800a852:	9326      	str	r3, [sp, #152]	; 0x98
 800a854:	4bda      	ldr	r3, [pc, #872]	; (800abc0 <_svfprintf_r+0x858>)
 800a856:	9319      	str	r3, [sp, #100]	; 0x64
 800a858:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a85a:	2b61      	cmp	r3, #97	; 0x61
 800a85c:	d001      	beq.n	800a862 <_svfprintf_r+0x4fa>
 800a85e:	4bd9      	ldr	r3, [pc, #868]	; (800abc4 <_svfprintf_r+0x85c>)
 800a860:	9319      	str	r3, [sp, #100]	; 0x64
 800a862:	9b08      	ldr	r3, [sp, #32]
 800a864:	930e      	str	r3, [sp, #56]	; 0x38
 800a866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a868:	3b01      	subs	r3, #1
 800a86a:	9311      	str	r3, [sp, #68]	; 0x44
 800a86c:	2200      	movs	r2, #0
 800a86e:	4bd6      	ldr	r3, [pc, #856]	; (800abc8 <_svfprintf_r+0x860>)
 800a870:	0020      	movs	r0, r4
 800a872:	0029      	movs	r1, r5
 800a874:	f7f6 fff6 	bl	8001864 <__aeabi_dmul>
 800a878:	000d      	movs	r5, r1
 800a87a:	0004      	movs	r4, r0
 800a87c:	f7f7 fe54 	bl	8002528 <__aeabi_d2iz>
 800a880:	9021      	str	r0, [sp, #132]	; 0x84
 800a882:	f7f7 fe87 	bl	8002594 <__aeabi_i2d>
 800a886:	0002      	movs	r2, r0
 800a888:	000b      	movs	r3, r1
 800a88a:	0020      	movs	r0, r4
 800a88c:	0029      	movs	r1, r5
 800a88e:	f7f7 faab 	bl	8001de8 <__aeabi_dsub>
 800a892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a894:	000d      	movs	r5, r1
 800a896:	001a      	movs	r2, r3
 800a898:	3201      	adds	r2, #1
 800a89a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a89c:	920e      	str	r2, [sp, #56]	; 0x38
 800a89e:	9223      	str	r2, [sp, #140]	; 0x8c
 800a8a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a8a2:	0004      	movs	r4, r0
 800a8a4:	5c52      	ldrb	r2, [r2, r1]
 800a8a6:	701a      	strb	r2, [r3, #0]
 800a8a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8aa:	9320      	str	r3, [sp, #128]	; 0x80
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	d00a      	beq.n	800a8c6 <_svfprintf_r+0x55e>
 800a8b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	9311      	str	r3, [sp, #68]	; 0x44
 800a8b8:	0020      	movs	r0, r4
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	0029      	movs	r1, r5
 800a8be:	f7f5 fdc3 	bl	8000448 <__aeabi_dcmpeq>
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	d0d2      	beq.n	800a86c <_svfprintf_r+0x504>
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	0020      	movs	r0, r4
 800a8ca:	0029      	movs	r1, r5
 800a8cc:	4bbf      	ldr	r3, [pc, #764]	; (800abcc <_svfprintf_r+0x864>)
 800a8ce:	f7f5 fdd5 	bl	800047c <__aeabi_dcmpgt>
 800a8d2:	2800      	cmp	r0, #0
 800a8d4:	d10c      	bne.n	800a8f0 <_svfprintf_r+0x588>
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	0020      	movs	r0, r4
 800a8da:	0029      	movs	r1, r5
 800a8dc:	4bbb      	ldr	r3, [pc, #748]	; (800abcc <_svfprintf_r+0x864>)
 800a8de:	f7f5 fdb3 	bl	8000448 <__aeabi_dcmpeq>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	d100      	bne.n	800a8e8 <_svfprintf_r+0x580>
 800a8e6:	e191      	b.n	800ac0c <_svfprintf_r+0x8a4>
 800a8e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8ea:	07db      	lsls	r3, r3, #31
 800a8ec:	d400      	bmi.n	800a8f0 <_svfprintf_r+0x588>
 800a8ee:	e18d      	b.n	800ac0c <_svfprintf_r+0x8a4>
 800a8f0:	2030      	movs	r0, #48	; 0x30
 800a8f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8f4:	932a      	str	r3, [sp, #168]	; 0xa8
 800a8f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a8f8:	7bdb      	ldrb	r3, [r3, #15]
 800a8fa:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a8fc:	3a01      	subs	r2, #1
 800a8fe:	922a      	str	r2, [sp, #168]	; 0xa8
 800a900:	7811      	ldrb	r1, [r2, #0]
 800a902:	4299      	cmp	r1, r3
 800a904:	d100      	bne.n	800a908 <_svfprintf_r+0x5a0>
 800a906:	e171      	b.n	800abec <_svfprintf_r+0x884>
 800a908:	1c4b      	adds	r3, r1, #1
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	2939      	cmp	r1, #57	; 0x39
 800a90e:	d101      	bne.n	800a914 <_svfprintf_r+0x5ac>
 800a910:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a912:	7a9b      	ldrb	r3, [r3, #10]
 800a914:	7013      	strb	r3, [r2, #0]
 800a916:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a918:	9a08      	ldr	r2, [sp, #32]
 800a91a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a91c:	1a9b      	subs	r3, r3, r2
 800a91e:	930e      	str	r3, [sp, #56]	; 0x38
 800a920:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a922:	2b47      	cmp	r3, #71	; 0x47
 800a924:	d000      	beq.n	800a928 <_svfprintf_r+0x5c0>
 800a926:	e1c4      	b.n	800acb2 <_svfprintf_r+0x94a>
 800a928:	1ceb      	adds	r3, r5, #3
 800a92a:	db03      	blt.n	800a934 <_svfprintf_r+0x5cc>
 800a92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a92e:	42ab      	cmp	r3, r5
 800a930:	db00      	blt.n	800a934 <_svfprintf_r+0x5cc>
 800a932:	e1e6      	b.n	800ad02 <_svfprintf_r+0x99a>
 800a934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a936:	3b02      	subs	r3, #2
 800a938:	930f      	str	r3, [sp, #60]	; 0x3c
 800a93a:	223c      	movs	r2, #60	; 0x3c
 800a93c:	466b      	mov	r3, sp
 800a93e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a940:	189b      	adds	r3, r3, r2
 800a942:	1e6c      	subs	r4, r5, #1
 800a944:	3a1c      	subs	r2, #28
 800a946:	2000      	movs	r0, #0
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	9426      	str	r4, [sp, #152]	; 0x98
 800a94c:	4391      	bics	r1, r2
 800a94e:	2941      	cmp	r1, #65	; 0x41
 800a950:	d102      	bne.n	800a958 <_svfprintf_r+0x5f0>
 800a952:	330f      	adds	r3, #15
 800a954:	b2db      	uxtb	r3, r3
 800a956:	3001      	adds	r0, #1
 800a958:	a928      	add	r1, sp, #160	; 0xa0
 800a95a:	700b      	strb	r3, [r1, #0]
 800a95c:	232b      	movs	r3, #43	; 0x2b
 800a95e:	2c00      	cmp	r4, #0
 800a960:	da02      	bge.n	800a968 <_svfprintf_r+0x600>
 800a962:	2401      	movs	r4, #1
 800a964:	3302      	adds	r3, #2
 800a966:	1b64      	subs	r4, r4, r5
 800a968:	704b      	strb	r3, [r1, #1]
 800a96a:	2c09      	cmp	r4, #9
 800a96c:	dc00      	bgt.n	800a970 <_svfprintf_r+0x608>
 800a96e:	e1ba      	b.n	800ace6 <_svfprintf_r+0x97e>
 800a970:	2337      	movs	r3, #55	; 0x37
 800a972:	250a      	movs	r5, #10
 800a974:	aa1e      	add	r2, sp, #120	; 0x78
 800a976:	189b      	adds	r3, r3, r2
 800a978:	9310      	str	r3, [sp, #64]	; 0x40
 800a97a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a97c:	0020      	movs	r0, r4
 800a97e:	9309      	str	r3, [sp, #36]	; 0x24
 800a980:	0029      	movs	r1, r5
 800a982:	3b01      	subs	r3, #1
 800a984:	9310      	str	r3, [sp, #64]	; 0x40
 800a986:	f7f5 fd49 	bl	800041c <__aeabi_idivmod>
 800a98a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a98c:	3130      	adds	r1, #48	; 0x30
 800a98e:	7019      	strb	r1, [r3, #0]
 800a990:	0020      	movs	r0, r4
 800a992:	0029      	movs	r1, r5
 800a994:	9411      	str	r4, [sp, #68]	; 0x44
 800a996:	f7f5 fc5b 	bl	8000250 <__divsi3>
 800a99a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a99c:	0004      	movs	r4, r0
 800a99e:	2b63      	cmp	r3, #99	; 0x63
 800a9a0:	dceb      	bgt.n	800a97a <_svfprintf_r+0x612>
 800a9a2:	222a      	movs	r2, #42	; 0x2a
 800a9a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a6:	a81e      	add	r0, sp, #120	; 0x78
 800a9a8:	1e99      	subs	r1, r3, #2
 800a9aa:	1812      	adds	r2, r2, r0
 800a9ac:	2037      	movs	r0, #55	; 0x37
 800a9ae:	000b      	movs	r3, r1
 800a9b0:	3430      	adds	r4, #48	; 0x30
 800a9b2:	700c      	strb	r4, [r1, #0]
 800a9b4:	ac1e      	add	r4, sp, #120	; 0x78
 800a9b6:	1900      	adds	r0, r0, r4
 800a9b8:	4283      	cmp	r3, r0
 800a9ba:	d200      	bcs.n	800a9be <_svfprintf_r+0x656>
 800a9bc:	e18e      	b.n	800acdc <_svfprintf_r+0x974>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	4281      	cmp	r1, r0
 800a9c2:	d804      	bhi.n	800a9ce <_svfprintf_r+0x666>
 800a9c4:	aa1e      	add	r2, sp, #120	; 0x78
 800a9c6:	3339      	adds	r3, #57	; 0x39
 800a9c8:	189b      	adds	r3, r3, r2
 800a9ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9cc:	1a9b      	subs	r3, r3, r2
 800a9ce:	222a      	movs	r2, #42	; 0x2a
 800a9d0:	a91e      	add	r1, sp, #120	; 0x78
 800a9d2:	1852      	adds	r2, r2, r1
 800a9d4:	18d3      	adds	r3, r2, r3
 800a9d6:	aa28      	add	r2, sp, #160	; 0xa0
 800a9d8:	1a9b      	subs	r3, r3, r2
 800a9da:	931e      	str	r3, [sp, #120]	; 0x78
 800a9dc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a9de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9e0:	4694      	mov	ip, r2
 800a9e2:	4463      	add	r3, ip
 800a9e4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	dc01      	bgt.n	800a9f0 <_svfprintf_r+0x688>
 800a9ec:	07f3      	lsls	r3, r6, #31
 800a9ee:	d504      	bpl.n	800a9fa <_svfprintf_r+0x692>
 800a9f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a9f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9f4:	4694      	mov	ip, r2
 800a9f6:	4463      	add	r3, ip
 800a9f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a9fa:	2280      	movs	r2, #128	; 0x80
 800a9fc:	4b74      	ldr	r3, [pc, #464]	; (800abd0 <_svfprintf_r+0x868>)
 800a9fe:	0052      	lsls	r2, r2, #1
 800aa00:	4033      	ands	r3, r6
 800aa02:	431a      	orrs	r2, r3
 800aa04:	2300      	movs	r3, #0
 800aa06:	001d      	movs	r5, r3
 800aa08:	921a      	str	r2, [sp, #104]	; 0x68
 800aa0a:	9310      	str	r3, [sp, #64]	; 0x40
 800aa0c:	9311      	str	r3, [sp, #68]	; 0x44
 800aa0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa10:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800aa12:	9319      	str	r3, [sp, #100]	; 0x64
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d006      	beq.n	800aa26 <_svfprintf_r+0x6be>
 800aa18:	231b      	movs	r3, #27
 800aa1a:	aa1e      	add	r2, sp, #120	; 0x78
 800aa1c:	189b      	adds	r3, r3, r2
 800aa1e:	222d      	movs	r2, #45	; 0x2d
 800aa20:	701a      	strb	r2, [r3, #0]
 800aa22:	2300      	movs	r3, #0
 800aa24:	9319      	str	r3, [sp, #100]	; 0x64
 800aa26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa2a:	931a      	str	r3, [sp, #104]	; 0x68
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	da00      	bge.n	800aa32 <_svfprintf_r+0x6ca>
 800aa30:	921a      	str	r2, [sp, #104]	; 0x68
 800aa32:	231b      	movs	r3, #27
 800aa34:	aa1e      	add	r2, sp, #120	; 0x78
 800aa36:	189b      	adds	r3, r3, r2
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	1e5a      	subs	r2, r3, #1
 800aa3c:	4193      	sbcs	r3, r2
 800aa3e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa40:	18d3      	adds	r3, r2, r3
 800aa42:	931a      	str	r3, [sp, #104]	; 0x68
 800aa44:	0032      	movs	r2, r6
 800aa46:	2302      	movs	r3, #2
 800aa48:	401a      	ands	r2, r3
 800aa4a:	9220      	str	r2, [sp, #128]	; 0x80
 800aa4c:	421e      	tst	r6, r3
 800aa4e:	d002      	beq.n	800aa56 <_svfprintf_r+0x6ee>
 800aa50:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800aa52:	3302      	adds	r3, #2
 800aa54:	931a      	str	r3, [sp, #104]	; 0x68
 800aa56:	2384      	movs	r3, #132	; 0x84
 800aa58:	0032      	movs	r2, r6
 800aa5a:	401a      	ands	r2, r3
 800aa5c:	9221      	str	r2, [sp, #132]	; 0x84
 800aa5e:	421e      	tst	r6, r3
 800aa60:	d11f      	bne.n	800aaa2 <_svfprintf_r+0x73a>
 800aa62:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aa64:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa66:	1a9c      	subs	r4, r3, r2
 800aa68:	2c00      	cmp	r4, #0
 800aa6a:	dd1a      	ble.n	800aaa2 <_svfprintf_r+0x73a>
 800aa6c:	0039      	movs	r1, r7
 800aa6e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa70:	4858      	ldr	r0, [pc, #352]	; (800abd4 <_svfprintf_r+0x86c>)
 800aa72:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800aa74:	3301      	adds	r3, #1
 800aa76:	3108      	adds	r1, #8
 800aa78:	6038      	str	r0, [r7, #0]
 800aa7a:	2c10      	cmp	r4, #16
 800aa7c:	dd00      	ble.n	800aa80 <_svfprintf_r+0x718>
 800aa7e:	e31c      	b.n	800b0ba <_svfprintf_r+0xd52>
 800aa80:	607c      	str	r4, [r7, #4]
 800aa82:	18a4      	adds	r4, r4, r2
 800aa84:	000f      	movs	r7, r1
 800aa86:	942e      	str	r4, [sp, #184]	; 0xb8
 800aa88:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa8a:	2b07      	cmp	r3, #7
 800aa8c:	dd09      	ble.n	800aaa2 <_svfprintf_r+0x73a>
 800aa8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa90:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa92:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa94:	f001 ff8c 	bl	800c9b0 <__ssprint_r>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	d001      	beq.n	800aaa0 <_svfprintf_r+0x738>
 800aa9c:	f000 fe43 	bl	800b726 <_svfprintf_r+0x13be>
 800aaa0:	af2f      	add	r7, sp, #188	; 0xbc
 800aaa2:	221b      	movs	r2, #27
 800aaa4:	a91e      	add	r1, sp, #120	; 0x78
 800aaa6:	1852      	adds	r2, r2, r1
 800aaa8:	7811      	ldrb	r1, [r2, #0]
 800aaaa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aaac:	2900      	cmp	r1, #0
 800aaae:	d014      	beq.n	800aada <_svfprintf_r+0x772>
 800aab0:	603a      	str	r2, [r7, #0]
 800aab2:	2201      	movs	r2, #1
 800aab4:	189b      	adds	r3, r3, r2
 800aab6:	932e      	str	r3, [sp, #184]	; 0xb8
 800aab8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	189b      	adds	r3, r3, r2
 800aabe:	932d      	str	r3, [sp, #180]	; 0xb4
 800aac0:	3708      	adds	r7, #8
 800aac2:	2b07      	cmp	r3, #7
 800aac4:	dd09      	ble.n	800aada <_svfprintf_r+0x772>
 800aac6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aac8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aaca:	aa2c      	add	r2, sp, #176	; 0xb0
 800aacc:	f001 ff70 	bl	800c9b0 <__ssprint_r>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	d001      	beq.n	800aad8 <_svfprintf_r+0x770>
 800aad4:	f000 fe27 	bl	800b726 <_svfprintf_r+0x13be>
 800aad8:	af2f      	add	r7, sp, #188	; 0xbc
 800aada:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aadc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aade:	2a00      	cmp	r2, #0
 800aae0:	d015      	beq.n	800ab0e <_svfprintf_r+0x7a6>
 800aae2:	aa25      	add	r2, sp, #148	; 0x94
 800aae4:	603a      	str	r2, [r7, #0]
 800aae6:	2202      	movs	r2, #2
 800aae8:	189b      	adds	r3, r3, r2
 800aaea:	932e      	str	r3, [sp, #184]	; 0xb8
 800aaec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aaee:	607a      	str	r2, [r7, #4]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	932d      	str	r3, [sp, #180]	; 0xb4
 800aaf4:	3708      	adds	r7, #8
 800aaf6:	2b07      	cmp	r3, #7
 800aaf8:	dd09      	ble.n	800ab0e <_svfprintf_r+0x7a6>
 800aafa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aafc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aafe:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab00:	f001 ff56 	bl	800c9b0 <__ssprint_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	d001      	beq.n	800ab0c <_svfprintf_r+0x7a4>
 800ab08:	f000 fe0d 	bl	800b726 <_svfprintf_r+0x13be>
 800ab0c:	af2f      	add	r7, sp, #188	; 0xbc
 800ab0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab10:	2b80      	cmp	r3, #128	; 0x80
 800ab12:	d11f      	bne.n	800ab54 <_svfprintf_r+0x7ec>
 800ab14:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ab16:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ab18:	1a9c      	subs	r4, r3, r2
 800ab1a:	2c00      	cmp	r4, #0
 800ab1c:	dd1a      	ble.n	800ab54 <_svfprintf_r+0x7ec>
 800ab1e:	0039      	movs	r1, r7
 800ab20:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab22:	482d      	ldr	r0, [pc, #180]	; (800abd8 <_svfprintf_r+0x870>)
 800ab24:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ab26:	3301      	adds	r3, #1
 800ab28:	3108      	adds	r1, #8
 800ab2a:	6038      	str	r0, [r7, #0]
 800ab2c:	2c10      	cmp	r4, #16
 800ab2e:	dd00      	ble.n	800ab32 <_svfprintf_r+0x7ca>
 800ab30:	e2d6      	b.n	800b0e0 <_svfprintf_r+0xd78>
 800ab32:	607c      	str	r4, [r7, #4]
 800ab34:	18a4      	adds	r4, r4, r2
 800ab36:	000f      	movs	r7, r1
 800ab38:	942e      	str	r4, [sp, #184]	; 0xb8
 800ab3a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab3c:	2b07      	cmp	r3, #7
 800ab3e:	dd09      	ble.n	800ab54 <_svfprintf_r+0x7ec>
 800ab40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab42:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab44:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab46:	f001 ff33 	bl	800c9b0 <__ssprint_r>
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	d001      	beq.n	800ab52 <_svfprintf_r+0x7ea>
 800ab4e:	f000 fdea 	bl	800b726 <_svfprintf_r+0x13be>
 800ab52:	af2f      	add	r7, sp, #188	; 0xbc
 800ab54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab58:	1a9c      	subs	r4, r3, r2
 800ab5a:	2c00      	cmp	r4, #0
 800ab5c:	dd1a      	ble.n	800ab94 <_svfprintf_r+0x82c>
 800ab5e:	0039      	movs	r1, r7
 800ab60:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab62:	481d      	ldr	r0, [pc, #116]	; (800abd8 <_svfprintf_r+0x870>)
 800ab64:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ab66:	3301      	adds	r3, #1
 800ab68:	3108      	adds	r1, #8
 800ab6a:	6038      	str	r0, [r7, #0]
 800ab6c:	2c10      	cmp	r4, #16
 800ab6e:	dd00      	ble.n	800ab72 <_svfprintf_r+0x80a>
 800ab70:	e2c9      	b.n	800b106 <_svfprintf_r+0xd9e>
 800ab72:	18a2      	adds	r2, r4, r2
 800ab74:	607c      	str	r4, [r7, #4]
 800ab76:	922e      	str	r2, [sp, #184]	; 0xb8
 800ab78:	000f      	movs	r7, r1
 800ab7a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab7c:	2b07      	cmp	r3, #7
 800ab7e:	dd09      	ble.n	800ab94 <_svfprintf_r+0x82c>
 800ab80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab84:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab86:	f001 ff13 	bl	800c9b0 <__ssprint_r>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d001      	beq.n	800ab92 <_svfprintf_r+0x82a>
 800ab8e:	f000 fdca 	bl	800b726 <_svfprintf_r+0x13be>
 800ab92:	af2f      	add	r7, sp, #188	; 0xbc
 800ab94:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ab96:	9319      	str	r3, [sp, #100]	; 0x64
 800ab98:	05f3      	lsls	r3, r6, #23
 800ab9a:	d500      	bpl.n	800ab9e <_svfprintf_r+0x836>
 800ab9c:	e2ce      	b.n	800b13c <_svfprintf_r+0xdd4>
 800ab9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aba0:	9b08      	ldr	r3, [sp, #32]
 800aba2:	4694      	mov	ip, r2
 800aba4:	603b      	str	r3, [r7, #0]
 800aba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba8:	607b      	str	r3, [r7, #4]
 800abaa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abac:	4463      	add	r3, ip
 800abae:	932e      	str	r3, [sp, #184]	; 0xb8
 800abb0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800abb2:	3301      	adds	r3, #1
 800abb4:	932d      	str	r3, [sp, #180]	; 0xb4
 800abb6:	2b07      	cmp	r3, #7
 800abb8:	dd00      	ble.n	800abbc <_svfprintf_r+0x854>
 800abba:	e3a3      	b.n	800b304 <_svfprintf_r+0xf9c>
 800abbc:	3708      	adds	r7, #8
 800abbe:	e301      	b.n	800b1c4 <_svfprintf_r+0xe5c>
 800abc0:	0800fdc4 	.word	0x0800fdc4
 800abc4:	0800fdd5 	.word	0x0800fdd5
 800abc8:	40300000 	.word	0x40300000
 800abcc:	3fe00000 	.word	0x3fe00000
 800abd0:	fffffbff 	.word	0xfffffbff
 800abd4:	0800fde8 	.word	0x0800fde8
 800abd8:	0800fdf8 	.word	0x0800fdf8
 800abdc:	9b08      	ldr	r3, [sp, #32]
 800abde:	930c      	str	r3, [sp, #48]	; 0x30
 800abe0:	e610      	b.n	800a804 <_svfprintf_r+0x49c>
 800abe2:	2306      	movs	r3, #6
 800abe4:	e5fd      	b.n	800a7e2 <_svfprintf_r+0x47a>
 800abe6:	930e      	str	r3, [sp, #56]	; 0x38
 800abe8:	2300      	movs	r3, #0
 800abea:	e61a      	b.n	800a822 <_svfprintf_r+0x4ba>
 800abec:	7010      	strb	r0, [r2, #0]
 800abee:	e684      	b.n	800a8fa <_svfprintf_r+0x592>
 800abf0:	7018      	strb	r0, [r3, #0]
 800abf2:	3301      	adds	r3, #1
 800abf4:	1aca      	subs	r2, r1, r3
 800abf6:	d5fb      	bpl.n	800abf0 <_svfprintf_r+0x888>
 800abf8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800abfa:	2300      	movs	r3, #0
 800abfc:	3201      	adds	r2, #1
 800abfe:	db01      	blt.n	800ac04 <_svfprintf_r+0x89c>
 800ac00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ac02:	3301      	adds	r3, #1
 800ac04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac06:	18d3      	adds	r3, r2, r3
 800ac08:	9323      	str	r3, [sp, #140]	; 0x8c
 800ac0a:	e684      	b.n	800a916 <_svfprintf_r+0x5ae>
 800ac0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac0e:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ac10:	2030      	movs	r0, #48	; 0x30
 800ac12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac14:	1851      	adds	r1, r2, r1
 800ac16:	e7ed      	b.n	800abf4 <_svfprintf_r+0x88c>
 800ac18:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ac1e:	2a46      	cmp	r2, #70	; 0x46
 800ac20:	d006      	beq.n	800ac30 <_svfprintf_r+0x8c8>
 800ac22:	0014      	movs	r4, r2
 800ac24:	3c45      	subs	r4, #69	; 0x45
 800ac26:	4262      	negs	r2, r4
 800ac28:	4154      	adcs	r4, r2
 800ac2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac2c:	3b01      	subs	r3, #1
 800ac2e:	1914      	adds	r4, r2, r4
 800ac30:	aa2a      	add	r2, sp, #168	; 0xa8
 800ac32:	9204      	str	r2, [sp, #16]
 800ac34:	aa27      	add	r2, sp, #156	; 0x9c
 800ac36:	9203      	str	r2, [sp, #12]
 800ac38:	aa26      	add	r2, sp, #152	; 0x98
 800ac3a:	9202      	str	r2, [sp, #8]
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	002a      	movs	r2, r5
 800ac40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac42:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac44:	9401      	str	r4, [sp, #4]
 800ac46:	f001 f8af 	bl	800bda8 <_dtoa_r>
 800ac4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac4c:	9008      	str	r0, [sp, #32]
 800ac4e:	2b47      	cmp	r3, #71	; 0x47
 800ac50:	d103      	bne.n	800ac5a <_svfprintf_r+0x8f2>
 800ac52:	07f3      	lsls	r3, r6, #31
 800ac54:	d401      	bmi.n	800ac5a <_svfprintf_r+0x8f2>
 800ac56:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ac58:	e65e      	b.n	800a918 <_svfprintf_r+0x5b0>
 800ac5a:	9b08      	ldr	r3, [sp, #32]
 800ac5c:	191b      	adds	r3, r3, r4
 800ac5e:	9311      	str	r3, [sp, #68]	; 0x44
 800ac60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac62:	2b46      	cmp	r3, #70	; 0x46
 800ac64:	d112      	bne.n	800ac8c <_svfprintf_r+0x924>
 800ac66:	9b08      	ldr	r3, [sp, #32]
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	2b30      	cmp	r3, #48	; 0x30
 800ac6c:	d10a      	bne.n	800ac84 <_svfprintf_r+0x91c>
 800ac6e:	2200      	movs	r2, #0
 800ac70:	2300      	movs	r3, #0
 800ac72:	0028      	movs	r0, r5
 800ac74:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac76:	f7f5 fbe7 	bl	8000448 <__aeabi_dcmpeq>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d102      	bne.n	800ac84 <_svfprintf_r+0x91c>
 800ac7e:	2301      	movs	r3, #1
 800ac80:	1b1b      	subs	r3, r3, r4
 800ac82:	9326      	str	r3, [sp, #152]	; 0x98
 800ac84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac88:	18d3      	adds	r3, r2, r3
 800ac8a:	9311      	str	r3, [sp, #68]	; 0x44
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	2300      	movs	r3, #0
 800ac90:	0028      	movs	r0, r5
 800ac92:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac94:	f7f5 fbd8 	bl	8000448 <__aeabi_dcmpeq>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	d001      	beq.n	800aca0 <_svfprintf_r+0x938>
 800ac9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac9e:	932a      	str	r3, [sp, #168]	; 0xa8
 800aca0:	2230      	movs	r2, #48	; 0x30
 800aca2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800aca4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aca6:	4299      	cmp	r1, r3
 800aca8:	d9d5      	bls.n	800ac56 <_svfprintf_r+0x8ee>
 800acaa:	1c59      	adds	r1, r3, #1
 800acac:	912a      	str	r1, [sp, #168]	; 0xa8
 800acae:	701a      	strb	r2, [r3, #0]
 800acb0:	e7f7      	b.n	800aca2 <_svfprintf_r+0x93a>
 800acb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800acb4:	2b46      	cmp	r3, #70	; 0x46
 800acb6:	d000      	beq.n	800acba <_svfprintf_r+0x952>
 800acb8:	e63f      	b.n	800a93a <_svfprintf_r+0x5d2>
 800acba:	2201      	movs	r2, #1
 800acbc:	0033      	movs	r3, r6
 800acbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acc0:	4013      	ands	r3, r2
 800acc2:	430b      	orrs	r3, r1
 800acc4:	2d00      	cmp	r5, #0
 800acc6:	dd2c      	ble.n	800ad22 <_svfprintf_r+0x9ba>
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d046      	beq.n	800ad5a <_svfprintf_r+0x9f2>
 800accc:	000a      	movs	r2, r1
 800acce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800acd0:	18eb      	adds	r3, r5, r3
 800acd2:	18d3      	adds	r3, r2, r3
 800acd4:	9309      	str	r3, [sp, #36]	; 0x24
 800acd6:	2366      	movs	r3, #102	; 0x66
 800acd8:	930f      	str	r3, [sp, #60]	; 0x3c
 800acda:	e030      	b.n	800ad3e <_svfprintf_r+0x9d6>
 800acdc:	781c      	ldrb	r4, [r3, #0]
 800acde:	3301      	adds	r3, #1
 800ace0:	7014      	strb	r4, [r2, #0]
 800ace2:	3201      	adds	r2, #1
 800ace4:	e668      	b.n	800a9b8 <_svfprintf_r+0x650>
 800ace6:	222a      	movs	r2, #42	; 0x2a
 800ace8:	ab1e      	add	r3, sp, #120	; 0x78
 800acea:	18d2      	adds	r2, r2, r3
 800acec:	2800      	cmp	r0, #0
 800acee:	d104      	bne.n	800acfa <_svfprintf_r+0x992>
 800acf0:	2330      	movs	r3, #48	; 0x30
 800acf2:	222b      	movs	r2, #43	; 0x2b
 800acf4:	708b      	strb	r3, [r1, #2]
 800acf6:	ab1e      	add	r3, sp, #120	; 0x78
 800acf8:	18d2      	adds	r2, r2, r3
 800acfa:	3430      	adds	r4, #48	; 0x30
 800acfc:	1c53      	adds	r3, r2, #1
 800acfe:	7014      	strb	r4, [r2, #0]
 800ad00:	e669      	b.n	800a9d6 <_svfprintf_r+0x66e>
 800ad02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad04:	42ab      	cmp	r3, r5
 800ad06:	dd12      	ble.n	800ad2e <_svfprintf_r+0x9c6>
 800ad08:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ad0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad0c:	4694      	mov	ip, r2
 800ad0e:	4463      	add	r3, ip
 800ad10:	9309      	str	r3, [sp, #36]	; 0x24
 800ad12:	2367      	movs	r3, #103	; 0x67
 800ad14:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad16:	2d00      	cmp	r5, #0
 800ad18:	dc11      	bgt.n	800ad3e <_svfprintf_r+0x9d6>
 800ad1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad1c:	1b5b      	subs	r3, r3, r5
 800ad1e:	3301      	adds	r3, #1
 800ad20:	e00c      	b.n	800ad3c <_svfprintf_r+0x9d4>
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d01b      	beq.n	800ad5e <_svfprintf_r+0x9f6>
 800ad26:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	e7d1      	b.n	800acd2 <_svfprintf_r+0x96a>
 800ad2e:	2367      	movs	r3, #103	; 0x67
 800ad30:	9509      	str	r5, [sp, #36]	; 0x24
 800ad32:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad34:	07f3      	lsls	r3, r6, #31
 800ad36:	d502      	bpl.n	800ad3e <_svfprintf_r+0x9d6>
 800ad38:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad3a:	18eb      	adds	r3, r5, r3
 800ad3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad3e:	2380      	movs	r3, #128	; 0x80
 800ad40:	0032      	movs	r2, r6
 800ad42:	00db      	lsls	r3, r3, #3
 800ad44:	401a      	ands	r2, r3
 800ad46:	9211      	str	r2, [sp, #68]	; 0x44
 800ad48:	2200      	movs	r2, #0
 800ad4a:	9210      	str	r2, [sp, #64]	; 0x40
 800ad4c:	421e      	tst	r6, r3
 800ad4e:	d100      	bne.n	800ad52 <_svfprintf_r+0x9ea>
 800ad50:	e65d      	b.n	800aa0e <_svfprintf_r+0x6a6>
 800ad52:	4295      	cmp	r5, r2
 800ad54:	dc25      	bgt.n	800ada2 <_svfprintf_r+0xa3a>
 800ad56:	9211      	str	r2, [sp, #68]	; 0x44
 800ad58:	e659      	b.n	800aa0e <_svfprintf_r+0x6a6>
 800ad5a:	9509      	str	r5, [sp, #36]	; 0x24
 800ad5c:	e7bb      	b.n	800acd6 <_svfprintf_r+0x96e>
 800ad5e:	2366      	movs	r3, #102	; 0x66
 800ad60:	9209      	str	r2, [sp, #36]	; 0x24
 800ad62:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad64:	e7eb      	b.n	800ad3e <_svfprintf_r+0x9d6>
 800ad66:	42ab      	cmp	r3, r5
 800ad68:	da0e      	bge.n	800ad88 <_svfprintf_r+0xa20>
 800ad6a:	1aed      	subs	r5, r5, r3
 800ad6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad6e:	785b      	ldrb	r3, [r3, #1]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d012      	beq.n	800ad9a <_svfprintf_r+0xa32>
 800ad74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad76:	3301      	adds	r3, #1
 800ad78:	9311      	str	r3, [sp, #68]	; 0x44
 800ad7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	9312      	str	r3, [sp, #72]	; 0x48
 800ad80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	2bff      	cmp	r3, #255	; 0xff
 800ad86:	d1ee      	bne.n	800ad66 <_svfprintf_r+0x9fe>
 800ad88:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad8c:	189b      	adds	r3, r3, r2
 800ad8e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad90:	4353      	muls	r3, r2
 800ad92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad94:	189b      	adds	r3, r3, r2
 800ad96:	9309      	str	r3, [sp, #36]	; 0x24
 800ad98:	e639      	b.n	800aa0e <_svfprintf_r+0x6a6>
 800ad9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad9c:	3301      	adds	r3, #1
 800ad9e:	9310      	str	r3, [sp, #64]	; 0x40
 800ada0:	e7ee      	b.n	800ad80 <_svfprintf_r+0xa18>
 800ada2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ada4:	9311      	str	r3, [sp, #68]	; 0x44
 800ada6:	e7eb      	b.n	800ad80 <_svfprintf_r+0xa18>
 800ada8:	1d23      	adds	r3, r4, #4
 800adaa:	930d      	str	r3, [sp, #52]	; 0x34
 800adac:	06b3      	lsls	r3, r6, #26
 800adae:	d509      	bpl.n	800adc4 <_svfprintf_r+0xa5c>
 800adb0:	6823      	ldr	r3, [r4, #0]
 800adb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800adb4:	601a      	str	r2, [r3, #0]
 800adb6:	17d2      	asrs	r2, r2, #31
 800adb8:	605a      	str	r2, [r3, #4]
 800adba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800adbc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800adbe:	9308      	str	r3, [sp, #32]
 800adc0:	f7ff fb0d 	bl	800a3de <_svfprintf_r+0x76>
 800adc4:	06f3      	lsls	r3, r6, #27
 800adc6:	d503      	bpl.n	800add0 <_svfprintf_r+0xa68>
 800adc8:	6823      	ldr	r3, [r4, #0]
 800adca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800adcc:	601a      	str	r2, [r3, #0]
 800adce:	e7f4      	b.n	800adba <_svfprintf_r+0xa52>
 800add0:	0673      	lsls	r3, r6, #25
 800add2:	d503      	bpl.n	800addc <_svfprintf_r+0xa74>
 800add4:	6823      	ldr	r3, [r4, #0]
 800add6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800add8:	801a      	strh	r2, [r3, #0]
 800adda:	e7ee      	b.n	800adba <_svfprintf_r+0xa52>
 800addc:	05b6      	lsls	r6, r6, #22
 800adde:	d5f3      	bpl.n	800adc8 <_svfprintf_r+0xa60>
 800ade0:	6823      	ldr	r3, [r4, #0]
 800ade2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ade4:	701a      	strb	r2, [r3, #0]
 800ade6:	e7e8      	b.n	800adba <_svfprintf_r+0xa52>
 800ade8:	2310      	movs	r3, #16
 800adea:	431e      	orrs	r6, r3
 800adec:	2320      	movs	r3, #32
 800adee:	0030      	movs	r0, r6
 800adf0:	4018      	ands	r0, r3
 800adf2:	421e      	tst	r6, r3
 800adf4:	d00f      	beq.n	800ae16 <_svfprintf_r+0xaae>
 800adf6:	3b19      	subs	r3, #25
 800adf8:	3407      	adds	r4, #7
 800adfa:	439c      	bics	r4, r3
 800adfc:	0022      	movs	r2, r4
 800adfe:	ca18      	ldmia	r2!, {r3, r4}
 800ae00:	9306      	str	r3, [sp, #24]
 800ae02:	9407      	str	r4, [sp, #28]
 800ae04:	920d      	str	r2, [sp, #52]	; 0x34
 800ae06:	4bc9      	ldr	r3, [pc, #804]	; (800b12c <_svfprintf_r+0xdc4>)
 800ae08:	401e      	ands	r6, r3
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	221b      	movs	r2, #27
 800ae0e:	a91e      	add	r1, sp, #120	; 0x78
 800ae10:	1852      	adds	r2, r2, r1
 800ae12:	2100      	movs	r1, #0
 800ae14:	e430      	b.n	800a678 <_svfprintf_r+0x310>
 800ae16:	0022      	movs	r2, r4
 800ae18:	ca08      	ldmia	r2!, {r3}
 800ae1a:	0031      	movs	r1, r6
 800ae1c:	920d      	str	r2, [sp, #52]	; 0x34
 800ae1e:	2210      	movs	r2, #16
 800ae20:	4011      	ands	r1, r2
 800ae22:	4216      	tst	r6, r2
 800ae24:	d002      	beq.n	800ae2c <_svfprintf_r+0xac4>
 800ae26:	9306      	str	r3, [sp, #24]
 800ae28:	9007      	str	r0, [sp, #28]
 800ae2a:	e7ec      	b.n	800ae06 <_svfprintf_r+0xa9e>
 800ae2c:	2240      	movs	r2, #64	; 0x40
 800ae2e:	0030      	movs	r0, r6
 800ae30:	4010      	ands	r0, r2
 800ae32:	4216      	tst	r6, r2
 800ae34:	d003      	beq.n	800ae3e <_svfprintf_r+0xad6>
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	9306      	str	r3, [sp, #24]
 800ae3a:	9107      	str	r1, [sp, #28]
 800ae3c:	e7e3      	b.n	800ae06 <_svfprintf_r+0xa9e>
 800ae3e:	2280      	movs	r2, #128	; 0x80
 800ae40:	0031      	movs	r1, r6
 800ae42:	0092      	lsls	r2, r2, #2
 800ae44:	4011      	ands	r1, r2
 800ae46:	4216      	tst	r6, r2
 800ae48:	d0f6      	beq.n	800ae38 <_svfprintf_r+0xad0>
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	e7eb      	b.n	800ae26 <_svfprintf_r+0xabe>
 800ae4e:	0023      	movs	r3, r4
 800ae50:	cb04      	ldmia	r3!, {r2}
 800ae52:	49b7      	ldr	r1, [pc, #732]	; (800b130 <_svfprintf_r+0xdc8>)
 800ae54:	9206      	str	r2, [sp, #24]
 800ae56:	aa25      	add	r2, sp, #148	; 0x94
 800ae58:	8011      	strh	r1, [r2, #0]
 800ae5a:	4ab6      	ldr	r2, [pc, #728]	; (800b134 <_svfprintf_r+0xdcc>)
 800ae5c:	930d      	str	r3, [sp, #52]	; 0x34
 800ae5e:	2300      	movs	r3, #0
 800ae60:	921f      	str	r2, [sp, #124]	; 0x7c
 800ae62:	2278      	movs	r2, #120	; 0x78
 800ae64:	9307      	str	r3, [sp, #28]
 800ae66:	3302      	adds	r3, #2
 800ae68:	431e      	orrs	r6, r3
 800ae6a:	920f      	str	r2, [sp, #60]	; 0x3c
 800ae6c:	e7ce      	b.n	800ae0c <_svfprintf_r+0xaa4>
 800ae6e:	0023      	movs	r3, r4
 800ae70:	cb04      	ldmia	r3!, {r2}
 800ae72:	2400      	movs	r4, #0
 800ae74:	930d      	str	r3, [sp, #52]	; 0x34
 800ae76:	231b      	movs	r3, #27
 800ae78:	9208      	str	r2, [sp, #32]
 800ae7a:	aa1e      	add	r2, sp, #120	; 0x78
 800ae7c:	189b      	adds	r3, r3, r2
 800ae7e:	701c      	strb	r4, [r3, #0]
 800ae80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae82:	3301      	adds	r3, #1
 800ae84:	d00e      	beq.n	800aea4 <_svfprintf_r+0xb3c>
 800ae86:	0021      	movs	r1, r4
 800ae88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae8a:	9808      	ldr	r0, [sp, #32]
 800ae8c:	f000 fe13 	bl	800bab6 <memchr>
 800ae90:	900c      	str	r0, [sp, #48]	; 0x30
 800ae92:	42a0      	cmp	r0, r4
 800ae94:	d100      	bne.n	800ae98 <_svfprintf_r+0xb30>
 800ae96:	e10d      	b.n	800b0b4 <_svfprintf_r+0xd4c>
 800ae98:	9a08      	ldr	r2, [sp, #32]
 800ae9a:	1a83      	subs	r3, r0, r2
 800ae9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ae9e:	0023      	movs	r3, r4
 800aea0:	940c      	str	r4, [sp, #48]	; 0x30
 800aea2:	e44e      	b.n	800a742 <_svfprintf_r+0x3da>
 800aea4:	9808      	ldr	r0, [sp, #32]
 800aea6:	f7f5 f92d 	bl	8000104 <strlen>
 800aeaa:	9009      	str	r0, [sp, #36]	; 0x24
 800aeac:	e7f7      	b.n	800ae9e <_svfprintf_r+0xb36>
 800aeae:	2310      	movs	r3, #16
 800aeb0:	431e      	orrs	r6, r3
 800aeb2:	2320      	movs	r3, #32
 800aeb4:	0030      	movs	r0, r6
 800aeb6:	4018      	ands	r0, r3
 800aeb8:	421e      	tst	r6, r3
 800aeba:	d009      	beq.n	800aed0 <_svfprintf_r+0xb68>
 800aebc:	3b19      	subs	r3, #25
 800aebe:	3407      	adds	r4, #7
 800aec0:	439c      	bics	r4, r3
 800aec2:	0022      	movs	r2, r4
 800aec4:	ca18      	ldmia	r2!, {r3, r4}
 800aec6:	9306      	str	r3, [sp, #24]
 800aec8:	9407      	str	r4, [sp, #28]
 800aeca:	920d      	str	r2, [sp, #52]	; 0x34
 800aecc:	2301      	movs	r3, #1
 800aece:	e79d      	b.n	800ae0c <_svfprintf_r+0xaa4>
 800aed0:	0023      	movs	r3, r4
 800aed2:	cb04      	ldmia	r3!, {r2}
 800aed4:	0031      	movs	r1, r6
 800aed6:	930d      	str	r3, [sp, #52]	; 0x34
 800aed8:	2310      	movs	r3, #16
 800aeda:	4019      	ands	r1, r3
 800aedc:	421e      	tst	r6, r3
 800aede:	d003      	beq.n	800aee8 <_svfprintf_r+0xb80>
 800aee0:	9206      	str	r2, [sp, #24]
 800aee2:	9007      	str	r0, [sp, #28]
 800aee4:	3b0f      	subs	r3, #15
 800aee6:	e791      	b.n	800ae0c <_svfprintf_r+0xaa4>
 800aee8:	2340      	movs	r3, #64	; 0x40
 800aeea:	0030      	movs	r0, r6
 800aeec:	4018      	ands	r0, r3
 800aeee:	421e      	tst	r6, r3
 800aef0:	d003      	beq.n	800aefa <_svfprintf_r+0xb92>
 800aef2:	b293      	uxth	r3, r2
 800aef4:	9306      	str	r3, [sp, #24]
 800aef6:	9107      	str	r1, [sp, #28]
 800aef8:	e7e8      	b.n	800aecc <_svfprintf_r+0xb64>
 800aefa:	2380      	movs	r3, #128	; 0x80
 800aefc:	0031      	movs	r1, r6
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	4019      	ands	r1, r3
 800af02:	421e      	tst	r6, r3
 800af04:	d003      	beq.n	800af0e <_svfprintf_r+0xba6>
 800af06:	b2d3      	uxtb	r3, r2
 800af08:	9306      	str	r3, [sp, #24]
 800af0a:	9007      	str	r0, [sp, #28]
 800af0c:	e7de      	b.n	800aecc <_svfprintf_r+0xb64>
 800af0e:	9206      	str	r2, [sp, #24]
 800af10:	e7f1      	b.n	800aef6 <_svfprintf_r+0xb8e>
 800af12:	4b89      	ldr	r3, [pc, #548]	; (800b138 <_svfprintf_r+0xdd0>)
 800af14:	0030      	movs	r0, r6
 800af16:	931f      	str	r3, [sp, #124]	; 0x7c
 800af18:	2320      	movs	r3, #32
 800af1a:	4018      	ands	r0, r3
 800af1c:	421e      	tst	r6, r3
 800af1e:	d01a      	beq.n	800af56 <_svfprintf_r+0xbee>
 800af20:	3b19      	subs	r3, #25
 800af22:	3407      	adds	r4, #7
 800af24:	439c      	bics	r4, r3
 800af26:	0022      	movs	r2, r4
 800af28:	ca18      	ldmia	r2!, {r3, r4}
 800af2a:	9306      	str	r3, [sp, #24]
 800af2c:	9407      	str	r4, [sp, #28]
 800af2e:	920d      	str	r2, [sp, #52]	; 0x34
 800af30:	07f3      	lsls	r3, r6, #31
 800af32:	d50a      	bpl.n	800af4a <_svfprintf_r+0xbe2>
 800af34:	9b06      	ldr	r3, [sp, #24]
 800af36:	9a07      	ldr	r2, [sp, #28]
 800af38:	4313      	orrs	r3, r2
 800af3a:	d006      	beq.n	800af4a <_svfprintf_r+0xbe2>
 800af3c:	2230      	movs	r2, #48	; 0x30
 800af3e:	ab25      	add	r3, sp, #148	; 0x94
 800af40:	701a      	strb	r2, [r3, #0]
 800af42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af44:	705a      	strb	r2, [r3, #1]
 800af46:	2302      	movs	r3, #2
 800af48:	431e      	orrs	r6, r3
 800af4a:	4b78      	ldr	r3, [pc, #480]	; (800b12c <_svfprintf_r+0xdc4>)
 800af4c:	401e      	ands	r6, r3
 800af4e:	2302      	movs	r3, #2
 800af50:	e75c      	b.n	800ae0c <_svfprintf_r+0xaa4>
 800af52:	4b78      	ldr	r3, [pc, #480]	; (800b134 <_svfprintf_r+0xdcc>)
 800af54:	e7de      	b.n	800af14 <_svfprintf_r+0xbac>
 800af56:	0023      	movs	r3, r4
 800af58:	cb04      	ldmia	r3!, {r2}
 800af5a:	0031      	movs	r1, r6
 800af5c:	930d      	str	r3, [sp, #52]	; 0x34
 800af5e:	2310      	movs	r3, #16
 800af60:	4019      	ands	r1, r3
 800af62:	421e      	tst	r6, r3
 800af64:	d002      	beq.n	800af6c <_svfprintf_r+0xc04>
 800af66:	9206      	str	r2, [sp, #24]
 800af68:	9007      	str	r0, [sp, #28]
 800af6a:	e7e1      	b.n	800af30 <_svfprintf_r+0xbc8>
 800af6c:	2340      	movs	r3, #64	; 0x40
 800af6e:	0030      	movs	r0, r6
 800af70:	4018      	ands	r0, r3
 800af72:	421e      	tst	r6, r3
 800af74:	d003      	beq.n	800af7e <_svfprintf_r+0xc16>
 800af76:	b293      	uxth	r3, r2
 800af78:	9306      	str	r3, [sp, #24]
 800af7a:	9107      	str	r1, [sp, #28]
 800af7c:	e7d8      	b.n	800af30 <_svfprintf_r+0xbc8>
 800af7e:	2380      	movs	r3, #128	; 0x80
 800af80:	0031      	movs	r1, r6
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	4019      	ands	r1, r3
 800af86:	421e      	tst	r6, r3
 800af88:	d002      	beq.n	800af90 <_svfprintf_r+0xc28>
 800af8a:	b2d3      	uxtb	r3, r2
 800af8c:	9306      	str	r3, [sp, #24]
 800af8e:	e7eb      	b.n	800af68 <_svfprintf_r+0xc00>
 800af90:	9206      	str	r2, [sp, #24]
 800af92:	e7f2      	b.n	800af7a <_svfprintf_r+0xc12>
 800af94:	9b07      	ldr	r3, [sp, #28]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d10a      	bne.n	800afb0 <_svfprintf_r+0xc48>
 800af9a:	9b06      	ldr	r3, [sp, #24]
 800af9c:	2b09      	cmp	r3, #9
 800af9e:	d807      	bhi.n	800afb0 <_svfprintf_r+0xc48>
 800afa0:	23e7      	movs	r3, #231	; 0xe7
 800afa2:	aa1e      	add	r2, sp, #120	; 0x78
 800afa4:	189b      	adds	r3, r3, r2
 800afa6:	9a06      	ldr	r2, [sp, #24]
 800afa8:	3230      	adds	r2, #48	; 0x30
 800afaa:	701a      	strb	r2, [r3, #0]
 800afac:	f000 fc18 	bl	800b7e0 <_svfprintf_r+0x1478>
 800afb0:	2680      	movs	r6, #128	; 0x80
 800afb2:	2300      	movs	r3, #0
 800afb4:	00f6      	lsls	r6, r6, #3
 800afb6:	930e      	str	r3, [sp, #56]	; 0x38
 800afb8:	ad58      	add	r5, sp, #352	; 0x160
 800afba:	4026      	ands	r6, r4
 800afbc:	220a      	movs	r2, #10
 800afbe:	9806      	ldr	r0, [sp, #24]
 800afc0:	9907      	ldr	r1, [sp, #28]
 800afc2:	2300      	movs	r3, #0
 800afc4:	f7f5 fa6e 	bl	80004a4 <__aeabi_uldivmod>
 800afc8:	1e6b      	subs	r3, r5, #1
 800afca:	3230      	adds	r2, #48	; 0x30
 800afcc:	9308      	str	r3, [sp, #32]
 800afce:	701a      	strb	r2, [r3, #0]
 800afd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afd2:	900c      	str	r0, [sp, #48]	; 0x30
 800afd4:	3301      	adds	r3, #1
 800afd6:	9110      	str	r1, [sp, #64]	; 0x40
 800afd8:	930e      	str	r3, [sp, #56]	; 0x38
 800afda:	2e00      	cmp	r6, #0
 800afdc:	d01d      	beq.n	800b01a <_svfprintf_r+0xcb2>
 800afde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afe0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d118      	bne.n	800b01a <_svfprintf_r+0xcb2>
 800afe8:	2aff      	cmp	r2, #255	; 0xff
 800afea:	d016      	beq.n	800b01a <_svfprintf_r+0xcb2>
 800afec:	9b07      	ldr	r3, [sp, #28]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d102      	bne.n	800aff8 <_svfprintf_r+0xc90>
 800aff2:	9b06      	ldr	r3, [sp, #24]
 800aff4:	2b09      	cmp	r3, #9
 800aff6:	d910      	bls.n	800b01a <_svfprintf_r+0xcb2>
 800aff8:	9b08      	ldr	r3, [sp, #32]
 800affa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800affc:	991d      	ldr	r1, [sp, #116]	; 0x74
 800affe:	1a9b      	subs	r3, r3, r2
 800b000:	0018      	movs	r0, r3
 800b002:	9308      	str	r3, [sp, #32]
 800b004:	f000 fd0e 	bl	800ba24 <strncpy>
 800b008:	2200      	movs	r2, #0
 800b00a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b00c:	920e      	str	r2, [sp, #56]	; 0x38
 800b00e:	785b      	ldrb	r3, [r3, #1]
 800b010:	1e5a      	subs	r2, r3, #1
 800b012:	4193      	sbcs	r3, r2
 800b014:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b016:	18d3      	adds	r3, r2, r3
 800b018:	9312      	str	r3, [sp, #72]	; 0x48
 800b01a:	9b07      	ldr	r3, [sp, #28]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d10f      	bne.n	800b040 <_svfprintf_r+0xcd8>
 800b020:	9b06      	ldr	r3, [sp, #24]
 800b022:	2b09      	cmp	r3, #9
 800b024:	d80c      	bhi.n	800b040 <_svfprintf_r+0xcd8>
 800b026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b028:	9a08      	ldr	r2, [sp, #32]
 800b02a:	9319      	str	r3, [sp, #100]	; 0x64
 800b02c:	ab58      	add	r3, sp, #352	; 0x160
 800b02e:	1a9b      	subs	r3, r3, r2
 800b030:	9309      	str	r3, [sp, #36]	; 0x24
 800b032:	2300      	movs	r3, #0
 800b034:	0026      	movs	r6, r4
 800b036:	930c      	str	r3, [sp, #48]	; 0x30
 800b038:	001d      	movs	r5, r3
 800b03a:	9310      	str	r3, [sp, #64]	; 0x40
 800b03c:	9311      	str	r3, [sp, #68]	; 0x44
 800b03e:	e4f2      	b.n	800aa26 <_svfprintf_r+0x6be>
 800b040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b042:	9d08      	ldr	r5, [sp, #32]
 800b044:	9306      	str	r3, [sp, #24]
 800b046:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b048:	9307      	str	r3, [sp, #28]
 800b04a:	e7b7      	b.n	800afbc <_svfprintf_r+0xc54>
 800b04c:	200f      	movs	r0, #15
 800b04e:	ab58      	add	r3, sp, #352	; 0x160
 800b050:	9308      	str	r3, [sp, #32]
 800b052:	9b08      	ldr	r3, [sp, #32]
 800b054:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b056:	3b01      	subs	r3, #1
 800b058:	9308      	str	r3, [sp, #32]
 800b05a:	9b06      	ldr	r3, [sp, #24]
 800b05c:	4003      	ands	r3, r0
 800b05e:	5cd3      	ldrb	r3, [r2, r3]
 800b060:	9a08      	ldr	r2, [sp, #32]
 800b062:	7013      	strb	r3, [r2, #0]
 800b064:	9b07      	ldr	r3, [sp, #28]
 800b066:	0719      	lsls	r1, r3, #28
 800b068:	9b06      	ldr	r3, [sp, #24]
 800b06a:	091a      	lsrs	r2, r3, #4
 800b06c:	9b07      	ldr	r3, [sp, #28]
 800b06e:	4311      	orrs	r1, r2
 800b070:	091b      	lsrs	r3, r3, #4
 800b072:	9307      	str	r3, [sp, #28]
 800b074:	000b      	movs	r3, r1
 800b076:	9a07      	ldr	r2, [sp, #28]
 800b078:	9106      	str	r1, [sp, #24]
 800b07a:	4313      	orrs	r3, r2
 800b07c:	d1e9      	bne.n	800b052 <_svfprintf_r+0xcea>
 800b07e:	e7d2      	b.n	800b026 <_svfprintf_r+0xcbe>
 800b080:	aa58      	add	r2, sp, #352	; 0x160
 800b082:	9208      	str	r2, [sp, #32]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d1ce      	bne.n	800b026 <_svfprintf_r+0xcbe>
 800b088:	07f6      	lsls	r6, r6, #31
 800b08a:	d5cc      	bpl.n	800b026 <_svfprintf_r+0xcbe>
 800b08c:	aa1e      	add	r2, sp, #120	; 0x78
 800b08e:	33e7      	adds	r3, #231	; 0xe7
 800b090:	189b      	adds	r3, r3, r2
 800b092:	2230      	movs	r2, #48	; 0x30
 800b094:	e789      	b.n	800afaa <_svfprintf_r+0xc42>
 800b096:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d100      	bne.n	800b09e <_svfprintf_r+0xd36>
 800b09c:	e364      	b.n	800b768 <_svfprintf_r+0x1400>
 800b09e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b0a0:	211b      	movs	r1, #27
 800b0a2:	ab3f      	add	r3, sp, #252	; 0xfc
 800b0a4:	701a      	strb	r2, [r3, #0]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	a81e      	add	r0, sp, #120	; 0x78
 800b0aa:	1809      	adds	r1, r1, r0
 800b0ac:	700a      	strb	r2, [r1, #0]
 800b0ae:	940d      	str	r4, [sp, #52]	; 0x34
 800b0b0:	f7ff fabd 	bl	800a62e <_svfprintf_r+0x2c6>
 800b0b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0b6:	f7ff fb44 	bl	800a742 <_svfprintf_r+0x3da>
 800b0ba:	2010      	movs	r0, #16
 800b0bc:	1812      	adds	r2, r2, r0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	922e      	str	r2, [sp, #184]	; 0xb8
 800b0c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0c4:	2b07      	cmp	r3, #7
 800b0c6:	dd08      	ble.n	800b0da <_svfprintf_r+0xd72>
 800b0c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0cc:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0ce:	f001 fc6f 	bl	800c9b0 <__ssprint_r>
 800b0d2:	2800      	cmp	r0, #0
 800b0d4:	d000      	beq.n	800b0d8 <_svfprintf_r+0xd70>
 800b0d6:	e326      	b.n	800b726 <_svfprintf_r+0x13be>
 800b0d8:	a92f      	add	r1, sp, #188	; 0xbc
 800b0da:	000f      	movs	r7, r1
 800b0dc:	3c10      	subs	r4, #16
 800b0de:	e4c5      	b.n	800aa6c <_svfprintf_r+0x704>
 800b0e0:	2010      	movs	r0, #16
 800b0e2:	1812      	adds	r2, r2, r0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	922e      	str	r2, [sp, #184]	; 0xb8
 800b0e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0ea:	2b07      	cmp	r3, #7
 800b0ec:	dd08      	ble.n	800b100 <_svfprintf_r+0xd98>
 800b0ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0f2:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0f4:	f001 fc5c 	bl	800c9b0 <__ssprint_r>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d000      	beq.n	800b0fe <_svfprintf_r+0xd96>
 800b0fc:	e313      	b.n	800b726 <_svfprintf_r+0x13be>
 800b0fe:	a92f      	add	r1, sp, #188	; 0xbc
 800b100:	000f      	movs	r7, r1
 800b102:	3c10      	subs	r4, #16
 800b104:	e50b      	b.n	800ab1e <_svfprintf_r+0x7b6>
 800b106:	2010      	movs	r0, #16
 800b108:	1812      	adds	r2, r2, r0
 800b10a:	6078      	str	r0, [r7, #4]
 800b10c:	922e      	str	r2, [sp, #184]	; 0xb8
 800b10e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b110:	2b07      	cmp	r3, #7
 800b112:	dd08      	ble.n	800b126 <_svfprintf_r+0xdbe>
 800b114:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b116:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b118:	aa2c      	add	r2, sp, #176	; 0xb0
 800b11a:	f001 fc49 	bl	800c9b0 <__ssprint_r>
 800b11e:	2800      	cmp	r0, #0
 800b120:	d000      	beq.n	800b124 <_svfprintf_r+0xdbc>
 800b122:	e300      	b.n	800b726 <_svfprintf_r+0x13be>
 800b124:	a92f      	add	r1, sp, #188	; 0xbc
 800b126:	000f      	movs	r7, r1
 800b128:	3c10      	subs	r4, #16
 800b12a:	e518      	b.n	800ab5e <_svfprintf_r+0x7f6>
 800b12c:	fffffbff 	.word	0xfffffbff
 800b130:	00007830 	.word	0x00007830
 800b134:	0800fdc4 	.word	0x0800fdc4
 800b138:	0800fdd5 	.word	0x0800fdd5
 800b13c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b13e:	2b65      	cmp	r3, #101	; 0x65
 800b140:	dc00      	bgt.n	800b144 <_svfprintf_r+0xddc>
 800b142:	e241      	b.n	800b5c8 <_svfprintf_r+0x1260>
 800b144:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b146:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b148:	2200      	movs	r2, #0
 800b14a:	2300      	movs	r3, #0
 800b14c:	f7f5 f97c 	bl	8000448 <__aeabi_dcmpeq>
 800b150:	2800      	cmp	r0, #0
 800b152:	d077      	beq.n	800b244 <_svfprintf_r+0xedc>
 800b154:	4bca      	ldr	r3, [pc, #808]	; (800b480 <_svfprintf_r+0x1118>)
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	2301      	movs	r3, #1
 800b15a:	607b      	str	r3, [r7, #4]
 800b15c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b15e:	3708      	adds	r7, #8
 800b160:	3301      	adds	r3, #1
 800b162:	932e      	str	r3, [sp, #184]	; 0xb8
 800b164:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b166:	3301      	adds	r3, #1
 800b168:	932d      	str	r3, [sp, #180]	; 0xb4
 800b16a:	2b07      	cmp	r3, #7
 800b16c:	dd08      	ble.n	800b180 <_svfprintf_r+0xe18>
 800b16e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b170:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b172:	aa2c      	add	r2, sp, #176	; 0xb0
 800b174:	f001 fc1c 	bl	800c9b0 <__ssprint_r>
 800b178:	2800      	cmp	r0, #0
 800b17a:	d000      	beq.n	800b17e <_svfprintf_r+0xe16>
 800b17c:	e2d3      	b.n	800b726 <_svfprintf_r+0x13be>
 800b17e:	af2f      	add	r7, sp, #188	; 0xbc
 800b180:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b184:	4293      	cmp	r3, r2
 800b186:	db01      	blt.n	800b18c <_svfprintf_r+0xe24>
 800b188:	07f3      	lsls	r3, r6, #31
 800b18a:	d51b      	bpl.n	800b1c4 <_svfprintf_r+0xe5c>
 800b18c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b18e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b190:	603b      	str	r3, [r7, #0]
 800b192:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b194:	607b      	str	r3, [r7, #4]
 800b196:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b198:	3708      	adds	r7, #8
 800b19a:	189b      	adds	r3, r3, r2
 800b19c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b19e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b1a4:	2b07      	cmp	r3, #7
 800b1a6:	dd08      	ble.n	800b1ba <_svfprintf_r+0xe52>
 800b1a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1ac:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1ae:	f001 fbff 	bl	800c9b0 <__ssprint_r>
 800b1b2:	2800      	cmp	r0, #0
 800b1b4:	d000      	beq.n	800b1b8 <_svfprintf_r+0xe50>
 800b1b6:	e2b6      	b.n	800b726 <_svfprintf_r+0x13be>
 800b1b8:	af2f      	add	r7, sp, #188	; 0xbc
 800b1ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1bc:	2510      	movs	r5, #16
 800b1be:	1e5c      	subs	r4, r3, #1
 800b1c0:	2c00      	cmp	r4, #0
 800b1c2:	dc2e      	bgt.n	800b222 <_svfprintf_r+0xeba>
 800b1c4:	0776      	lsls	r6, r6, #29
 800b1c6:	d500      	bpl.n	800b1ca <_svfprintf_r+0xe62>
 800b1c8:	e290      	b.n	800b6ec <_svfprintf_r+0x1384>
 800b1ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b1cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	da00      	bge.n	800b1d4 <_svfprintf_r+0xe6c>
 800b1d2:	0013      	movs	r3, r2
 800b1d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b1d6:	18d3      	adds	r3, r2, r3
 800b1d8:	9317      	str	r3, [sp, #92]	; 0x5c
 800b1da:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d007      	beq.n	800b1f0 <_svfprintf_r+0xe88>
 800b1e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1e4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1e6:	f001 fbe3 	bl	800c9b0 <__ssprint_r>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d000      	beq.n	800b1f0 <_svfprintf_r+0xe88>
 800b1ee:	e29a      	b.n	800b726 <_svfprintf_r+0x13be>
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b1f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d000      	beq.n	800b1fc <_svfprintf_r+0xe94>
 800b1fa:	e2b0      	b.n	800b75e <_svfprintf_r+0x13f6>
 800b1fc:	af2f      	add	r7, sp, #188	; 0xbc
 800b1fe:	e5dc      	b.n	800adba <_svfprintf_r+0xa52>
 800b200:	3210      	adds	r2, #16
 800b202:	607d      	str	r5, [r7, #4]
 800b204:	922e      	str	r2, [sp, #184]	; 0xb8
 800b206:	932d      	str	r3, [sp, #180]	; 0xb4
 800b208:	2b07      	cmp	r3, #7
 800b20a:	dd08      	ble.n	800b21e <_svfprintf_r+0xeb6>
 800b20c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b20e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b210:	aa2c      	add	r2, sp, #176	; 0xb0
 800b212:	f001 fbcd 	bl	800c9b0 <__ssprint_r>
 800b216:	2800      	cmp	r0, #0
 800b218:	d000      	beq.n	800b21c <_svfprintf_r+0xeb4>
 800b21a:	e284      	b.n	800b726 <_svfprintf_r+0x13be>
 800b21c:	a92f      	add	r1, sp, #188	; 0xbc
 800b21e:	000f      	movs	r7, r1
 800b220:	3c10      	subs	r4, #16
 800b222:	0039      	movs	r1, r7
 800b224:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b226:	4897      	ldr	r0, [pc, #604]	; (800b484 <_svfprintf_r+0x111c>)
 800b228:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b22a:	3301      	adds	r3, #1
 800b22c:	3108      	adds	r1, #8
 800b22e:	6038      	str	r0, [r7, #0]
 800b230:	2c10      	cmp	r4, #16
 800b232:	dce5      	bgt.n	800b200 <_svfprintf_r+0xe98>
 800b234:	607c      	str	r4, [r7, #4]
 800b236:	18a4      	adds	r4, r4, r2
 800b238:	942e      	str	r4, [sp, #184]	; 0xb8
 800b23a:	000f      	movs	r7, r1
 800b23c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b23e:	2b07      	cmp	r3, #7
 800b240:	ddc0      	ble.n	800b1c4 <_svfprintf_r+0xe5c>
 800b242:	e05f      	b.n	800b304 <_svfprintf_r+0xf9c>
 800b244:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b246:	2b00      	cmp	r3, #0
 800b248:	dc78      	bgt.n	800b33c <_svfprintf_r+0xfd4>
 800b24a:	4b8d      	ldr	r3, [pc, #564]	; (800b480 <_svfprintf_r+0x1118>)
 800b24c:	603b      	str	r3, [r7, #0]
 800b24e:	2301      	movs	r3, #1
 800b250:	607b      	str	r3, [r7, #4]
 800b252:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b254:	3708      	adds	r7, #8
 800b256:	3301      	adds	r3, #1
 800b258:	932e      	str	r3, [sp, #184]	; 0xb8
 800b25a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b25c:	3301      	adds	r3, #1
 800b25e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b260:	2b07      	cmp	r3, #7
 800b262:	dd08      	ble.n	800b276 <_svfprintf_r+0xf0e>
 800b264:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b266:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b268:	aa2c      	add	r2, sp, #176	; 0xb0
 800b26a:	f001 fba1 	bl	800c9b0 <__ssprint_r>
 800b26e:	2800      	cmp	r0, #0
 800b270:	d000      	beq.n	800b274 <_svfprintf_r+0xf0c>
 800b272:	e258      	b.n	800b726 <_svfprintf_r+0x13be>
 800b274:	af2f      	add	r7, sp, #188	; 0xbc
 800b276:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b278:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b27a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b27c:	430b      	orrs	r3, r1
 800b27e:	2101      	movs	r1, #1
 800b280:	4031      	ands	r1, r6
 800b282:	430b      	orrs	r3, r1
 800b284:	d09e      	beq.n	800b1c4 <_svfprintf_r+0xe5c>
 800b286:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b288:	603b      	str	r3, [r7, #0]
 800b28a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b28c:	607b      	str	r3, [r7, #4]
 800b28e:	189a      	adds	r2, r3, r2
 800b290:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b292:	922e      	str	r2, [sp, #184]	; 0xb8
 800b294:	3301      	adds	r3, #1
 800b296:	932d      	str	r3, [sp, #180]	; 0xb4
 800b298:	3708      	adds	r7, #8
 800b29a:	2b07      	cmp	r3, #7
 800b29c:	dd08      	ble.n	800b2b0 <_svfprintf_r+0xf48>
 800b29e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2a2:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2a4:	f001 fb84 	bl	800c9b0 <__ssprint_r>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d000      	beq.n	800b2ae <_svfprintf_r+0xf46>
 800b2ac:	e23b      	b.n	800b726 <_svfprintf_r+0x13be>
 800b2ae:	af2f      	add	r7, sp, #188	; 0xbc
 800b2b0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b2b2:	2c00      	cmp	r4, #0
 800b2b4:	da19      	bge.n	800b2ea <_svfprintf_r+0xf82>
 800b2b6:	0038      	movs	r0, r7
 800b2b8:	2510      	movs	r5, #16
 800b2ba:	4264      	negs	r4, r4
 800b2bc:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800b2be:	4a71      	ldr	r2, [pc, #452]	; (800b484 <_svfprintf_r+0x111c>)
 800b2c0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b2c2:	3101      	adds	r1, #1
 800b2c4:	3708      	adds	r7, #8
 800b2c6:	6002      	str	r2, [r0, #0]
 800b2c8:	2c10      	cmp	r4, #16
 800b2ca:	dc25      	bgt.n	800b318 <_svfprintf_r+0xfb0>
 800b2cc:	6044      	str	r4, [r0, #4]
 800b2ce:	18e4      	adds	r4, r4, r3
 800b2d0:	942e      	str	r4, [sp, #184]	; 0xb8
 800b2d2:	912d      	str	r1, [sp, #180]	; 0xb4
 800b2d4:	2907      	cmp	r1, #7
 800b2d6:	dd08      	ble.n	800b2ea <_svfprintf_r+0xf82>
 800b2d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2dc:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2de:	f001 fb67 	bl	800c9b0 <__ssprint_r>
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d000      	beq.n	800b2e8 <_svfprintf_r+0xf80>
 800b2e6:	e21e      	b.n	800b726 <_svfprintf_r+0x13be>
 800b2e8:	af2f      	add	r7, sp, #188	; 0xbc
 800b2ea:	9b08      	ldr	r3, [sp, #32]
 800b2ec:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b2ee:	603b      	str	r3, [r7, #0]
 800b2f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2f2:	18d2      	adds	r2, r2, r3
 800b2f4:	922e      	str	r2, [sp, #184]	; 0xb8
 800b2f6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800b2f8:	607b      	str	r3, [r7, #4]
 800b2fa:	3201      	adds	r2, #1
 800b2fc:	922d      	str	r2, [sp, #180]	; 0xb4
 800b2fe:	2a07      	cmp	r2, #7
 800b300:	dc00      	bgt.n	800b304 <_svfprintf_r+0xf9c>
 800b302:	e45b      	b.n	800abbc <_svfprintf_r+0x854>
 800b304:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b306:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b308:	aa2c      	add	r2, sp, #176	; 0xb0
 800b30a:	f001 fb51 	bl	800c9b0 <__ssprint_r>
 800b30e:	2800      	cmp	r0, #0
 800b310:	d000      	beq.n	800b314 <_svfprintf_r+0xfac>
 800b312:	e208      	b.n	800b726 <_svfprintf_r+0x13be>
 800b314:	af2f      	add	r7, sp, #188	; 0xbc
 800b316:	e755      	b.n	800b1c4 <_svfprintf_r+0xe5c>
 800b318:	3310      	adds	r3, #16
 800b31a:	6045      	str	r5, [r0, #4]
 800b31c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b31e:	912d      	str	r1, [sp, #180]	; 0xb4
 800b320:	2907      	cmp	r1, #7
 800b322:	dd08      	ble.n	800b336 <_svfprintf_r+0xfce>
 800b324:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b326:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b328:	aa2c      	add	r2, sp, #176	; 0xb0
 800b32a:	f001 fb41 	bl	800c9b0 <__ssprint_r>
 800b32e:	2800      	cmp	r0, #0
 800b330:	d000      	beq.n	800b334 <_svfprintf_r+0xfcc>
 800b332:	e1f8      	b.n	800b726 <_svfprintf_r+0x13be>
 800b334:	af2f      	add	r7, sp, #188	; 0xbc
 800b336:	0038      	movs	r0, r7
 800b338:	3c10      	subs	r4, #16
 800b33a:	e7bf      	b.n	800b2bc <_svfprintf_r+0xf54>
 800b33c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b33e:	002c      	movs	r4, r5
 800b340:	429d      	cmp	r5, r3
 800b342:	dd00      	ble.n	800b346 <_svfprintf_r+0xfde>
 800b344:	001c      	movs	r4, r3
 800b346:	2c00      	cmp	r4, #0
 800b348:	dd14      	ble.n	800b374 <_svfprintf_r+0x100c>
 800b34a:	9b08      	ldr	r3, [sp, #32]
 800b34c:	607c      	str	r4, [r7, #4]
 800b34e:	603b      	str	r3, [r7, #0]
 800b350:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b352:	3708      	adds	r7, #8
 800b354:	18e3      	adds	r3, r4, r3
 800b356:	932e      	str	r3, [sp, #184]	; 0xb8
 800b358:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b35a:	3301      	adds	r3, #1
 800b35c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b35e:	2b07      	cmp	r3, #7
 800b360:	dd08      	ble.n	800b374 <_svfprintf_r+0x100c>
 800b362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b364:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b366:	aa2c      	add	r2, sp, #176	; 0xb0
 800b368:	f001 fb22 	bl	800c9b0 <__ssprint_r>
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d000      	beq.n	800b372 <_svfprintf_r+0x100a>
 800b370:	e1d9      	b.n	800b726 <_svfprintf_r+0x13be>
 800b372:	af2f      	add	r7, sp, #188	; 0xbc
 800b374:	43e3      	mvns	r3, r4
 800b376:	17db      	asrs	r3, r3, #31
 800b378:	401c      	ands	r4, r3
 800b37a:	1b2c      	subs	r4, r5, r4
 800b37c:	2c00      	cmp	r4, #0
 800b37e:	dd18      	ble.n	800b3b2 <_svfprintf_r+0x104a>
 800b380:	0039      	movs	r1, r7
 800b382:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b384:	483f      	ldr	r0, [pc, #252]	; (800b484 <_svfprintf_r+0x111c>)
 800b386:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b388:	3301      	adds	r3, #1
 800b38a:	3108      	adds	r1, #8
 800b38c:	6038      	str	r0, [r7, #0]
 800b38e:	2c10      	cmp	r4, #16
 800b390:	dc7a      	bgt.n	800b488 <_svfprintf_r+0x1120>
 800b392:	607c      	str	r4, [r7, #4]
 800b394:	18a4      	adds	r4, r4, r2
 800b396:	000f      	movs	r7, r1
 800b398:	942e      	str	r4, [sp, #184]	; 0xb8
 800b39a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b39c:	2b07      	cmp	r3, #7
 800b39e:	dd08      	ble.n	800b3b2 <_svfprintf_r+0x104a>
 800b3a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b3a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3a4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3a6:	f001 fb03 	bl	800c9b0 <__ssprint_r>
 800b3aa:	2800      	cmp	r0, #0
 800b3ac:	d000      	beq.n	800b3b0 <_svfprintf_r+0x1048>
 800b3ae:	e1ba      	b.n	800b726 <_svfprintf_r+0x13be>
 800b3b0:	af2f      	add	r7, sp, #188	; 0xbc
 800b3b2:	9b08      	ldr	r3, [sp, #32]
 800b3b4:	195d      	adds	r5, r3, r5
 800b3b6:	0573      	lsls	r3, r6, #21
 800b3b8:	d50b      	bpl.n	800b3d2 <_svfprintf_r+0x106a>
 800b3ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d176      	bne.n	800b4ae <_svfprintf_r+0x1146>
 800b3c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d176      	bne.n	800b4b4 <_svfprintf_r+0x114c>
 800b3c6:	9b08      	ldr	r3, [sp, #32]
 800b3c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3ca:	189b      	adds	r3, r3, r2
 800b3cc:	429d      	cmp	r5, r3
 800b3ce:	d900      	bls.n	800b3d2 <_svfprintf_r+0x106a>
 800b3d0:	001d      	movs	r5, r3
 800b3d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3d6:	4293      	cmp	r3, r2
 800b3d8:	db01      	blt.n	800b3de <_svfprintf_r+0x1076>
 800b3da:	07f3      	lsls	r3, r6, #31
 800b3dc:	d516      	bpl.n	800b40c <_svfprintf_r+0x10a4>
 800b3de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b3e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b3e2:	603b      	str	r3, [r7, #0]
 800b3e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b3e6:	607b      	str	r3, [r7, #4]
 800b3e8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b3ea:	3708      	adds	r7, #8
 800b3ec:	189b      	adds	r3, r3, r2
 800b3ee:	932e      	str	r3, [sp, #184]	; 0xb8
 800b3f0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	932d      	str	r3, [sp, #180]	; 0xb4
 800b3f6:	2b07      	cmp	r3, #7
 800b3f8:	dd08      	ble.n	800b40c <_svfprintf_r+0x10a4>
 800b3fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b3fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3fe:	aa2c      	add	r2, sp, #176	; 0xb0
 800b400:	f001 fad6 	bl	800c9b0 <__ssprint_r>
 800b404:	2800      	cmp	r0, #0
 800b406:	d000      	beq.n	800b40a <_svfprintf_r+0x10a2>
 800b408:	e18d      	b.n	800b726 <_svfprintf_r+0x13be>
 800b40a:	af2f      	add	r7, sp, #188	; 0xbc
 800b40c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b40e:	9b08      	ldr	r3, [sp, #32]
 800b410:	4694      	mov	ip, r2
 800b412:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b414:	4463      	add	r3, ip
 800b416:	1b5b      	subs	r3, r3, r5
 800b418:	1b14      	subs	r4, r2, r4
 800b41a:	429c      	cmp	r4, r3
 800b41c:	dd00      	ble.n	800b420 <_svfprintf_r+0x10b8>
 800b41e:	001c      	movs	r4, r3
 800b420:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b422:	2c00      	cmp	r4, #0
 800b424:	dd12      	ble.n	800b44c <_svfprintf_r+0x10e4>
 800b426:	18e3      	adds	r3, r4, r3
 800b428:	932e      	str	r3, [sp, #184]	; 0xb8
 800b42a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b42c:	603d      	str	r5, [r7, #0]
 800b42e:	3301      	adds	r3, #1
 800b430:	607c      	str	r4, [r7, #4]
 800b432:	932d      	str	r3, [sp, #180]	; 0xb4
 800b434:	3708      	adds	r7, #8
 800b436:	2b07      	cmp	r3, #7
 800b438:	dd08      	ble.n	800b44c <_svfprintf_r+0x10e4>
 800b43a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b43c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b43e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b440:	f001 fab6 	bl	800c9b0 <__ssprint_r>
 800b444:	2800      	cmp	r0, #0
 800b446:	d000      	beq.n	800b44a <_svfprintf_r+0x10e2>
 800b448:	e16d      	b.n	800b726 <_svfprintf_r+0x13be>
 800b44a:	af2f      	add	r7, sp, #188	; 0xbc
 800b44c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b44e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b450:	2510      	movs	r5, #16
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	43e2      	mvns	r2, r4
 800b456:	17d2      	asrs	r2, r2, #31
 800b458:	4014      	ands	r4, r2
 800b45a:	1b1c      	subs	r4, r3, r4
 800b45c:	2c00      	cmp	r4, #0
 800b45e:	dc00      	bgt.n	800b462 <_svfprintf_r+0x10fa>
 800b460:	e6b0      	b.n	800b1c4 <_svfprintf_r+0xe5c>
 800b462:	0039      	movs	r1, r7
 800b464:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b466:	4807      	ldr	r0, [pc, #28]	; (800b484 <_svfprintf_r+0x111c>)
 800b468:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b46a:	3301      	adds	r3, #1
 800b46c:	3108      	adds	r1, #8
 800b46e:	6038      	str	r0, [r7, #0]
 800b470:	2c10      	cmp	r4, #16
 800b472:	dd00      	ble.n	800b476 <_svfprintf_r+0x110e>
 800b474:	e096      	b.n	800b5a4 <_svfprintf_r+0x123c>
 800b476:	1912      	adds	r2, r2, r4
 800b478:	607c      	str	r4, [r7, #4]
 800b47a:	922e      	str	r2, [sp, #184]	; 0xb8
 800b47c:	e6dd      	b.n	800b23a <_svfprintf_r+0xed2>
 800b47e:	46c0      	nop			; (mov r8, r8)
 800b480:	0800fde6 	.word	0x0800fde6
 800b484:	0800fdf8 	.word	0x0800fdf8
 800b488:	2010      	movs	r0, #16
 800b48a:	1812      	adds	r2, r2, r0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	922e      	str	r2, [sp, #184]	; 0xb8
 800b490:	932d      	str	r3, [sp, #180]	; 0xb4
 800b492:	2b07      	cmp	r3, #7
 800b494:	dd08      	ble.n	800b4a8 <_svfprintf_r+0x1140>
 800b496:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b498:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b49a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b49c:	f001 fa88 	bl	800c9b0 <__ssprint_r>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	d000      	beq.n	800b4a6 <_svfprintf_r+0x113e>
 800b4a4:	e13f      	b.n	800b726 <_svfprintf_r+0x13be>
 800b4a6:	a92f      	add	r1, sp, #188	; 0xbc
 800b4a8:	000f      	movs	r7, r1
 800b4aa:	3c10      	subs	r4, #16
 800b4ac:	e768      	b.n	800b380 <_svfprintf_r+0x1018>
 800b4ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d05d      	beq.n	800b570 <_svfprintf_r+0x1208>
 800b4b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	9310      	str	r3, [sp, #64]	; 0x40
 800b4ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b4bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b4be:	603b      	str	r3, [r7, #0]
 800b4c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b4c2:	607b      	str	r3, [r7, #4]
 800b4c4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b4c6:	3708      	adds	r7, #8
 800b4c8:	189b      	adds	r3, r3, r2
 800b4ca:	932e      	str	r3, [sp, #184]	; 0xb8
 800b4cc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4d2:	2b07      	cmp	r3, #7
 800b4d4:	dd08      	ble.n	800b4e8 <_svfprintf_r+0x1180>
 800b4d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4d8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4da:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4dc:	f001 fa68 	bl	800c9b0 <__ssprint_r>
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	d000      	beq.n	800b4e6 <_svfprintf_r+0x117e>
 800b4e4:	e11f      	b.n	800b726 <_svfprintf_r+0x13be>
 800b4e6:	af2f      	add	r7, sp, #188	; 0xbc
 800b4e8:	9b08      	ldr	r3, [sp, #32]
 800b4ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4ec:	189c      	adds	r4, r3, r2
 800b4ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b4f0:	1b64      	subs	r4, r4, r5
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	429c      	cmp	r4, r3
 800b4f6:	dd00      	ble.n	800b4fa <_svfprintf_r+0x1192>
 800b4f8:	001c      	movs	r4, r3
 800b4fa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b4fc:	2c00      	cmp	r4, #0
 800b4fe:	dd12      	ble.n	800b526 <_svfprintf_r+0x11be>
 800b500:	18e3      	adds	r3, r4, r3
 800b502:	932e      	str	r3, [sp, #184]	; 0xb8
 800b504:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b506:	603d      	str	r5, [r7, #0]
 800b508:	3301      	adds	r3, #1
 800b50a:	607c      	str	r4, [r7, #4]
 800b50c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b50e:	3708      	adds	r7, #8
 800b510:	2b07      	cmp	r3, #7
 800b512:	dd08      	ble.n	800b526 <_svfprintf_r+0x11be>
 800b514:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b516:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b518:	aa2c      	add	r2, sp, #176	; 0xb0
 800b51a:	f001 fa49 	bl	800c9b0 <__ssprint_r>
 800b51e:	2800      	cmp	r0, #0
 800b520:	d000      	beq.n	800b524 <_svfprintf_r+0x11bc>
 800b522:	e100      	b.n	800b726 <_svfprintf_r+0x13be>
 800b524:	af2f      	add	r7, sp, #188	; 0xbc
 800b526:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b528:	781a      	ldrb	r2, [r3, #0]
 800b52a:	43e3      	mvns	r3, r4
 800b52c:	17db      	asrs	r3, r3, #31
 800b52e:	401c      	ands	r4, r3
 800b530:	1b14      	subs	r4, r2, r4
 800b532:	2c00      	cmp	r4, #0
 800b534:	dd18      	ble.n	800b568 <_svfprintf_r+0x1200>
 800b536:	0039      	movs	r1, r7
 800b538:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b53a:	48aa      	ldr	r0, [pc, #680]	; (800b7e4 <_svfprintf_r+0x147c>)
 800b53c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b53e:	3301      	adds	r3, #1
 800b540:	3108      	adds	r1, #8
 800b542:	6038      	str	r0, [r7, #0]
 800b544:	2c10      	cmp	r4, #16
 800b546:	dc1a      	bgt.n	800b57e <_svfprintf_r+0x1216>
 800b548:	1912      	adds	r2, r2, r4
 800b54a:	607c      	str	r4, [r7, #4]
 800b54c:	922e      	str	r2, [sp, #184]	; 0xb8
 800b54e:	000f      	movs	r7, r1
 800b550:	932d      	str	r3, [sp, #180]	; 0xb4
 800b552:	2b07      	cmp	r3, #7
 800b554:	dd08      	ble.n	800b568 <_svfprintf_r+0x1200>
 800b556:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b558:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b55a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b55c:	f001 fa28 	bl	800c9b0 <__ssprint_r>
 800b560:	2800      	cmp	r0, #0
 800b562:	d000      	beq.n	800b566 <_svfprintf_r+0x11fe>
 800b564:	e0df      	b.n	800b726 <_svfprintf_r+0x13be>
 800b566:	af2f      	add	r7, sp, #188	; 0xbc
 800b568:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	18ed      	adds	r5, r5, r3
 800b56e:	e724      	b.n	800b3ba <_svfprintf_r+0x1052>
 800b570:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b572:	3b01      	subs	r3, #1
 800b574:	9312      	str	r3, [sp, #72]	; 0x48
 800b576:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b578:	3b01      	subs	r3, #1
 800b57a:	9311      	str	r3, [sp, #68]	; 0x44
 800b57c:	e79d      	b.n	800b4ba <_svfprintf_r+0x1152>
 800b57e:	2010      	movs	r0, #16
 800b580:	1812      	adds	r2, r2, r0
 800b582:	6078      	str	r0, [r7, #4]
 800b584:	922e      	str	r2, [sp, #184]	; 0xb8
 800b586:	932d      	str	r3, [sp, #180]	; 0xb4
 800b588:	2b07      	cmp	r3, #7
 800b58a:	dd08      	ble.n	800b59e <_svfprintf_r+0x1236>
 800b58c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b58e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b590:	aa2c      	add	r2, sp, #176	; 0xb0
 800b592:	f001 fa0d 	bl	800c9b0 <__ssprint_r>
 800b596:	2800      	cmp	r0, #0
 800b598:	d000      	beq.n	800b59c <_svfprintf_r+0x1234>
 800b59a:	e0c4      	b.n	800b726 <_svfprintf_r+0x13be>
 800b59c:	a92f      	add	r1, sp, #188	; 0xbc
 800b59e:	000f      	movs	r7, r1
 800b5a0:	3c10      	subs	r4, #16
 800b5a2:	e7c8      	b.n	800b536 <_svfprintf_r+0x11ce>
 800b5a4:	3210      	adds	r2, #16
 800b5a6:	607d      	str	r5, [r7, #4]
 800b5a8:	922e      	str	r2, [sp, #184]	; 0xb8
 800b5aa:	932d      	str	r3, [sp, #180]	; 0xb4
 800b5ac:	2b07      	cmp	r3, #7
 800b5ae:	dd08      	ble.n	800b5c2 <_svfprintf_r+0x125a>
 800b5b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5b4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b5b6:	f001 f9fb 	bl	800c9b0 <__ssprint_r>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d000      	beq.n	800b5c0 <_svfprintf_r+0x1258>
 800b5be:	e0b2      	b.n	800b726 <_svfprintf_r+0x13be>
 800b5c0:	a92f      	add	r1, sp, #188	; 0xbc
 800b5c2:	000f      	movs	r7, r1
 800b5c4:	3c10      	subs	r4, #16
 800b5c6:	e74c      	b.n	800b462 <_svfprintf_r+0x10fa>
 800b5c8:	003c      	movs	r4, r7
 800b5ca:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b5cc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b5ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5d0:	3101      	adds	r1, #1
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	3408      	adds	r4, #8
 800b5d6:	2a01      	cmp	r2, #1
 800b5d8:	dc03      	bgt.n	800b5e2 <_svfprintf_r+0x127a>
 800b5da:	2201      	movs	r2, #1
 800b5dc:	4216      	tst	r6, r2
 800b5de:	d100      	bne.n	800b5e2 <_svfprintf_r+0x127a>
 800b5e0:	e07f      	b.n	800b6e2 <_svfprintf_r+0x137a>
 800b5e2:	9a08      	ldr	r2, [sp, #32]
 800b5e4:	912e      	str	r1, [sp, #184]	; 0xb8
 800b5e6:	603a      	str	r2, [r7, #0]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800b5ec:	607a      	str	r2, [r7, #4]
 800b5ee:	2b07      	cmp	r3, #7
 800b5f0:	dd08      	ble.n	800b604 <_svfprintf_r+0x129c>
 800b5f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5f6:	aa2c      	add	r2, sp, #176	; 0xb0
 800b5f8:	f001 f9da 	bl	800c9b0 <__ssprint_r>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d000      	beq.n	800b602 <_svfprintf_r+0x129a>
 800b600:	e091      	b.n	800b726 <_svfprintf_r+0x13be>
 800b602:	ac2f      	add	r4, sp, #188	; 0xbc
 800b604:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b606:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b60c:	6063      	str	r3, [r4, #4]
 800b60e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b610:	3408      	adds	r4, #8
 800b612:	189b      	adds	r3, r3, r2
 800b614:	932e      	str	r3, [sp, #184]	; 0xb8
 800b616:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b618:	3301      	adds	r3, #1
 800b61a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b61c:	2b07      	cmp	r3, #7
 800b61e:	dd07      	ble.n	800b630 <_svfprintf_r+0x12c8>
 800b620:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b622:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b624:	aa2c      	add	r2, sp, #176	; 0xb0
 800b626:	f001 f9c3 	bl	800c9b0 <__ssprint_r>
 800b62a:	2800      	cmp	r0, #0
 800b62c:	d17b      	bne.n	800b726 <_svfprintf_r+0x13be>
 800b62e:	ac2f      	add	r4, sp, #188	; 0xbc
 800b630:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b632:	2200      	movs	r2, #0
 800b634:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b636:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b638:	9309      	str	r3, [sp, #36]	; 0x24
 800b63a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b63c:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800b63e:	1e5d      	subs	r5, r3, #1
 800b640:	2300      	movs	r3, #0
 800b642:	f7f4 ff01 	bl	8000448 <__aeabi_dcmpeq>
 800b646:	2800      	cmp	r0, #0
 800b648:	d126      	bne.n	800b698 <_svfprintf_r+0x1330>
 800b64a:	9b08      	ldr	r3, [sp, #32]
 800b64c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b64e:	3301      	adds	r3, #1
 800b650:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b652:	6023      	str	r3, [r4, #0]
 800b654:	1e7b      	subs	r3, r7, #1
 800b656:	3201      	adds	r2, #1
 800b658:	185b      	adds	r3, r3, r1
 800b65a:	6065      	str	r5, [r4, #4]
 800b65c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b65e:	922d      	str	r2, [sp, #180]	; 0xb4
 800b660:	3408      	adds	r4, #8
 800b662:	2a07      	cmp	r2, #7
 800b664:	dd07      	ble.n	800b676 <_svfprintf_r+0x130e>
 800b666:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b668:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b66a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b66c:	f001 f9a0 	bl	800c9b0 <__ssprint_r>
 800b670:	2800      	cmp	r0, #0
 800b672:	d158      	bne.n	800b726 <_svfprintf_r+0x13be>
 800b674:	ac2f      	add	r4, sp, #188	; 0xbc
 800b676:	ab28      	add	r3, sp, #160	; 0xa0
 800b678:	6023      	str	r3, [r4, #0]
 800b67a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b67c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b67e:	6063      	str	r3, [r4, #4]
 800b680:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b682:	189b      	adds	r3, r3, r2
 800b684:	932e      	str	r3, [sp, #184]	; 0xb8
 800b686:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b688:	3301      	adds	r3, #1
 800b68a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b68c:	2b07      	cmp	r3, #7
 800b68e:	dd00      	ble.n	800b692 <_svfprintf_r+0x132a>
 800b690:	e638      	b.n	800b304 <_svfprintf_r+0xf9c>
 800b692:	3408      	adds	r4, #8
 800b694:	0027      	movs	r7, r4
 800b696:	e595      	b.n	800b1c4 <_svfprintf_r+0xe5c>
 800b698:	2710      	movs	r7, #16
 800b69a:	2d00      	cmp	r5, #0
 800b69c:	ddeb      	ble.n	800b676 <_svfprintf_r+0x130e>
 800b69e:	0021      	movs	r1, r4
 800b6a0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b6a2:	4850      	ldr	r0, [pc, #320]	; (800b7e4 <_svfprintf_r+0x147c>)
 800b6a4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	3108      	adds	r1, #8
 800b6aa:	6020      	str	r0, [r4, #0]
 800b6ac:	2d10      	cmp	r5, #16
 800b6ae:	dc07      	bgt.n	800b6c0 <_svfprintf_r+0x1358>
 800b6b0:	6065      	str	r5, [r4, #4]
 800b6b2:	000c      	movs	r4, r1
 800b6b4:	18ad      	adds	r5, r5, r2
 800b6b6:	952e      	str	r5, [sp, #184]	; 0xb8
 800b6b8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b6ba:	2b07      	cmp	r3, #7
 800b6bc:	dddb      	ble.n	800b676 <_svfprintf_r+0x130e>
 800b6be:	e7d2      	b.n	800b666 <_svfprintf_r+0x12fe>
 800b6c0:	3210      	adds	r2, #16
 800b6c2:	6067      	str	r7, [r4, #4]
 800b6c4:	922e      	str	r2, [sp, #184]	; 0xb8
 800b6c6:	932d      	str	r3, [sp, #180]	; 0xb4
 800b6c8:	2b07      	cmp	r3, #7
 800b6ca:	dd07      	ble.n	800b6dc <_svfprintf_r+0x1374>
 800b6cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b6d0:	aa2c      	add	r2, sp, #176	; 0xb0
 800b6d2:	f001 f96d 	bl	800c9b0 <__ssprint_r>
 800b6d6:	2800      	cmp	r0, #0
 800b6d8:	d125      	bne.n	800b726 <_svfprintf_r+0x13be>
 800b6da:	a92f      	add	r1, sp, #188	; 0xbc
 800b6dc:	000c      	movs	r4, r1
 800b6de:	3d10      	subs	r5, #16
 800b6e0:	e7dd      	b.n	800b69e <_svfprintf_r+0x1336>
 800b6e2:	9808      	ldr	r0, [sp, #32]
 800b6e4:	912e      	str	r1, [sp, #184]	; 0xb8
 800b6e6:	c705      	stmia	r7!, {r0, r2}
 800b6e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b6ea:	e7e6      	b.n	800b6ba <_svfprintf_r+0x1352>
 800b6ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b6ee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b6f0:	2510      	movs	r5, #16
 800b6f2:	1a9c      	subs	r4, r3, r2
 800b6f4:	2c00      	cmp	r4, #0
 800b6f6:	dc00      	bgt.n	800b6fa <_svfprintf_r+0x1392>
 800b6f8:	e567      	b.n	800b1ca <_svfprintf_r+0xe62>
 800b6fa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b6fc:	493a      	ldr	r1, [pc, #232]	; (800b7e8 <_svfprintf_r+0x1480>)
 800b6fe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b700:	3301      	adds	r3, #1
 800b702:	6039      	str	r1, [r7, #0]
 800b704:	2c10      	cmp	r4, #16
 800b706:	dc19      	bgt.n	800b73c <_svfprintf_r+0x13d4>
 800b708:	607c      	str	r4, [r7, #4]
 800b70a:	18a4      	adds	r4, r4, r2
 800b70c:	942e      	str	r4, [sp, #184]	; 0xb8
 800b70e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b710:	2b07      	cmp	r3, #7
 800b712:	dc00      	bgt.n	800b716 <_svfprintf_r+0x13ae>
 800b714:	e559      	b.n	800b1ca <_svfprintf_r+0xe62>
 800b716:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b718:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b71a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b71c:	f001 f948 	bl	800c9b0 <__ssprint_r>
 800b720:	2800      	cmp	r0, #0
 800b722:	d100      	bne.n	800b726 <_svfprintf_r+0x13be>
 800b724:	e551      	b.n	800b1ca <_svfprintf_r+0xe62>
 800b726:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d101      	bne.n	800b730 <_svfprintf_r+0x13c8>
 800b72c:	f7ff f845 	bl	800a7ba <_svfprintf_r+0x452>
 800b730:	0019      	movs	r1, r3
 800b732:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b734:	f7fd ffd8 	bl	80096e8 <_free_r>
 800b738:	f7ff f83f 	bl	800a7ba <_svfprintf_r+0x452>
 800b73c:	3210      	adds	r2, #16
 800b73e:	607d      	str	r5, [r7, #4]
 800b740:	922e      	str	r2, [sp, #184]	; 0xb8
 800b742:	932d      	str	r3, [sp, #180]	; 0xb4
 800b744:	3708      	adds	r7, #8
 800b746:	2b07      	cmp	r3, #7
 800b748:	dd07      	ble.n	800b75a <_svfprintf_r+0x13f2>
 800b74a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b74c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b74e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b750:	f001 f92e 	bl	800c9b0 <__ssprint_r>
 800b754:	2800      	cmp	r0, #0
 800b756:	d1e6      	bne.n	800b726 <_svfprintf_r+0x13be>
 800b758:	af2f      	add	r7, sp, #188	; 0xbc
 800b75a:	3c10      	subs	r4, #16
 800b75c:	e7cd      	b.n	800b6fa <_svfprintf_r+0x1392>
 800b75e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b760:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b762:	f7fd ffc1 	bl	80096e8 <_free_r>
 800b766:	e549      	b.n	800b1fc <_svfprintf_r+0xe94>
 800b768:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d101      	bne.n	800b772 <_svfprintf_r+0x140a>
 800b76e:	f7ff f824 	bl	800a7ba <_svfprintf_r+0x452>
 800b772:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b774:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b776:	aa2c      	add	r2, sp, #176	; 0xb0
 800b778:	f001 f91a 	bl	800c9b0 <__ssprint_r>
 800b77c:	f7ff f81d 	bl	800a7ba <_svfprintf_r+0x452>
 800b780:	0034      	movs	r4, r6
 800b782:	2a00      	cmp	r2, #0
 800b784:	d101      	bne.n	800b78a <_svfprintf_r+0x1422>
 800b786:	f7fe ff8c 	bl	800a6a2 <_svfprintf_r+0x33a>
 800b78a:	2b01      	cmp	r3, #1
 800b78c:	d101      	bne.n	800b792 <_svfprintf_r+0x142a>
 800b78e:	f7ff fc01 	bl	800af94 <_svfprintf_r+0xc2c>
 800b792:	2b02      	cmp	r3, #2
 800b794:	d100      	bne.n	800b798 <_svfprintf_r+0x1430>
 800b796:	e459      	b.n	800b04c <_svfprintf_r+0xce4>
 800b798:	2507      	movs	r5, #7
 800b79a:	ab58      	add	r3, sp, #352	; 0x160
 800b79c:	9308      	str	r3, [sp, #32]
 800b79e:	9a08      	ldr	r2, [sp, #32]
 800b7a0:	0013      	movs	r3, r2
 800b7a2:	3b01      	subs	r3, #1
 800b7a4:	9308      	str	r3, [sp, #32]
 800b7a6:	9b06      	ldr	r3, [sp, #24]
 800b7a8:	9908      	ldr	r1, [sp, #32]
 800b7aa:	402b      	ands	r3, r5
 800b7ac:	3330      	adds	r3, #48	; 0x30
 800b7ae:	700b      	strb	r3, [r1, #0]
 800b7b0:	9907      	ldr	r1, [sp, #28]
 800b7b2:	074e      	lsls	r6, r1, #29
 800b7b4:	9906      	ldr	r1, [sp, #24]
 800b7b6:	08c8      	lsrs	r0, r1, #3
 800b7b8:	9907      	ldr	r1, [sp, #28]
 800b7ba:	4306      	orrs	r6, r0
 800b7bc:	08c9      	lsrs	r1, r1, #3
 800b7be:	9107      	str	r1, [sp, #28]
 800b7c0:	0031      	movs	r1, r6
 800b7c2:	9807      	ldr	r0, [sp, #28]
 800b7c4:	9606      	str	r6, [sp, #24]
 800b7c6:	4301      	orrs	r1, r0
 800b7c8:	d1e9      	bne.n	800b79e <_svfprintf_r+0x1436>
 800b7ca:	07e1      	lsls	r1, r4, #31
 800b7cc:	d400      	bmi.n	800b7d0 <_svfprintf_r+0x1468>
 800b7ce:	e42a      	b.n	800b026 <_svfprintf_r+0xcbe>
 800b7d0:	2b30      	cmp	r3, #48	; 0x30
 800b7d2:	d100      	bne.n	800b7d6 <_svfprintf_r+0x146e>
 800b7d4:	e427      	b.n	800b026 <_svfprintf_r+0xcbe>
 800b7d6:	2130      	movs	r1, #48	; 0x30
 800b7d8:	9b08      	ldr	r3, [sp, #32]
 800b7da:	3b01      	subs	r3, #1
 800b7dc:	7019      	strb	r1, [r3, #0]
 800b7de:	1e93      	subs	r3, r2, #2
 800b7e0:	9308      	str	r3, [sp, #32]
 800b7e2:	e420      	b.n	800b026 <_svfprintf_r+0xcbe>
 800b7e4:	0800fdf8 	.word	0x0800fdf8
 800b7e8:	0800fde8 	.word	0x0800fde8

0800b7ec <_fclose_r>:
 800b7ec:	b570      	push	{r4, r5, r6, lr}
 800b7ee:	0005      	movs	r5, r0
 800b7f0:	1e0c      	subs	r4, r1, #0
 800b7f2:	d102      	bne.n	800b7fa <_fclose_r+0xe>
 800b7f4:	2600      	movs	r6, #0
 800b7f6:	0030      	movs	r0, r6
 800b7f8:	bd70      	pop	{r4, r5, r6, pc}
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d004      	beq.n	800b808 <_fclose_r+0x1c>
 800b7fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b800:	2b00      	cmp	r3, #0
 800b802:	d101      	bne.n	800b808 <_fclose_r+0x1c>
 800b804:	f7fd fd9e 	bl	8009344 <__sinit>
 800b808:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b80a:	07db      	lsls	r3, r3, #31
 800b80c:	d405      	bmi.n	800b81a <_fclose_r+0x2e>
 800b80e:	89a3      	ldrh	r3, [r4, #12]
 800b810:	059b      	lsls	r3, r3, #22
 800b812:	d402      	bmi.n	800b81a <_fclose_r+0x2e>
 800b814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b816:	f7fd fef3 	bl	8009600 <__retarget_lock_acquire_recursive>
 800b81a:	220c      	movs	r2, #12
 800b81c:	5ea3      	ldrsh	r3, [r4, r2]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d109      	bne.n	800b836 <_fclose_r+0x4a>
 800b822:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b824:	3301      	adds	r3, #1
 800b826:	0016      	movs	r6, r2
 800b828:	401e      	ands	r6, r3
 800b82a:	421a      	tst	r2, r3
 800b82c:	d1e2      	bne.n	800b7f4 <_fclose_r+0x8>
 800b82e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b830:	f7fd fee7 	bl	8009602 <__retarget_lock_release_recursive>
 800b834:	e7df      	b.n	800b7f6 <_fclose_r+0xa>
 800b836:	0021      	movs	r1, r4
 800b838:	0028      	movs	r0, r5
 800b83a:	f000 f837 	bl	800b8ac <__sflush_r>
 800b83e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b840:	0006      	movs	r6, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d006      	beq.n	800b854 <_fclose_r+0x68>
 800b846:	0028      	movs	r0, r5
 800b848:	69e1      	ldr	r1, [r4, #28]
 800b84a:	4798      	blx	r3
 800b84c:	2800      	cmp	r0, #0
 800b84e:	da01      	bge.n	800b854 <_fclose_r+0x68>
 800b850:	2601      	movs	r6, #1
 800b852:	4276      	negs	r6, r6
 800b854:	89a3      	ldrh	r3, [r4, #12]
 800b856:	061b      	lsls	r3, r3, #24
 800b858:	d503      	bpl.n	800b862 <_fclose_r+0x76>
 800b85a:	0028      	movs	r0, r5
 800b85c:	6921      	ldr	r1, [r4, #16]
 800b85e:	f7fd ff43 	bl	80096e8 <_free_r>
 800b862:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b864:	2900      	cmp	r1, #0
 800b866:	d008      	beq.n	800b87a <_fclose_r+0x8e>
 800b868:	0023      	movs	r3, r4
 800b86a:	3340      	adds	r3, #64	; 0x40
 800b86c:	4299      	cmp	r1, r3
 800b86e:	d002      	beq.n	800b876 <_fclose_r+0x8a>
 800b870:	0028      	movs	r0, r5
 800b872:	f7fd ff39 	bl	80096e8 <_free_r>
 800b876:	2300      	movs	r3, #0
 800b878:	6323      	str	r3, [r4, #48]	; 0x30
 800b87a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b87c:	2900      	cmp	r1, #0
 800b87e:	d004      	beq.n	800b88a <_fclose_r+0x9e>
 800b880:	0028      	movs	r0, r5
 800b882:	f7fd ff31 	bl	80096e8 <_free_r>
 800b886:	2300      	movs	r3, #0
 800b888:	6463      	str	r3, [r4, #68]	; 0x44
 800b88a:	f7fd fd4b 	bl	8009324 <__sfp_lock_acquire>
 800b88e:	2300      	movs	r3, #0
 800b890:	81a3      	strh	r3, [r4, #12]
 800b892:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b894:	07db      	lsls	r3, r3, #31
 800b896:	d402      	bmi.n	800b89e <_fclose_r+0xb2>
 800b898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b89a:	f7fd feb2 	bl	8009602 <__retarget_lock_release_recursive>
 800b89e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8a0:	f7fd fead 	bl	80095fe <__retarget_lock_close_recursive>
 800b8a4:	f7fd fd46 	bl	8009334 <__sfp_lock_release>
 800b8a8:	e7a5      	b.n	800b7f6 <_fclose_r+0xa>
	...

0800b8ac <__sflush_r>:
 800b8ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8ae:	230c      	movs	r3, #12
 800b8b0:	5eca      	ldrsh	r2, [r1, r3]
 800b8b2:	000c      	movs	r4, r1
 800b8b4:	0005      	movs	r5, r0
 800b8b6:	b291      	uxth	r1, r2
 800b8b8:	0713      	lsls	r3, r2, #28
 800b8ba:	d464      	bmi.n	800b986 <__sflush_r+0xda>
 800b8bc:	2380      	movs	r3, #128	; 0x80
 800b8be:	011b      	lsls	r3, r3, #4
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	6862      	ldr	r2, [r4, #4]
 800b8c4:	81a3      	strh	r3, [r4, #12]
 800b8c6:	2a00      	cmp	r2, #0
 800b8c8:	dc04      	bgt.n	800b8d4 <__sflush_r+0x28>
 800b8ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b8cc:	2a00      	cmp	r2, #0
 800b8ce:	dc01      	bgt.n	800b8d4 <__sflush_r+0x28>
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8d4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b8d6:	2f00      	cmp	r7, #0
 800b8d8:	d0fa      	beq.n	800b8d0 <__sflush_r+0x24>
 800b8da:	2200      	movs	r2, #0
 800b8dc:	2080      	movs	r0, #128	; 0x80
 800b8de:	682e      	ldr	r6, [r5, #0]
 800b8e0:	602a      	str	r2, [r5, #0]
 800b8e2:	001a      	movs	r2, r3
 800b8e4:	0140      	lsls	r0, r0, #5
 800b8e6:	69e1      	ldr	r1, [r4, #28]
 800b8e8:	4002      	ands	r2, r0
 800b8ea:	4203      	tst	r3, r0
 800b8ec:	d038      	beq.n	800b960 <__sflush_r+0xb4>
 800b8ee:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b8f0:	89a3      	ldrh	r3, [r4, #12]
 800b8f2:	075b      	lsls	r3, r3, #29
 800b8f4:	d506      	bpl.n	800b904 <__sflush_r+0x58>
 800b8f6:	6863      	ldr	r3, [r4, #4]
 800b8f8:	1ac0      	subs	r0, r0, r3
 800b8fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d001      	beq.n	800b904 <__sflush_r+0x58>
 800b900:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b902:	1ac0      	subs	r0, r0, r3
 800b904:	0002      	movs	r2, r0
 800b906:	2300      	movs	r3, #0
 800b908:	0028      	movs	r0, r5
 800b90a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b90c:	69e1      	ldr	r1, [r4, #28]
 800b90e:	47b8      	blx	r7
 800b910:	89a2      	ldrh	r2, [r4, #12]
 800b912:	1c43      	adds	r3, r0, #1
 800b914:	d106      	bne.n	800b924 <__sflush_r+0x78>
 800b916:	6829      	ldr	r1, [r5, #0]
 800b918:	291d      	cmp	r1, #29
 800b91a:	d830      	bhi.n	800b97e <__sflush_r+0xd2>
 800b91c:	4b2c      	ldr	r3, [pc, #176]	; (800b9d0 <__sflush_r+0x124>)
 800b91e:	410b      	asrs	r3, r1
 800b920:	07db      	lsls	r3, r3, #31
 800b922:	d42c      	bmi.n	800b97e <__sflush_r+0xd2>
 800b924:	4b2b      	ldr	r3, [pc, #172]	; (800b9d4 <__sflush_r+0x128>)
 800b926:	4013      	ands	r3, r2
 800b928:	2200      	movs	r2, #0
 800b92a:	6062      	str	r2, [r4, #4]
 800b92c:	6922      	ldr	r2, [r4, #16]
 800b92e:	b21b      	sxth	r3, r3
 800b930:	81a3      	strh	r3, [r4, #12]
 800b932:	6022      	str	r2, [r4, #0]
 800b934:	04db      	lsls	r3, r3, #19
 800b936:	d505      	bpl.n	800b944 <__sflush_r+0x98>
 800b938:	1c43      	adds	r3, r0, #1
 800b93a:	d102      	bne.n	800b942 <__sflush_r+0x96>
 800b93c:	682b      	ldr	r3, [r5, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d100      	bne.n	800b944 <__sflush_r+0x98>
 800b942:	6520      	str	r0, [r4, #80]	; 0x50
 800b944:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b946:	602e      	str	r6, [r5, #0]
 800b948:	2900      	cmp	r1, #0
 800b94a:	d0c1      	beq.n	800b8d0 <__sflush_r+0x24>
 800b94c:	0023      	movs	r3, r4
 800b94e:	3340      	adds	r3, #64	; 0x40
 800b950:	4299      	cmp	r1, r3
 800b952:	d002      	beq.n	800b95a <__sflush_r+0xae>
 800b954:	0028      	movs	r0, r5
 800b956:	f7fd fec7 	bl	80096e8 <_free_r>
 800b95a:	2000      	movs	r0, #0
 800b95c:	6320      	str	r0, [r4, #48]	; 0x30
 800b95e:	e7b8      	b.n	800b8d2 <__sflush_r+0x26>
 800b960:	2301      	movs	r3, #1
 800b962:	0028      	movs	r0, r5
 800b964:	47b8      	blx	r7
 800b966:	1c43      	adds	r3, r0, #1
 800b968:	d1c2      	bne.n	800b8f0 <__sflush_r+0x44>
 800b96a:	682b      	ldr	r3, [r5, #0]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d0bf      	beq.n	800b8f0 <__sflush_r+0x44>
 800b970:	2b1d      	cmp	r3, #29
 800b972:	d001      	beq.n	800b978 <__sflush_r+0xcc>
 800b974:	2b16      	cmp	r3, #22
 800b976:	d101      	bne.n	800b97c <__sflush_r+0xd0>
 800b978:	602e      	str	r6, [r5, #0]
 800b97a:	e7a9      	b.n	800b8d0 <__sflush_r+0x24>
 800b97c:	89a2      	ldrh	r2, [r4, #12]
 800b97e:	2340      	movs	r3, #64	; 0x40
 800b980:	4313      	orrs	r3, r2
 800b982:	81a3      	strh	r3, [r4, #12]
 800b984:	e7a5      	b.n	800b8d2 <__sflush_r+0x26>
 800b986:	6926      	ldr	r6, [r4, #16]
 800b988:	2e00      	cmp	r6, #0
 800b98a:	d0a1      	beq.n	800b8d0 <__sflush_r+0x24>
 800b98c:	6827      	ldr	r7, [r4, #0]
 800b98e:	6026      	str	r6, [r4, #0]
 800b990:	1bbb      	subs	r3, r7, r6
 800b992:	9301      	str	r3, [sp, #4]
 800b994:	2300      	movs	r3, #0
 800b996:	0789      	lsls	r1, r1, #30
 800b998:	d100      	bne.n	800b99c <__sflush_r+0xf0>
 800b99a:	6963      	ldr	r3, [r4, #20]
 800b99c:	60a3      	str	r3, [r4, #8]
 800b99e:	9b01      	ldr	r3, [sp, #4]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	dc00      	bgt.n	800b9a6 <__sflush_r+0xfa>
 800b9a4:	e794      	b.n	800b8d0 <__sflush_r+0x24>
 800b9a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9a8:	0032      	movs	r2, r6
 800b9aa:	001f      	movs	r7, r3
 800b9ac:	0028      	movs	r0, r5
 800b9ae:	9b01      	ldr	r3, [sp, #4]
 800b9b0:	69e1      	ldr	r1, [r4, #28]
 800b9b2:	47b8      	blx	r7
 800b9b4:	2800      	cmp	r0, #0
 800b9b6:	dc06      	bgt.n	800b9c6 <__sflush_r+0x11a>
 800b9b8:	2340      	movs	r3, #64	; 0x40
 800b9ba:	2001      	movs	r0, #1
 800b9bc:	89a2      	ldrh	r2, [r4, #12]
 800b9be:	4240      	negs	r0, r0
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	81a3      	strh	r3, [r4, #12]
 800b9c4:	e785      	b.n	800b8d2 <__sflush_r+0x26>
 800b9c6:	9b01      	ldr	r3, [sp, #4]
 800b9c8:	1836      	adds	r6, r6, r0
 800b9ca:	1a1b      	subs	r3, r3, r0
 800b9cc:	9301      	str	r3, [sp, #4]
 800b9ce:	e7e6      	b.n	800b99e <__sflush_r+0xf2>
 800b9d0:	dfbffffe 	.word	0xdfbffffe
 800b9d4:	fffff7ff 	.word	0xfffff7ff

0800b9d8 <_fflush_r>:
 800b9d8:	b570      	push	{r4, r5, r6, lr}
 800b9da:	0005      	movs	r5, r0
 800b9dc:	000c      	movs	r4, r1
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	d004      	beq.n	800b9ec <_fflush_r+0x14>
 800b9e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d101      	bne.n	800b9ec <_fflush_r+0x14>
 800b9e8:	f7fd fcac 	bl	8009344 <__sinit>
 800b9ec:	220c      	movs	r2, #12
 800b9ee:	5ea3      	ldrsh	r3, [r4, r2]
 800b9f0:	1e1e      	subs	r6, r3, #0
 800b9f2:	d015      	beq.n	800ba20 <_fflush_r+0x48>
 800b9f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b9f6:	07d2      	lsls	r2, r2, #31
 800b9f8:	d404      	bmi.n	800ba04 <_fflush_r+0x2c>
 800b9fa:	059b      	lsls	r3, r3, #22
 800b9fc:	d402      	bmi.n	800ba04 <_fflush_r+0x2c>
 800b9fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba00:	f7fd fdfe 	bl	8009600 <__retarget_lock_acquire_recursive>
 800ba04:	0021      	movs	r1, r4
 800ba06:	0028      	movs	r0, r5
 800ba08:	f7ff ff50 	bl	800b8ac <__sflush_r>
 800ba0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba0e:	0006      	movs	r6, r0
 800ba10:	07db      	lsls	r3, r3, #31
 800ba12:	d405      	bmi.n	800ba20 <_fflush_r+0x48>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	059b      	lsls	r3, r3, #22
 800ba18:	d402      	bmi.n	800ba20 <_fflush_r+0x48>
 800ba1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba1c:	f7fd fdf1 	bl	8009602 <__retarget_lock_release_recursive>
 800ba20:	0030      	movs	r0, r6
 800ba22:	bd70      	pop	{r4, r5, r6, pc}

0800ba24 <strncpy>:
 800ba24:	0003      	movs	r3, r0
 800ba26:	b530      	push	{r4, r5, lr}
 800ba28:	001d      	movs	r5, r3
 800ba2a:	2a00      	cmp	r2, #0
 800ba2c:	d006      	beq.n	800ba3c <strncpy+0x18>
 800ba2e:	780c      	ldrb	r4, [r1, #0]
 800ba30:	3a01      	subs	r2, #1
 800ba32:	3301      	adds	r3, #1
 800ba34:	702c      	strb	r4, [r5, #0]
 800ba36:	3101      	adds	r1, #1
 800ba38:	2c00      	cmp	r4, #0
 800ba3a:	d1f5      	bne.n	800ba28 <strncpy+0x4>
 800ba3c:	2100      	movs	r1, #0
 800ba3e:	189a      	adds	r2, r3, r2
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d100      	bne.n	800ba46 <strncpy+0x22>
 800ba44:	bd30      	pop	{r4, r5, pc}
 800ba46:	7019      	strb	r1, [r3, #0]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	e7f9      	b.n	800ba40 <strncpy+0x1c>

0800ba4c <_localeconv_r>:
 800ba4c:	4800      	ldr	r0, [pc, #0]	; (800ba50 <_localeconv_r+0x4>)
 800ba4e:	4770      	bx	lr
 800ba50:	20000128 	.word	0x20000128

0800ba54 <_sbrk_r>:
 800ba54:	2300      	movs	r3, #0
 800ba56:	b570      	push	{r4, r5, r6, lr}
 800ba58:	4d06      	ldr	r5, [pc, #24]	; (800ba74 <_sbrk_r+0x20>)
 800ba5a:	0004      	movs	r4, r0
 800ba5c:	0008      	movs	r0, r1
 800ba5e:	602b      	str	r3, [r5, #0]
 800ba60:	f7f7 ff70 	bl	8003944 <_sbrk>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d103      	bne.n	800ba70 <_sbrk_r+0x1c>
 800ba68:	682b      	ldr	r3, [r5, #0]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d000      	beq.n	800ba70 <_sbrk_r+0x1c>
 800ba6e:	6023      	str	r3, [r4, #0]
 800ba70:	bd70      	pop	{r4, r5, r6, pc}
 800ba72:	46c0      	nop			; (mov r8, r8)
 800ba74:	20000c48 	.word	0x20000c48

0800ba78 <__libc_fini_array>:
 800ba78:	b570      	push	{r4, r5, r6, lr}
 800ba7a:	4c07      	ldr	r4, [pc, #28]	; (800ba98 <__libc_fini_array+0x20>)
 800ba7c:	4d07      	ldr	r5, [pc, #28]	; (800ba9c <__libc_fini_array+0x24>)
 800ba7e:	1b64      	subs	r4, r4, r5
 800ba80:	10a4      	asrs	r4, r4, #2
 800ba82:	2c00      	cmp	r4, #0
 800ba84:	d102      	bne.n	800ba8c <__libc_fini_array+0x14>
 800ba86:	f002 fa93 	bl	800dfb0 <_fini>
 800ba8a:	bd70      	pop	{r4, r5, r6, pc}
 800ba8c:	3c01      	subs	r4, #1
 800ba8e:	00a3      	lsls	r3, r4, #2
 800ba90:	58eb      	ldr	r3, [r5, r3]
 800ba92:	4798      	blx	r3
 800ba94:	e7f5      	b.n	800ba82 <__libc_fini_array+0xa>
 800ba96:	46c0      	nop			; (mov r8, r8)
 800ba98:	0800fee0 	.word	0x0800fee0
 800ba9c:	0800fedc 	.word	0x0800fedc

0800baa0 <sysconf>:
 800baa0:	2380      	movs	r3, #128	; 0x80
 800baa2:	b510      	push	{r4, lr}
 800baa4:	2808      	cmp	r0, #8
 800baa6:	d004      	beq.n	800bab2 <sysconf+0x12>
 800baa8:	f7fd fd7e 	bl	80095a8 <__errno>
 800baac:	2316      	movs	r3, #22
 800baae:	6003      	str	r3, [r0, #0]
 800bab0:	3b17      	subs	r3, #23
 800bab2:	0018      	movs	r0, r3
 800bab4:	bd10      	pop	{r4, pc}

0800bab6 <memchr>:
 800bab6:	b2c9      	uxtb	r1, r1
 800bab8:	1882      	adds	r2, r0, r2
 800baba:	4290      	cmp	r0, r2
 800babc:	d101      	bne.n	800bac2 <memchr+0xc>
 800babe:	2000      	movs	r0, #0
 800bac0:	4770      	bx	lr
 800bac2:	7803      	ldrb	r3, [r0, #0]
 800bac4:	428b      	cmp	r3, r1
 800bac6:	d0fb      	beq.n	800bac0 <memchr+0xa>
 800bac8:	3001      	adds	r0, #1
 800baca:	e7f6      	b.n	800baba <memchr+0x4>

0800bacc <frexp>:
 800bacc:	b570      	push	{r4, r5, r6, lr}
 800bace:	0014      	movs	r4, r2
 800bad0:	2500      	movs	r5, #0
 800bad2:	6025      	str	r5, [r4, #0]
 800bad4:	4d10      	ldr	r5, [pc, #64]	; (800bb18 <frexp+0x4c>)
 800bad6:	004b      	lsls	r3, r1, #1
 800bad8:	000a      	movs	r2, r1
 800bada:	085b      	lsrs	r3, r3, #1
 800badc:	42ab      	cmp	r3, r5
 800bade:	dc1a      	bgt.n	800bb16 <frexp+0x4a>
 800bae0:	001d      	movs	r5, r3
 800bae2:	4305      	orrs	r5, r0
 800bae4:	d017      	beq.n	800bb16 <frexp+0x4a>
 800bae6:	4d0d      	ldr	r5, [pc, #52]	; (800bb1c <frexp+0x50>)
 800bae8:	4229      	tst	r1, r5
 800baea:	d109      	bne.n	800bb00 <frexp+0x34>
 800baec:	2200      	movs	r2, #0
 800baee:	4b0c      	ldr	r3, [pc, #48]	; (800bb20 <frexp+0x54>)
 800baf0:	f7f5 feb8 	bl	8001864 <__aeabi_dmul>
 800baf4:	2536      	movs	r5, #54	; 0x36
 800baf6:	000a      	movs	r2, r1
 800baf8:	004b      	lsls	r3, r1, #1
 800bafa:	426d      	negs	r5, r5
 800bafc:	085b      	lsrs	r3, r3, #1
 800bafe:	6025      	str	r5, [r4, #0]
 800bb00:	4d08      	ldr	r5, [pc, #32]	; (800bb24 <frexp+0x58>)
 800bb02:	151b      	asrs	r3, r3, #20
 800bb04:	195b      	adds	r3, r3, r5
 800bb06:	6825      	ldr	r5, [r4, #0]
 800bb08:	18eb      	adds	r3, r5, r3
 800bb0a:	6023      	str	r3, [r4, #0]
 800bb0c:	4b06      	ldr	r3, [pc, #24]	; (800bb28 <frexp+0x5c>)
 800bb0e:	401a      	ands	r2, r3
 800bb10:	4b06      	ldr	r3, [pc, #24]	; (800bb2c <frexp+0x60>)
 800bb12:	4313      	orrs	r3, r2
 800bb14:	0019      	movs	r1, r3
 800bb16:	bd70      	pop	{r4, r5, r6, pc}
 800bb18:	7fefffff 	.word	0x7fefffff
 800bb1c:	7ff00000 	.word	0x7ff00000
 800bb20:	43500000 	.word	0x43500000
 800bb24:	fffffc02 	.word	0xfffffc02
 800bb28:	800fffff 	.word	0x800fffff
 800bb2c:	3fe00000 	.word	0x3fe00000

0800bb30 <__register_exitproc>:
 800bb30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb32:	4f1c      	ldr	r7, [pc, #112]	; (800bba4 <__register_exitproc+0x74>)
 800bb34:	0004      	movs	r4, r0
 800bb36:	6838      	ldr	r0, [r7, #0]
 800bb38:	0016      	movs	r6, r2
 800bb3a:	9301      	str	r3, [sp, #4]
 800bb3c:	9100      	str	r1, [sp, #0]
 800bb3e:	f7fd fd5f 	bl	8009600 <__retarget_lock_acquire_recursive>
 800bb42:	4a19      	ldr	r2, [pc, #100]	; (800bba8 <__register_exitproc+0x78>)
 800bb44:	6813      	ldr	r3, [r2, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d101      	bne.n	800bb4e <__register_exitproc+0x1e>
 800bb4a:	4b18      	ldr	r3, [pc, #96]	; (800bbac <__register_exitproc+0x7c>)
 800bb4c:	6013      	str	r3, [r2, #0]
 800bb4e:	685a      	ldr	r2, [r3, #4]
 800bb50:	6838      	ldr	r0, [r7, #0]
 800bb52:	2a1f      	cmp	r2, #31
 800bb54:	dd04      	ble.n	800bb60 <__register_exitproc+0x30>
 800bb56:	f7fd fd54 	bl	8009602 <__retarget_lock_release_recursive>
 800bb5a:	2001      	movs	r0, #1
 800bb5c:	4240      	negs	r0, r0
 800bb5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb60:	2c00      	cmp	r4, #0
 800bb62:	d014      	beq.n	800bb8e <__register_exitproc+0x5e>
 800bb64:	0091      	lsls	r1, r2, #2
 800bb66:	1859      	adds	r1, r3, r1
 800bb68:	000f      	movs	r7, r1
 800bb6a:	3788      	adds	r7, #136	; 0x88
 800bb6c:	603e      	str	r6, [r7, #0]
 800bb6e:	2701      	movs	r7, #1
 800bb70:	001e      	movs	r6, r3
 800bb72:	4097      	lsls	r7, r2
 800bb74:	3685      	adds	r6, #133	; 0x85
 800bb76:	36ff      	adds	r6, #255	; 0xff
 800bb78:	6875      	ldr	r5, [r6, #4]
 800bb7a:	31fc      	adds	r1, #252	; 0xfc
 800bb7c:	433d      	orrs	r5, r7
 800bb7e:	6075      	str	r5, [r6, #4]
 800bb80:	9d01      	ldr	r5, [sp, #4]
 800bb82:	60cd      	str	r5, [r1, #12]
 800bb84:	2c02      	cmp	r4, #2
 800bb86:	d102      	bne.n	800bb8e <__register_exitproc+0x5e>
 800bb88:	68b1      	ldr	r1, [r6, #8]
 800bb8a:	4339      	orrs	r1, r7
 800bb8c:	60b1      	str	r1, [r6, #8]
 800bb8e:	1c51      	adds	r1, r2, #1
 800bb90:	6059      	str	r1, [r3, #4]
 800bb92:	3202      	adds	r2, #2
 800bb94:	9900      	ldr	r1, [sp, #0]
 800bb96:	0092      	lsls	r2, r2, #2
 800bb98:	50d1      	str	r1, [r2, r3]
 800bb9a:	f7fd fd32 	bl	8009602 <__retarget_lock_release_recursive>
 800bb9e:	2000      	movs	r0, #0
 800bba0:	e7dd      	b.n	800bb5e <__register_exitproc+0x2e>
 800bba2:	46c0      	nop			; (mov r8, r8)
 800bba4:	200002cc 	.word	0x200002cc
 800bba8:	20000c50 	.word	0x20000c50
 800bbac:	20000c88 	.word	0x20000c88

0800bbb0 <__assert_func>:
 800bbb0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800bbb2:	0014      	movs	r4, r2
 800bbb4:	001a      	movs	r2, r3
 800bbb6:	4b09      	ldr	r3, [pc, #36]	; (800bbdc <__assert_func+0x2c>)
 800bbb8:	0005      	movs	r5, r0
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	000e      	movs	r6, r1
 800bbbe:	68d8      	ldr	r0, [r3, #12]
 800bbc0:	4b07      	ldr	r3, [pc, #28]	; (800bbe0 <__assert_func+0x30>)
 800bbc2:	2c00      	cmp	r4, #0
 800bbc4:	d101      	bne.n	800bbca <__assert_func+0x1a>
 800bbc6:	4b07      	ldr	r3, [pc, #28]	; (800bbe4 <__assert_func+0x34>)
 800bbc8:	001c      	movs	r4, r3
 800bbca:	4907      	ldr	r1, [pc, #28]	; (800bbe8 <__assert_func+0x38>)
 800bbcc:	9301      	str	r3, [sp, #4]
 800bbce:	9402      	str	r4, [sp, #8]
 800bbd0:	002b      	movs	r3, r5
 800bbd2:	9600      	str	r6, [sp, #0]
 800bbd4:	f000 fedc 	bl	800c990 <fiprintf>
 800bbd8:	f001 fef0 	bl	800d9bc <abort>
 800bbdc:	200002c8 	.word	0x200002c8
 800bbe0:	0800fe08 	.word	0x0800fe08
 800bbe4:	0800fe43 	.word	0x0800fe43
 800bbe8:	0800fe15 	.word	0x0800fe15

0800bbec <_calloc_r>:
 800bbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbee:	2400      	movs	r4, #0
 800bbf0:	0c0b      	lsrs	r3, r1, #16
 800bbf2:	0c16      	lsrs	r6, r2, #16
 800bbf4:	42a3      	cmp	r3, r4
 800bbf6:	d133      	bne.n	800bc60 <_calloc_r+0x74>
 800bbf8:	42a6      	cmp	r6, r4
 800bbfa:	d121      	bne.n	800bc40 <_calloc_r+0x54>
 800bbfc:	b28b      	uxth	r3, r1
 800bbfe:	b291      	uxth	r1, r2
 800bc00:	4359      	muls	r1, r3
 800bc02:	f7fd fe23 	bl	800984c <_malloc_r>
 800bc06:	1e05      	subs	r5, r0, #0
 800bc08:	d033      	beq.n	800bc72 <_calloc_r+0x86>
 800bc0a:	0003      	movs	r3, r0
 800bc0c:	3b08      	subs	r3, #8
 800bc0e:	685a      	ldr	r2, [r3, #4]
 800bc10:	2303      	movs	r3, #3
 800bc12:	439a      	bics	r2, r3
 800bc14:	3a04      	subs	r2, #4
 800bc16:	2a24      	cmp	r2, #36	; 0x24
 800bc18:	d832      	bhi.n	800bc80 <_calloc_r+0x94>
 800bc1a:	0003      	movs	r3, r0
 800bc1c:	2a13      	cmp	r2, #19
 800bc1e:	d90a      	bls.n	800bc36 <_calloc_r+0x4a>
 800bc20:	6004      	str	r4, [r0, #0]
 800bc22:	6044      	str	r4, [r0, #4]
 800bc24:	3308      	adds	r3, #8
 800bc26:	2a1b      	cmp	r2, #27
 800bc28:	d905      	bls.n	800bc36 <_calloc_r+0x4a>
 800bc2a:	6084      	str	r4, [r0, #8]
 800bc2c:	60c4      	str	r4, [r0, #12]
 800bc2e:	2a24      	cmp	r2, #36	; 0x24
 800bc30:	d021      	beq.n	800bc76 <_calloc_r+0x8a>
 800bc32:	0003      	movs	r3, r0
 800bc34:	3310      	adds	r3, #16
 800bc36:	2200      	movs	r2, #0
 800bc38:	601a      	str	r2, [r3, #0]
 800bc3a:	605a      	str	r2, [r3, #4]
 800bc3c:	609a      	str	r2, [r3, #8]
 800bc3e:	e018      	b.n	800bc72 <_calloc_r+0x86>
 800bc40:	1c33      	adds	r3, r6, #0
 800bc42:	1c0d      	adds	r5, r1, #0
 800bc44:	b289      	uxth	r1, r1
 800bc46:	b292      	uxth	r2, r2
 800bc48:	434a      	muls	r2, r1
 800bc4a:	b2ad      	uxth	r5, r5
 800bc4c:	b299      	uxth	r1, r3
 800bc4e:	4369      	muls	r1, r5
 800bc50:	0c13      	lsrs	r3, r2, #16
 800bc52:	18c9      	adds	r1, r1, r3
 800bc54:	0c0b      	lsrs	r3, r1, #16
 800bc56:	d107      	bne.n	800bc68 <_calloc_r+0x7c>
 800bc58:	0409      	lsls	r1, r1, #16
 800bc5a:	b292      	uxth	r2, r2
 800bc5c:	4311      	orrs	r1, r2
 800bc5e:	e7d0      	b.n	800bc02 <_calloc_r+0x16>
 800bc60:	2e00      	cmp	r6, #0
 800bc62:	d101      	bne.n	800bc68 <_calloc_r+0x7c>
 800bc64:	1c15      	adds	r5, r2, #0
 800bc66:	e7ed      	b.n	800bc44 <_calloc_r+0x58>
 800bc68:	f7fd fc9e 	bl	80095a8 <__errno>
 800bc6c:	230c      	movs	r3, #12
 800bc6e:	2500      	movs	r5, #0
 800bc70:	6003      	str	r3, [r0, #0]
 800bc72:	0028      	movs	r0, r5
 800bc74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc76:	0003      	movs	r3, r0
 800bc78:	6104      	str	r4, [r0, #16]
 800bc7a:	3318      	adds	r3, #24
 800bc7c:	6144      	str	r4, [r0, #20]
 800bc7e:	e7da      	b.n	800bc36 <_calloc_r+0x4a>
 800bc80:	2100      	movs	r1, #0
 800bc82:	f7fd fc33 	bl	80094ec <memset>
 800bc86:	e7f4      	b.n	800bc72 <_calloc_r+0x86>

0800bc88 <quorem>:
 800bc88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc8a:	6902      	ldr	r2, [r0, #16]
 800bc8c:	690b      	ldr	r3, [r1, #16]
 800bc8e:	b089      	sub	sp, #36	; 0x24
 800bc90:	0007      	movs	r7, r0
 800bc92:	9104      	str	r1, [sp, #16]
 800bc94:	2000      	movs	r0, #0
 800bc96:	429a      	cmp	r2, r3
 800bc98:	db69      	blt.n	800bd6e <quorem+0xe6>
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	009c      	lsls	r4, r3, #2
 800bc9e:	9301      	str	r3, [sp, #4]
 800bca0:	000b      	movs	r3, r1
 800bca2:	3314      	adds	r3, #20
 800bca4:	9306      	str	r3, [sp, #24]
 800bca6:	191b      	adds	r3, r3, r4
 800bca8:	9305      	str	r3, [sp, #20]
 800bcaa:	003b      	movs	r3, r7
 800bcac:	3314      	adds	r3, #20
 800bcae:	9303      	str	r3, [sp, #12]
 800bcb0:	191c      	adds	r4, r3, r4
 800bcb2:	9b05      	ldr	r3, [sp, #20]
 800bcb4:	6826      	ldr	r6, [r4, #0]
 800bcb6:	681d      	ldr	r5, [r3, #0]
 800bcb8:	0030      	movs	r0, r6
 800bcba:	3501      	adds	r5, #1
 800bcbc:	0029      	movs	r1, r5
 800bcbe:	f7f4 fa3d 	bl	800013c <__udivsi3>
 800bcc2:	9002      	str	r0, [sp, #8]
 800bcc4:	42ae      	cmp	r6, r5
 800bcc6:	d329      	bcc.n	800bd1c <quorem+0x94>
 800bcc8:	9b06      	ldr	r3, [sp, #24]
 800bcca:	2600      	movs	r6, #0
 800bccc:	469c      	mov	ip, r3
 800bcce:	9d03      	ldr	r5, [sp, #12]
 800bcd0:	9606      	str	r6, [sp, #24]
 800bcd2:	4662      	mov	r2, ip
 800bcd4:	ca08      	ldmia	r2!, {r3}
 800bcd6:	6828      	ldr	r0, [r5, #0]
 800bcd8:	4694      	mov	ip, r2
 800bcda:	9a02      	ldr	r2, [sp, #8]
 800bcdc:	b299      	uxth	r1, r3
 800bcde:	4351      	muls	r1, r2
 800bce0:	0c1b      	lsrs	r3, r3, #16
 800bce2:	4353      	muls	r3, r2
 800bce4:	1989      	adds	r1, r1, r6
 800bce6:	0c0a      	lsrs	r2, r1, #16
 800bce8:	189b      	adds	r3, r3, r2
 800bcea:	9307      	str	r3, [sp, #28]
 800bcec:	0c1e      	lsrs	r6, r3, #16
 800bcee:	9b06      	ldr	r3, [sp, #24]
 800bcf0:	b282      	uxth	r2, r0
 800bcf2:	18d2      	adds	r2, r2, r3
 800bcf4:	466b      	mov	r3, sp
 800bcf6:	b289      	uxth	r1, r1
 800bcf8:	8b9b      	ldrh	r3, [r3, #28]
 800bcfa:	1a52      	subs	r2, r2, r1
 800bcfc:	0c01      	lsrs	r1, r0, #16
 800bcfe:	1ac9      	subs	r1, r1, r3
 800bd00:	1413      	asrs	r3, r2, #16
 800bd02:	18cb      	adds	r3, r1, r3
 800bd04:	1419      	asrs	r1, r3, #16
 800bd06:	b292      	uxth	r2, r2
 800bd08:	041b      	lsls	r3, r3, #16
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	c508      	stmia	r5!, {r3}
 800bd0e:	9b05      	ldr	r3, [sp, #20]
 800bd10:	9106      	str	r1, [sp, #24]
 800bd12:	4563      	cmp	r3, ip
 800bd14:	d2dd      	bcs.n	800bcd2 <quorem+0x4a>
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d030      	beq.n	800bd7e <quorem+0xf6>
 800bd1c:	0038      	movs	r0, r7
 800bd1e:	9904      	ldr	r1, [sp, #16]
 800bd20:	f7fe fa00 	bl	800a124 <__mcmp>
 800bd24:	2800      	cmp	r0, #0
 800bd26:	db21      	blt.n	800bd6c <quorem+0xe4>
 800bd28:	0038      	movs	r0, r7
 800bd2a:	2600      	movs	r6, #0
 800bd2c:	9b02      	ldr	r3, [sp, #8]
 800bd2e:	9c04      	ldr	r4, [sp, #16]
 800bd30:	3301      	adds	r3, #1
 800bd32:	9302      	str	r3, [sp, #8]
 800bd34:	3014      	adds	r0, #20
 800bd36:	3414      	adds	r4, #20
 800bd38:	6803      	ldr	r3, [r0, #0]
 800bd3a:	cc02      	ldmia	r4!, {r1}
 800bd3c:	b29d      	uxth	r5, r3
 800bd3e:	19ad      	adds	r5, r5, r6
 800bd40:	b28a      	uxth	r2, r1
 800bd42:	1aaa      	subs	r2, r5, r2
 800bd44:	0c09      	lsrs	r1, r1, #16
 800bd46:	0c1b      	lsrs	r3, r3, #16
 800bd48:	1a5b      	subs	r3, r3, r1
 800bd4a:	1411      	asrs	r1, r2, #16
 800bd4c:	185b      	adds	r3, r3, r1
 800bd4e:	141e      	asrs	r6, r3, #16
 800bd50:	b292      	uxth	r2, r2
 800bd52:	041b      	lsls	r3, r3, #16
 800bd54:	4313      	orrs	r3, r2
 800bd56:	c008      	stmia	r0!, {r3}
 800bd58:	9b05      	ldr	r3, [sp, #20]
 800bd5a:	42a3      	cmp	r3, r4
 800bd5c:	d2ec      	bcs.n	800bd38 <quorem+0xb0>
 800bd5e:	9b01      	ldr	r3, [sp, #4]
 800bd60:	9a03      	ldr	r2, [sp, #12]
 800bd62:	009b      	lsls	r3, r3, #2
 800bd64:	18d3      	adds	r3, r2, r3
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	2a00      	cmp	r2, #0
 800bd6a:	d015      	beq.n	800bd98 <quorem+0x110>
 800bd6c:	9802      	ldr	r0, [sp, #8]
 800bd6e:	b009      	add	sp, #36	; 0x24
 800bd70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd72:	6823      	ldr	r3, [r4, #0]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d106      	bne.n	800bd86 <quorem+0xfe>
 800bd78:	9b01      	ldr	r3, [sp, #4]
 800bd7a:	3b01      	subs	r3, #1
 800bd7c:	9301      	str	r3, [sp, #4]
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	3c04      	subs	r4, #4
 800bd82:	42a3      	cmp	r3, r4
 800bd84:	d3f5      	bcc.n	800bd72 <quorem+0xea>
 800bd86:	9b01      	ldr	r3, [sp, #4]
 800bd88:	613b      	str	r3, [r7, #16]
 800bd8a:	e7c7      	b.n	800bd1c <quorem+0x94>
 800bd8c:	681a      	ldr	r2, [r3, #0]
 800bd8e:	2a00      	cmp	r2, #0
 800bd90:	d106      	bne.n	800bda0 <quorem+0x118>
 800bd92:	9a01      	ldr	r2, [sp, #4]
 800bd94:	3a01      	subs	r2, #1
 800bd96:	9201      	str	r2, [sp, #4]
 800bd98:	9a03      	ldr	r2, [sp, #12]
 800bd9a:	3b04      	subs	r3, #4
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d3f5      	bcc.n	800bd8c <quorem+0x104>
 800bda0:	9b01      	ldr	r3, [sp, #4]
 800bda2:	613b      	str	r3, [r7, #16]
 800bda4:	e7e2      	b.n	800bd6c <quorem+0xe4>
	...

0800bda8 <_dtoa_r>:
 800bda8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdaa:	0014      	movs	r4, r2
 800bdac:	001d      	movs	r5, r3
 800bdae:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800bdb0:	b09d      	sub	sp, #116	; 0x74
 800bdb2:	9408      	str	r4, [sp, #32]
 800bdb4:	9509      	str	r5, [sp, #36]	; 0x24
 800bdb6:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800bdb8:	9004      	str	r0, [sp, #16]
 800bdba:	2900      	cmp	r1, #0
 800bdbc:	d009      	beq.n	800bdd2 <_dtoa_r+0x2a>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bdc2:	4093      	lsls	r3, r2
 800bdc4:	604a      	str	r2, [r1, #4]
 800bdc6:	608b      	str	r3, [r1, #8]
 800bdc8:	f7fd ff9e 	bl	8009d08 <_Bfree>
 800bdcc:	2300      	movs	r3, #0
 800bdce:	9a04      	ldr	r2, [sp, #16]
 800bdd0:	6393      	str	r3, [r2, #56]	; 0x38
 800bdd2:	2d00      	cmp	r5, #0
 800bdd4:	da1e      	bge.n	800be14 <_dtoa_r+0x6c>
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	6033      	str	r3, [r6, #0]
 800bdda:	006b      	lsls	r3, r5, #1
 800bddc:	085b      	lsrs	r3, r3, #1
 800bdde:	9309      	str	r3, [sp, #36]	; 0x24
 800bde0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bde2:	4bb5      	ldr	r3, [pc, #724]	; (800c0b8 <_dtoa_r+0x310>)
 800bde4:	4ab4      	ldr	r2, [pc, #720]	; (800c0b8 <_dtoa_r+0x310>)
 800bde6:	403b      	ands	r3, r7
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d116      	bne.n	800be1a <_dtoa_r+0x72>
 800bdec:	4bb3      	ldr	r3, [pc, #716]	; (800c0bc <_dtoa_r+0x314>)
 800bdee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bdf0:	6013      	str	r3, [r2, #0]
 800bdf2:	033b      	lsls	r3, r7, #12
 800bdf4:	0b1b      	lsrs	r3, r3, #12
 800bdf6:	4323      	orrs	r3, r4
 800bdf8:	d101      	bne.n	800bdfe <_dtoa_r+0x56>
 800bdfa:	f000 fdb2 	bl	800c962 <_dtoa_r+0xbba>
 800bdfe:	4bb0      	ldr	r3, [pc, #704]	; (800c0c0 <_dtoa_r+0x318>)
 800be00:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800be02:	9306      	str	r3, [sp, #24]
 800be04:	2a00      	cmp	r2, #0
 800be06:	d002      	beq.n	800be0e <_dtoa_r+0x66>
 800be08:	4bae      	ldr	r3, [pc, #696]	; (800c0c4 <_dtoa_r+0x31c>)
 800be0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800be0c:	6013      	str	r3, [r2, #0]
 800be0e:	9806      	ldr	r0, [sp, #24]
 800be10:	b01d      	add	sp, #116	; 0x74
 800be12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be14:	2300      	movs	r3, #0
 800be16:	6033      	str	r3, [r6, #0]
 800be18:	e7e2      	b.n	800bde0 <_dtoa_r+0x38>
 800be1a:	9a08      	ldr	r2, [sp, #32]
 800be1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be1e:	9210      	str	r2, [sp, #64]	; 0x40
 800be20:	9311      	str	r3, [sp, #68]	; 0x44
 800be22:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be24:	9911      	ldr	r1, [sp, #68]	; 0x44
 800be26:	2200      	movs	r2, #0
 800be28:	2300      	movs	r3, #0
 800be2a:	f7f4 fb0d 	bl	8000448 <__aeabi_dcmpeq>
 800be2e:	1e06      	subs	r6, r0, #0
 800be30:	d009      	beq.n	800be46 <_dtoa_r+0x9e>
 800be32:	2301      	movs	r3, #1
 800be34:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800be36:	6013      	str	r3, [r2, #0]
 800be38:	4ba3      	ldr	r3, [pc, #652]	; (800c0c8 <_dtoa_r+0x320>)
 800be3a:	9306      	str	r3, [sp, #24]
 800be3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d0e5      	beq.n	800be0e <_dtoa_r+0x66>
 800be42:	4ba2      	ldr	r3, [pc, #648]	; (800c0cc <_dtoa_r+0x324>)
 800be44:	e7e1      	b.n	800be0a <_dtoa_r+0x62>
 800be46:	ab1a      	add	r3, sp, #104	; 0x68
 800be48:	9301      	str	r3, [sp, #4]
 800be4a:	ab1b      	add	r3, sp, #108	; 0x6c
 800be4c:	9300      	str	r3, [sp, #0]
 800be4e:	9804      	ldr	r0, [sp, #16]
 800be50:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800be52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be54:	f7fe fa1a 	bl	800a28c <__d2b>
 800be58:	007a      	lsls	r2, r7, #1
 800be5a:	9005      	str	r0, [sp, #20]
 800be5c:	0d52      	lsrs	r2, r2, #21
 800be5e:	d100      	bne.n	800be62 <_dtoa_r+0xba>
 800be60:	e07b      	b.n	800bf5a <_dtoa_r+0x1b2>
 800be62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be64:	9617      	str	r6, [sp, #92]	; 0x5c
 800be66:	0319      	lsls	r1, r3, #12
 800be68:	4b99      	ldr	r3, [pc, #612]	; (800c0d0 <_dtoa_r+0x328>)
 800be6a:	0b09      	lsrs	r1, r1, #12
 800be6c:	430b      	orrs	r3, r1
 800be6e:	4999      	ldr	r1, [pc, #612]	; (800c0d4 <_dtoa_r+0x32c>)
 800be70:	1857      	adds	r7, r2, r1
 800be72:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be74:	9911      	ldr	r1, [sp, #68]	; 0x44
 800be76:	0019      	movs	r1, r3
 800be78:	2200      	movs	r2, #0
 800be7a:	4b97      	ldr	r3, [pc, #604]	; (800c0d8 <_dtoa_r+0x330>)
 800be7c:	f7f5 ffb4 	bl	8001de8 <__aeabi_dsub>
 800be80:	4a96      	ldr	r2, [pc, #600]	; (800c0dc <_dtoa_r+0x334>)
 800be82:	4b97      	ldr	r3, [pc, #604]	; (800c0e0 <_dtoa_r+0x338>)
 800be84:	f7f5 fcee 	bl	8001864 <__aeabi_dmul>
 800be88:	4a96      	ldr	r2, [pc, #600]	; (800c0e4 <_dtoa_r+0x33c>)
 800be8a:	4b97      	ldr	r3, [pc, #604]	; (800c0e8 <_dtoa_r+0x340>)
 800be8c:	f7f4 fd90 	bl	80009b0 <__aeabi_dadd>
 800be90:	0004      	movs	r4, r0
 800be92:	0038      	movs	r0, r7
 800be94:	000d      	movs	r5, r1
 800be96:	f7f6 fb7d 	bl	8002594 <__aeabi_i2d>
 800be9a:	4a94      	ldr	r2, [pc, #592]	; (800c0ec <_dtoa_r+0x344>)
 800be9c:	4b94      	ldr	r3, [pc, #592]	; (800c0f0 <_dtoa_r+0x348>)
 800be9e:	f7f5 fce1 	bl	8001864 <__aeabi_dmul>
 800bea2:	0002      	movs	r2, r0
 800bea4:	000b      	movs	r3, r1
 800bea6:	0020      	movs	r0, r4
 800bea8:	0029      	movs	r1, r5
 800beaa:	f7f4 fd81 	bl	80009b0 <__aeabi_dadd>
 800beae:	0004      	movs	r4, r0
 800beb0:	000d      	movs	r5, r1
 800beb2:	f7f6 fb39 	bl	8002528 <__aeabi_d2iz>
 800beb6:	2200      	movs	r2, #0
 800beb8:	9003      	str	r0, [sp, #12]
 800beba:	2300      	movs	r3, #0
 800bebc:	0020      	movs	r0, r4
 800bebe:	0029      	movs	r1, r5
 800bec0:	f7f4 fac8 	bl	8000454 <__aeabi_dcmplt>
 800bec4:	2800      	cmp	r0, #0
 800bec6:	d00b      	beq.n	800bee0 <_dtoa_r+0x138>
 800bec8:	9803      	ldr	r0, [sp, #12]
 800beca:	f7f6 fb63 	bl	8002594 <__aeabi_i2d>
 800bece:	002b      	movs	r3, r5
 800bed0:	0022      	movs	r2, r4
 800bed2:	f7f4 fab9 	bl	8000448 <__aeabi_dcmpeq>
 800bed6:	4243      	negs	r3, r0
 800bed8:	4158      	adcs	r0, r3
 800beda:	9b03      	ldr	r3, [sp, #12]
 800bedc:	1a1b      	subs	r3, r3, r0
 800bede:	9303      	str	r3, [sp, #12]
 800bee0:	2301      	movs	r3, #1
 800bee2:	9316      	str	r3, [sp, #88]	; 0x58
 800bee4:	9b03      	ldr	r3, [sp, #12]
 800bee6:	2b16      	cmp	r3, #22
 800bee8:	d810      	bhi.n	800bf0c <_dtoa_r+0x164>
 800beea:	9810      	ldr	r0, [sp, #64]	; 0x40
 800beec:	9911      	ldr	r1, [sp, #68]	; 0x44
 800beee:	9a03      	ldr	r2, [sp, #12]
 800bef0:	4b80      	ldr	r3, [pc, #512]	; (800c0f4 <_dtoa_r+0x34c>)
 800bef2:	00d2      	lsls	r2, r2, #3
 800bef4:	189b      	adds	r3, r3, r2
 800bef6:	681a      	ldr	r2, [r3, #0]
 800bef8:	685b      	ldr	r3, [r3, #4]
 800befa:	f7f4 faab 	bl	8000454 <__aeabi_dcmplt>
 800befe:	2800      	cmp	r0, #0
 800bf00:	d047      	beq.n	800bf92 <_dtoa_r+0x1ea>
 800bf02:	9b03      	ldr	r3, [sp, #12]
 800bf04:	3b01      	subs	r3, #1
 800bf06:	9303      	str	r3, [sp, #12]
 800bf08:	2300      	movs	r3, #0
 800bf0a:	9316      	str	r3, [sp, #88]	; 0x58
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bf10:	920a      	str	r2, [sp, #40]	; 0x28
 800bf12:	1bdb      	subs	r3, r3, r7
 800bf14:	1e5a      	subs	r2, r3, #1
 800bf16:	d53e      	bpl.n	800bf96 <_dtoa_r+0x1ee>
 800bf18:	2201      	movs	r2, #1
 800bf1a:	1ad3      	subs	r3, r2, r3
 800bf1c:	930a      	str	r3, [sp, #40]	; 0x28
 800bf1e:	2300      	movs	r3, #0
 800bf20:	930c      	str	r3, [sp, #48]	; 0x30
 800bf22:	9b03      	ldr	r3, [sp, #12]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	db38      	blt.n	800bf9a <_dtoa_r+0x1f2>
 800bf28:	9a03      	ldr	r2, [sp, #12]
 800bf2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bf2c:	4694      	mov	ip, r2
 800bf2e:	4463      	add	r3, ip
 800bf30:	930c      	str	r3, [sp, #48]	; 0x30
 800bf32:	2300      	movs	r3, #0
 800bf34:	9213      	str	r2, [sp, #76]	; 0x4c
 800bf36:	930d      	str	r3, [sp, #52]	; 0x34
 800bf38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf3a:	2401      	movs	r4, #1
 800bf3c:	2b09      	cmp	r3, #9
 800bf3e:	d867      	bhi.n	800c010 <_dtoa_r+0x268>
 800bf40:	2b05      	cmp	r3, #5
 800bf42:	dd02      	ble.n	800bf4a <_dtoa_r+0x1a2>
 800bf44:	2400      	movs	r4, #0
 800bf46:	3b04      	subs	r3, #4
 800bf48:	9322      	str	r3, [sp, #136]	; 0x88
 800bf4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf4c:	1e98      	subs	r0, r3, #2
 800bf4e:	2803      	cmp	r0, #3
 800bf50:	d867      	bhi.n	800c022 <_dtoa_r+0x27a>
 800bf52:	f7f4 f8df 	bl	8000114 <__gnu_thumb1_case_uqi>
 800bf56:	3a2b      	.short	0x3a2b
 800bf58:	5b38      	.short	0x5b38
 800bf5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf5c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800bf5e:	18f6      	adds	r6, r6, r3
 800bf60:	4b65      	ldr	r3, [pc, #404]	; (800c0f8 <_dtoa_r+0x350>)
 800bf62:	18f2      	adds	r2, r6, r3
 800bf64:	2a20      	cmp	r2, #32
 800bf66:	dd0f      	ble.n	800bf88 <_dtoa_r+0x1e0>
 800bf68:	2340      	movs	r3, #64	; 0x40
 800bf6a:	1a9b      	subs	r3, r3, r2
 800bf6c:	409f      	lsls	r7, r3
 800bf6e:	4b63      	ldr	r3, [pc, #396]	; (800c0fc <_dtoa_r+0x354>)
 800bf70:	0038      	movs	r0, r7
 800bf72:	18f3      	adds	r3, r6, r3
 800bf74:	40dc      	lsrs	r4, r3
 800bf76:	4320      	orrs	r0, r4
 800bf78:	f7f6 fb3c 	bl	80025f4 <__aeabi_ui2d>
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	4b60      	ldr	r3, [pc, #384]	; (800c100 <_dtoa_r+0x358>)
 800bf80:	1e77      	subs	r7, r6, #1
 800bf82:	18cb      	adds	r3, r1, r3
 800bf84:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf86:	e776      	b.n	800be76 <_dtoa_r+0xce>
 800bf88:	2320      	movs	r3, #32
 800bf8a:	0020      	movs	r0, r4
 800bf8c:	1a9b      	subs	r3, r3, r2
 800bf8e:	4098      	lsls	r0, r3
 800bf90:	e7f2      	b.n	800bf78 <_dtoa_r+0x1d0>
 800bf92:	9016      	str	r0, [sp, #88]	; 0x58
 800bf94:	e7ba      	b.n	800bf0c <_dtoa_r+0x164>
 800bf96:	920c      	str	r2, [sp, #48]	; 0x30
 800bf98:	e7c3      	b.n	800bf22 <_dtoa_r+0x17a>
 800bf9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf9c:	9a03      	ldr	r2, [sp, #12]
 800bf9e:	1a9b      	subs	r3, r3, r2
 800bfa0:	930a      	str	r3, [sp, #40]	; 0x28
 800bfa2:	4253      	negs	r3, r2
 800bfa4:	930d      	str	r3, [sp, #52]	; 0x34
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	9313      	str	r3, [sp, #76]	; 0x4c
 800bfaa:	e7c5      	b.n	800bf38 <_dtoa_r+0x190>
 800bfac:	2300      	movs	r3, #0
 800bfae:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bfb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfb4:	9307      	str	r3, [sp, #28]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	dc13      	bgt.n	800bfe2 <_dtoa_r+0x23a>
 800bfba:	2301      	movs	r3, #1
 800bfbc:	001a      	movs	r2, r3
 800bfbe:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfc0:	9307      	str	r3, [sp, #28]
 800bfc2:	9223      	str	r2, [sp, #140]	; 0x8c
 800bfc4:	e00d      	b.n	800bfe2 <_dtoa_r+0x23a>
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	e7f1      	b.n	800bfae <_dtoa_r+0x206>
 800bfca:	2300      	movs	r3, #0
 800bfcc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bfce:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfd0:	4694      	mov	ip, r2
 800bfd2:	9b03      	ldr	r3, [sp, #12]
 800bfd4:	4463      	add	r3, ip
 800bfd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfd8:	3301      	adds	r3, #1
 800bfda:	9307      	str	r3, [sp, #28]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	dc00      	bgt.n	800bfe2 <_dtoa_r+0x23a>
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	2100      	movs	r1, #0
 800bfe4:	2204      	movs	r2, #4
 800bfe6:	0010      	movs	r0, r2
 800bfe8:	3014      	adds	r0, #20
 800bfea:	4298      	cmp	r0, r3
 800bfec:	d91d      	bls.n	800c02a <_dtoa_r+0x282>
 800bfee:	9b04      	ldr	r3, [sp, #16]
 800bff0:	0018      	movs	r0, r3
 800bff2:	63d9      	str	r1, [r3, #60]	; 0x3c
 800bff4:	f7fd fe60 	bl	8009cb8 <_Balloc>
 800bff8:	9006      	str	r0, [sp, #24]
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d118      	bne.n	800c030 <_dtoa_r+0x288>
 800bffe:	21b0      	movs	r1, #176	; 0xb0
 800c000:	4b40      	ldr	r3, [pc, #256]	; (800c104 <_dtoa_r+0x35c>)
 800c002:	4841      	ldr	r0, [pc, #260]	; (800c108 <_dtoa_r+0x360>)
 800c004:	9a06      	ldr	r2, [sp, #24]
 800c006:	31ff      	adds	r1, #255	; 0xff
 800c008:	f7ff fdd2 	bl	800bbb0 <__assert_func>
 800c00c:	2301      	movs	r3, #1
 800c00e:	e7dd      	b.n	800bfcc <_dtoa_r+0x224>
 800c010:	2300      	movs	r3, #0
 800c012:	940f      	str	r4, [sp, #60]	; 0x3c
 800c014:	9322      	str	r3, [sp, #136]	; 0x88
 800c016:	3b01      	subs	r3, #1
 800c018:	930b      	str	r3, [sp, #44]	; 0x2c
 800c01a:	9307      	str	r3, [sp, #28]
 800c01c:	2200      	movs	r2, #0
 800c01e:	3313      	adds	r3, #19
 800c020:	e7cf      	b.n	800bfc2 <_dtoa_r+0x21a>
 800c022:	2301      	movs	r3, #1
 800c024:	930f      	str	r3, [sp, #60]	; 0x3c
 800c026:	3b02      	subs	r3, #2
 800c028:	e7f6      	b.n	800c018 <_dtoa_r+0x270>
 800c02a:	3101      	adds	r1, #1
 800c02c:	0052      	lsls	r2, r2, #1
 800c02e:	e7da      	b.n	800bfe6 <_dtoa_r+0x23e>
 800c030:	9b04      	ldr	r3, [sp, #16]
 800c032:	9a06      	ldr	r2, [sp, #24]
 800c034:	639a      	str	r2, [r3, #56]	; 0x38
 800c036:	9b07      	ldr	r3, [sp, #28]
 800c038:	2b0e      	cmp	r3, #14
 800c03a:	d900      	bls.n	800c03e <_dtoa_r+0x296>
 800c03c:	e0e3      	b.n	800c206 <_dtoa_r+0x45e>
 800c03e:	2c00      	cmp	r4, #0
 800c040:	d100      	bne.n	800c044 <_dtoa_r+0x29c>
 800c042:	e0e0      	b.n	800c206 <_dtoa_r+0x45e>
 800c044:	9b03      	ldr	r3, [sp, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	dd62      	ble.n	800c110 <_dtoa_r+0x368>
 800c04a:	210f      	movs	r1, #15
 800c04c:	9a03      	ldr	r2, [sp, #12]
 800c04e:	4b29      	ldr	r3, [pc, #164]	; (800c0f4 <_dtoa_r+0x34c>)
 800c050:	400a      	ands	r2, r1
 800c052:	00d2      	lsls	r2, r2, #3
 800c054:	189b      	adds	r3, r3, r2
 800c056:	681e      	ldr	r6, [r3, #0]
 800c058:	685f      	ldr	r7, [r3, #4]
 800c05a:	9b03      	ldr	r3, [sp, #12]
 800c05c:	2402      	movs	r4, #2
 800c05e:	111d      	asrs	r5, r3, #4
 800c060:	05db      	lsls	r3, r3, #23
 800c062:	d50a      	bpl.n	800c07a <_dtoa_r+0x2d2>
 800c064:	4b29      	ldr	r3, [pc, #164]	; (800c10c <_dtoa_r+0x364>)
 800c066:	400d      	ands	r5, r1
 800c068:	6a1a      	ldr	r2, [r3, #32]
 800c06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c06c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c06e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c070:	f7f4 fffe 	bl	8001070 <__aeabi_ddiv>
 800c074:	9008      	str	r0, [sp, #32]
 800c076:	9109      	str	r1, [sp, #36]	; 0x24
 800c078:	3401      	adds	r4, #1
 800c07a:	4b24      	ldr	r3, [pc, #144]	; (800c10c <_dtoa_r+0x364>)
 800c07c:	930e      	str	r3, [sp, #56]	; 0x38
 800c07e:	2d00      	cmp	r5, #0
 800c080:	d108      	bne.n	800c094 <_dtoa_r+0x2ec>
 800c082:	9808      	ldr	r0, [sp, #32]
 800c084:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c086:	0032      	movs	r2, r6
 800c088:	003b      	movs	r3, r7
 800c08a:	f7f4 fff1 	bl	8001070 <__aeabi_ddiv>
 800c08e:	9008      	str	r0, [sp, #32]
 800c090:	9109      	str	r1, [sp, #36]	; 0x24
 800c092:	e058      	b.n	800c146 <_dtoa_r+0x39e>
 800c094:	2301      	movs	r3, #1
 800c096:	421d      	tst	r5, r3
 800c098:	d009      	beq.n	800c0ae <_dtoa_r+0x306>
 800c09a:	18e4      	adds	r4, r4, r3
 800c09c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c09e:	0030      	movs	r0, r6
 800c0a0:	681a      	ldr	r2, [r3, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	0039      	movs	r1, r7
 800c0a6:	f7f5 fbdd 	bl	8001864 <__aeabi_dmul>
 800c0aa:	0006      	movs	r6, r0
 800c0ac:	000f      	movs	r7, r1
 800c0ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0b0:	106d      	asrs	r5, r5, #1
 800c0b2:	3308      	adds	r3, #8
 800c0b4:	e7e2      	b.n	800c07c <_dtoa_r+0x2d4>
 800c0b6:	46c0      	nop			; (mov r8, r8)
 800c0b8:	7ff00000 	.word	0x7ff00000
 800c0bc:	0000270f 	.word	0x0000270f
 800c0c0:	0800fe4d 	.word	0x0800fe4d
 800c0c4:	0800fe50 	.word	0x0800fe50
 800c0c8:	0800fde6 	.word	0x0800fde6
 800c0cc:	0800fde7 	.word	0x0800fde7
 800c0d0:	3ff00000 	.word	0x3ff00000
 800c0d4:	fffffc01 	.word	0xfffffc01
 800c0d8:	3ff80000 	.word	0x3ff80000
 800c0dc:	636f4361 	.word	0x636f4361
 800c0e0:	3fd287a7 	.word	0x3fd287a7
 800c0e4:	8b60c8b3 	.word	0x8b60c8b3
 800c0e8:	3fc68a28 	.word	0x3fc68a28
 800c0ec:	509f79fb 	.word	0x509f79fb
 800c0f0:	3fd34413 	.word	0x3fd34413
 800c0f4:	0800fce0 	.word	0x0800fce0
 800c0f8:	00000432 	.word	0x00000432
 800c0fc:	00000412 	.word	0x00000412
 800c100:	fe100000 	.word	0xfe100000
 800c104:	0800fc4b 	.word	0x0800fc4b
 800c108:	0800fe51 	.word	0x0800fe51
 800c10c:	0800fcb8 	.word	0x0800fcb8
 800c110:	9b03      	ldr	r3, [sp, #12]
 800c112:	2402      	movs	r4, #2
 800c114:	2b00      	cmp	r3, #0
 800c116:	d016      	beq.n	800c146 <_dtoa_r+0x39e>
 800c118:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c11a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c11c:	220f      	movs	r2, #15
 800c11e:	425d      	negs	r5, r3
 800c120:	402a      	ands	r2, r5
 800c122:	4bdd      	ldr	r3, [pc, #884]	; (800c498 <_dtoa_r+0x6f0>)
 800c124:	00d2      	lsls	r2, r2, #3
 800c126:	189b      	adds	r3, r3, r2
 800c128:	681a      	ldr	r2, [r3, #0]
 800c12a:	685b      	ldr	r3, [r3, #4]
 800c12c:	f7f5 fb9a 	bl	8001864 <__aeabi_dmul>
 800c130:	2701      	movs	r7, #1
 800c132:	2300      	movs	r3, #0
 800c134:	9008      	str	r0, [sp, #32]
 800c136:	9109      	str	r1, [sp, #36]	; 0x24
 800c138:	4ed8      	ldr	r6, [pc, #864]	; (800c49c <_dtoa_r+0x6f4>)
 800c13a:	112d      	asrs	r5, r5, #4
 800c13c:	2d00      	cmp	r5, #0
 800c13e:	d000      	beq.n	800c142 <_dtoa_r+0x39a>
 800c140:	e091      	b.n	800c266 <_dtoa_r+0x4be>
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1a3      	bne.n	800c08e <_dtoa_r+0x2e6>
 800c146:	9e08      	ldr	r6, [sp, #32]
 800c148:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c14a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d100      	bne.n	800c152 <_dtoa_r+0x3aa>
 800c150:	e094      	b.n	800c27c <_dtoa_r+0x4d4>
 800c152:	2200      	movs	r2, #0
 800c154:	0030      	movs	r0, r6
 800c156:	0039      	movs	r1, r7
 800c158:	4bd1      	ldr	r3, [pc, #836]	; (800c4a0 <_dtoa_r+0x6f8>)
 800c15a:	f7f4 f97b 	bl	8000454 <__aeabi_dcmplt>
 800c15e:	2800      	cmp	r0, #0
 800c160:	d100      	bne.n	800c164 <_dtoa_r+0x3bc>
 800c162:	e08b      	b.n	800c27c <_dtoa_r+0x4d4>
 800c164:	9b07      	ldr	r3, [sp, #28]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d100      	bne.n	800c16c <_dtoa_r+0x3c4>
 800c16a:	e087      	b.n	800c27c <_dtoa_r+0x4d4>
 800c16c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c16e:	2b00      	cmp	r3, #0
 800c170:	dd45      	ble.n	800c1fe <_dtoa_r+0x456>
 800c172:	9b03      	ldr	r3, [sp, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	3b01      	subs	r3, #1
 800c178:	930e      	str	r3, [sp, #56]	; 0x38
 800c17a:	0030      	movs	r0, r6
 800c17c:	4bc9      	ldr	r3, [pc, #804]	; (800c4a4 <_dtoa_r+0x6fc>)
 800c17e:	0039      	movs	r1, r7
 800c180:	f7f5 fb70 	bl	8001864 <__aeabi_dmul>
 800c184:	9008      	str	r0, [sp, #32]
 800c186:	9109      	str	r1, [sp, #36]	; 0x24
 800c188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c18a:	3401      	adds	r4, #1
 800c18c:	0020      	movs	r0, r4
 800c18e:	9e08      	ldr	r6, [sp, #32]
 800c190:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c192:	9312      	str	r3, [sp, #72]	; 0x48
 800c194:	f7f6 f9fe 	bl	8002594 <__aeabi_i2d>
 800c198:	0032      	movs	r2, r6
 800c19a:	003b      	movs	r3, r7
 800c19c:	f7f5 fb62 	bl	8001864 <__aeabi_dmul>
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	4bc1      	ldr	r3, [pc, #772]	; (800c4a8 <_dtoa_r+0x700>)
 800c1a4:	f7f4 fc04 	bl	80009b0 <__aeabi_dadd>
 800c1a8:	4ac0      	ldr	r2, [pc, #768]	; (800c4ac <_dtoa_r+0x704>)
 800c1aa:	9014      	str	r0, [sp, #80]	; 0x50
 800c1ac:	9115      	str	r1, [sp, #84]	; 0x54
 800c1ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1b0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800c1b2:	4694      	mov	ip, r2
 800c1b4:	9308      	str	r3, [sp, #32]
 800c1b6:	9409      	str	r4, [sp, #36]	; 0x24
 800c1b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1ba:	4463      	add	r3, ip
 800c1bc:	9318      	str	r3, [sp, #96]	; 0x60
 800c1be:	9309      	str	r3, [sp, #36]	; 0x24
 800c1c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d15e      	bne.n	800c284 <_dtoa_r+0x4dc>
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	4bb9      	ldr	r3, [pc, #740]	; (800c4b0 <_dtoa_r+0x708>)
 800c1ca:	0030      	movs	r0, r6
 800c1cc:	0039      	movs	r1, r7
 800c1ce:	f7f5 fe0b 	bl	8001de8 <__aeabi_dsub>
 800c1d2:	9a08      	ldr	r2, [sp, #32]
 800c1d4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c1d6:	0004      	movs	r4, r0
 800c1d8:	000d      	movs	r5, r1
 800c1da:	f7f4 f94f 	bl	800047c <__aeabi_dcmpgt>
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	d000      	beq.n	800c1e4 <_dtoa_r+0x43c>
 800c1e2:	e2b3      	b.n	800c74c <_dtoa_r+0x9a4>
 800c1e4:	48b3      	ldr	r0, [pc, #716]	; (800c4b4 <_dtoa_r+0x70c>)
 800c1e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c1e8:	4684      	mov	ip, r0
 800c1ea:	4461      	add	r1, ip
 800c1ec:	000b      	movs	r3, r1
 800c1ee:	0020      	movs	r0, r4
 800c1f0:	0029      	movs	r1, r5
 800c1f2:	9a08      	ldr	r2, [sp, #32]
 800c1f4:	f7f4 f92e 	bl	8000454 <__aeabi_dcmplt>
 800c1f8:	2800      	cmp	r0, #0
 800c1fa:	d000      	beq.n	800c1fe <_dtoa_r+0x456>
 800c1fc:	e2a3      	b.n	800c746 <_dtoa_r+0x99e>
 800c1fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c200:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800c202:	9308      	str	r3, [sp, #32]
 800c204:	9409      	str	r4, [sp, #36]	; 0x24
 800c206:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c208:	2b00      	cmp	r3, #0
 800c20a:	da00      	bge.n	800c20e <_dtoa_r+0x466>
 800c20c:	e179      	b.n	800c502 <_dtoa_r+0x75a>
 800c20e:	9a03      	ldr	r2, [sp, #12]
 800c210:	2a0e      	cmp	r2, #14
 800c212:	dd00      	ble.n	800c216 <_dtoa_r+0x46e>
 800c214:	e175      	b.n	800c502 <_dtoa_r+0x75a>
 800c216:	4ba0      	ldr	r3, [pc, #640]	; (800c498 <_dtoa_r+0x6f0>)
 800c218:	00d2      	lsls	r2, r2, #3
 800c21a:	189b      	adds	r3, r3, r2
 800c21c:	681e      	ldr	r6, [r3, #0]
 800c21e:	685f      	ldr	r7, [r3, #4]
 800c220:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c222:	2b00      	cmp	r3, #0
 800c224:	db00      	blt.n	800c228 <_dtoa_r+0x480>
 800c226:	e0e5      	b.n	800c3f4 <_dtoa_r+0x64c>
 800c228:	9b07      	ldr	r3, [sp, #28]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	dd00      	ble.n	800c230 <_dtoa_r+0x488>
 800c22e:	e0e1      	b.n	800c3f4 <_dtoa_r+0x64c>
 800c230:	d000      	beq.n	800c234 <_dtoa_r+0x48c>
 800c232:	e288      	b.n	800c746 <_dtoa_r+0x99e>
 800c234:	2200      	movs	r2, #0
 800c236:	0030      	movs	r0, r6
 800c238:	0039      	movs	r1, r7
 800c23a:	4b9d      	ldr	r3, [pc, #628]	; (800c4b0 <_dtoa_r+0x708>)
 800c23c:	f7f5 fb12 	bl	8001864 <__aeabi_dmul>
 800c240:	9a08      	ldr	r2, [sp, #32]
 800c242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c244:	f7f4 f924 	bl	8000490 <__aeabi_dcmpge>
 800c248:	9e07      	ldr	r6, [sp, #28]
 800c24a:	0037      	movs	r7, r6
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d000      	beq.n	800c252 <_dtoa_r+0x4aa>
 800c250:	e25f      	b.n	800c712 <_dtoa_r+0x96a>
 800c252:	9b06      	ldr	r3, [sp, #24]
 800c254:	9a06      	ldr	r2, [sp, #24]
 800c256:	3301      	adds	r3, #1
 800c258:	9308      	str	r3, [sp, #32]
 800c25a:	2331      	movs	r3, #49	; 0x31
 800c25c:	7013      	strb	r3, [r2, #0]
 800c25e:	9b03      	ldr	r3, [sp, #12]
 800c260:	3301      	adds	r3, #1
 800c262:	9303      	str	r3, [sp, #12]
 800c264:	e25a      	b.n	800c71c <_dtoa_r+0x974>
 800c266:	423d      	tst	r5, r7
 800c268:	d005      	beq.n	800c276 <_dtoa_r+0x4ce>
 800c26a:	6832      	ldr	r2, [r6, #0]
 800c26c:	6873      	ldr	r3, [r6, #4]
 800c26e:	f7f5 faf9 	bl	8001864 <__aeabi_dmul>
 800c272:	003b      	movs	r3, r7
 800c274:	3401      	adds	r4, #1
 800c276:	106d      	asrs	r5, r5, #1
 800c278:	3608      	adds	r6, #8
 800c27a:	e75f      	b.n	800c13c <_dtoa_r+0x394>
 800c27c:	9b03      	ldr	r3, [sp, #12]
 800c27e:	930e      	str	r3, [sp, #56]	; 0x38
 800c280:	9b07      	ldr	r3, [sp, #28]
 800c282:	e783      	b.n	800c18c <_dtoa_r+0x3e4>
 800c284:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c286:	4b84      	ldr	r3, [pc, #528]	; (800c498 <_dtoa_r+0x6f0>)
 800c288:	3a01      	subs	r2, #1
 800c28a:	00d2      	lsls	r2, r2, #3
 800c28c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c28e:	189b      	adds	r3, r3, r2
 800c290:	9c08      	ldr	r4, [sp, #32]
 800c292:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	2900      	cmp	r1, #0
 800c29a:	d051      	beq.n	800c340 <_dtoa_r+0x598>
 800c29c:	2000      	movs	r0, #0
 800c29e:	4986      	ldr	r1, [pc, #536]	; (800c4b8 <_dtoa_r+0x710>)
 800c2a0:	f7f4 fee6 	bl	8001070 <__aeabi_ddiv>
 800c2a4:	0022      	movs	r2, r4
 800c2a6:	002b      	movs	r3, r5
 800c2a8:	f7f5 fd9e 	bl	8001de8 <__aeabi_dsub>
 800c2ac:	9a06      	ldr	r2, [sp, #24]
 800c2ae:	0004      	movs	r4, r0
 800c2b0:	4694      	mov	ip, r2
 800c2b2:	000d      	movs	r5, r1
 800c2b4:	9b06      	ldr	r3, [sp, #24]
 800c2b6:	9314      	str	r3, [sp, #80]	; 0x50
 800c2b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2ba:	4463      	add	r3, ip
 800c2bc:	9318      	str	r3, [sp, #96]	; 0x60
 800c2be:	0039      	movs	r1, r7
 800c2c0:	0030      	movs	r0, r6
 800c2c2:	f7f6 f931 	bl	8002528 <__aeabi_d2iz>
 800c2c6:	9012      	str	r0, [sp, #72]	; 0x48
 800c2c8:	f7f6 f964 	bl	8002594 <__aeabi_i2d>
 800c2cc:	0002      	movs	r2, r0
 800c2ce:	000b      	movs	r3, r1
 800c2d0:	0030      	movs	r0, r6
 800c2d2:	0039      	movs	r1, r7
 800c2d4:	f7f5 fd88 	bl	8001de8 <__aeabi_dsub>
 800c2d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c2da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c2dc:	3301      	adds	r3, #1
 800c2de:	9308      	str	r3, [sp, #32]
 800c2e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2e2:	0006      	movs	r6, r0
 800c2e4:	3330      	adds	r3, #48	; 0x30
 800c2e6:	7013      	strb	r3, [r2, #0]
 800c2e8:	0022      	movs	r2, r4
 800c2ea:	002b      	movs	r3, r5
 800c2ec:	000f      	movs	r7, r1
 800c2ee:	f7f4 f8b1 	bl	8000454 <__aeabi_dcmplt>
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d174      	bne.n	800c3e0 <_dtoa_r+0x638>
 800c2f6:	0032      	movs	r2, r6
 800c2f8:	003b      	movs	r3, r7
 800c2fa:	2000      	movs	r0, #0
 800c2fc:	4968      	ldr	r1, [pc, #416]	; (800c4a0 <_dtoa_r+0x6f8>)
 800c2fe:	f7f5 fd73 	bl	8001de8 <__aeabi_dsub>
 800c302:	0022      	movs	r2, r4
 800c304:	002b      	movs	r3, r5
 800c306:	f7f4 f8a5 	bl	8000454 <__aeabi_dcmplt>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d000      	beq.n	800c310 <_dtoa_r+0x568>
 800c30e:	e0d7      	b.n	800c4c0 <_dtoa_r+0x718>
 800c310:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c312:	9a08      	ldr	r2, [sp, #32]
 800c314:	4293      	cmp	r3, r2
 800c316:	d100      	bne.n	800c31a <_dtoa_r+0x572>
 800c318:	e771      	b.n	800c1fe <_dtoa_r+0x456>
 800c31a:	2200      	movs	r2, #0
 800c31c:	0020      	movs	r0, r4
 800c31e:	0029      	movs	r1, r5
 800c320:	4b60      	ldr	r3, [pc, #384]	; (800c4a4 <_dtoa_r+0x6fc>)
 800c322:	f7f5 fa9f 	bl	8001864 <__aeabi_dmul>
 800c326:	4b5f      	ldr	r3, [pc, #380]	; (800c4a4 <_dtoa_r+0x6fc>)
 800c328:	0004      	movs	r4, r0
 800c32a:	000d      	movs	r5, r1
 800c32c:	0030      	movs	r0, r6
 800c32e:	0039      	movs	r1, r7
 800c330:	2200      	movs	r2, #0
 800c332:	f7f5 fa97 	bl	8001864 <__aeabi_dmul>
 800c336:	9b08      	ldr	r3, [sp, #32]
 800c338:	0006      	movs	r6, r0
 800c33a:	000f      	movs	r7, r1
 800c33c:	9314      	str	r3, [sp, #80]	; 0x50
 800c33e:	e7be      	b.n	800c2be <_dtoa_r+0x516>
 800c340:	0020      	movs	r0, r4
 800c342:	0029      	movs	r1, r5
 800c344:	f7f5 fa8e 	bl	8001864 <__aeabi_dmul>
 800c348:	9a06      	ldr	r2, [sp, #24]
 800c34a:	9b06      	ldr	r3, [sp, #24]
 800c34c:	4694      	mov	ip, r2
 800c34e:	9308      	str	r3, [sp, #32]
 800c350:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c352:	9014      	str	r0, [sp, #80]	; 0x50
 800c354:	9115      	str	r1, [sp, #84]	; 0x54
 800c356:	4463      	add	r3, ip
 800c358:	9319      	str	r3, [sp, #100]	; 0x64
 800c35a:	0030      	movs	r0, r6
 800c35c:	0039      	movs	r1, r7
 800c35e:	f7f6 f8e3 	bl	8002528 <__aeabi_d2iz>
 800c362:	9018      	str	r0, [sp, #96]	; 0x60
 800c364:	f7f6 f916 	bl	8002594 <__aeabi_i2d>
 800c368:	0002      	movs	r2, r0
 800c36a:	000b      	movs	r3, r1
 800c36c:	0030      	movs	r0, r6
 800c36e:	0039      	movs	r1, r7
 800c370:	f7f5 fd3a 	bl	8001de8 <__aeabi_dsub>
 800c374:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800c376:	9b08      	ldr	r3, [sp, #32]
 800c378:	3630      	adds	r6, #48	; 0x30
 800c37a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c37c:	701e      	strb	r6, [r3, #0]
 800c37e:	3301      	adds	r3, #1
 800c380:	0004      	movs	r4, r0
 800c382:	000d      	movs	r5, r1
 800c384:	9308      	str	r3, [sp, #32]
 800c386:	4293      	cmp	r3, r2
 800c388:	d12d      	bne.n	800c3e6 <_dtoa_r+0x63e>
 800c38a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c38c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c38e:	9a06      	ldr	r2, [sp, #24]
 800c390:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c392:	4694      	mov	ip, r2
 800c394:	4463      	add	r3, ip
 800c396:	2200      	movs	r2, #0
 800c398:	9308      	str	r3, [sp, #32]
 800c39a:	4b47      	ldr	r3, [pc, #284]	; (800c4b8 <_dtoa_r+0x710>)
 800c39c:	f7f4 fb08 	bl	80009b0 <__aeabi_dadd>
 800c3a0:	0002      	movs	r2, r0
 800c3a2:	000b      	movs	r3, r1
 800c3a4:	0020      	movs	r0, r4
 800c3a6:	0029      	movs	r1, r5
 800c3a8:	f7f4 f868 	bl	800047c <__aeabi_dcmpgt>
 800c3ac:	2800      	cmp	r0, #0
 800c3ae:	d000      	beq.n	800c3b2 <_dtoa_r+0x60a>
 800c3b0:	e086      	b.n	800c4c0 <_dtoa_r+0x718>
 800c3b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c3b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3b6:	2000      	movs	r0, #0
 800c3b8:	493f      	ldr	r1, [pc, #252]	; (800c4b8 <_dtoa_r+0x710>)
 800c3ba:	f7f5 fd15 	bl	8001de8 <__aeabi_dsub>
 800c3be:	0002      	movs	r2, r0
 800c3c0:	000b      	movs	r3, r1
 800c3c2:	0020      	movs	r0, r4
 800c3c4:	0029      	movs	r1, r5
 800c3c6:	f7f4 f845 	bl	8000454 <__aeabi_dcmplt>
 800c3ca:	2800      	cmp	r0, #0
 800c3cc:	d100      	bne.n	800c3d0 <_dtoa_r+0x628>
 800c3ce:	e716      	b.n	800c1fe <_dtoa_r+0x456>
 800c3d0:	9b08      	ldr	r3, [sp, #32]
 800c3d2:	001a      	movs	r2, r3
 800c3d4:	3a01      	subs	r2, #1
 800c3d6:	9208      	str	r2, [sp, #32]
 800c3d8:	7812      	ldrb	r2, [r2, #0]
 800c3da:	2a30      	cmp	r2, #48	; 0x30
 800c3dc:	d0f8      	beq.n	800c3d0 <_dtoa_r+0x628>
 800c3de:	9308      	str	r3, [sp, #32]
 800c3e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3e2:	9303      	str	r3, [sp, #12]
 800c3e4:	e046      	b.n	800c474 <_dtoa_r+0x6cc>
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	4b2e      	ldr	r3, [pc, #184]	; (800c4a4 <_dtoa_r+0x6fc>)
 800c3ea:	f7f5 fa3b 	bl	8001864 <__aeabi_dmul>
 800c3ee:	0006      	movs	r6, r0
 800c3f0:	000f      	movs	r7, r1
 800c3f2:	e7b2      	b.n	800c35a <_dtoa_r+0x5b2>
 800c3f4:	9b06      	ldr	r3, [sp, #24]
 800c3f6:	9a06      	ldr	r2, [sp, #24]
 800c3f8:	930a      	str	r3, [sp, #40]	; 0x28
 800c3fa:	9b07      	ldr	r3, [sp, #28]
 800c3fc:	9c08      	ldr	r4, [sp, #32]
 800c3fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c400:	3b01      	subs	r3, #1
 800c402:	189b      	adds	r3, r3, r2
 800c404:	930b      	str	r3, [sp, #44]	; 0x2c
 800c406:	0032      	movs	r2, r6
 800c408:	003b      	movs	r3, r7
 800c40a:	0020      	movs	r0, r4
 800c40c:	0029      	movs	r1, r5
 800c40e:	f7f4 fe2f 	bl	8001070 <__aeabi_ddiv>
 800c412:	f7f6 f889 	bl	8002528 <__aeabi_d2iz>
 800c416:	9007      	str	r0, [sp, #28]
 800c418:	f7f6 f8bc 	bl	8002594 <__aeabi_i2d>
 800c41c:	0032      	movs	r2, r6
 800c41e:	003b      	movs	r3, r7
 800c420:	f7f5 fa20 	bl	8001864 <__aeabi_dmul>
 800c424:	0002      	movs	r2, r0
 800c426:	000b      	movs	r3, r1
 800c428:	0020      	movs	r0, r4
 800c42a:	0029      	movs	r1, r5
 800c42c:	f7f5 fcdc 	bl	8001de8 <__aeabi_dsub>
 800c430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c432:	001a      	movs	r2, r3
 800c434:	3201      	adds	r2, #1
 800c436:	920a      	str	r2, [sp, #40]	; 0x28
 800c438:	9208      	str	r2, [sp, #32]
 800c43a:	9a07      	ldr	r2, [sp, #28]
 800c43c:	3230      	adds	r2, #48	; 0x30
 800c43e:	701a      	strb	r2, [r3, #0]
 800c440:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c442:	429a      	cmp	r2, r3
 800c444:	d14f      	bne.n	800c4e6 <_dtoa_r+0x73e>
 800c446:	0002      	movs	r2, r0
 800c448:	000b      	movs	r3, r1
 800c44a:	f7f4 fab1 	bl	80009b0 <__aeabi_dadd>
 800c44e:	0032      	movs	r2, r6
 800c450:	003b      	movs	r3, r7
 800c452:	0004      	movs	r4, r0
 800c454:	000d      	movs	r5, r1
 800c456:	f7f4 f811 	bl	800047c <__aeabi_dcmpgt>
 800c45a:	2800      	cmp	r0, #0
 800c45c:	d12e      	bne.n	800c4bc <_dtoa_r+0x714>
 800c45e:	0032      	movs	r2, r6
 800c460:	003b      	movs	r3, r7
 800c462:	0020      	movs	r0, r4
 800c464:	0029      	movs	r1, r5
 800c466:	f7f3 ffef 	bl	8000448 <__aeabi_dcmpeq>
 800c46a:	2800      	cmp	r0, #0
 800c46c:	d002      	beq.n	800c474 <_dtoa_r+0x6cc>
 800c46e:	9b07      	ldr	r3, [sp, #28]
 800c470:	07de      	lsls	r6, r3, #31
 800c472:	d423      	bmi.n	800c4bc <_dtoa_r+0x714>
 800c474:	9905      	ldr	r1, [sp, #20]
 800c476:	9804      	ldr	r0, [sp, #16]
 800c478:	f7fd fc46 	bl	8009d08 <_Bfree>
 800c47c:	2300      	movs	r3, #0
 800c47e:	9a08      	ldr	r2, [sp, #32]
 800c480:	7013      	strb	r3, [r2, #0]
 800c482:	9b03      	ldr	r3, [sp, #12]
 800c484:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c486:	3301      	adds	r3, #1
 800c488:	6013      	str	r3, [r2, #0]
 800c48a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d100      	bne.n	800c492 <_dtoa_r+0x6ea>
 800c490:	e4bd      	b.n	800be0e <_dtoa_r+0x66>
 800c492:	9a08      	ldr	r2, [sp, #32]
 800c494:	601a      	str	r2, [r3, #0]
 800c496:	e4ba      	b.n	800be0e <_dtoa_r+0x66>
 800c498:	0800fce0 	.word	0x0800fce0
 800c49c:	0800fcb8 	.word	0x0800fcb8
 800c4a0:	3ff00000 	.word	0x3ff00000
 800c4a4:	40240000 	.word	0x40240000
 800c4a8:	401c0000 	.word	0x401c0000
 800c4ac:	fcc00000 	.word	0xfcc00000
 800c4b0:	40140000 	.word	0x40140000
 800c4b4:	7cc00000 	.word	0x7cc00000
 800c4b8:	3fe00000 	.word	0x3fe00000
 800c4bc:	9b03      	ldr	r3, [sp, #12]
 800c4be:	930e      	str	r3, [sp, #56]	; 0x38
 800c4c0:	9b08      	ldr	r3, [sp, #32]
 800c4c2:	9308      	str	r3, [sp, #32]
 800c4c4:	3b01      	subs	r3, #1
 800c4c6:	781a      	ldrb	r2, [r3, #0]
 800c4c8:	2a39      	cmp	r2, #57	; 0x39
 800c4ca:	d108      	bne.n	800c4de <_dtoa_r+0x736>
 800c4cc:	9a06      	ldr	r2, [sp, #24]
 800c4ce:	429a      	cmp	r2, r3
 800c4d0:	d1f7      	bne.n	800c4c2 <_dtoa_r+0x71a>
 800c4d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4d4:	9906      	ldr	r1, [sp, #24]
 800c4d6:	3201      	adds	r2, #1
 800c4d8:	920e      	str	r2, [sp, #56]	; 0x38
 800c4da:	2230      	movs	r2, #48	; 0x30
 800c4dc:	700a      	strb	r2, [r1, #0]
 800c4de:	781a      	ldrb	r2, [r3, #0]
 800c4e0:	3201      	adds	r2, #1
 800c4e2:	701a      	strb	r2, [r3, #0]
 800c4e4:	e77c      	b.n	800c3e0 <_dtoa_r+0x638>
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	4ba9      	ldr	r3, [pc, #676]	; (800c790 <_dtoa_r+0x9e8>)
 800c4ea:	f7f5 f9bb 	bl	8001864 <__aeabi_dmul>
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	0004      	movs	r4, r0
 800c4f4:	000d      	movs	r5, r1
 800c4f6:	f7f3 ffa7 	bl	8000448 <__aeabi_dcmpeq>
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	d100      	bne.n	800c500 <_dtoa_r+0x758>
 800c4fe:	e782      	b.n	800c406 <_dtoa_r+0x65e>
 800c500:	e7b8      	b.n	800c474 <_dtoa_r+0x6cc>
 800c502:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800c504:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c506:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c508:	2f00      	cmp	r7, #0
 800c50a:	d012      	beq.n	800c532 <_dtoa_r+0x78a>
 800c50c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c50e:	2a01      	cmp	r2, #1
 800c510:	dc6e      	bgt.n	800c5f0 <_dtoa_r+0x848>
 800c512:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c514:	2a00      	cmp	r2, #0
 800c516:	d065      	beq.n	800c5e4 <_dtoa_r+0x83c>
 800c518:	4a9e      	ldr	r2, [pc, #632]	; (800c794 <_dtoa_r+0x9ec>)
 800c51a:	189b      	adds	r3, r3, r2
 800c51c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c51e:	2101      	movs	r1, #1
 800c520:	18d2      	adds	r2, r2, r3
 800c522:	920a      	str	r2, [sp, #40]	; 0x28
 800c524:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c526:	9804      	ldr	r0, [sp, #16]
 800c528:	18d3      	adds	r3, r2, r3
 800c52a:	930c      	str	r3, [sp, #48]	; 0x30
 800c52c:	f7fd fc82 	bl	8009e34 <__i2b>
 800c530:	0007      	movs	r7, r0
 800c532:	2c00      	cmp	r4, #0
 800c534:	d00e      	beq.n	800c554 <_dtoa_r+0x7ac>
 800c536:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c538:	2b00      	cmp	r3, #0
 800c53a:	dd0b      	ble.n	800c554 <_dtoa_r+0x7ac>
 800c53c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c53e:	0023      	movs	r3, r4
 800c540:	4294      	cmp	r4, r2
 800c542:	dd00      	ble.n	800c546 <_dtoa_r+0x79e>
 800c544:	0013      	movs	r3, r2
 800c546:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c548:	1ae4      	subs	r4, r4, r3
 800c54a:	1ad2      	subs	r2, r2, r3
 800c54c:	920a      	str	r2, [sp, #40]	; 0x28
 800c54e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c550:	1ad3      	subs	r3, r2, r3
 800c552:	930c      	str	r3, [sp, #48]	; 0x30
 800c554:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c556:	2b00      	cmp	r3, #0
 800c558:	d01e      	beq.n	800c598 <_dtoa_r+0x7f0>
 800c55a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d05c      	beq.n	800c61a <_dtoa_r+0x872>
 800c560:	2d00      	cmp	r5, #0
 800c562:	dd10      	ble.n	800c586 <_dtoa_r+0x7de>
 800c564:	0039      	movs	r1, r7
 800c566:	002a      	movs	r2, r5
 800c568:	9804      	ldr	r0, [sp, #16]
 800c56a:	f7fd fd2b 	bl	8009fc4 <__pow5mult>
 800c56e:	9a05      	ldr	r2, [sp, #20]
 800c570:	0001      	movs	r1, r0
 800c572:	0007      	movs	r7, r0
 800c574:	9804      	ldr	r0, [sp, #16]
 800c576:	f7fd fc75 	bl	8009e64 <__multiply>
 800c57a:	0006      	movs	r6, r0
 800c57c:	9905      	ldr	r1, [sp, #20]
 800c57e:	9804      	ldr	r0, [sp, #16]
 800c580:	f7fd fbc2 	bl	8009d08 <_Bfree>
 800c584:	9605      	str	r6, [sp, #20]
 800c586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c588:	1b5a      	subs	r2, r3, r5
 800c58a:	42ab      	cmp	r3, r5
 800c58c:	d004      	beq.n	800c598 <_dtoa_r+0x7f0>
 800c58e:	9905      	ldr	r1, [sp, #20]
 800c590:	9804      	ldr	r0, [sp, #16]
 800c592:	f7fd fd17 	bl	8009fc4 <__pow5mult>
 800c596:	9005      	str	r0, [sp, #20]
 800c598:	2101      	movs	r1, #1
 800c59a:	9804      	ldr	r0, [sp, #16]
 800c59c:	f7fd fc4a 	bl	8009e34 <__i2b>
 800c5a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c5a2:	0006      	movs	r6, r0
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	dd3a      	ble.n	800c61e <_dtoa_r+0x876>
 800c5a8:	001a      	movs	r2, r3
 800c5aa:	0001      	movs	r1, r0
 800c5ac:	9804      	ldr	r0, [sp, #16]
 800c5ae:	f7fd fd09 	bl	8009fc4 <__pow5mult>
 800c5b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c5b4:	0006      	movs	r6, r0
 800c5b6:	2500      	movs	r5, #0
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	dc38      	bgt.n	800c62e <_dtoa_r+0x886>
 800c5bc:	2500      	movs	r5, #0
 800c5be:	9b08      	ldr	r3, [sp, #32]
 800c5c0:	42ab      	cmp	r3, r5
 800c5c2:	d130      	bne.n	800c626 <_dtoa_r+0x87e>
 800c5c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5c6:	031b      	lsls	r3, r3, #12
 800c5c8:	42ab      	cmp	r3, r5
 800c5ca:	d12c      	bne.n	800c626 <_dtoa_r+0x87e>
 800c5cc:	4b72      	ldr	r3, [pc, #456]	; (800c798 <_dtoa_r+0x9f0>)
 800c5ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5d0:	4213      	tst	r3, r2
 800c5d2:	d028      	beq.n	800c626 <_dtoa_r+0x87e>
 800c5d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5d6:	3501      	adds	r5, #1
 800c5d8:	3301      	adds	r3, #1
 800c5da:	930a      	str	r3, [sp, #40]	; 0x28
 800c5dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5de:	3301      	adds	r3, #1
 800c5e0:	930c      	str	r3, [sp, #48]	; 0x30
 800c5e2:	e020      	b.n	800c626 <_dtoa_r+0x87e>
 800c5e4:	2336      	movs	r3, #54	; 0x36
 800c5e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c5e8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c5ea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c5ec:	1a9b      	subs	r3, r3, r2
 800c5ee:	e795      	b.n	800c51c <_dtoa_r+0x774>
 800c5f0:	9b07      	ldr	r3, [sp, #28]
 800c5f2:	1e5d      	subs	r5, r3, #1
 800c5f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5f6:	42ab      	cmp	r3, r5
 800c5f8:	db07      	blt.n	800c60a <_dtoa_r+0x862>
 800c5fa:	1b5d      	subs	r5, r3, r5
 800c5fc:	9b07      	ldr	r3, [sp, #28]
 800c5fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c600:	2b00      	cmp	r3, #0
 800c602:	da8b      	bge.n	800c51c <_dtoa_r+0x774>
 800c604:	1ae4      	subs	r4, r4, r3
 800c606:	2300      	movs	r3, #0
 800c608:	e788      	b.n	800c51c <_dtoa_r+0x774>
 800c60a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c60c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c60e:	1aeb      	subs	r3, r5, r3
 800c610:	18d3      	adds	r3, r2, r3
 800c612:	950d      	str	r5, [sp, #52]	; 0x34
 800c614:	9313      	str	r3, [sp, #76]	; 0x4c
 800c616:	2500      	movs	r5, #0
 800c618:	e7f0      	b.n	800c5fc <_dtoa_r+0x854>
 800c61a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c61c:	e7b7      	b.n	800c58e <_dtoa_r+0x7e6>
 800c61e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c620:	2500      	movs	r5, #0
 800c622:	2b01      	cmp	r3, #1
 800c624:	ddca      	ble.n	800c5bc <_dtoa_r+0x814>
 800c626:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c628:	2001      	movs	r0, #1
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d008      	beq.n	800c640 <_dtoa_r+0x898>
 800c62e:	6933      	ldr	r3, [r6, #16]
 800c630:	3303      	adds	r3, #3
 800c632:	009b      	lsls	r3, r3, #2
 800c634:	18f3      	adds	r3, r6, r3
 800c636:	6858      	ldr	r0, [r3, #4]
 800c638:	f7fd fbb4 	bl	8009da4 <__hi0bits>
 800c63c:	2320      	movs	r3, #32
 800c63e:	1a18      	subs	r0, r3, r0
 800c640:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c642:	1818      	adds	r0, r3, r0
 800c644:	0002      	movs	r2, r0
 800c646:	231f      	movs	r3, #31
 800c648:	401a      	ands	r2, r3
 800c64a:	4218      	tst	r0, r3
 800c64c:	d047      	beq.n	800c6de <_dtoa_r+0x936>
 800c64e:	3301      	adds	r3, #1
 800c650:	1a9b      	subs	r3, r3, r2
 800c652:	2b04      	cmp	r3, #4
 800c654:	dd3f      	ble.n	800c6d6 <_dtoa_r+0x92e>
 800c656:	231c      	movs	r3, #28
 800c658:	1a9b      	subs	r3, r3, r2
 800c65a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c65c:	18e4      	adds	r4, r4, r3
 800c65e:	18d2      	adds	r2, r2, r3
 800c660:	920a      	str	r2, [sp, #40]	; 0x28
 800c662:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c664:	18d3      	adds	r3, r2, r3
 800c666:	930c      	str	r3, [sp, #48]	; 0x30
 800c668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	dd05      	ble.n	800c67a <_dtoa_r+0x8d2>
 800c66e:	001a      	movs	r2, r3
 800c670:	9905      	ldr	r1, [sp, #20]
 800c672:	9804      	ldr	r0, [sp, #16]
 800c674:	f7fd fce8 	bl	800a048 <__lshift>
 800c678:	9005      	str	r0, [sp, #20]
 800c67a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	dd05      	ble.n	800c68c <_dtoa_r+0x8e4>
 800c680:	0031      	movs	r1, r6
 800c682:	001a      	movs	r2, r3
 800c684:	9804      	ldr	r0, [sp, #16]
 800c686:	f7fd fcdf 	bl	800a048 <__lshift>
 800c68a:	0006      	movs	r6, r0
 800c68c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d027      	beq.n	800c6e2 <_dtoa_r+0x93a>
 800c692:	0031      	movs	r1, r6
 800c694:	9805      	ldr	r0, [sp, #20]
 800c696:	f7fd fd45 	bl	800a124 <__mcmp>
 800c69a:	2800      	cmp	r0, #0
 800c69c:	da21      	bge.n	800c6e2 <_dtoa_r+0x93a>
 800c69e:	9b03      	ldr	r3, [sp, #12]
 800c6a0:	220a      	movs	r2, #10
 800c6a2:	3b01      	subs	r3, #1
 800c6a4:	9303      	str	r3, [sp, #12]
 800c6a6:	9905      	ldr	r1, [sp, #20]
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	9804      	ldr	r0, [sp, #16]
 800c6ac:	f7fd fb36 	bl	8009d1c <__multadd>
 800c6b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6b2:	9005      	str	r0, [sp, #20]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d100      	bne.n	800c6ba <_dtoa_r+0x912>
 800c6b8:	e15d      	b.n	800c976 <_dtoa_r+0xbce>
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	0039      	movs	r1, r7
 800c6be:	220a      	movs	r2, #10
 800c6c0:	9804      	ldr	r0, [sp, #16]
 800c6c2:	f7fd fb2b 	bl	8009d1c <__multadd>
 800c6c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6c8:	0007      	movs	r7, r0
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	dc49      	bgt.n	800c762 <_dtoa_r+0x9ba>
 800c6ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c6d0:	2b02      	cmp	r3, #2
 800c6d2:	dc0e      	bgt.n	800c6f2 <_dtoa_r+0x94a>
 800c6d4:	e045      	b.n	800c762 <_dtoa_r+0x9ba>
 800c6d6:	2b04      	cmp	r3, #4
 800c6d8:	d0c6      	beq.n	800c668 <_dtoa_r+0x8c0>
 800c6da:	331c      	adds	r3, #28
 800c6dc:	e7bd      	b.n	800c65a <_dtoa_r+0x8b2>
 800c6de:	0013      	movs	r3, r2
 800c6e0:	e7fb      	b.n	800c6da <_dtoa_r+0x932>
 800c6e2:	9b07      	ldr	r3, [sp, #28]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	dc36      	bgt.n	800c756 <_dtoa_r+0x9ae>
 800c6e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c6ea:	2b02      	cmp	r3, #2
 800c6ec:	dd33      	ble.n	800c756 <_dtoa_r+0x9ae>
 800c6ee:	9b07      	ldr	r3, [sp, #28]
 800c6f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d10c      	bne.n	800c712 <_dtoa_r+0x96a>
 800c6f8:	0031      	movs	r1, r6
 800c6fa:	2205      	movs	r2, #5
 800c6fc:	9804      	ldr	r0, [sp, #16]
 800c6fe:	f7fd fb0d 	bl	8009d1c <__multadd>
 800c702:	0006      	movs	r6, r0
 800c704:	0001      	movs	r1, r0
 800c706:	9805      	ldr	r0, [sp, #20]
 800c708:	f7fd fd0c 	bl	800a124 <__mcmp>
 800c70c:	2800      	cmp	r0, #0
 800c70e:	dd00      	ble.n	800c712 <_dtoa_r+0x96a>
 800c710:	e59f      	b.n	800c252 <_dtoa_r+0x4aa>
 800c712:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c714:	43db      	mvns	r3, r3
 800c716:	9303      	str	r3, [sp, #12]
 800c718:	9b06      	ldr	r3, [sp, #24]
 800c71a:	9308      	str	r3, [sp, #32]
 800c71c:	2500      	movs	r5, #0
 800c71e:	0031      	movs	r1, r6
 800c720:	9804      	ldr	r0, [sp, #16]
 800c722:	f7fd faf1 	bl	8009d08 <_Bfree>
 800c726:	2f00      	cmp	r7, #0
 800c728:	d100      	bne.n	800c72c <_dtoa_r+0x984>
 800c72a:	e6a3      	b.n	800c474 <_dtoa_r+0x6cc>
 800c72c:	2d00      	cmp	r5, #0
 800c72e:	d005      	beq.n	800c73c <_dtoa_r+0x994>
 800c730:	42bd      	cmp	r5, r7
 800c732:	d003      	beq.n	800c73c <_dtoa_r+0x994>
 800c734:	0029      	movs	r1, r5
 800c736:	9804      	ldr	r0, [sp, #16]
 800c738:	f7fd fae6 	bl	8009d08 <_Bfree>
 800c73c:	0039      	movs	r1, r7
 800c73e:	9804      	ldr	r0, [sp, #16]
 800c740:	f7fd fae2 	bl	8009d08 <_Bfree>
 800c744:	e696      	b.n	800c474 <_dtoa_r+0x6cc>
 800c746:	2600      	movs	r6, #0
 800c748:	0037      	movs	r7, r6
 800c74a:	e7e2      	b.n	800c712 <_dtoa_r+0x96a>
 800c74c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c74e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800c750:	9303      	str	r3, [sp, #12]
 800c752:	0037      	movs	r7, r6
 800c754:	e57d      	b.n	800c252 <_dtoa_r+0x4aa>
 800c756:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d100      	bne.n	800c75e <_dtoa_r+0x9b6>
 800c75c:	e0c3      	b.n	800c8e6 <_dtoa_r+0xb3e>
 800c75e:	9b07      	ldr	r3, [sp, #28]
 800c760:	930b      	str	r3, [sp, #44]	; 0x2c
 800c762:	2c00      	cmp	r4, #0
 800c764:	dd05      	ble.n	800c772 <_dtoa_r+0x9ca>
 800c766:	0039      	movs	r1, r7
 800c768:	0022      	movs	r2, r4
 800c76a:	9804      	ldr	r0, [sp, #16]
 800c76c:	f7fd fc6c 	bl	800a048 <__lshift>
 800c770:	0007      	movs	r7, r0
 800c772:	0038      	movs	r0, r7
 800c774:	2d00      	cmp	r5, #0
 800c776:	d024      	beq.n	800c7c2 <_dtoa_r+0xa1a>
 800c778:	6879      	ldr	r1, [r7, #4]
 800c77a:	9804      	ldr	r0, [sp, #16]
 800c77c:	f7fd fa9c 	bl	8009cb8 <_Balloc>
 800c780:	1e04      	subs	r4, r0, #0
 800c782:	d111      	bne.n	800c7a8 <_dtoa_r+0xa00>
 800c784:	0022      	movs	r2, r4
 800c786:	4b05      	ldr	r3, [pc, #20]	; (800c79c <_dtoa_r+0x9f4>)
 800c788:	4805      	ldr	r0, [pc, #20]	; (800c7a0 <_dtoa_r+0x9f8>)
 800c78a:	4906      	ldr	r1, [pc, #24]	; (800c7a4 <_dtoa_r+0x9fc>)
 800c78c:	e43c      	b.n	800c008 <_dtoa_r+0x260>
 800c78e:	46c0      	nop			; (mov r8, r8)
 800c790:	40240000 	.word	0x40240000
 800c794:	00000433 	.word	0x00000433
 800c798:	7ff00000 	.word	0x7ff00000
 800c79c:	0800fc4b 	.word	0x0800fc4b
 800c7a0:	0800fe51 	.word	0x0800fe51
 800c7a4:	000002ef 	.word	0x000002ef
 800c7a8:	0039      	movs	r1, r7
 800c7aa:	693a      	ldr	r2, [r7, #16]
 800c7ac:	310c      	adds	r1, #12
 800c7ae:	3202      	adds	r2, #2
 800c7b0:	0092      	lsls	r2, r2, #2
 800c7b2:	300c      	adds	r0, #12
 800c7b4:	f7fc ff26 	bl	8009604 <memcpy>
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	0021      	movs	r1, r4
 800c7bc:	9804      	ldr	r0, [sp, #16]
 800c7be:	f7fd fc43 	bl	800a048 <__lshift>
 800c7c2:	9b06      	ldr	r3, [sp, #24]
 800c7c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c7c6:	9307      	str	r3, [sp, #28]
 800c7c8:	3b01      	subs	r3, #1
 800c7ca:	189b      	adds	r3, r3, r2
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	003d      	movs	r5, r7
 800c7d0:	0007      	movs	r7, r0
 800c7d2:	930e      	str	r3, [sp, #56]	; 0x38
 800c7d4:	9b08      	ldr	r3, [sp, #32]
 800c7d6:	4013      	ands	r3, r2
 800c7d8:	930d      	str	r3, [sp, #52]	; 0x34
 800c7da:	0031      	movs	r1, r6
 800c7dc:	9805      	ldr	r0, [sp, #20]
 800c7de:	f7ff fa53 	bl	800bc88 <quorem>
 800c7e2:	0029      	movs	r1, r5
 800c7e4:	0004      	movs	r4, r0
 800c7e6:	900b      	str	r0, [sp, #44]	; 0x2c
 800c7e8:	9805      	ldr	r0, [sp, #20]
 800c7ea:	f7fd fc9b 	bl	800a124 <__mcmp>
 800c7ee:	003a      	movs	r2, r7
 800c7f0:	900c      	str	r0, [sp, #48]	; 0x30
 800c7f2:	0031      	movs	r1, r6
 800c7f4:	9804      	ldr	r0, [sp, #16]
 800c7f6:	f7fd fcb1 	bl	800a15c <__mdiff>
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	68c3      	ldr	r3, [r0, #12]
 800c7fe:	3430      	adds	r4, #48	; 0x30
 800c800:	9008      	str	r0, [sp, #32]
 800c802:	920a      	str	r2, [sp, #40]	; 0x28
 800c804:	2b00      	cmp	r3, #0
 800c806:	d104      	bne.n	800c812 <_dtoa_r+0xa6a>
 800c808:	0001      	movs	r1, r0
 800c80a:	9805      	ldr	r0, [sp, #20]
 800c80c:	f7fd fc8a 	bl	800a124 <__mcmp>
 800c810:	900a      	str	r0, [sp, #40]	; 0x28
 800c812:	9908      	ldr	r1, [sp, #32]
 800c814:	9804      	ldr	r0, [sp, #16]
 800c816:	f7fd fa77 	bl	8009d08 <_Bfree>
 800c81a:	9b07      	ldr	r3, [sp, #28]
 800c81c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c81e:	3301      	adds	r3, #1
 800c820:	9308      	str	r3, [sp, #32]
 800c822:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c824:	4313      	orrs	r3, r2
 800c826:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c828:	4313      	orrs	r3, r2
 800c82a:	d109      	bne.n	800c840 <_dtoa_r+0xa98>
 800c82c:	2c39      	cmp	r4, #57	; 0x39
 800c82e:	d022      	beq.n	800c876 <_dtoa_r+0xace>
 800c830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c832:	2b00      	cmp	r3, #0
 800c834:	dd01      	ble.n	800c83a <_dtoa_r+0xa92>
 800c836:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c838:	3431      	adds	r4, #49	; 0x31
 800c83a:	9b07      	ldr	r3, [sp, #28]
 800c83c:	701c      	strb	r4, [r3, #0]
 800c83e:	e76e      	b.n	800c71e <_dtoa_r+0x976>
 800c840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c842:	2b00      	cmp	r3, #0
 800c844:	db04      	blt.n	800c850 <_dtoa_r+0xaa8>
 800c846:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c848:	4313      	orrs	r3, r2
 800c84a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c84c:	4313      	orrs	r3, r2
 800c84e:	d11e      	bne.n	800c88e <_dtoa_r+0xae6>
 800c850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c852:	2b00      	cmp	r3, #0
 800c854:	ddf1      	ble.n	800c83a <_dtoa_r+0xa92>
 800c856:	9905      	ldr	r1, [sp, #20]
 800c858:	2201      	movs	r2, #1
 800c85a:	9804      	ldr	r0, [sp, #16]
 800c85c:	f7fd fbf4 	bl	800a048 <__lshift>
 800c860:	0031      	movs	r1, r6
 800c862:	9005      	str	r0, [sp, #20]
 800c864:	f7fd fc5e 	bl	800a124 <__mcmp>
 800c868:	2800      	cmp	r0, #0
 800c86a:	dc02      	bgt.n	800c872 <_dtoa_r+0xaca>
 800c86c:	d1e5      	bne.n	800c83a <_dtoa_r+0xa92>
 800c86e:	07e3      	lsls	r3, r4, #31
 800c870:	d5e3      	bpl.n	800c83a <_dtoa_r+0xa92>
 800c872:	2c39      	cmp	r4, #57	; 0x39
 800c874:	d1df      	bne.n	800c836 <_dtoa_r+0xa8e>
 800c876:	2339      	movs	r3, #57	; 0x39
 800c878:	9a07      	ldr	r2, [sp, #28]
 800c87a:	7013      	strb	r3, [r2, #0]
 800c87c:	9b08      	ldr	r3, [sp, #32]
 800c87e:	9308      	str	r3, [sp, #32]
 800c880:	3b01      	subs	r3, #1
 800c882:	781a      	ldrb	r2, [r3, #0]
 800c884:	2a39      	cmp	r2, #57	; 0x39
 800c886:	d063      	beq.n	800c950 <_dtoa_r+0xba8>
 800c888:	3201      	adds	r2, #1
 800c88a:	701a      	strb	r2, [r3, #0]
 800c88c:	e747      	b.n	800c71e <_dtoa_r+0x976>
 800c88e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c890:	2b00      	cmp	r3, #0
 800c892:	dd03      	ble.n	800c89c <_dtoa_r+0xaf4>
 800c894:	2c39      	cmp	r4, #57	; 0x39
 800c896:	d0ee      	beq.n	800c876 <_dtoa_r+0xace>
 800c898:	3401      	adds	r4, #1
 800c89a:	e7ce      	b.n	800c83a <_dtoa_r+0xa92>
 800c89c:	9b07      	ldr	r3, [sp, #28]
 800c89e:	9a07      	ldr	r2, [sp, #28]
 800c8a0:	701c      	strb	r4, [r3, #0]
 800c8a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d03e      	beq.n	800c926 <_dtoa_r+0xb7e>
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	220a      	movs	r2, #10
 800c8ac:	9905      	ldr	r1, [sp, #20]
 800c8ae:	9804      	ldr	r0, [sp, #16]
 800c8b0:	f7fd fa34 	bl	8009d1c <__multadd>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	9005      	str	r0, [sp, #20]
 800c8b8:	220a      	movs	r2, #10
 800c8ba:	0029      	movs	r1, r5
 800c8bc:	9804      	ldr	r0, [sp, #16]
 800c8be:	42bd      	cmp	r5, r7
 800c8c0:	d106      	bne.n	800c8d0 <_dtoa_r+0xb28>
 800c8c2:	f7fd fa2b 	bl	8009d1c <__multadd>
 800c8c6:	0005      	movs	r5, r0
 800c8c8:	0007      	movs	r7, r0
 800c8ca:	9b08      	ldr	r3, [sp, #32]
 800c8cc:	9307      	str	r3, [sp, #28]
 800c8ce:	e784      	b.n	800c7da <_dtoa_r+0xa32>
 800c8d0:	f7fd fa24 	bl	8009d1c <__multadd>
 800c8d4:	0039      	movs	r1, r7
 800c8d6:	0005      	movs	r5, r0
 800c8d8:	2300      	movs	r3, #0
 800c8da:	220a      	movs	r2, #10
 800c8dc:	9804      	ldr	r0, [sp, #16]
 800c8de:	f7fd fa1d 	bl	8009d1c <__multadd>
 800c8e2:	0007      	movs	r7, r0
 800c8e4:	e7f1      	b.n	800c8ca <_dtoa_r+0xb22>
 800c8e6:	9b07      	ldr	r3, [sp, #28]
 800c8e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c8ea:	2500      	movs	r5, #0
 800c8ec:	0031      	movs	r1, r6
 800c8ee:	9805      	ldr	r0, [sp, #20]
 800c8f0:	f7ff f9ca 	bl	800bc88 <quorem>
 800c8f4:	9b06      	ldr	r3, [sp, #24]
 800c8f6:	3030      	adds	r0, #48	; 0x30
 800c8f8:	5558      	strb	r0, [r3, r5]
 800c8fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8fc:	3501      	adds	r5, #1
 800c8fe:	0004      	movs	r4, r0
 800c900:	42ab      	cmp	r3, r5
 800c902:	dd07      	ble.n	800c914 <_dtoa_r+0xb6c>
 800c904:	2300      	movs	r3, #0
 800c906:	220a      	movs	r2, #10
 800c908:	9905      	ldr	r1, [sp, #20]
 800c90a:	9804      	ldr	r0, [sp, #16]
 800c90c:	f7fd fa06 	bl	8009d1c <__multadd>
 800c910:	9005      	str	r0, [sp, #20]
 800c912:	e7eb      	b.n	800c8ec <_dtoa_r+0xb44>
 800c914:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c916:	2301      	movs	r3, #1
 800c918:	2a00      	cmp	r2, #0
 800c91a:	dd00      	ble.n	800c91e <_dtoa_r+0xb76>
 800c91c:	0013      	movs	r3, r2
 800c91e:	2500      	movs	r5, #0
 800c920:	9a06      	ldr	r2, [sp, #24]
 800c922:	18d3      	adds	r3, r2, r3
 800c924:	9308      	str	r3, [sp, #32]
 800c926:	9905      	ldr	r1, [sp, #20]
 800c928:	2201      	movs	r2, #1
 800c92a:	9804      	ldr	r0, [sp, #16]
 800c92c:	f7fd fb8c 	bl	800a048 <__lshift>
 800c930:	0031      	movs	r1, r6
 800c932:	9005      	str	r0, [sp, #20]
 800c934:	f7fd fbf6 	bl	800a124 <__mcmp>
 800c938:	2800      	cmp	r0, #0
 800c93a:	dc9f      	bgt.n	800c87c <_dtoa_r+0xad4>
 800c93c:	d101      	bne.n	800c942 <_dtoa_r+0xb9a>
 800c93e:	07e4      	lsls	r4, r4, #31
 800c940:	d49c      	bmi.n	800c87c <_dtoa_r+0xad4>
 800c942:	9b08      	ldr	r3, [sp, #32]
 800c944:	9308      	str	r3, [sp, #32]
 800c946:	3b01      	subs	r3, #1
 800c948:	781a      	ldrb	r2, [r3, #0]
 800c94a:	2a30      	cmp	r2, #48	; 0x30
 800c94c:	d0fa      	beq.n	800c944 <_dtoa_r+0xb9c>
 800c94e:	e6e6      	b.n	800c71e <_dtoa_r+0x976>
 800c950:	9a06      	ldr	r2, [sp, #24]
 800c952:	429a      	cmp	r2, r3
 800c954:	d193      	bne.n	800c87e <_dtoa_r+0xad6>
 800c956:	9b03      	ldr	r3, [sp, #12]
 800c958:	3301      	adds	r3, #1
 800c95a:	9303      	str	r3, [sp, #12]
 800c95c:	2331      	movs	r3, #49	; 0x31
 800c95e:	7013      	strb	r3, [r2, #0]
 800c960:	e6dd      	b.n	800c71e <_dtoa_r+0x976>
 800c962:	4b09      	ldr	r3, [pc, #36]	; (800c988 <_dtoa_r+0xbe0>)
 800c964:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c966:	9306      	str	r3, [sp, #24]
 800c968:	4b08      	ldr	r3, [pc, #32]	; (800c98c <_dtoa_r+0xbe4>)
 800c96a:	2a00      	cmp	r2, #0
 800c96c:	d001      	beq.n	800c972 <_dtoa_r+0xbca>
 800c96e:	f7ff fa4c 	bl	800be0a <_dtoa_r+0x62>
 800c972:	f7ff fa4c 	bl	800be0e <_dtoa_r+0x66>
 800c976:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c978:	2b00      	cmp	r3, #0
 800c97a:	dcb6      	bgt.n	800c8ea <_dtoa_r+0xb42>
 800c97c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c97e:	2b02      	cmp	r3, #2
 800c980:	dd00      	ble.n	800c984 <_dtoa_r+0xbdc>
 800c982:	e6b6      	b.n	800c6f2 <_dtoa_r+0x94a>
 800c984:	e7b1      	b.n	800c8ea <_dtoa_r+0xb42>
 800c986:	46c0      	nop			; (mov r8, r8)
 800c988:	0800fe44 	.word	0x0800fe44
 800c98c:	0800fe4c 	.word	0x0800fe4c

0800c990 <fiprintf>:
 800c990:	b40e      	push	{r1, r2, r3}
 800c992:	b517      	push	{r0, r1, r2, r4, lr}
 800c994:	4c05      	ldr	r4, [pc, #20]	; (800c9ac <fiprintf+0x1c>)
 800c996:	ab05      	add	r3, sp, #20
 800c998:	cb04      	ldmia	r3!, {r2}
 800c99a:	0001      	movs	r1, r0
 800c99c:	6820      	ldr	r0, [r4, #0]
 800c99e:	9301      	str	r3, [sp, #4]
 800c9a0:	f000 f8be 	bl	800cb20 <_vfiprintf_r>
 800c9a4:	bc1e      	pop	{r1, r2, r3, r4}
 800c9a6:	bc08      	pop	{r3}
 800c9a8:	b003      	add	sp, #12
 800c9aa:	4718      	bx	r3
 800c9ac:	200002c8 	.word	0x200002c8

0800c9b0 <__ssprint_r>:
 800c9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9b2:	6813      	ldr	r3, [r2, #0]
 800c9b4:	b087      	sub	sp, #28
 800c9b6:	0017      	movs	r7, r2
 800c9b8:	9303      	str	r3, [sp, #12]
 800c9ba:	6893      	ldr	r3, [r2, #8]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	000c      	movs	r4, r1
 800c9c0:	9005      	str	r0, [sp, #20]
 800c9c2:	9202      	str	r2, [sp, #8]
 800c9c4:	9201      	str	r2, [sp, #4]
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d10d      	bne.n	800c9e6 <__ssprint_r+0x36>
 800c9ca:	2000      	movs	r0, #0
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	607b      	str	r3, [r7, #4]
 800c9d0:	b007      	add	sp, #28
 800c9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9d4:	9b03      	ldr	r3, [sp, #12]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	9302      	str	r3, [sp, #8]
 800c9da:	9b03      	ldr	r3, [sp, #12]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	9301      	str	r3, [sp, #4]
 800c9e0:	9b03      	ldr	r3, [sp, #12]
 800c9e2:	3308      	adds	r3, #8
 800c9e4:	9303      	str	r3, [sp, #12]
 800c9e6:	9a01      	ldr	r2, [sp, #4]
 800c9e8:	68a6      	ldr	r6, [r4, #8]
 800c9ea:	6823      	ldr	r3, [r4, #0]
 800c9ec:	2a00      	cmp	r2, #0
 800c9ee:	d0f1      	beq.n	800c9d4 <__ssprint_r+0x24>
 800c9f0:	42b2      	cmp	r2, r6
 800c9f2:	d32e      	bcc.n	800ca52 <__ssprint_r+0xa2>
 800c9f4:	2190      	movs	r1, #144	; 0x90
 800c9f6:	89a2      	ldrh	r2, [r4, #12]
 800c9f8:	00c9      	lsls	r1, r1, #3
 800c9fa:	420a      	tst	r2, r1
 800c9fc:	d029      	beq.n	800ca52 <__ssprint_r+0xa2>
 800c9fe:	2003      	movs	r0, #3
 800ca00:	6921      	ldr	r1, [r4, #16]
 800ca02:	1a5b      	subs	r3, r3, r1
 800ca04:	9304      	str	r3, [sp, #16]
 800ca06:	6963      	ldr	r3, [r4, #20]
 800ca08:	4343      	muls	r3, r0
 800ca0a:	0fdd      	lsrs	r5, r3, #31
 800ca0c:	18ed      	adds	r5, r5, r3
 800ca0e:	9b04      	ldr	r3, [sp, #16]
 800ca10:	9801      	ldr	r0, [sp, #4]
 800ca12:	3301      	adds	r3, #1
 800ca14:	181b      	adds	r3, r3, r0
 800ca16:	106d      	asrs	r5, r5, #1
 800ca18:	42ab      	cmp	r3, r5
 800ca1a:	d900      	bls.n	800ca1e <__ssprint_r+0x6e>
 800ca1c:	001d      	movs	r5, r3
 800ca1e:	0552      	lsls	r2, r2, #21
 800ca20:	d532      	bpl.n	800ca88 <__ssprint_r+0xd8>
 800ca22:	0029      	movs	r1, r5
 800ca24:	9805      	ldr	r0, [sp, #20]
 800ca26:	f7fc ff11 	bl	800984c <_malloc_r>
 800ca2a:	1e06      	subs	r6, r0, #0
 800ca2c:	d036      	beq.n	800ca9c <__ssprint_r+0xec>
 800ca2e:	9a04      	ldr	r2, [sp, #16]
 800ca30:	6921      	ldr	r1, [r4, #16]
 800ca32:	f7fc fde7 	bl	8009604 <memcpy>
 800ca36:	89a2      	ldrh	r2, [r4, #12]
 800ca38:	4b1e      	ldr	r3, [pc, #120]	; (800cab4 <__ssprint_r+0x104>)
 800ca3a:	401a      	ands	r2, r3
 800ca3c:	2380      	movs	r3, #128	; 0x80
 800ca3e:	4313      	orrs	r3, r2
 800ca40:	81a3      	strh	r3, [r4, #12]
 800ca42:	9b04      	ldr	r3, [sp, #16]
 800ca44:	6126      	str	r6, [r4, #16]
 800ca46:	18f6      	adds	r6, r6, r3
 800ca48:	6026      	str	r6, [r4, #0]
 800ca4a:	6165      	str	r5, [r4, #20]
 800ca4c:	9e01      	ldr	r6, [sp, #4]
 800ca4e:	1aed      	subs	r5, r5, r3
 800ca50:	60a5      	str	r5, [r4, #8]
 800ca52:	9b01      	ldr	r3, [sp, #4]
 800ca54:	429e      	cmp	r6, r3
 800ca56:	d900      	bls.n	800ca5a <__ssprint_r+0xaa>
 800ca58:	001e      	movs	r6, r3
 800ca5a:	0032      	movs	r2, r6
 800ca5c:	9902      	ldr	r1, [sp, #8]
 800ca5e:	6820      	ldr	r0, [r4, #0]
 800ca60:	f000 ff99 	bl	800d996 <memmove>
 800ca64:	9a01      	ldr	r2, [sp, #4]
 800ca66:	68a3      	ldr	r3, [r4, #8]
 800ca68:	4694      	mov	ip, r2
 800ca6a:	1b9b      	subs	r3, r3, r6
 800ca6c:	60a3      	str	r3, [r4, #8]
 800ca6e:	6823      	ldr	r3, [r4, #0]
 800ca70:	199b      	adds	r3, r3, r6
 800ca72:	6023      	str	r3, [r4, #0]
 800ca74:	9b02      	ldr	r3, [sp, #8]
 800ca76:	4463      	add	r3, ip
 800ca78:	9302      	str	r3, [sp, #8]
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	1a9b      	subs	r3, r3, r2
 800ca7e:	60bb      	str	r3, [r7, #8]
 800ca80:	d0a3      	beq.n	800c9ca <__ssprint_r+0x1a>
 800ca82:	2300      	movs	r3, #0
 800ca84:	9301      	str	r3, [sp, #4]
 800ca86:	e7ae      	b.n	800c9e6 <__ssprint_r+0x36>
 800ca88:	002a      	movs	r2, r5
 800ca8a:	9805      	ldr	r0, [sp, #20]
 800ca8c:	f000 ff9e 	bl	800d9cc <_realloc_r>
 800ca90:	1e06      	subs	r6, r0, #0
 800ca92:	d1d6      	bne.n	800ca42 <__ssprint_r+0x92>
 800ca94:	6921      	ldr	r1, [r4, #16]
 800ca96:	9805      	ldr	r0, [sp, #20]
 800ca98:	f7fc fe26 	bl	80096e8 <_free_r>
 800ca9c:	230c      	movs	r3, #12
 800ca9e:	9a05      	ldr	r2, [sp, #20]
 800caa0:	2001      	movs	r0, #1
 800caa2:	6013      	str	r3, [r2, #0]
 800caa4:	89a2      	ldrh	r2, [r4, #12]
 800caa6:	3334      	adds	r3, #52	; 0x34
 800caa8:	4313      	orrs	r3, r2
 800caaa:	81a3      	strh	r3, [r4, #12]
 800caac:	2300      	movs	r3, #0
 800caae:	4240      	negs	r0, r0
 800cab0:	60bb      	str	r3, [r7, #8]
 800cab2:	e78b      	b.n	800c9cc <__ssprint_r+0x1c>
 800cab4:	fffffb7f 	.word	0xfffffb7f

0800cab8 <__sprint_r>:
 800cab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caba:	6893      	ldr	r3, [r2, #8]
 800cabc:	b085      	sub	sp, #20
 800cabe:	9001      	str	r0, [sp, #4]
 800cac0:	000d      	movs	r5, r1
 800cac2:	0014      	movs	r4, r2
 800cac4:	1e18      	subs	r0, r3, #0
 800cac6:	d018      	beq.n	800cafa <__sprint_r+0x42>
 800cac8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800caca:	049b      	lsls	r3, r3, #18
 800cacc:	d524      	bpl.n	800cb18 <__sprint_r+0x60>
 800cace:	6817      	ldr	r7, [r2, #0]
 800cad0:	2600      	movs	r6, #0
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	9302      	str	r3, [sp, #8]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	9300      	str	r3, [sp, #0]
 800cada:	089b      	lsrs	r3, r3, #2
 800cadc:	9303      	str	r3, [sp, #12]
 800cade:	9b03      	ldr	r3, [sp, #12]
 800cae0:	42b3      	cmp	r3, r6
 800cae2:	dc0e      	bgt.n	800cb02 <__sprint_r+0x4a>
 800cae4:	2203      	movs	r2, #3
 800cae6:	9b00      	ldr	r3, [sp, #0]
 800cae8:	68a0      	ldr	r0, [r4, #8]
 800caea:	4393      	bics	r3, r2
 800caec:	1ac0      	subs	r0, r0, r3
 800caee:	60a0      	str	r0, [r4, #8]
 800caf0:	3708      	adds	r7, #8
 800caf2:	2800      	cmp	r0, #0
 800caf4:	d1ec      	bne.n	800cad0 <__sprint_r+0x18>
 800caf6:	2300      	movs	r3, #0
 800caf8:	60a3      	str	r3, [r4, #8]
 800cafa:	2300      	movs	r3, #0
 800cafc:	6063      	str	r3, [r4, #4]
 800cafe:	b005      	add	sp, #20
 800cb00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb02:	9902      	ldr	r1, [sp, #8]
 800cb04:	00b3      	lsls	r3, r6, #2
 800cb06:	58c9      	ldr	r1, [r1, r3]
 800cb08:	002a      	movs	r2, r5
 800cb0a:	9801      	ldr	r0, [sp, #4]
 800cb0c:	f000 ff1a 	bl	800d944 <_fputwc_r>
 800cb10:	1c43      	adds	r3, r0, #1
 800cb12:	d0f0      	beq.n	800caf6 <__sprint_r+0x3e>
 800cb14:	3601      	adds	r6, #1
 800cb16:	e7e2      	b.n	800cade <__sprint_r+0x26>
 800cb18:	9801      	ldr	r0, [sp, #4]
 800cb1a:	f000 fd13 	bl	800d544 <__sfvwrite_r>
 800cb1e:	e7ea      	b.n	800caf6 <__sprint_r+0x3e>

0800cb20 <_vfiprintf_r>:
 800cb20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb22:	b0c1      	sub	sp, #260	; 0x104
 800cb24:	001c      	movs	r4, r3
 800cb26:	001f      	movs	r7, r3
 800cb28:	9006      	str	r0, [sp, #24]
 800cb2a:	9103      	str	r1, [sp, #12]
 800cb2c:	9207      	str	r2, [sp, #28]
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	d004      	beq.n	800cb3c <_vfiprintf_r+0x1c>
 800cb32:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d101      	bne.n	800cb3c <_vfiprintf_r+0x1c>
 800cb38:	f7fc fc04 	bl	8009344 <__sinit>
 800cb3c:	9b03      	ldr	r3, [sp, #12]
 800cb3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cb40:	07db      	lsls	r3, r3, #31
 800cb42:	d407      	bmi.n	800cb54 <_vfiprintf_r+0x34>
 800cb44:	9b03      	ldr	r3, [sp, #12]
 800cb46:	899b      	ldrh	r3, [r3, #12]
 800cb48:	059b      	lsls	r3, r3, #22
 800cb4a:	d403      	bmi.n	800cb54 <_vfiprintf_r+0x34>
 800cb4c:	9b03      	ldr	r3, [sp, #12]
 800cb4e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800cb50:	f7fc fd56 	bl	8009600 <__retarget_lock_acquire_recursive>
 800cb54:	9b03      	ldr	r3, [sp, #12]
 800cb56:	220c      	movs	r2, #12
 800cb58:	5e9a      	ldrsh	r2, [r3, r2]
 800cb5a:	2380      	movs	r3, #128	; 0x80
 800cb5c:	019b      	lsls	r3, r3, #6
 800cb5e:	421a      	tst	r2, r3
 800cb60:	d107      	bne.n	800cb72 <_vfiprintf_r+0x52>
 800cb62:	4313      	orrs	r3, r2
 800cb64:	9a03      	ldr	r2, [sp, #12]
 800cb66:	8193      	strh	r3, [r2, #12]
 800cb68:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cb6a:	4aa3      	ldr	r2, [pc, #652]	; (800cdf8 <_vfiprintf_r+0x2d8>)
 800cb6c:	4013      	ands	r3, r2
 800cb6e:	9a03      	ldr	r2, [sp, #12]
 800cb70:	6653      	str	r3, [r2, #100]	; 0x64
 800cb72:	9b03      	ldr	r3, [sp, #12]
 800cb74:	899b      	ldrh	r3, [r3, #12]
 800cb76:	071b      	lsls	r3, r3, #28
 800cb78:	d503      	bpl.n	800cb82 <_vfiprintf_r+0x62>
 800cb7a:	9b03      	ldr	r3, [sp, #12]
 800cb7c:	691b      	ldr	r3, [r3, #16]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d118      	bne.n	800cbb4 <_vfiprintf_r+0x94>
 800cb82:	9903      	ldr	r1, [sp, #12]
 800cb84:	9806      	ldr	r0, [sp, #24]
 800cb86:	f000 fe3b 	bl	800d800 <__swsetup_r>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d012      	beq.n	800cbb4 <_vfiprintf_r+0x94>
 800cb8e:	9b03      	ldr	r3, [sp, #12]
 800cb90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cb92:	07db      	lsls	r3, r3, #31
 800cb94:	d505      	bpl.n	800cba2 <_vfiprintf_r+0x82>
 800cb96:	2301      	movs	r3, #1
 800cb98:	425b      	negs	r3, r3
 800cb9a:	9308      	str	r3, [sp, #32]
 800cb9c:	9808      	ldr	r0, [sp, #32]
 800cb9e:	b041      	add	sp, #260	; 0x104
 800cba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cba2:	9b03      	ldr	r3, [sp, #12]
 800cba4:	899b      	ldrh	r3, [r3, #12]
 800cba6:	059b      	lsls	r3, r3, #22
 800cba8:	d4f5      	bmi.n	800cb96 <_vfiprintf_r+0x76>
 800cbaa:	9b03      	ldr	r3, [sp, #12]
 800cbac:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800cbae:	f7fc fd28 	bl	8009602 <__retarget_lock_release_recursive>
 800cbb2:	e7f0      	b.n	800cb96 <_vfiprintf_r+0x76>
 800cbb4:	221a      	movs	r2, #26
 800cbb6:	9b03      	ldr	r3, [sp, #12]
 800cbb8:	899b      	ldrh	r3, [r3, #12]
 800cbba:	401a      	ands	r2, r3
 800cbbc:	2a0a      	cmp	r2, #10
 800cbbe:	d116      	bne.n	800cbee <_vfiprintf_r+0xce>
 800cbc0:	9a03      	ldr	r2, [sp, #12]
 800cbc2:	210e      	movs	r1, #14
 800cbc4:	5e52      	ldrsh	r2, [r2, r1]
 800cbc6:	2a00      	cmp	r2, #0
 800cbc8:	db11      	blt.n	800cbee <_vfiprintf_r+0xce>
 800cbca:	9a03      	ldr	r2, [sp, #12]
 800cbcc:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800cbce:	07d2      	lsls	r2, r2, #31
 800cbd0:	d405      	bmi.n	800cbde <_vfiprintf_r+0xbe>
 800cbd2:	059b      	lsls	r3, r3, #22
 800cbd4:	d403      	bmi.n	800cbde <_vfiprintf_r+0xbe>
 800cbd6:	9b03      	ldr	r3, [sp, #12]
 800cbd8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800cbda:	f7fc fd12 	bl	8009602 <__retarget_lock_release_recursive>
 800cbde:	0023      	movs	r3, r4
 800cbe0:	9a07      	ldr	r2, [sp, #28]
 800cbe2:	9903      	ldr	r1, [sp, #12]
 800cbe4:	9806      	ldr	r0, [sp, #24]
 800cbe6:	f000 fc69 	bl	800d4bc <__sbprintf>
 800cbea:	9008      	str	r0, [sp, #32]
 800cbec:	e7d6      	b.n	800cb9c <_vfiprintf_r+0x7c>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	ad17      	add	r5, sp, #92	; 0x5c
 800cbf2:	9514      	str	r5, [sp, #80]	; 0x50
 800cbf4:	9316      	str	r3, [sp, #88]	; 0x58
 800cbf6:	9315      	str	r3, [sp, #84]	; 0x54
 800cbf8:	930c      	str	r3, [sp, #48]	; 0x30
 800cbfa:	930d      	str	r3, [sp, #52]	; 0x34
 800cbfc:	930e      	str	r3, [sp, #56]	; 0x38
 800cbfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc00:	9308      	str	r3, [sp, #32]
 800cc02:	9c07      	ldr	r4, [sp, #28]
 800cc04:	7823      	ldrb	r3, [r4, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d002      	beq.n	800cc10 <_vfiprintf_r+0xf0>
 800cc0a:	2b25      	cmp	r3, #37	; 0x25
 800cc0c:	d000      	beq.n	800cc10 <_vfiprintf_r+0xf0>
 800cc0e:	e08d      	b.n	800cd2c <_vfiprintf_r+0x20c>
 800cc10:	9b07      	ldr	r3, [sp, #28]
 800cc12:	1ae6      	subs	r6, r4, r3
 800cc14:	429c      	cmp	r4, r3
 800cc16:	d016      	beq.n	800cc46 <_vfiprintf_r+0x126>
 800cc18:	602b      	str	r3, [r5, #0]
 800cc1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cc1c:	606e      	str	r6, [r5, #4]
 800cc1e:	199b      	adds	r3, r3, r6
 800cc20:	9316      	str	r3, [sp, #88]	; 0x58
 800cc22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc24:	3508      	adds	r5, #8
 800cc26:	3301      	adds	r3, #1
 800cc28:	9315      	str	r3, [sp, #84]	; 0x54
 800cc2a:	2b07      	cmp	r3, #7
 800cc2c:	dd08      	ble.n	800cc40 <_vfiprintf_r+0x120>
 800cc2e:	9903      	ldr	r1, [sp, #12]
 800cc30:	9806      	ldr	r0, [sp, #24]
 800cc32:	aa14      	add	r2, sp, #80	; 0x50
 800cc34:	f7ff ff40 	bl	800cab8 <__sprint_r>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d000      	beq.n	800cc3e <_vfiprintf_r+0x11e>
 800cc3c:	e3d9      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800cc3e:	ad17      	add	r5, sp, #92	; 0x5c
 800cc40:	9b08      	ldr	r3, [sp, #32]
 800cc42:	199b      	adds	r3, r3, r6
 800cc44:	9308      	str	r3, [sp, #32]
 800cc46:	7823      	ldrb	r3, [r4, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <_vfiprintf_r+0x130>
 800cc4c:	f000 fbf6 	bl	800d43c <_vfiprintf_r+0x91c>
 800cc50:	2200      	movs	r2, #0
 800cc52:	a912      	add	r1, sp, #72	; 0x48
 800cc54:	70ca      	strb	r2, [r1, #3]
 800cc56:	2101      	movs	r1, #1
 800cc58:	1c63      	adds	r3, r4, #1
 800cc5a:	0014      	movs	r4, r2
 800cc5c:	4249      	negs	r1, r1
 800cc5e:	9105      	str	r1, [sp, #20]
 800cc60:	9209      	str	r2, [sp, #36]	; 0x24
 800cc62:	1c5a      	adds	r2, r3, #1
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	9207      	str	r2, [sp, #28]
 800cc68:	0018      	movs	r0, r3
 800cc6a:	3820      	subs	r0, #32
 800cc6c:	285a      	cmp	r0, #90	; 0x5a
 800cc6e:	d900      	bls.n	800cc72 <_vfiprintf_r+0x152>
 800cc70:	e362      	b.n	800d338 <_vfiprintf_r+0x818>
 800cc72:	f7f3 fa59 	bl	8000128 <__gnu_thumb1_case_uhi>
 800cc76:	0078      	.short	0x0078
 800cc78:	03610361 	.word	0x03610361
 800cc7c:	03610081 	.word	0x03610081
 800cc80:	03610361 	.word	0x03610361
 800cc84:	0361005d 	.word	0x0361005d
 800cc88:	00830361 	.word	0x00830361
 800cc8c:	0361008b 	.word	0x0361008b
 800cc90:	008f0089 	.word	0x008f0089
 800cc94:	00ad0361 	.word	0x00ad0361
 800cc98:	00af00af 	.word	0x00af00af
 800cc9c:	00af00af 	.word	0x00af00af
 800cca0:	00af00af 	.word	0x00af00af
 800cca4:	00af00af 	.word	0x00af00af
 800cca8:	036100af 	.word	0x036100af
 800ccac:	03610361 	.word	0x03610361
 800ccb0:	03610361 	.word	0x03610361
 800ccb4:	03610361 	.word	0x03610361
 800ccb8:	03610361 	.word	0x03610361
 800ccbc:	00e600da 	.word	0x00e600da
 800ccc0:	03610361 	.word	0x03610361
 800ccc4:	03610361 	.word	0x03610361
 800ccc8:	03610361 	.word	0x03610361
 800cccc:	03610361 	.word	0x03610361
 800ccd0:	03610361 	.word	0x03610361
 800ccd4:	03610143 	.word	0x03610143
 800ccd8:	03610361 	.word	0x03610361
 800ccdc:	03610182 	.word	0x03610182
 800cce0:	0361027c 	.word	0x0361027c
 800cce4:	02ae0361 	.word	0x02ae0361
 800cce8:	03610361 	.word	0x03610361
 800ccec:	03610361 	.word	0x03610361
 800ccf0:	03610361 	.word	0x03610361
 800ccf4:	03610361 	.word	0x03610361
 800ccf8:	03610361 	.word	0x03610361
 800ccfc:	00e800da 	.word	0x00e800da
 800cd00:	03610361 	.word	0x03610361
 800cd04:	00c30361 	.word	0x00c30361
 800cd08:	00d600e8 	.word	0x00d600e8
 800cd0c:	00cf0361 	.word	0x00cf0361
 800cd10:	01260361 	.word	0x01260361
 800cd14:	01740145 	.word	0x01740145
 800cd18:	036100d6 	.word	0x036100d6
 800cd1c:	007f0182 	.word	0x007f0182
 800cd20:	0361027e 	.word	0x0361027e
 800cd24:	02cd0361 	.word	0x02cd0361
 800cd28:	007f0361 	.word	0x007f0361
 800cd2c:	3401      	adds	r4, #1
 800cd2e:	e769      	b.n	800cc04 <_vfiprintf_r+0xe4>
 800cd30:	9806      	ldr	r0, [sp, #24]
 800cd32:	f7fe fe8b 	bl	800ba4c <_localeconv_r>
 800cd36:	6843      	ldr	r3, [r0, #4]
 800cd38:	0018      	movs	r0, r3
 800cd3a:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd3c:	f7f3 f9e2 	bl	8000104 <strlen>
 800cd40:	900e      	str	r0, [sp, #56]	; 0x38
 800cd42:	9806      	ldr	r0, [sp, #24]
 800cd44:	f7fe fe82 	bl	800ba4c <_localeconv_r>
 800cd48:	6883      	ldr	r3, [r0, #8]
 800cd4a:	930d      	str	r3, [sp, #52]	; 0x34
 800cd4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d010      	beq.n	800cd74 <_vfiprintf_r+0x254>
 800cd52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00d      	beq.n	800cd74 <_vfiprintf_r+0x254>
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d00a      	beq.n	800cd74 <_vfiprintf_r+0x254>
 800cd5e:	2380      	movs	r3, #128	; 0x80
 800cd60:	00db      	lsls	r3, r3, #3
 800cd62:	431c      	orrs	r4, r3
 800cd64:	e006      	b.n	800cd74 <_vfiprintf_r+0x254>
 800cd66:	ab12      	add	r3, sp, #72	; 0x48
 800cd68:	78da      	ldrb	r2, [r3, #3]
 800cd6a:	3303      	adds	r3, #3
 800cd6c:	2a00      	cmp	r2, #0
 800cd6e:	d101      	bne.n	800cd74 <_vfiprintf_r+0x254>
 800cd70:	3220      	adds	r2, #32
 800cd72:	701a      	strb	r2, [r3, #0]
 800cd74:	9b07      	ldr	r3, [sp, #28]
 800cd76:	e774      	b.n	800cc62 <_vfiprintf_r+0x142>
 800cd78:	2301      	movs	r3, #1
 800cd7a:	e7f2      	b.n	800cd62 <_vfiprintf_r+0x242>
 800cd7c:	cf08      	ldmia	r7!, {r3}
 800cd7e:	9309      	str	r3, [sp, #36]	; 0x24
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	daf7      	bge.n	800cd74 <_vfiprintf_r+0x254>
 800cd84:	425b      	negs	r3, r3
 800cd86:	9309      	str	r3, [sp, #36]	; 0x24
 800cd88:	2304      	movs	r3, #4
 800cd8a:	e7ea      	b.n	800cd62 <_vfiprintf_r+0x242>
 800cd8c:	222b      	movs	r2, #43	; 0x2b
 800cd8e:	ab12      	add	r3, sp, #72	; 0x48
 800cd90:	70da      	strb	r2, [r3, #3]
 800cd92:	e7ef      	b.n	800cd74 <_vfiprintf_r+0x254>
 800cd94:	9b07      	ldr	r3, [sp, #28]
 800cd96:	1c5a      	adds	r2, r3, #1
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	2b2a      	cmp	r3, #42	; 0x2a
 800cd9c:	d00f      	beq.n	800cdbe <_vfiprintf_r+0x29e>
 800cd9e:	2100      	movs	r1, #0
 800cda0:	9105      	str	r1, [sp, #20]
 800cda2:	0019      	movs	r1, r3
 800cda4:	3930      	subs	r1, #48	; 0x30
 800cda6:	9207      	str	r2, [sp, #28]
 800cda8:	2909      	cmp	r1, #9
 800cdaa:	d900      	bls.n	800cdae <_vfiprintf_r+0x28e>
 800cdac:	e75c      	b.n	800cc68 <_vfiprintf_r+0x148>
 800cdae:	200a      	movs	r0, #10
 800cdb0:	9b05      	ldr	r3, [sp, #20]
 800cdb2:	4343      	muls	r3, r0
 800cdb4:	185b      	adds	r3, r3, r1
 800cdb6:	9305      	str	r3, [sp, #20]
 800cdb8:	7813      	ldrb	r3, [r2, #0]
 800cdba:	3201      	adds	r2, #1
 800cdbc:	e7f1      	b.n	800cda2 <_vfiprintf_r+0x282>
 800cdbe:	cf08      	ldmia	r7!, {r3}
 800cdc0:	9305      	str	r3, [sp, #20]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	da02      	bge.n	800cdcc <_vfiprintf_r+0x2ac>
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	425b      	negs	r3, r3
 800cdca:	9305      	str	r3, [sp, #20]
 800cdcc:	9207      	str	r2, [sp, #28]
 800cdce:	e7d1      	b.n	800cd74 <_vfiprintf_r+0x254>
 800cdd0:	2380      	movs	r3, #128	; 0x80
 800cdd2:	e7c6      	b.n	800cd62 <_vfiprintf_r+0x242>
 800cdd4:	2100      	movs	r1, #0
 800cdd6:	9a07      	ldr	r2, [sp, #28]
 800cdd8:	9109      	str	r1, [sp, #36]	; 0x24
 800cdda:	200a      	movs	r0, #10
 800cddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cdde:	3b30      	subs	r3, #48	; 0x30
 800cde0:	4341      	muls	r1, r0
 800cde2:	185b      	adds	r3, r3, r1
 800cde4:	9309      	str	r3, [sp, #36]	; 0x24
 800cde6:	0013      	movs	r3, r2
 800cde8:	781b      	ldrb	r3, [r3, #0]
 800cdea:	3201      	adds	r2, #1
 800cdec:	0019      	movs	r1, r3
 800cdee:	3930      	subs	r1, #48	; 0x30
 800cdf0:	9207      	str	r2, [sp, #28]
 800cdf2:	2909      	cmp	r1, #9
 800cdf4:	d9f1      	bls.n	800cdda <_vfiprintf_r+0x2ba>
 800cdf6:	e737      	b.n	800cc68 <_vfiprintf_r+0x148>
 800cdf8:	ffffdfff 	.word	0xffffdfff
 800cdfc:	9b07      	ldr	r3, [sp, #28]
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	2b68      	cmp	r3, #104	; 0x68
 800ce02:	d105      	bne.n	800ce10 <_vfiprintf_r+0x2f0>
 800ce04:	9b07      	ldr	r3, [sp, #28]
 800ce06:	3301      	adds	r3, #1
 800ce08:	9307      	str	r3, [sp, #28]
 800ce0a:	2380      	movs	r3, #128	; 0x80
 800ce0c:	009b      	lsls	r3, r3, #2
 800ce0e:	e7a8      	b.n	800cd62 <_vfiprintf_r+0x242>
 800ce10:	2340      	movs	r3, #64	; 0x40
 800ce12:	e7a6      	b.n	800cd62 <_vfiprintf_r+0x242>
 800ce14:	9b07      	ldr	r3, [sp, #28]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	2b6c      	cmp	r3, #108	; 0x6c
 800ce1a:	d104      	bne.n	800ce26 <_vfiprintf_r+0x306>
 800ce1c:	9b07      	ldr	r3, [sp, #28]
 800ce1e:	3301      	adds	r3, #1
 800ce20:	9307      	str	r3, [sp, #28]
 800ce22:	2320      	movs	r3, #32
 800ce24:	e79d      	b.n	800cd62 <_vfiprintf_r+0x242>
 800ce26:	2310      	movs	r3, #16
 800ce28:	e79b      	b.n	800cd62 <_vfiprintf_r+0x242>
 800ce2a:	003a      	movs	r2, r7
 800ce2c:	ca08      	ldmia	r2!, {r3}
 800ce2e:	ae27      	add	r6, sp, #156	; 0x9c
 800ce30:	7033      	strb	r3, [r6, #0]
 800ce32:	2300      	movs	r3, #0
 800ce34:	9204      	str	r2, [sp, #16]
 800ce36:	aa12      	add	r2, sp, #72	; 0x48
 800ce38:	70d3      	strb	r3, [r2, #3]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce3e:	9205      	str	r2, [sp, #20]
 800ce40:	e0b0      	b.n	800cfa4 <_vfiprintf_r+0x484>
 800ce42:	2310      	movs	r3, #16
 800ce44:	431c      	orrs	r4, r3
 800ce46:	06a3      	lsls	r3, r4, #26
 800ce48:	d52a      	bpl.n	800cea0 <_vfiprintf_r+0x380>
 800ce4a:	2307      	movs	r3, #7
 800ce4c:	3707      	adds	r7, #7
 800ce4e:	439f      	bics	r7, r3
 800ce50:	0039      	movs	r1, r7
 800ce52:	c90c      	ldmia	r1!, {r2, r3}
 800ce54:	9200      	str	r2, [sp, #0]
 800ce56:	9301      	str	r3, [sp, #4]
 800ce58:	9104      	str	r1, [sp, #16]
 800ce5a:	9a01      	ldr	r2, [sp, #4]
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	2a00      	cmp	r2, #0
 800ce60:	da09      	bge.n	800ce76 <_vfiprintf_r+0x356>
 800ce62:	9e00      	ldr	r6, [sp, #0]
 800ce64:	9f01      	ldr	r7, [sp, #4]
 800ce66:	2200      	movs	r2, #0
 800ce68:	4271      	negs	r1, r6
 800ce6a:	41ba      	sbcs	r2, r7
 800ce6c:	9100      	str	r1, [sp, #0]
 800ce6e:	9201      	str	r2, [sp, #4]
 800ce70:	212d      	movs	r1, #45	; 0x2d
 800ce72:	aa12      	add	r2, sp, #72	; 0x48
 800ce74:	70d1      	strb	r1, [r2, #3]
 800ce76:	9901      	ldr	r1, [sp, #4]
 800ce78:	9a00      	ldr	r2, [sp, #0]
 800ce7a:	430a      	orrs	r2, r1
 800ce7c:	9905      	ldr	r1, [sp, #20]
 800ce7e:	3101      	adds	r1, #1
 800ce80:	d100      	bne.n	800ce84 <_vfiprintf_r+0x364>
 800ce82:	e2e9      	b.n	800d458 <_vfiprintf_r+0x938>
 800ce84:	2180      	movs	r1, #128	; 0x80
 800ce86:	0027      	movs	r7, r4
 800ce88:	438f      	bics	r7, r1
 800ce8a:	2a00      	cmp	r2, #0
 800ce8c:	d000      	beq.n	800ce90 <_vfiprintf_r+0x370>
 800ce8e:	e2e7      	b.n	800d460 <_vfiprintf_r+0x940>
 800ce90:	9a05      	ldr	r2, [sp, #20]
 800ce92:	2a00      	cmp	r2, #0
 800ce94:	d100      	bne.n	800ce98 <_vfiprintf_r+0x378>
 800ce96:	e243      	b.n	800d320 <_vfiprintf_r+0x800>
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d000      	beq.n	800ce9e <_vfiprintf_r+0x37e>
 800ce9c:	e2e3      	b.n	800d466 <_vfiprintf_r+0x946>
 800ce9e:	e1e7      	b.n	800d270 <_vfiprintf_r+0x750>
 800cea0:	003a      	movs	r2, r7
 800cea2:	ca08      	ldmia	r2!, {r3}
 800cea4:	9204      	str	r2, [sp, #16]
 800cea6:	06e2      	lsls	r2, r4, #27
 800cea8:	d503      	bpl.n	800ceb2 <_vfiprintf_r+0x392>
 800ceaa:	9300      	str	r3, [sp, #0]
 800ceac:	17db      	asrs	r3, r3, #31
 800ceae:	9301      	str	r3, [sp, #4]
 800ceb0:	e7d3      	b.n	800ce5a <_vfiprintf_r+0x33a>
 800ceb2:	0662      	lsls	r2, r4, #25
 800ceb4:	d501      	bpl.n	800ceba <_vfiprintf_r+0x39a>
 800ceb6:	b21b      	sxth	r3, r3
 800ceb8:	e7f7      	b.n	800ceaa <_vfiprintf_r+0x38a>
 800ceba:	05a2      	lsls	r2, r4, #22
 800cebc:	d5f5      	bpl.n	800ceaa <_vfiprintf_r+0x38a>
 800cebe:	b25b      	sxtb	r3, r3
 800cec0:	e7f3      	b.n	800ceaa <_vfiprintf_r+0x38a>
 800cec2:	1d3b      	adds	r3, r7, #4
 800cec4:	9304      	str	r3, [sp, #16]
 800cec6:	06a3      	lsls	r3, r4, #26
 800cec8:	d506      	bpl.n	800ced8 <_vfiprintf_r+0x3b8>
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	9a08      	ldr	r2, [sp, #32]
 800cece:	601a      	str	r2, [r3, #0]
 800ced0:	17d2      	asrs	r2, r2, #31
 800ced2:	605a      	str	r2, [r3, #4]
 800ced4:	9f04      	ldr	r7, [sp, #16]
 800ced6:	e694      	b.n	800cc02 <_vfiprintf_r+0xe2>
 800ced8:	06e3      	lsls	r3, r4, #27
 800ceda:	d503      	bpl.n	800cee4 <_vfiprintf_r+0x3c4>
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	9a08      	ldr	r2, [sp, #32]
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	e7f7      	b.n	800ced4 <_vfiprintf_r+0x3b4>
 800cee4:	0663      	lsls	r3, r4, #25
 800cee6:	d503      	bpl.n	800cef0 <_vfiprintf_r+0x3d0>
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	9a08      	ldr	r2, [sp, #32]
 800ceec:	801a      	strh	r2, [r3, #0]
 800ceee:	e7f1      	b.n	800ced4 <_vfiprintf_r+0x3b4>
 800cef0:	05a4      	lsls	r4, r4, #22
 800cef2:	d5f3      	bpl.n	800cedc <_vfiprintf_r+0x3bc>
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	9a08      	ldr	r2, [sp, #32]
 800cef8:	701a      	strb	r2, [r3, #0]
 800cefa:	e7eb      	b.n	800ced4 <_vfiprintf_r+0x3b4>
 800cefc:	2310      	movs	r3, #16
 800cefe:	431c      	orrs	r4, r3
 800cf00:	2320      	movs	r3, #32
 800cf02:	0020      	movs	r0, r4
 800cf04:	4018      	ands	r0, r3
 800cf06:	421c      	tst	r4, r3
 800cf08:	d00d      	beq.n	800cf26 <_vfiprintf_r+0x406>
 800cf0a:	3b19      	subs	r3, #25
 800cf0c:	3707      	adds	r7, #7
 800cf0e:	439f      	bics	r7, r3
 800cf10:	0039      	movs	r1, r7
 800cf12:	c90c      	ldmia	r1!, {r2, r3}
 800cf14:	9200      	str	r2, [sp, #0]
 800cf16:	9301      	str	r3, [sp, #4]
 800cf18:	9104      	str	r1, [sp, #16]
 800cf1a:	4bcc      	ldr	r3, [pc, #816]	; (800d24c <_vfiprintf_r+0x72c>)
 800cf1c:	401c      	ands	r4, r3
 800cf1e:	2300      	movs	r3, #0
 800cf20:	2100      	movs	r1, #0
 800cf22:	aa12      	add	r2, sp, #72	; 0x48
 800cf24:	e7a6      	b.n	800ce74 <_vfiprintf_r+0x354>
 800cf26:	003a      	movs	r2, r7
 800cf28:	ca08      	ldmia	r2!, {r3}
 800cf2a:	0021      	movs	r1, r4
 800cf2c:	9204      	str	r2, [sp, #16]
 800cf2e:	2210      	movs	r2, #16
 800cf30:	4011      	ands	r1, r2
 800cf32:	4214      	tst	r4, r2
 800cf34:	d002      	beq.n	800cf3c <_vfiprintf_r+0x41c>
 800cf36:	9300      	str	r3, [sp, #0]
 800cf38:	9001      	str	r0, [sp, #4]
 800cf3a:	e7ee      	b.n	800cf1a <_vfiprintf_r+0x3fa>
 800cf3c:	2240      	movs	r2, #64	; 0x40
 800cf3e:	0020      	movs	r0, r4
 800cf40:	4010      	ands	r0, r2
 800cf42:	4214      	tst	r4, r2
 800cf44:	d003      	beq.n	800cf4e <_vfiprintf_r+0x42e>
 800cf46:	b29b      	uxth	r3, r3
 800cf48:	9300      	str	r3, [sp, #0]
 800cf4a:	9101      	str	r1, [sp, #4]
 800cf4c:	e7e5      	b.n	800cf1a <_vfiprintf_r+0x3fa>
 800cf4e:	2280      	movs	r2, #128	; 0x80
 800cf50:	0021      	movs	r1, r4
 800cf52:	0092      	lsls	r2, r2, #2
 800cf54:	4011      	ands	r1, r2
 800cf56:	4214      	tst	r4, r2
 800cf58:	d0f6      	beq.n	800cf48 <_vfiprintf_r+0x428>
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	e7eb      	b.n	800cf36 <_vfiprintf_r+0x416>
 800cf5e:	003b      	movs	r3, r7
 800cf60:	cb04      	ldmia	r3!, {r2}
 800cf62:	49bb      	ldr	r1, [pc, #748]	; (800d250 <_vfiprintf_r+0x730>)
 800cf64:	9304      	str	r3, [sp, #16]
 800cf66:	2300      	movs	r3, #0
 800cf68:	9200      	str	r2, [sp, #0]
 800cf6a:	aa13      	add	r2, sp, #76	; 0x4c
 800cf6c:	8011      	strh	r1, [r2, #0]
 800cf6e:	4ab9      	ldr	r2, [pc, #740]	; (800d254 <_vfiprintf_r+0x734>)
 800cf70:	9301      	str	r3, [sp, #4]
 800cf72:	3302      	adds	r3, #2
 800cf74:	431c      	orrs	r4, r3
 800cf76:	920c      	str	r2, [sp, #48]	; 0x30
 800cf78:	e7d2      	b.n	800cf20 <_vfiprintf_r+0x400>
 800cf7a:	003b      	movs	r3, r7
 800cf7c:	2700      	movs	r7, #0
 800cf7e:	cb40      	ldmia	r3!, {r6}
 800cf80:	9304      	str	r3, [sp, #16]
 800cf82:	ab12      	add	r3, sp, #72	; 0x48
 800cf84:	70df      	strb	r7, [r3, #3]
 800cf86:	9b05      	ldr	r3, [sp, #20]
 800cf88:	3301      	adds	r3, #1
 800cf8a:	d100      	bne.n	800cf8e <_vfiprintf_r+0x46e>
 800cf8c:	e0ea      	b.n	800d164 <_vfiprintf_r+0x644>
 800cf8e:	0039      	movs	r1, r7
 800cf90:	0030      	movs	r0, r6
 800cf92:	9a05      	ldr	r2, [sp, #20]
 800cf94:	f7fe fd8f 	bl	800bab6 <memchr>
 800cf98:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf9a:	42b8      	cmp	r0, r7
 800cf9c:	d002      	beq.n	800cfa4 <_vfiprintf_r+0x484>
 800cf9e:	1b83      	subs	r3, r0, r6
 800cfa0:	9305      	str	r3, [sp, #20]
 800cfa2:	970b      	str	r7, [sp, #44]	; 0x2c
 800cfa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfa6:	9a05      	ldr	r2, [sp, #20]
 800cfa8:	930a      	str	r3, [sp, #40]	; 0x28
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	da00      	bge.n	800cfb0 <_vfiprintf_r+0x490>
 800cfae:	920a      	str	r2, [sp, #40]	; 0x28
 800cfb0:	ab12      	add	r3, sp, #72	; 0x48
 800cfb2:	3303      	adds	r3, #3
 800cfb4:	781b      	ldrb	r3, [r3, #0]
 800cfb6:	1e5a      	subs	r2, r3, #1
 800cfb8:	4193      	sbcs	r3, r2
 800cfba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfbc:	18d3      	adds	r3, r2, r3
 800cfbe:	930a      	str	r3, [sp, #40]	; 0x28
 800cfc0:	0022      	movs	r2, r4
 800cfc2:	2302      	movs	r3, #2
 800cfc4:	401a      	ands	r2, r3
 800cfc6:	9210      	str	r2, [sp, #64]	; 0x40
 800cfc8:	421c      	tst	r4, r3
 800cfca:	d002      	beq.n	800cfd2 <_vfiprintf_r+0x4b2>
 800cfcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfce:	3302      	adds	r3, #2
 800cfd0:	930a      	str	r3, [sp, #40]	; 0x28
 800cfd2:	2384      	movs	r3, #132	; 0x84
 800cfd4:	0022      	movs	r2, r4
 800cfd6:	401a      	ands	r2, r3
 800cfd8:	9211      	str	r2, [sp, #68]	; 0x44
 800cfda:	421c      	tst	r4, r3
 800cfdc:	d11e      	bne.n	800d01c <_vfiprintf_r+0x4fc>
 800cfde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfe2:	1a9f      	subs	r7, r3, r2
 800cfe4:	2f00      	cmp	r7, #0
 800cfe6:	dd19      	ble.n	800d01c <_vfiprintf_r+0x4fc>
 800cfe8:	0029      	movs	r1, r5
 800cfea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cfec:	489a      	ldr	r0, [pc, #616]	; (800d258 <_vfiprintf_r+0x738>)
 800cfee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cff0:	3301      	adds	r3, #1
 800cff2:	3108      	adds	r1, #8
 800cff4:	6028      	str	r0, [r5, #0]
 800cff6:	2f10      	cmp	r7, #16
 800cff8:	dd00      	ble.n	800cffc <_vfiprintf_r+0x4dc>
 800cffa:	e1a7      	b.n	800d34c <_vfiprintf_r+0x82c>
 800cffc:	606f      	str	r7, [r5, #4]
 800cffe:	18bf      	adds	r7, r7, r2
 800d000:	000d      	movs	r5, r1
 800d002:	9716      	str	r7, [sp, #88]	; 0x58
 800d004:	9315      	str	r3, [sp, #84]	; 0x54
 800d006:	2b07      	cmp	r3, #7
 800d008:	dd08      	ble.n	800d01c <_vfiprintf_r+0x4fc>
 800d00a:	9903      	ldr	r1, [sp, #12]
 800d00c:	9806      	ldr	r0, [sp, #24]
 800d00e:	aa14      	add	r2, sp, #80	; 0x50
 800d010:	f7ff fd52 	bl	800cab8 <__sprint_r>
 800d014:	2800      	cmp	r0, #0
 800d016:	d000      	beq.n	800d01a <_vfiprintf_r+0x4fa>
 800d018:	e1eb      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d01a:	ad17      	add	r5, sp, #92	; 0x5c
 800d01c:	a912      	add	r1, sp, #72	; 0x48
 800d01e:	78c8      	ldrb	r0, [r1, #3]
 800d020:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d022:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d024:	3103      	adds	r1, #3
 800d026:	2800      	cmp	r0, #0
 800d028:	d012      	beq.n	800d050 <_vfiprintf_r+0x530>
 800d02a:	6029      	str	r1, [r5, #0]
 800d02c:	2101      	movs	r1, #1
 800d02e:	3301      	adds	r3, #1
 800d030:	1852      	adds	r2, r2, r1
 800d032:	6069      	str	r1, [r5, #4]
 800d034:	9216      	str	r2, [sp, #88]	; 0x58
 800d036:	9315      	str	r3, [sp, #84]	; 0x54
 800d038:	3508      	adds	r5, #8
 800d03a:	2b07      	cmp	r3, #7
 800d03c:	dd08      	ble.n	800d050 <_vfiprintf_r+0x530>
 800d03e:	9903      	ldr	r1, [sp, #12]
 800d040:	9806      	ldr	r0, [sp, #24]
 800d042:	aa14      	add	r2, sp, #80	; 0x50
 800d044:	f7ff fd38 	bl	800cab8 <__sprint_r>
 800d048:	2800      	cmp	r0, #0
 800d04a:	d000      	beq.n	800d04e <_vfiprintf_r+0x52e>
 800d04c:	e1d1      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d04e:	ad17      	add	r5, sp, #92	; 0x5c
 800d050:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d052:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d054:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d056:	2900      	cmp	r1, #0
 800d058:	d013      	beq.n	800d082 <_vfiprintf_r+0x562>
 800d05a:	a913      	add	r1, sp, #76	; 0x4c
 800d05c:	6029      	str	r1, [r5, #0]
 800d05e:	2102      	movs	r1, #2
 800d060:	3301      	adds	r3, #1
 800d062:	1852      	adds	r2, r2, r1
 800d064:	6069      	str	r1, [r5, #4]
 800d066:	9216      	str	r2, [sp, #88]	; 0x58
 800d068:	9315      	str	r3, [sp, #84]	; 0x54
 800d06a:	3508      	adds	r5, #8
 800d06c:	2b07      	cmp	r3, #7
 800d06e:	dd08      	ble.n	800d082 <_vfiprintf_r+0x562>
 800d070:	9903      	ldr	r1, [sp, #12]
 800d072:	9806      	ldr	r0, [sp, #24]
 800d074:	aa14      	add	r2, sp, #80	; 0x50
 800d076:	f7ff fd1f 	bl	800cab8 <__sprint_r>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d000      	beq.n	800d080 <_vfiprintf_r+0x560>
 800d07e:	e1b8      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d080:	ad17      	add	r5, sp, #92	; 0x5c
 800d082:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d084:	2b80      	cmp	r3, #128	; 0x80
 800d086:	d11e      	bne.n	800d0c6 <_vfiprintf_r+0x5a6>
 800d088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d08a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d08c:	1a9f      	subs	r7, r3, r2
 800d08e:	2f00      	cmp	r7, #0
 800d090:	dd19      	ble.n	800d0c6 <_vfiprintf_r+0x5a6>
 800d092:	0029      	movs	r1, r5
 800d094:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d096:	4871      	ldr	r0, [pc, #452]	; (800d25c <_vfiprintf_r+0x73c>)
 800d098:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d09a:	3301      	adds	r3, #1
 800d09c:	3108      	adds	r1, #8
 800d09e:	6028      	str	r0, [r5, #0]
 800d0a0:	2f10      	cmp	r7, #16
 800d0a2:	dd00      	ble.n	800d0a6 <_vfiprintf_r+0x586>
 800d0a4:	e164      	b.n	800d370 <_vfiprintf_r+0x850>
 800d0a6:	606f      	str	r7, [r5, #4]
 800d0a8:	18bf      	adds	r7, r7, r2
 800d0aa:	000d      	movs	r5, r1
 800d0ac:	9716      	str	r7, [sp, #88]	; 0x58
 800d0ae:	9315      	str	r3, [sp, #84]	; 0x54
 800d0b0:	2b07      	cmp	r3, #7
 800d0b2:	dd08      	ble.n	800d0c6 <_vfiprintf_r+0x5a6>
 800d0b4:	9903      	ldr	r1, [sp, #12]
 800d0b6:	9806      	ldr	r0, [sp, #24]
 800d0b8:	aa14      	add	r2, sp, #80	; 0x50
 800d0ba:	f7ff fcfd 	bl	800cab8 <__sprint_r>
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d000      	beq.n	800d0c4 <_vfiprintf_r+0x5a4>
 800d0c2:	e196      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d0c4:	ad17      	add	r5, sp, #92	; 0x5c
 800d0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0c8:	9a05      	ldr	r2, [sp, #20]
 800d0ca:	1a9f      	subs	r7, r3, r2
 800d0cc:	2f00      	cmp	r7, #0
 800d0ce:	dd19      	ble.n	800d104 <_vfiprintf_r+0x5e4>
 800d0d0:	0029      	movs	r1, r5
 800d0d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0d4:	4861      	ldr	r0, [pc, #388]	; (800d25c <_vfiprintf_r+0x73c>)
 800d0d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d0d8:	3301      	adds	r3, #1
 800d0da:	3108      	adds	r1, #8
 800d0dc:	6028      	str	r0, [r5, #0]
 800d0de:	2f10      	cmp	r7, #16
 800d0e0:	dd00      	ble.n	800d0e4 <_vfiprintf_r+0x5c4>
 800d0e2:	e157      	b.n	800d394 <_vfiprintf_r+0x874>
 800d0e4:	606f      	str	r7, [r5, #4]
 800d0e6:	18bf      	adds	r7, r7, r2
 800d0e8:	000d      	movs	r5, r1
 800d0ea:	9716      	str	r7, [sp, #88]	; 0x58
 800d0ec:	9315      	str	r3, [sp, #84]	; 0x54
 800d0ee:	2b07      	cmp	r3, #7
 800d0f0:	dd08      	ble.n	800d104 <_vfiprintf_r+0x5e4>
 800d0f2:	9903      	ldr	r1, [sp, #12]
 800d0f4:	9806      	ldr	r0, [sp, #24]
 800d0f6:	aa14      	add	r2, sp, #80	; 0x50
 800d0f8:	f7ff fcde 	bl	800cab8 <__sprint_r>
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d000      	beq.n	800d102 <_vfiprintf_r+0x5e2>
 800d100:	e177      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d102:	ad17      	add	r5, sp, #92	; 0x5c
 800d104:	9b05      	ldr	r3, [sp, #20]
 800d106:	9a05      	ldr	r2, [sp, #20]
 800d108:	606b      	str	r3, [r5, #4]
 800d10a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d10c:	602e      	str	r6, [r5, #0]
 800d10e:	189b      	adds	r3, r3, r2
 800d110:	9316      	str	r3, [sp, #88]	; 0x58
 800d112:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d114:	3508      	adds	r5, #8
 800d116:	3301      	adds	r3, #1
 800d118:	9315      	str	r3, [sp, #84]	; 0x54
 800d11a:	2b07      	cmp	r3, #7
 800d11c:	dd08      	ble.n	800d130 <_vfiprintf_r+0x610>
 800d11e:	9903      	ldr	r1, [sp, #12]
 800d120:	9806      	ldr	r0, [sp, #24]
 800d122:	aa14      	add	r2, sp, #80	; 0x50
 800d124:	f7ff fcc8 	bl	800cab8 <__sprint_r>
 800d128:	2800      	cmp	r0, #0
 800d12a:	d000      	beq.n	800d12e <_vfiprintf_r+0x60e>
 800d12c:	e161      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d12e:	ad17      	add	r5, sp, #92	; 0x5c
 800d130:	0764      	lsls	r4, r4, #29
 800d132:	d500      	bpl.n	800d136 <_vfiprintf_r+0x616>
 800d134:	e140      	b.n	800d3b8 <_vfiprintf_r+0x898>
 800d136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d13a:	4293      	cmp	r3, r2
 800d13c:	da00      	bge.n	800d140 <_vfiprintf_r+0x620>
 800d13e:	0013      	movs	r3, r2
 800d140:	9a08      	ldr	r2, [sp, #32]
 800d142:	18d3      	adds	r3, r2, r3
 800d144:	9308      	str	r3, [sp, #32]
 800d146:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d007      	beq.n	800d15c <_vfiprintf_r+0x63c>
 800d14c:	9903      	ldr	r1, [sp, #12]
 800d14e:	9806      	ldr	r0, [sp, #24]
 800d150:	aa14      	add	r2, sp, #80	; 0x50
 800d152:	f7ff fcb1 	bl	800cab8 <__sprint_r>
 800d156:	2800      	cmp	r0, #0
 800d158:	d000      	beq.n	800d15c <_vfiprintf_r+0x63c>
 800d15a:	e14a      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d15c:	2300      	movs	r3, #0
 800d15e:	ad17      	add	r5, sp, #92	; 0x5c
 800d160:	9315      	str	r3, [sp, #84]	; 0x54
 800d162:	e6b7      	b.n	800ced4 <_vfiprintf_r+0x3b4>
 800d164:	0030      	movs	r0, r6
 800d166:	f7f2 ffcd 	bl	8000104 <strlen>
 800d16a:	9005      	str	r0, [sp, #20]
 800d16c:	e719      	b.n	800cfa2 <_vfiprintf_r+0x482>
 800d16e:	2310      	movs	r3, #16
 800d170:	431c      	orrs	r4, r3
 800d172:	2320      	movs	r3, #32
 800d174:	0020      	movs	r0, r4
 800d176:	4018      	ands	r0, r3
 800d178:	421c      	tst	r4, r3
 800d17a:	d009      	beq.n	800d190 <_vfiprintf_r+0x670>
 800d17c:	3b19      	subs	r3, #25
 800d17e:	3707      	adds	r7, #7
 800d180:	439f      	bics	r7, r3
 800d182:	0039      	movs	r1, r7
 800d184:	c90c      	ldmia	r1!, {r2, r3}
 800d186:	9200      	str	r2, [sp, #0]
 800d188:	9301      	str	r3, [sp, #4]
 800d18a:	9104      	str	r1, [sp, #16]
 800d18c:	2301      	movs	r3, #1
 800d18e:	e6c7      	b.n	800cf20 <_vfiprintf_r+0x400>
 800d190:	003b      	movs	r3, r7
 800d192:	cb04      	ldmia	r3!, {r2}
 800d194:	0021      	movs	r1, r4
 800d196:	9304      	str	r3, [sp, #16]
 800d198:	2310      	movs	r3, #16
 800d19a:	4019      	ands	r1, r3
 800d19c:	421c      	tst	r4, r3
 800d19e:	d003      	beq.n	800d1a8 <_vfiprintf_r+0x688>
 800d1a0:	9200      	str	r2, [sp, #0]
 800d1a2:	9001      	str	r0, [sp, #4]
 800d1a4:	3b0f      	subs	r3, #15
 800d1a6:	e6bb      	b.n	800cf20 <_vfiprintf_r+0x400>
 800d1a8:	2340      	movs	r3, #64	; 0x40
 800d1aa:	0020      	movs	r0, r4
 800d1ac:	4018      	ands	r0, r3
 800d1ae:	421c      	tst	r4, r3
 800d1b0:	d003      	beq.n	800d1ba <_vfiprintf_r+0x69a>
 800d1b2:	b293      	uxth	r3, r2
 800d1b4:	9300      	str	r3, [sp, #0]
 800d1b6:	9101      	str	r1, [sp, #4]
 800d1b8:	e7e8      	b.n	800d18c <_vfiprintf_r+0x66c>
 800d1ba:	2380      	movs	r3, #128	; 0x80
 800d1bc:	0021      	movs	r1, r4
 800d1be:	009b      	lsls	r3, r3, #2
 800d1c0:	4019      	ands	r1, r3
 800d1c2:	421c      	tst	r4, r3
 800d1c4:	d003      	beq.n	800d1ce <_vfiprintf_r+0x6ae>
 800d1c6:	b2d3      	uxtb	r3, r2
 800d1c8:	9300      	str	r3, [sp, #0]
 800d1ca:	9001      	str	r0, [sp, #4]
 800d1cc:	e7de      	b.n	800d18c <_vfiprintf_r+0x66c>
 800d1ce:	9200      	str	r2, [sp, #0]
 800d1d0:	e7f1      	b.n	800d1b6 <_vfiprintf_r+0x696>
 800d1d2:	4a23      	ldr	r2, [pc, #140]	; (800d260 <_vfiprintf_r+0x740>)
 800d1d4:	0020      	movs	r0, r4
 800d1d6:	920c      	str	r2, [sp, #48]	; 0x30
 800d1d8:	2220      	movs	r2, #32
 800d1da:	4010      	ands	r0, r2
 800d1dc:	4214      	tst	r4, r2
 800d1de:	d019      	beq.n	800d214 <_vfiprintf_r+0x6f4>
 800d1e0:	3a19      	subs	r2, #25
 800d1e2:	3707      	adds	r7, #7
 800d1e4:	4397      	bics	r7, r2
 800d1e6:	0038      	movs	r0, r7
 800d1e8:	c806      	ldmia	r0!, {r1, r2}
 800d1ea:	9100      	str	r1, [sp, #0]
 800d1ec:	9201      	str	r2, [sp, #4]
 800d1ee:	9004      	str	r0, [sp, #16]
 800d1f0:	07e2      	lsls	r2, r4, #31
 800d1f2:	d509      	bpl.n	800d208 <_vfiprintf_r+0x6e8>
 800d1f4:	9a00      	ldr	r2, [sp, #0]
 800d1f6:	9901      	ldr	r1, [sp, #4]
 800d1f8:	430a      	orrs	r2, r1
 800d1fa:	d005      	beq.n	800d208 <_vfiprintf_r+0x6e8>
 800d1fc:	aa13      	add	r2, sp, #76	; 0x4c
 800d1fe:	2130      	movs	r1, #48	; 0x30
 800d200:	7053      	strb	r3, [r2, #1]
 800d202:	2302      	movs	r3, #2
 800d204:	7011      	strb	r1, [r2, #0]
 800d206:	431c      	orrs	r4, r3
 800d208:	4b10      	ldr	r3, [pc, #64]	; (800d24c <_vfiprintf_r+0x72c>)
 800d20a:	401c      	ands	r4, r3
 800d20c:	2302      	movs	r3, #2
 800d20e:	e687      	b.n	800cf20 <_vfiprintf_r+0x400>
 800d210:	4a10      	ldr	r2, [pc, #64]	; (800d254 <_vfiprintf_r+0x734>)
 800d212:	e7df      	b.n	800d1d4 <_vfiprintf_r+0x6b4>
 800d214:	0039      	movs	r1, r7
 800d216:	c904      	ldmia	r1!, {r2}
 800d218:	0026      	movs	r6, r4
 800d21a:	9104      	str	r1, [sp, #16]
 800d21c:	2110      	movs	r1, #16
 800d21e:	400e      	ands	r6, r1
 800d220:	420c      	tst	r4, r1
 800d222:	d002      	beq.n	800d22a <_vfiprintf_r+0x70a>
 800d224:	9200      	str	r2, [sp, #0]
 800d226:	9001      	str	r0, [sp, #4]
 800d228:	e7e2      	b.n	800d1f0 <_vfiprintf_r+0x6d0>
 800d22a:	2140      	movs	r1, #64	; 0x40
 800d22c:	0020      	movs	r0, r4
 800d22e:	4008      	ands	r0, r1
 800d230:	420c      	tst	r4, r1
 800d232:	d003      	beq.n	800d23c <_vfiprintf_r+0x71c>
 800d234:	b292      	uxth	r2, r2
 800d236:	9200      	str	r2, [sp, #0]
 800d238:	9601      	str	r6, [sp, #4]
 800d23a:	e7d9      	b.n	800d1f0 <_vfiprintf_r+0x6d0>
 800d23c:	2180      	movs	r1, #128	; 0x80
 800d23e:	0026      	movs	r6, r4
 800d240:	0089      	lsls	r1, r1, #2
 800d242:	400e      	ands	r6, r1
 800d244:	420c      	tst	r4, r1
 800d246:	d0f6      	beq.n	800d236 <_vfiprintf_r+0x716>
 800d248:	b2d2      	uxtb	r2, r2
 800d24a:	e7eb      	b.n	800d224 <_vfiprintf_r+0x704>
 800d24c:	fffffbff 	.word	0xfffffbff
 800d250:	00007830 	.word	0x00007830
 800d254:	0800fdc4 	.word	0x0800fdc4
 800d258:	0800fea9 	.word	0x0800fea9
 800d25c:	0800feb9 	.word	0x0800feb9
 800d260:	0800fdd5 	.word	0x0800fdd5
 800d264:	9b01      	ldr	r3, [sp, #4]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d109      	bne.n	800d27e <_vfiprintf_r+0x75e>
 800d26a:	9b00      	ldr	r3, [sp, #0]
 800d26c:	2b09      	cmp	r3, #9
 800d26e:	d806      	bhi.n	800d27e <_vfiprintf_r+0x75e>
 800d270:	26b7      	movs	r6, #183	; 0xb7
 800d272:	ab12      	add	r3, sp, #72	; 0x48
 800d274:	18f6      	adds	r6, r6, r3
 800d276:	9b00      	ldr	r3, [sp, #0]
 800d278:	3330      	adds	r3, #48	; 0x30
 800d27a:	7033      	strb	r3, [r6, #0]
 800d27c:	e115      	b.n	800d4aa <_vfiprintf_r+0x98a>
 800d27e:	2380      	movs	r3, #128	; 0x80
 800d280:	2400      	movs	r4, #0
 800d282:	00db      	lsls	r3, r3, #3
 800d284:	403b      	ands	r3, r7
 800d286:	ae40      	add	r6, sp, #256	; 0x100
 800d288:	930a      	str	r3, [sp, #40]	; 0x28
 800d28a:	220a      	movs	r2, #10
 800d28c:	9800      	ldr	r0, [sp, #0]
 800d28e:	9901      	ldr	r1, [sp, #4]
 800d290:	2300      	movs	r3, #0
 800d292:	f7f3 f907 	bl	80004a4 <__aeabi_uldivmod>
 800d296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d298:	3e01      	subs	r6, #1
 800d29a:	3230      	adds	r2, #48	; 0x30
 800d29c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d29e:	9110      	str	r1, [sp, #64]	; 0x40
 800d2a0:	7032      	strb	r2, [r6, #0]
 800d2a2:	3401      	adds	r4, #1
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d01a      	beq.n	800d2de <_vfiprintf_r+0x7be>
 800d2a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	42a3      	cmp	r3, r4
 800d2ae:	d116      	bne.n	800d2de <_vfiprintf_r+0x7be>
 800d2b0:	2cff      	cmp	r4, #255	; 0xff
 800d2b2:	d014      	beq.n	800d2de <_vfiprintf_r+0x7be>
 800d2b4:	9b01      	ldr	r3, [sp, #4]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d102      	bne.n	800d2c0 <_vfiprintf_r+0x7a0>
 800d2ba:	9b00      	ldr	r3, [sp, #0]
 800d2bc:	2b09      	cmp	r3, #9
 800d2be:	d90e      	bls.n	800d2de <_vfiprintf_r+0x7be>
 800d2c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d2c4:	1af6      	subs	r6, r6, r3
 800d2c6:	001a      	movs	r2, r3
 800d2c8:	0030      	movs	r0, r6
 800d2ca:	f7fe fbab 	bl	800ba24 <strncpy>
 800d2ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2d0:	2400      	movs	r4, #0
 800d2d2:	785b      	ldrb	r3, [r3, #1]
 800d2d4:	1e5a      	subs	r2, r3, #1
 800d2d6:	4193      	sbcs	r3, r2
 800d2d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d2da:	18d3      	adds	r3, r2, r3
 800d2dc:	930d      	str	r3, [sp, #52]	; 0x34
 800d2de:	9b01      	ldr	r3, [sp, #4]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d103      	bne.n	800d2ec <_vfiprintf_r+0x7cc>
 800d2e4:	9b00      	ldr	r3, [sp, #0]
 800d2e6:	2b09      	cmp	r3, #9
 800d2e8:	d800      	bhi.n	800d2ec <_vfiprintf_r+0x7cc>
 800d2ea:	e0de      	b.n	800d4aa <_vfiprintf_r+0x98a>
 800d2ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2ee:	9300      	str	r3, [sp, #0]
 800d2f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2f2:	9301      	str	r3, [sp, #4]
 800d2f4:	e7c9      	b.n	800d28a <_vfiprintf_r+0x76a>
 800d2f6:	200f      	movs	r0, #15
 800d2f8:	9b00      	ldr	r3, [sp, #0]
 800d2fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d2fc:	4003      	ands	r3, r0
 800d2fe:	5cd3      	ldrb	r3, [r2, r3]
 800d300:	3e01      	subs	r6, #1
 800d302:	7033      	strb	r3, [r6, #0]
 800d304:	9b01      	ldr	r3, [sp, #4]
 800d306:	0719      	lsls	r1, r3, #28
 800d308:	9b00      	ldr	r3, [sp, #0]
 800d30a:	091a      	lsrs	r2, r3, #4
 800d30c:	9b01      	ldr	r3, [sp, #4]
 800d30e:	4311      	orrs	r1, r2
 800d310:	091b      	lsrs	r3, r3, #4
 800d312:	9301      	str	r3, [sp, #4]
 800d314:	000b      	movs	r3, r1
 800d316:	9a01      	ldr	r2, [sp, #4]
 800d318:	9100      	str	r1, [sp, #0]
 800d31a:	4313      	orrs	r3, r2
 800d31c:	d1ec      	bne.n	800d2f8 <_vfiprintf_r+0x7d8>
 800d31e:	e0c4      	b.n	800d4aa <_vfiprintf_r+0x98a>
 800d320:	ae40      	add	r6, sp, #256	; 0x100
 800d322:	2b00      	cmp	r3, #0
 800d324:	d000      	beq.n	800d328 <_vfiprintf_r+0x808>
 800d326:	e0c0      	b.n	800d4aa <_vfiprintf_r+0x98a>
 800d328:	07e4      	lsls	r4, r4, #31
 800d32a:	d400      	bmi.n	800d32e <_vfiprintf_r+0x80e>
 800d32c:	e0bd      	b.n	800d4aa <_vfiprintf_r+0x98a>
 800d32e:	26b7      	movs	r6, #183	; 0xb7
 800d330:	ab12      	add	r3, sp, #72	; 0x48
 800d332:	18f6      	adds	r6, r6, r3
 800d334:	2330      	movs	r3, #48	; 0x30
 800d336:	e7a0      	b.n	800d27a <_vfiprintf_r+0x75a>
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d100      	bne.n	800d33e <_vfiprintf_r+0x81e>
 800d33c:	e07e      	b.n	800d43c <_vfiprintf_r+0x91c>
 800d33e:	ae27      	add	r6, sp, #156	; 0x9c
 800d340:	7033      	strb	r3, [r6, #0]
 800d342:	2300      	movs	r3, #0
 800d344:	aa12      	add	r2, sp, #72	; 0x48
 800d346:	70d3      	strb	r3, [r2, #3]
 800d348:	9704      	str	r7, [sp, #16]
 800d34a:	e576      	b.n	800ce3a <_vfiprintf_r+0x31a>
 800d34c:	2010      	movs	r0, #16
 800d34e:	1812      	adds	r2, r2, r0
 800d350:	6068      	str	r0, [r5, #4]
 800d352:	9216      	str	r2, [sp, #88]	; 0x58
 800d354:	9315      	str	r3, [sp, #84]	; 0x54
 800d356:	2b07      	cmp	r3, #7
 800d358:	dd07      	ble.n	800d36a <_vfiprintf_r+0x84a>
 800d35a:	9903      	ldr	r1, [sp, #12]
 800d35c:	9806      	ldr	r0, [sp, #24]
 800d35e:	aa14      	add	r2, sp, #80	; 0x50
 800d360:	f7ff fbaa 	bl	800cab8 <__sprint_r>
 800d364:	2800      	cmp	r0, #0
 800d366:	d144      	bne.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d368:	a917      	add	r1, sp, #92	; 0x5c
 800d36a:	000d      	movs	r5, r1
 800d36c:	3f10      	subs	r7, #16
 800d36e:	e63b      	b.n	800cfe8 <_vfiprintf_r+0x4c8>
 800d370:	2010      	movs	r0, #16
 800d372:	1812      	adds	r2, r2, r0
 800d374:	6068      	str	r0, [r5, #4]
 800d376:	9216      	str	r2, [sp, #88]	; 0x58
 800d378:	9315      	str	r3, [sp, #84]	; 0x54
 800d37a:	2b07      	cmp	r3, #7
 800d37c:	dd07      	ble.n	800d38e <_vfiprintf_r+0x86e>
 800d37e:	9903      	ldr	r1, [sp, #12]
 800d380:	9806      	ldr	r0, [sp, #24]
 800d382:	aa14      	add	r2, sp, #80	; 0x50
 800d384:	f7ff fb98 	bl	800cab8 <__sprint_r>
 800d388:	2800      	cmp	r0, #0
 800d38a:	d132      	bne.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d38c:	a917      	add	r1, sp, #92	; 0x5c
 800d38e:	000d      	movs	r5, r1
 800d390:	3f10      	subs	r7, #16
 800d392:	e67e      	b.n	800d092 <_vfiprintf_r+0x572>
 800d394:	2010      	movs	r0, #16
 800d396:	1812      	adds	r2, r2, r0
 800d398:	6068      	str	r0, [r5, #4]
 800d39a:	9216      	str	r2, [sp, #88]	; 0x58
 800d39c:	9315      	str	r3, [sp, #84]	; 0x54
 800d39e:	2b07      	cmp	r3, #7
 800d3a0:	dd07      	ble.n	800d3b2 <_vfiprintf_r+0x892>
 800d3a2:	9903      	ldr	r1, [sp, #12]
 800d3a4:	9806      	ldr	r0, [sp, #24]
 800d3a6:	aa14      	add	r2, sp, #80	; 0x50
 800d3a8:	f7ff fb86 	bl	800cab8 <__sprint_r>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d120      	bne.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d3b0:	a917      	add	r1, sp, #92	; 0x5c
 800d3b2:	000d      	movs	r5, r1
 800d3b4:	3f10      	subs	r7, #16
 800d3b6:	e68b      	b.n	800d0d0 <_vfiprintf_r+0x5b0>
 800d3b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3bc:	2610      	movs	r6, #16
 800d3be:	1a9c      	subs	r4, r3, r2
 800d3c0:	2c00      	cmp	r4, #0
 800d3c2:	dc00      	bgt.n	800d3c6 <_vfiprintf_r+0x8a6>
 800d3c4:	e6b7      	b.n	800d136 <_vfiprintf_r+0x616>
 800d3c6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d3c8:	4a3b      	ldr	r2, [pc, #236]	; (800d4b8 <_vfiprintf_r+0x998>)
 800d3ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d3cc:	3101      	adds	r1, #1
 800d3ce:	602a      	str	r2, [r5, #0]
 800d3d0:	2c10      	cmp	r4, #16
 800d3d2:	dc22      	bgt.n	800d41a <_vfiprintf_r+0x8fa>
 800d3d4:	606c      	str	r4, [r5, #4]
 800d3d6:	18e4      	adds	r4, r4, r3
 800d3d8:	9416      	str	r4, [sp, #88]	; 0x58
 800d3da:	9115      	str	r1, [sp, #84]	; 0x54
 800d3dc:	2907      	cmp	r1, #7
 800d3de:	dc00      	bgt.n	800d3e2 <_vfiprintf_r+0x8c2>
 800d3e0:	e6a9      	b.n	800d136 <_vfiprintf_r+0x616>
 800d3e2:	9903      	ldr	r1, [sp, #12]
 800d3e4:	9806      	ldr	r0, [sp, #24]
 800d3e6:	aa14      	add	r2, sp, #80	; 0x50
 800d3e8:	f7ff fb66 	bl	800cab8 <__sprint_r>
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	d100      	bne.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d3f0:	e6a1      	b.n	800d136 <_vfiprintf_r+0x616>
 800d3f2:	9b03      	ldr	r3, [sp, #12]
 800d3f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3f6:	07db      	lsls	r3, r3, #31
 800d3f8:	d407      	bmi.n	800d40a <_vfiprintf_r+0x8ea>
 800d3fa:	9b03      	ldr	r3, [sp, #12]
 800d3fc:	899b      	ldrh	r3, [r3, #12]
 800d3fe:	059b      	lsls	r3, r3, #22
 800d400:	d403      	bmi.n	800d40a <_vfiprintf_r+0x8ea>
 800d402:	9b03      	ldr	r3, [sp, #12]
 800d404:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800d406:	f7fc f8fc 	bl	8009602 <__retarget_lock_release_recursive>
 800d40a:	9b03      	ldr	r3, [sp, #12]
 800d40c:	899b      	ldrh	r3, [r3, #12]
 800d40e:	065b      	lsls	r3, r3, #25
 800d410:	d401      	bmi.n	800d416 <_vfiprintf_r+0x8f6>
 800d412:	f7ff fbc3 	bl	800cb9c <_vfiprintf_r+0x7c>
 800d416:	f7ff fbbe 	bl	800cb96 <_vfiprintf_r+0x76>
 800d41a:	3310      	adds	r3, #16
 800d41c:	606e      	str	r6, [r5, #4]
 800d41e:	9316      	str	r3, [sp, #88]	; 0x58
 800d420:	9115      	str	r1, [sp, #84]	; 0x54
 800d422:	3508      	adds	r5, #8
 800d424:	2907      	cmp	r1, #7
 800d426:	dd07      	ble.n	800d438 <_vfiprintf_r+0x918>
 800d428:	9903      	ldr	r1, [sp, #12]
 800d42a:	9806      	ldr	r0, [sp, #24]
 800d42c:	aa14      	add	r2, sp, #80	; 0x50
 800d42e:	f7ff fb43 	bl	800cab8 <__sprint_r>
 800d432:	2800      	cmp	r0, #0
 800d434:	d1dd      	bne.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d436:	ad17      	add	r5, sp, #92	; 0x5c
 800d438:	3c10      	subs	r4, #16
 800d43a:	e7c4      	b.n	800d3c6 <_vfiprintf_r+0x8a6>
 800d43c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d102      	bne.n	800d448 <_vfiprintf_r+0x928>
 800d442:	2300      	movs	r3, #0
 800d444:	9315      	str	r3, [sp, #84]	; 0x54
 800d446:	e7d4      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d448:	9903      	ldr	r1, [sp, #12]
 800d44a:	9806      	ldr	r0, [sp, #24]
 800d44c:	aa14      	add	r2, sp, #80	; 0x50
 800d44e:	f7ff fb33 	bl	800cab8 <__sprint_r>
 800d452:	2800      	cmp	r0, #0
 800d454:	d0f5      	beq.n	800d442 <_vfiprintf_r+0x922>
 800d456:	e7cc      	b.n	800d3f2 <_vfiprintf_r+0x8d2>
 800d458:	0027      	movs	r7, r4
 800d45a:	2a00      	cmp	r2, #0
 800d45c:	d100      	bne.n	800d460 <_vfiprintf_r+0x940>
 800d45e:	e51b      	b.n	800ce98 <_vfiprintf_r+0x378>
 800d460:	2b01      	cmp	r3, #1
 800d462:	d100      	bne.n	800d466 <_vfiprintf_r+0x946>
 800d464:	e6fe      	b.n	800d264 <_vfiprintf_r+0x744>
 800d466:	ae40      	add	r6, sp, #256	; 0x100
 800d468:	2b02      	cmp	r3, #2
 800d46a:	d100      	bne.n	800d46e <_vfiprintf_r+0x94e>
 800d46c:	e743      	b.n	800d2f6 <_vfiprintf_r+0x7d6>
 800d46e:	2307      	movs	r3, #7
 800d470:	469c      	mov	ip, r3
 800d472:	4663      	mov	r3, ip
 800d474:	9900      	ldr	r1, [sp, #0]
 800d476:	0032      	movs	r2, r6
 800d478:	400b      	ands	r3, r1
 800d47a:	9901      	ldr	r1, [sp, #4]
 800d47c:	3e01      	subs	r6, #1
 800d47e:	074c      	lsls	r4, r1, #29
 800d480:	9900      	ldr	r1, [sp, #0]
 800d482:	3330      	adds	r3, #48	; 0x30
 800d484:	08c8      	lsrs	r0, r1, #3
 800d486:	9901      	ldr	r1, [sp, #4]
 800d488:	4304      	orrs	r4, r0
 800d48a:	08c9      	lsrs	r1, r1, #3
 800d48c:	9101      	str	r1, [sp, #4]
 800d48e:	0021      	movs	r1, r4
 800d490:	9801      	ldr	r0, [sp, #4]
 800d492:	7033      	strb	r3, [r6, #0]
 800d494:	9400      	str	r4, [sp, #0]
 800d496:	4301      	orrs	r1, r0
 800d498:	d1eb      	bne.n	800d472 <_vfiprintf_r+0x952>
 800d49a:	07f9      	lsls	r1, r7, #31
 800d49c:	d505      	bpl.n	800d4aa <_vfiprintf_r+0x98a>
 800d49e:	2b30      	cmp	r3, #48	; 0x30
 800d4a0:	d003      	beq.n	800d4aa <_vfiprintf_r+0x98a>
 800d4a2:	2330      	movs	r3, #48	; 0x30
 800d4a4:	3e01      	subs	r6, #1
 800d4a6:	7033      	strb	r3, [r6, #0]
 800d4a8:	1e96      	subs	r6, r2, #2
 800d4aa:	9b05      	ldr	r3, [sp, #20]
 800d4ac:	003c      	movs	r4, r7
 800d4ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4b0:	ab40      	add	r3, sp, #256	; 0x100
 800d4b2:	1b9b      	subs	r3, r3, r6
 800d4b4:	9305      	str	r3, [sp, #20]
 800d4b6:	e575      	b.n	800cfa4 <_vfiprintf_r+0x484>
 800d4b8:	0800fea9 	.word	0x0800fea9

0800d4bc <__sbprintf>:
 800d4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4be:	0015      	movs	r5, r2
 800d4c0:	2202      	movs	r2, #2
 800d4c2:	4c1e      	ldr	r4, [pc, #120]	; (800d53c <__sbprintf+0x80>)
 800d4c4:	001f      	movs	r7, r3
 800d4c6:	898b      	ldrh	r3, [r1, #12]
 800d4c8:	44a5      	add	sp, r4
 800d4ca:	4393      	bics	r3, r2
 800d4cc:	466a      	mov	r2, sp
 800d4ce:	8193      	strh	r3, [r2, #12]
 800d4d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d4d2:	0006      	movs	r6, r0
 800d4d4:	9319      	str	r3, [sp, #100]	; 0x64
 800d4d6:	89cb      	ldrh	r3, [r1, #14]
 800d4d8:	a816      	add	r0, sp, #88	; 0x58
 800d4da:	81d3      	strh	r3, [r2, #14]
 800d4dc:	69cb      	ldr	r3, [r1, #28]
 800d4de:	000c      	movs	r4, r1
 800d4e0:	9307      	str	r3, [sp, #28]
 800d4e2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800d4e4:	9309      	str	r3, [sp, #36]	; 0x24
 800d4e6:	ab1a      	add	r3, sp, #104	; 0x68
 800d4e8:	9300      	str	r3, [sp, #0]
 800d4ea:	9304      	str	r3, [sp, #16]
 800d4ec:	2380      	movs	r3, #128	; 0x80
 800d4ee:	00db      	lsls	r3, r3, #3
 800d4f0:	9302      	str	r3, [sp, #8]
 800d4f2:	9305      	str	r3, [sp, #20]
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	9306      	str	r3, [sp, #24]
 800d4f8:	f7fc f880 	bl	80095fc <__retarget_lock_init_recursive>
 800d4fc:	002a      	movs	r2, r5
 800d4fe:	003b      	movs	r3, r7
 800d500:	4669      	mov	r1, sp
 800d502:	0030      	movs	r0, r6
 800d504:	f7ff fb0c 	bl	800cb20 <_vfiprintf_r>
 800d508:	1e05      	subs	r5, r0, #0
 800d50a:	db07      	blt.n	800d51c <__sbprintf+0x60>
 800d50c:	4669      	mov	r1, sp
 800d50e:	0030      	movs	r0, r6
 800d510:	f7fe fa62 	bl	800b9d8 <_fflush_r>
 800d514:	2800      	cmp	r0, #0
 800d516:	d001      	beq.n	800d51c <__sbprintf+0x60>
 800d518:	2501      	movs	r5, #1
 800d51a:	426d      	negs	r5, r5
 800d51c:	466b      	mov	r3, sp
 800d51e:	899a      	ldrh	r2, [r3, #12]
 800d520:	2340      	movs	r3, #64	; 0x40
 800d522:	421a      	tst	r2, r3
 800d524:	d002      	beq.n	800d52c <__sbprintf+0x70>
 800d526:	89a2      	ldrh	r2, [r4, #12]
 800d528:	4313      	orrs	r3, r2
 800d52a:	81a3      	strh	r3, [r4, #12]
 800d52c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d52e:	f7fc f866 	bl	80095fe <__retarget_lock_close_recursive>
 800d532:	0028      	movs	r0, r5
 800d534:	4b02      	ldr	r3, [pc, #8]	; (800d540 <__sbprintf+0x84>)
 800d536:	449d      	add	sp, r3
 800d538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d53a:	46c0      	nop			; (mov r8, r8)
 800d53c:	fffffb94 	.word	0xfffffb94
 800d540:	0000046c 	.word	0x0000046c

0800d544 <__sfvwrite_r>:
 800d544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d546:	6893      	ldr	r3, [r2, #8]
 800d548:	b087      	sub	sp, #28
 800d54a:	000c      	movs	r4, r1
 800d54c:	9002      	str	r0, [sp, #8]
 800d54e:	9204      	str	r2, [sp, #16]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d102      	bne.n	800d55a <__sfvwrite_r+0x16>
 800d554:	2000      	movs	r0, #0
 800d556:	b007      	add	sp, #28
 800d558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d55a:	898b      	ldrh	r3, [r1, #12]
 800d55c:	071b      	lsls	r3, r3, #28
 800d55e:	d557      	bpl.n	800d610 <__sfvwrite_r+0xcc>
 800d560:	690b      	ldr	r3, [r1, #16]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d054      	beq.n	800d610 <__sfvwrite_r+0xcc>
 800d566:	9b04      	ldr	r3, [sp, #16]
 800d568:	2202      	movs	r2, #2
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	9301      	str	r3, [sp, #4]
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	001f      	movs	r7, r3
 800d572:	4017      	ands	r7, r2
 800d574:	4213      	tst	r3, r2
 800d576:	d171      	bne.n	800d65c <__sfvwrite_r+0x118>
 800d578:	2201      	movs	r2, #1
 800d57a:	2101      	movs	r1, #1
 800d57c:	401a      	ands	r2, r3
 800d57e:	420b      	tst	r3, r1
 800d580:	d100      	bne.n	800d584 <__sfvwrite_r+0x40>
 800d582:	e0a5      	b.n	800d6d0 <__sfvwrite_r+0x18c>
 800d584:	0038      	movs	r0, r7
 800d586:	003e      	movs	r6, r7
 800d588:	9703      	str	r7, [sp, #12]
 800d58a:	9b03      	ldr	r3, [sp, #12]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d100      	bne.n	800d592 <__sfvwrite_r+0x4e>
 800d590:	e10b      	b.n	800d7aa <__sfvwrite_r+0x266>
 800d592:	2800      	cmp	r0, #0
 800d594:	d10a      	bne.n	800d5ac <__sfvwrite_r+0x68>
 800d596:	001a      	movs	r2, r3
 800d598:	210a      	movs	r1, #10
 800d59a:	0030      	movs	r0, r6
 800d59c:	f7fe fa8b 	bl	800bab6 <memchr>
 800d5a0:	9b03      	ldr	r3, [sp, #12]
 800d5a2:	1c5f      	adds	r7, r3, #1
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	d001      	beq.n	800d5ac <__sfvwrite_r+0x68>
 800d5a8:	3001      	adds	r0, #1
 800d5aa:	1b87      	subs	r7, r0, r6
 800d5ac:	9b03      	ldr	r3, [sp, #12]
 800d5ae:	9705      	str	r7, [sp, #20]
 800d5b0:	429f      	cmp	r7, r3
 800d5b2:	d900      	bls.n	800d5b6 <__sfvwrite_r+0x72>
 800d5b4:	9305      	str	r3, [sp, #20]
 800d5b6:	6820      	ldr	r0, [r4, #0]
 800d5b8:	6922      	ldr	r2, [r4, #16]
 800d5ba:	68a5      	ldr	r5, [r4, #8]
 800d5bc:	6963      	ldr	r3, [r4, #20]
 800d5be:	4290      	cmp	r0, r2
 800d5c0:	d800      	bhi.n	800d5c4 <__sfvwrite_r+0x80>
 800d5c2:	e0fb      	b.n	800d7bc <__sfvwrite_r+0x278>
 800d5c4:	9a05      	ldr	r2, [sp, #20]
 800d5c6:	18ed      	adds	r5, r5, r3
 800d5c8:	42aa      	cmp	r2, r5
 800d5ca:	dc00      	bgt.n	800d5ce <__sfvwrite_r+0x8a>
 800d5cc:	e0f6      	b.n	800d7bc <__sfvwrite_r+0x278>
 800d5ce:	0031      	movs	r1, r6
 800d5d0:	002a      	movs	r2, r5
 800d5d2:	f000 f9e0 	bl	800d996 <memmove>
 800d5d6:	6823      	ldr	r3, [r4, #0]
 800d5d8:	0021      	movs	r1, r4
 800d5da:	195b      	adds	r3, r3, r5
 800d5dc:	9802      	ldr	r0, [sp, #8]
 800d5de:	6023      	str	r3, [r4, #0]
 800d5e0:	f7fe f9fa 	bl	800b9d8 <_fflush_r>
 800d5e4:	2800      	cmp	r0, #0
 800d5e6:	d16e      	bne.n	800d6c6 <__sfvwrite_r+0x182>
 800d5e8:	2001      	movs	r0, #1
 800d5ea:	1b7f      	subs	r7, r7, r5
 800d5ec:	d105      	bne.n	800d5fa <__sfvwrite_r+0xb6>
 800d5ee:	0021      	movs	r1, r4
 800d5f0:	9802      	ldr	r0, [sp, #8]
 800d5f2:	f7fe f9f1 	bl	800b9d8 <_fflush_r>
 800d5f6:	2800      	cmp	r0, #0
 800d5f8:	d165      	bne.n	800d6c6 <__sfvwrite_r+0x182>
 800d5fa:	9b03      	ldr	r3, [sp, #12]
 800d5fc:	9a04      	ldr	r2, [sp, #16]
 800d5fe:	1b5b      	subs	r3, r3, r5
 800d600:	9303      	str	r3, [sp, #12]
 800d602:	9b04      	ldr	r3, [sp, #16]
 800d604:	1976      	adds	r6, r6, r5
 800d606:	689b      	ldr	r3, [r3, #8]
 800d608:	1b5b      	subs	r3, r3, r5
 800d60a:	6093      	str	r3, [r2, #8]
 800d60c:	d1bd      	bne.n	800d58a <__sfvwrite_r+0x46>
 800d60e:	e7a1      	b.n	800d554 <__sfvwrite_r+0x10>
 800d610:	0021      	movs	r1, r4
 800d612:	9802      	ldr	r0, [sp, #8]
 800d614:	f000 f8f4 	bl	800d800 <__swsetup_r>
 800d618:	2800      	cmp	r0, #0
 800d61a:	d0a4      	beq.n	800d566 <__sfvwrite_r+0x22>
 800d61c:	2001      	movs	r0, #1
 800d61e:	4240      	negs	r0, r0
 800d620:	e799      	b.n	800d556 <__sfvwrite_r+0x12>
 800d622:	9b01      	ldr	r3, [sp, #4]
 800d624:	681e      	ldr	r6, [r3, #0]
 800d626:	685d      	ldr	r5, [r3, #4]
 800d628:	3308      	adds	r3, #8
 800d62a:	9301      	str	r3, [sp, #4]
 800d62c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800d62e:	69e1      	ldr	r1, [r4, #28]
 800d630:	2d00      	cmp	r5, #0
 800d632:	d0f6      	beq.n	800d622 <__sfvwrite_r+0xde>
 800d634:	4a6e      	ldr	r2, [pc, #440]	; (800d7f0 <__sfvwrite_r+0x2ac>)
 800d636:	002b      	movs	r3, r5
 800d638:	4295      	cmp	r5, r2
 800d63a:	d900      	bls.n	800d63e <__sfvwrite_r+0xfa>
 800d63c:	0013      	movs	r3, r2
 800d63e:	0032      	movs	r2, r6
 800d640:	9802      	ldr	r0, [sp, #8]
 800d642:	47b8      	blx	r7
 800d644:	2800      	cmp	r0, #0
 800d646:	dd3e      	ble.n	800d6c6 <__sfvwrite_r+0x182>
 800d648:	9b04      	ldr	r3, [sp, #16]
 800d64a:	9a04      	ldr	r2, [sp, #16]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	1836      	adds	r6, r6, r0
 800d650:	1a1b      	subs	r3, r3, r0
 800d652:	1a2d      	subs	r5, r5, r0
 800d654:	6093      	str	r3, [r2, #8]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d1e8      	bne.n	800d62c <__sfvwrite_r+0xe8>
 800d65a:	e77b      	b.n	800d554 <__sfvwrite_r+0x10>
 800d65c:	2600      	movs	r6, #0
 800d65e:	0035      	movs	r5, r6
 800d660:	e7e4      	b.n	800d62c <__sfvwrite_r+0xe8>
 800d662:	9b01      	ldr	r3, [sp, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	9303      	str	r3, [sp, #12]
 800d668:	9b01      	ldr	r3, [sp, #4]
 800d66a:	685d      	ldr	r5, [r3, #4]
 800d66c:	3308      	adds	r3, #8
 800d66e:	9301      	str	r3, [sp, #4]
 800d670:	220c      	movs	r2, #12
 800d672:	5ea3      	ldrsh	r3, [r4, r2]
 800d674:	6820      	ldr	r0, [r4, #0]
 800d676:	68a6      	ldr	r6, [r4, #8]
 800d678:	2d00      	cmp	r5, #0
 800d67a:	d0f2      	beq.n	800d662 <__sfvwrite_r+0x11e>
 800d67c:	2180      	movs	r1, #128	; 0x80
 800d67e:	0089      	lsls	r1, r1, #2
 800d680:	b29a      	uxth	r2, r3
 800d682:	420b      	tst	r3, r1
 800d684:	d062      	beq.n	800d74c <__sfvwrite_r+0x208>
 800d686:	42ae      	cmp	r6, r5
 800d688:	d837      	bhi.n	800d6fa <__sfvwrite_r+0x1b6>
 800d68a:	2390      	movs	r3, #144	; 0x90
 800d68c:	00db      	lsls	r3, r3, #3
 800d68e:	421a      	tst	r2, r3
 800d690:	d033      	beq.n	800d6fa <__sfvwrite_r+0x1b6>
 800d692:	6921      	ldr	r1, [r4, #16]
 800d694:	1a43      	subs	r3, r0, r1
 800d696:	2003      	movs	r0, #3
 800d698:	9305      	str	r3, [sp, #20]
 800d69a:	6963      	ldr	r3, [r4, #20]
 800d69c:	4343      	muls	r3, r0
 800d69e:	0fdf      	lsrs	r7, r3, #31
 800d6a0:	18ff      	adds	r7, r7, r3
 800d6a2:	9b05      	ldr	r3, [sp, #20]
 800d6a4:	107f      	asrs	r7, r7, #1
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	195b      	adds	r3, r3, r5
 800d6aa:	42bb      	cmp	r3, r7
 800d6ac:	d900      	bls.n	800d6b0 <__sfvwrite_r+0x16c>
 800d6ae:	001f      	movs	r7, r3
 800d6b0:	0552      	lsls	r2, r2, #21
 800d6b2:	d53c      	bpl.n	800d72e <__sfvwrite_r+0x1ea>
 800d6b4:	0039      	movs	r1, r7
 800d6b6:	9802      	ldr	r0, [sp, #8]
 800d6b8:	f7fc f8c8 	bl	800984c <_malloc_r>
 800d6bc:	1e06      	subs	r6, r0, #0
 800d6be:	d10a      	bne.n	800d6d6 <__sfvwrite_r+0x192>
 800d6c0:	230c      	movs	r3, #12
 800d6c2:	9a02      	ldr	r2, [sp, #8]
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	2340      	movs	r3, #64	; 0x40
 800d6c8:	89a2      	ldrh	r2, [r4, #12]
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	81a3      	strh	r3, [r4, #12]
 800d6ce:	e7a5      	b.n	800d61c <__sfvwrite_r+0xd8>
 800d6d0:	0015      	movs	r5, r2
 800d6d2:	9203      	str	r2, [sp, #12]
 800d6d4:	e7cc      	b.n	800d670 <__sfvwrite_r+0x12c>
 800d6d6:	9a05      	ldr	r2, [sp, #20]
 800d6d8:	6921      	ldr	r1, [r4, #16]
 800d6da:	f7fb ff93 	bl	8009604 <memcpy>
 800d6de:	89a2      	ldrh	r2, [r4, #12]
 800d6e0:	4b44      	ldr	r3, [pc, #272]	; (800d7f4 <__sfvwrite_r+0x2b0>)
 800d6e2:	401a      	ands	r2, r3
 800d6e4:	2380      	movs	r3, #128	; 0x80
 800d6e6:	4313      	orrs	r3, r2
 800d6e8:	81a3      	strh	r3, [r4, #12]
 800d6ea:	9b05      	ldr	r3, [sp, #20]
 800d6ec:	6126      	str	r6, [r4, #16]
 800d6ee:	18f6      	adds	r6, r6, r3
 800d6f0:	6026      	str	r6, [r4, #0]
 800d6f2:	002e      	movs	r6, r5
 800d6f4:	6167      	str	r7, [r4, #20]
 800d6f6:	1aff      	subs	r7, r7, r3
 800d6f8:	60a7      	str	r7, [r4, #8]
 800d6fa:	002f      	movs	r7, r5
 800d6fc:	42ae      	cmp	r6, r5
 800d6fe:	d900      	bls.n	800d702 <__sfvwrite_r+0x1be>
 800d700:	002e      	movs	r6, r5
 800d702:	0032      	movs	r2, r6
 800d704:	9903      	ldr	r1, [sp, #12]
 800d706:	6820      	ldr	r0, [r4, #0]
 800d708:	f000 f945 	bl	800d996 <memmove>
 800d70c:	68a3      	ldr	r3, [r4, #8]
 800d70e:	1b9b      	subs	r3, r3, r6
 800d710:	60a3      	str	r3, [r4, #8]
 800d712:	6823      	ldr	r3, [r4, #0]
 800d714:	199b      	adds	r3, r3, r6
 800d716:	6023      	str	r3, [r4, #0]
 800d718:	9b03      	ldr	r3, [sp, #12]
 800d71a:	9a04      	ldr	r2, [sp, #16]
 800d71c:	19db      	adds	r3, r3, r7
 800d71e:	9303      	str	r3, [sp, #12]
 800d720:	9b04      	ldr	r3, [sp, #16]
 800d722:	1bed      	subs	r5, r5, r7
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	1bdb      	subs	r3, r3, r7
 800d728:	6093      	str	r3, [r2, #8]
 800d72a:	d1a1      	bne.n	800d670 <__sfvwrite_r+0x12c>
 800d72c:	e712      	b.n	800d554 <__sfvwrite_r+0x10>
 800d72e:	003a      	movs	r2, r7
 800d730:	9802      	ldr	r0, [sp, #8]
 800d732:	f000 f94b 	bl	800d9cc <_realloc_r>
 800d736:	1e06      	subs	r6, r0, #0
 800d738:	d1d7      	bne.n	800d6ea <__sfvwrite_r+0x1a6>
 800d73a:	6921      	ldr	r1, [r4, #16]
 800d73c:	9802      	ldr	r0, [sp, #8]
 800d73e:	f7fb ffd3 	bl	80096e8 <_free_r>
 800d742:	2280      	movs	r2, #128	; 0x80
 800d744:	89a3      	ldrh	r3, [r4, #12]
 800d746:	4393      	bics	r3, r2
 800d748:	81a3      	strh	r3, [r4, #12]
 800d74a:	e7b9      	b.n	800d6c0 <__sfvwrite_r+0x17c>
 800d74c:	6923      	ldr	r3, [r4, #16]
 800d74e:	4283      	cmp	r3, r0
 800d750:	d302      	bcc.n	800d758 <__sfvwrite_r+0x214>
 800d752:	6967      	ldr	r7, [r4, #20]
 800d754:	42af      	cmp	r7, r5
 800d756:	d916      	bls.n	800d786 <__sfvwrite_r+0x242>
 800d758:	42ae      	cmp	r6, r5
 800d75a:	d900      	bls.n	800d75e <__sfvwrite_r+0x21a>
 800d75c:	002e      	movs	r6, r5
 800d75e:	0032      	movs	r2, r6
 800d760:	9903      	ldr	r1, [sp, #12]
 800d762:	f000 f918 	bl	800d996 <memmove>
 800d766:	68a3      	ldr	r3, [r4, #8]
 800d768:	6822      	ldr	r2, [r4, #0]
 800d76a:	1b9b      	subs	r3, r3, r6
 800d76c:	1992      	adds	r2, r2, r6
 800d76e:	0037      	movs	r7, r6
 800d770:	60a3      	str	r3, [r4, #8]
 800d772:	6022      	str	r2, [r4, #0]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d1cf      	bne.n	800d718 <__sfvwrite_r+0x1d4>
 800d778:	0021      	movs	r1, r4
 800d77a:	9802      	ldr	r0, [sp, #8]
 800d77c:	f7fe f92c 	bl	800b9d8 <_fflush_r>
 800d780:	2800      	cmp	r0, #0
 800d782:	d0c9      	beq.n	800d718 <__sfvwrite_r+0x1d4>
 800d784:	e79f      	b.n	800d6c6 <__sfvwrite_r+0x182>
 800d786:	4b1c      	ldr	r3, [pc, #112]	; (800d7f8 <__sfvwrite_r+0x2b4>)
 800d788:	0028      	movs	r0, r5
 800d78a:	429d      	cmp	r5, r3
 800d78c:	d900      	bls.n	800d790 <__sfvwrite_r+0x24c>
 800d78e:	481b      	ldr	r0, [pc, #108]	; (800d7fc <__sfvwrite_r+0x2b8>)
 800d790:	0039      	movs	r1, r7
 800d792:	f7f2 fd5d 	bl	8000250 <__divsi3>
 800d796:	003b      	movs	r3, r7
 800d798:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d79a:	4343      	muls	r3, r0
 800d79c:	9a03      	ldr	r2, [sp, #12]
 800d79e:	69e1      	ldr	r1, [r4, #28]
 800d7a0:	9802      	ldr	r0, [sp, #8]
 800d7a2:	47b0      	blx	r6
 800d7a4:	1e07      	subs	r7, r0, #0
 800d7a6:	dcb7      	bgt.n	800d718 <__sfvwrite_r+0x1d4>
 800d7a8:	e78d      	b.n	800d6c6 <__sfvwrite_r+0x182>
 800d7aa:	9b01      	ldr	r3, [sp, #4]
 800d7ac:	2000      	movs	r0, #0
 800d7ae:	681e      	ldr	r6, [r3, #0]
 800d7b0:	685b      	ldr	r3, [r3, #4]
 800d7b2:	9303      	str	r3, [sp, #12]
 800d7b4:	9b01      	ldr	r3, [sp, #4]
 800d7b6:	3308      	adds	r3, #8
 800d7b8:	9301      	str	r3, [sp, #4]
 800d7ba:	e6e6      	b.n	800d58a <__sfvwrite_r+0x46>
 800d7bc:	9a05      	ldr	r2, [sp, #20]
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	dc08      	bgt.n	800d7d4 <__sfvwrite_r+0x290>
 800d7c2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d7c4:	0032      	movs	r2, r6
 800d7c6:	69e1      	ldr	r1, [r4, #28]
 800d7c8:	9802      	ldr	r0, [sp, #8]
 800d7ca:	47a8      	blx	r5
 800d7cc:	1e05      	subs	r5, r0, #0
 800d7ce:	dd00      	ble.n	800d7d2 <__sfvwrite_r+0x28e>
 800d7d0:	e70a      	b.n	800d5e8 <__sfvwrite_r+0xa4>
 800d7d2:	e778      	b.n	800d6c6 <__sfvwrite_r+0x182>
 800d7d4:	9a05      	ldr	r2, [sp, #20]
 800d7d6:	0031      	movs	r1, r6
 800d7d8:	f000 f8dd 	bl	800d996 <memmove>
 800d7dc:	9a05      	ldr	r2, [sp, #20]
 800d7de:	68a3      	ldr	r3, [r4, #8]
 800d7e0:	0015      	movs	r5, r2
 800d7e2:	1a9b      	subs	r3, r3, r2
 800d7e4:	60a3      	str	r3, [r4, #8]
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	189b      	adds	r3, r3, r2
 800d7ea:	6023      	str	r3, [r4, #0]
 800d7ec:	e6fc      	b.n	800d5e8 <__sfvwrite_r+0xa4>
 800d7ee:	46c0      	nop			; (mov r8, r8)
 800d7f0:	7ffffc00 	.word	0x7ffffc00
 800d7f4:	fffffb7f 	.word	0xfffffb7f
 800d7f8:	7ffffffe 	.word	0x7ffffffe
 800d7fc:	7fffffff 	.word	0x7fffffff

0800d800 <__swsetup_r>:
 800d800:	4b30      	ldr	r3, [pc, #192]	; (800d8c4 <__swsetup_r+0xc4>)
 800d802:	b570      	push	{r4, r5, r6, lr}
 800d804:	0005      	movs	r5, r0
 800d806:	6818      	ldr	r0, [r3, #0]
 800d808:	000c      	movs	r4, r1
 800d80a:	2800      	cmp	r0, #0
 800d80c:	d004      	beq.n	800d818 <__swsetup_r+0x18>
 800d80e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d810:	2b00      	cmp	r3, #0
 800d812:	d101      	bne.n	800d818 <__swsetup_r+0x18>
 800d814:	f7fb fd96 	bl	8009344 <__sinit>
 800d818:	230c      	movs	r3, #12
 800d81a:	5ee2      	ldrsh	r2, [r4, r3]
 800d81c:	b293      	uxth	r3, r2
 800d81e:	0711      	lsls	r1, r2, #28
 800d820:	d423      	bmi.n	800d86a <__swsetup_r+0x6a>
 800d822:	06d9      	lsls	r1, r3, #27
 800d824:	d407      	bmi.n	800d836 <__swsetup_r+0x36>
 800d826:	2309      	movs	r3, #9
 800d828:	2001      	movs	r0, #1
 800d82a:	602b      	str	r3, [r5, #0]
 800d82c:	3337      	adds	r3, #55	; 0x37
 800d82e:	4313      	orrs	r3, r2
 800d830:	81a3      	strh	r3, [r4, #12]
 800d832:	4240      	negs	r0, r0
 800d834:	bd70      	pop	{r4, r5, r6, pc}
 800d836:	075b      	lsls	r3, r3, #29
 800d838:	d513      	bpl.n	800d862 <__swsetup_r+0x62>
 800d83a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d83c:	2900      	cmp	r1, #0
 800d83e:	d008      	beq.n	800d852 <__swsetup_r+0x52>
 800d840:	0023      	movs	r3, r4
 800d842:	3340      	adds	r3, #64	; 0x40
 800d844:	4299      	cmp	r1, r3
 800d846:	d002      	beq.n	800d84e <__swsetup_r+0x4e>
 800d848:	0028      	movs	r0, r5
 800d84a:	f7fb ff4d 	bl	80096e8 <_free_r>
 800d84e:	2300      	movs	r3, #0
 800d850:	6323      	str	r3, [r4, #48]	; 0x30
 800d852:	2224      	movs	r2, #36	; 0x24
 800d854:	89a3      	ldrh	r3, [r4, #12]
 800d856:	4393      	bics	r3, r2
 800d858:	81a3      	strh	r3, [r4, #12]
 800d85a:	2300      	movs	r3, #0
 800d85c:	6063      	str	r3, [r4, #4]
 800d85e:	6923      	ldr	r3, [r4, #16]
 800d860:	6023      	str	r3, [r4, #0]
 800d862:	2308      	movs	r3, #8
 800d864:	89a2      	ldrh	r2, [r4, #12]
 800d866:	4313      	orrs	r3, r2
 800d868:	81a3      	strh	r3, [r4, #12]
 800d86a:	6923      	ldr	r3, [r4, #16]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d10b      	bne.n	800d888 <__swsetup_r+0x88>
 800d870:	21a0      	movs	r1, #160	; 0xa0
 800d872:	2280      	movs	r2, #128	; 0x80
 800d874:	89a3      	ldrh	r3, [r4, #12]
 800d876:	0089      	lsls	r1, r1, #2
 800d878:	0092      	lsls	r2, r2, #2
 800d87a:	400b      	ands	r3, r1
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d003      	beq.n	800d888 <__swsetup_r+0x88>
 800d880:	0021      	movs	r1, r4
 800d882:	0028      	movs	r0, r5
 800d884:	f000 fa8e 	bl	800dda4 <__smakebuf_r>
 800d888:	220c      	movs	r2, #12
 800d88a:	5ea3      	ldrsh	r3, [r4, r2]
 800d88c:	2001      	movs	r0, #1
 800d88e:	001a      	movs	r2, r3
 800d890:	b299      	uxth	r1, r3
 800d892:	4002      	ands	r2, r0
 800d894:	4203      	tst	r3, r0
 800d896:	d00f      	beq.n	800d8b8 <__swsetup_r+0xb8>
 800d898:	2200      	movs	r2, #0
 800d89a:	60a2      	str	r2, [r4, #8]
 800d89c:	6962      	ldr	r2, [r4, #20]
 800d89e:	4252      	negs	r2, r2
 800d8a0:	61a2      	str	r2, [r4, #24]
 800d8a2:	2000      	movs	r0, #0
 800d8a4:	6922      	ldr	r2, [r4, #16]
 800d8a6:	4282      	cmp	r2, r0
 800d8a8:	d1c4      	bne.n	800d834 <__swsetup_r+0x34>
 800d8aa:	0609      	lsls	r1, r1, #24
 800d8ac:	d5c2      	bpl.n	800d834 <__swsetup_r+0x34>
 800d8ae:	2240      	movs	r2, #64	; 0x40
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	81a3      	strh	r3, [r4, #12]
 800d8b4:	3801      	subs	r0, #1
 800d8b6:	e7bd      	b.n	800d834 <__swsetup_r+0x34>
 800d8b8:	0788      	lsls	r0, r1, #30
 800d8ba:	d400      	bmi.n	800d8be <__swsetup_r+0xbe>
 800d8bc:	6962      	ldr	r2, [r4, #20]
 800d8be:	60a2      	str	r2, [r4, #8]
 800d8c0:	e7ef      	b.n	800d8a2 <__swsetup_r+0xa2>
 800d8c2:	46c0      	nop			; (mov r8, r8)
 800d8c4:	200002c8 	.word	0x200002c8

0800d8c8 <__fputwc>:
 800d8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8ca:	b085      	sub	sp, #20
 800d8cc:	000e      	movs	r6, r1
 800d8ce:	0015      	movs	r5, r2
 800d8d0:	9001      	str	r0, [sp, #4]
 800d8d2:	f7fb fe13 	bl	80094fc <__locale_mb_cur_max>
 800d8d6:	0004      	movs	r4, r0
 800d8d8:	2801      	cmp	r0, #1
 800d8da:	d119      	bne.n	800d910 <__fputwc+0x48>
 800d8dc:	1e73      	subs	r3, r6, #1
 800d8de:	2bfe      	cmp	r3, #254	; 0xfe
 800d8e0:	d816      	bhi.n	800d910 <__fputwc+0x48>
 800d8e2:	ab02      	add	r3, sp, #8
 800d8e4:	711e      	strb	r6, [r3, #4]
 800d8e6:	2700      	movs	r7, #0
 800d8e8:	42a7      	cmp	r7, r4
 800d8ea:	d020      	beq.n	800d92e <__fputwc+0x66>
 800d8ec:	ab03      	add	r3, sp, #12
 800d8ee:	5dd9      	ldrb	r1, [r3, r7]
 800d8f0:	68ab      	ldr	r3, [r5, #8]
 800d8f2:	3b01      	subs	r3, #1
 800d8f4:	60ab      	str	r3, [r5, #8]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	da04      	bge.n	800d904 <__fputwc+0x3c>
 800d8fa:	69aa      	ldr	r2, [r5, #24]
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	db19      	blt.n	800d934 <__fputwc+0x6c>
 800d900:	290a      	cmp	r1, #10
 800d902:	d017      	beq.n	800d934 <__fputwc+0x6c>
 800d904:	682b      	ldr	r3, [r5, #0]
 800d906:	1c5a      	adds	r2, r3, #1
 800d908:	602a      	str	r2, [r5, #0]
 800d90a:	7019      	strb	r1, [r3, #0]
 800d90c:	3701      	adds	r7, #1
 800d90e:	e7eb      	b.n	800d8e8 <__fputwc+0x20>
 800d910:	002b      	movs	r3, r5
 800d912:	0032      	movs	r2, r6
 800d914:	9801      	ldr	r0, [sp, #4]
 800d916:	335c      	adds	r3, #92	; 0x5c
 800d918:	a903      	add	r1, sp, #12
 800d91a:	f000 f9fd 	bl	800dd18 <_wcrtomb_r>
 800d91e:	0004      	movs	r4, r0
 800d920:	1c43      	adds	r3, r0, #1
 800d922:	d1e0      	bne.n	800d8e6 <__fputwc+0x1e>
 800d924:	2340      	movs	r3, #64	; 0x40
 800d926:	0006      	movs	r6, r0
 800d928:	89aa      	ldrh	r2, [r5, #12]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	81ab      	strh	r3, [r5, #12]
 800d92e:	0030      	movs	r0, r6
 800d930:	b005      	add	sp, #20
 800d932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d934:	002a      	movs	r2, r5
 800d936:	9801      	ldr	r0, [sp, #4]
 800d938:	f000 fa72 	bl	800de20 <__swbuf_r>
 800d93c:	1c43      	adds	r3, r0, #1
 800d93e:	d1e5      	bne.n	800d90c <__fputwc+0x44>
 800d940:	0006      	movs	r6, r0
 800d942:	e7f4      	b.n	800d92e <__fputwc+0x66>

0800d944 <_fputwc_r>:
 800d944:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d946:	b570      	push	{r4, r5, r6, lr}
 800d948:	0005      	movs	r5, r0
 800d94a:	000e      	movs	r6, r1
 800d94c:	0014      	movs	r4, r2
 800d94e:	07db      	lsls	r3, r3, #31
 800d950:	d405      	bmi.n	800d95e <_fputwc_r+0x1a>
 800d952:	8993      	ldrh	r3, [r2, #12]
 800d954:	059b      	lsls	r3, r3, #22
 800d956:	d402      	bmi.n	800d95e <_fputwc_r+0x1a>
 800d958:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d95a:	f7fb fe51 	bl	8009600 <__retarget_lock_acquire_recursive>
 800d95e:	230c      	movs	r3, #12
 800d960:	5ee2      	ldrsh	r2, [r4, r3]
 800d962:	2380      	movs	r3, #128	; 0x80
 800d964:	019b      	lsls	r3, r3, #6
 800d966:	421a      	tst	r2, r3
 800d968:	d104      	bne.n	800d974 <_fputwc_r+0x30>
 800d96a:	431a      	orrs	r2, r3
 800d96c:	81a2      	strh	r2, [r4, #12]
 800d96e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d970:	4313      	orrs	r3, r2
 800d972:	6663      	str	r3, [r4, #100]	; 0x64
 800d974:	0028      	movs	r0, r5
 800d976:	0022      	movs	r2, r4
 800d978:	0031      	movs	r1, r6
 800d97a:	f7ff ffa5 	bl	800d8c8 <__fputwc>
 800d97e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d980:	0005      	movs	r5, r0
 800d982:	07db      	lsls	r3, r3, #31
 800d984:	d405      	bmi.n	800d992 <_fputwc_r+0x4e>
 800d986:	89a3      	ldrh	r3, [r4, #12]
 800d988:	059b      	lsls	r3, r3, #22
 800d98a:	d402      	bmi.n	800d992 <_fputwc_r+0x4e>
 800d98c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d98e:	f7fb fe38 	bl	8009602 <__retarget_lock_release_recursive>
 800d992:	0028      	movs	r0, r5
 800d994:	bd70      	pop	{r4, r5, r6, pc}

0800d996 <memmove>:
 800d996:	b510      	push	{r4, lr}
 800d998:	4288      	cmp	r0, r1
 800d99a:	d902      	bls.n	800d9a2 <memmove+0xc>
 800d99c:	188b      	adds	r3, r1, r2
 800d99e:	4298      	cmp	r0, r3
 800d9a0:	d303      	bcc.n	800d9aa <memmove+0x14>
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	e007      	b.n	800d9b6 <memmove+0x20>
 800d9a6:	5c8b      	ldrb	r3, [r1, r2]
 800d9a8:	5483      	strb	r3, [r0, r2]
 800d9aa:	3a01      	subs	r2, #1
 800d9ac:	d2fb      	bcs.n	800d9a6 <memmove+0x10>
 800d9ae:	bd10      	pop	{r4, pc}
 800d9b0:	5ccc      	ldrb	r4, [r1, r3]
 800d9b2:	54c4      	strb	r4, [r0, r3]
 800d9b4:	3301      	adds	r3, #1
 800d9b6:	429a      	cmp	r2, r3
 800d9b8:	d1fa      	bne.n	800d9b0 <memmove+0x1a>
 800d9ba:	e7f8      	b.n	800d9ae <memmove+0x18>

0800d9bc <abort>:
 800d9bc:	2006      	movs	r0, #6
 800d9be:	b510      	push	{r4, lr}
 800d9c0:	f000 faac 	bl	800df1c <raise>
 800d9c4:	2001      	movs	r0, #1
 800d9c6:	f7f5 ff4b 	bl	8003860 <_exit>
	...

0800d9cc <_realloc_r>:
 800d9cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ce:	b087      	sub	sp, #28
 800d9d0:	1e0c      	subs	r4, r1, #0
 800d9d2:	9001      	str	r0, [sp, #4]
 800d9d4:	9205      	str	r2, [sp, #20]
 800d9d6:	d106      	bne.n	800d9e6 <_realloc_r+0x1a>
 800d9d8:	0011      	movs	r1, r2
 800d9da:	f7fb ff37 	bl	800984c <_malloc_r>
 800d9de:	0007      	movs	r7, r0
 800d9e0:	0038      	movs	r0, r7
 800d9e2:	b007      	add	sp, #28
 800d9e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9e6:	9801      	ldr	r0, [sp, #4]
 800d9e8:	f7fc f956 	bl	8009c98 <__malloc_lock>
 800d9ec:	0023      	movs	r3, r4
 800d9ee:	3b08      	subs	r3, #8
 800d9f0:	685f      	ldr	r7, [r3, #4]
 800d9f2:	9304      	str	r3, [sp, #16]
 800d9f4:	9b05      	ldr	r3, [sp, #20]
 800d9f6:	330b      	adds	r3, #11
 800d9f8:	2b16      	cmp	r3, #22
 800d9fa:	d908      	bls.n	800da0e <_realloc_r+0x42>
 800d9fc:	2207      	movs	r2, #7
 800d9fe:	4393      	bics	r3, r2
 800da00:	9300      	str	r3, [sp, #0]
 800da02:	d506      	bpl.n	800da12 <_realloc_r+0x46>
 800da04:	230c      	movs	r3, #12
 800da06:	9a01      	ldr	r2, [sp, #4]
 800da08:	2700      	movs	r7, #0
 800da0a:	6013      	str	r3, [r2, #0]
 800da0c:	e7e8      	b.n	800d9e0 <_realloc_r+0x14>
 800da0e:	2310      	movs	r3, #16
 800da10:	9300      	str	r3, [sp, #0]
 800da12:	9b00      	ldr	r3, [sp, #0]
 800da14:	9a05      	ldr	r2, [sp, #20]
 800da16:	4293      	cmp	r3, r2
 800da18:	d3f4      	bcc.n	800da04 <_realloc_r+0x38>
 800da1a:	9b04      	ldr	r3, [sp, #16]
 800da1c:	003a      	movs	r2, r7
 800da1e:	9302      	str	r3, [sp, #8]
 800da20:	2303      	movs	r3, #3
 800da22:	439a      	bics	r2, r3
 800da24:	9b00      	ldr	r3, [sp, #0]
 800da26:	9203      	str	r2, [sp, #12]
 800da28:	4293      	cmp	r3, r2
 800da2a:	dc00      	bgt.n	800da2e <_realloc_r+0x62>
 800da2c:	e169      	b.n	800dd02 <_realloc_r+0x336>
 800da2e:	9b04      	ldr	r3, [sp, #16]
 800da30:	48b8      	ldr	r0, [pc, #736]	; (800dd14 <_realloc_r+0x348>)
 800da32:	189b      	adds	r3, r3, r2
 800da34:	6882      	ldr	r2, [r0, #8]
 800da36:	4694      	mov	ip, r2
 800da38:	685a      	ldr	r2, [r3, #4]
 800da3a:	459c      	cmp	ip, r3
 800da3c:	d006      	beq.n	800da4c <_realloc_r+0x80>
 800da3e:	2501      	movs	r5, #1
 800da40:	0011      	movs	r1, r2
 800da42:	43a9      	bics	r1, r5
 800da44:	1859      	adds	r1, r3, r1
 800da46:	6849      	ldr	r1, [r1, #4]
 800da48:	4229      	tst	r1, r5
 800da4a:	d144      	bne.n	800dad6 <_realloc_r+0x10a>
 800da4c:	2103      	movs	r1, #3
 800da4e:	438a      	bics	r2, r1
 800da50:	9903      	ldr	r1, [sp, #12]
 800da52:	188e      	adds	r6, r1, r2
 800da54:	9900      	ldr	r1, [sp, #0]
 800da56:	459c      	cmp	ip, r3
 800da58:	d117      	bne.n	800da8a <_realloc_r+0xbe>
 800da5a:	3110      	adds	r1, #16
 800da5c:	42b1      	cmp	r1, r6
 800da5e:	dc3c      	bgt.n	800dada <_realloc_r+0x10e>
 800da60:	9a00      	ldr	r2, [sp, #0]
 800da62:	2101      	movs	r1, #1
 800da64:	4694      	mov	ip, r2
 800da66:	1ab6      	subs	r6, r6, r2
 800da68:	0022      	movs	r2, r4
 800da6a:	9b04      	ldr	r3, [sp, #16]
 800da6c:	430e      	orrs	r6, r1
 800da6e:	4463      	add	r3, ip
 800da70:	6083      	str	r3, [r0, #8]
 800da72:	3a08      	subs	r2, #8
 800da74:	605e      	str	r6, [r3, #4]
 800da76:	6853      	ldr	r3, [r2, #4]
 800da78:	9801      	ldr	r0, [sp, #4]
 800da7a:	400b      	ands	r3, r1
 800da7c:	4661      	mov	r1, ip
 800da7e:	430b      	orrs	r3, r1
 800da80:	6053      	str	r3, [r2, #4]
 800da82:	f7fc f911 	bl	8009ca8 <__malloc_unlock>
 800da86:	0027      	movs	r7, r4
 800da88:	e7aa      	b.n	800d9e0 <_realloc_r+0x14>
 800da8a:	42b1      	cmp	r1, r6
 800da8c:	dc25      	bgt.n	800dada <_realloc_r+0x10e>
 800da8e:	68da      	ldr	r2, [r3, #12]
 800da90:	689b      	ldr	r3, [r3, #8]
 800da92:	60da      	str	r2, [r3, #12]
 800da94:	6093      	str	r3, [r2, #8]
 800da96:	9b00      	ldr	r3, [sp, #0]
 800da98:	9a02      	ldr	r2, [sp, #8]
 800da9a:	1af4      	subs	r4, r6, r3
 800da9c:	9b02      	ldr	r3, [sp, #8]
 800da9e:	1992      	adds	r2, r2, r6
 800daa0:	6858      	ldr	r0, [r3, #4]
 800daa2:	2301      	movs	r3, #1
 800daa4:	4018      	ands	r0, r3
 800daa6:	2c0f      	cmp	r4, #15
 800daa8:	d800      	bhi.n	800daac <_realloc_r+0xe0>
 800daaa:	e12c      	b.n	800dd06 <_realloc_r+0x33a>
 800daac:	9d00      	ldr	r5, [sp, #0]
 800daae:	9902      	ldr	r1, [sp, #8]
 800dab0:	4328      	orrs	r0, r5
 800dab2:	1949      	adds	r1, r1, r5
 800dab4:	9d02      	ldr	r5, [sp, #8]
 800dab6:	431c      	orrs	r4, r3
 800dab8:	6068      	str	r0, [r5, #4]
 800daba:	604c      	str	r4, [r1, #4]
 800dabc:	6850      	ldr	r0, [r2, #4]
 800dabe:	3108      	adds	r1, #8
 800dac0:	4303      	orrs	r3, r0
 800dac2:	6053      	str	r3, [r2, #4]
 800dac4:	9801      	ldr	r0, [sp, #4]
 800dac6:	f7fb fe0f 	bl	80096e8 <_free_r>
 800daca:	9801      	ldr	r0, [sp, #4]
 800dacc:	f7fc f8ec 	bl	8009ca8 <__malloc_unlock>
 800dad0:	9f02      	ldr	r7, [sp, #8]
 800dad2:	3708      	adds	r7, #8
 800dad4:	e784      	b.n	800d9e0 <_realloc_r+0x14>
 800dad6:	2200      	movs	r2, #0
 800dad8:	0013      	movs	r3, r2
 800dada:	07ff      	lsls	r7, r7, #31
 800dadc:	d500      	bpl.n	800dae0 <_realloc_r+0x114>
 800dade:	e0c6      	b.n	800dc6e <_realloc_r+0x2a2>
 800dae0:	0021      	movs	r1, r4
 800dae2:	2003      	movs	r0, #3
 800dae4:	3908      	subs	r1, #8
 800dae6:	680d      	ldr	r5, [r1, #0]
 800dae8:	9904      	ldr	r1, [sp, #16]
 800daea:	1b4d      	subs	r5, r1, r5
 800daec:	6869      	ldr	r1, [r5, #4]
 800daee:	4381      	bics	r1, r0
 800daf0:	9803      	ldr	r0, [sp, #12]
 800daf2:	180f      	adds	r7, r1, r0
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d100      	bne.n	800dafa <_realloc_r+0x12e>
 800daf8:	e084      	b.n	800dc04 <_realloc_r+0x238>
 800dafa:	19d6      	adds	r6, r2, r7
 800dafc:	459c      	cmp	ip, r3
 800dafe:	d148      	bne.n	800db92 <_realloc_r+0x1c6>
 800db00:	9b00      	ldr	r3, [sp, #0]
 800db02:	3310      	adds	r3, #16
 800db04:	42b3      	cmp	r3, r6
 800db06:	dc7d      	bgt.n	800dc04 <_realloc_r+0x238>
 800db08:	68aa      	ldr	r2, [r5, #8]
 800db0a:	68eb      	ldr	r3, [r5, #12]
 800db0c:	002f      	movs	r7, r5
 800db0e:	60d3      	str	r3, [r2, #12]
 800db10:	609a      	str	r2, [r3, #8]
 800db12:	0002      	movs	r2, r0
 800db14:	3a04      	subs	r2, #4
 800db16:	3708      	adds	r7, #8
 800db18:	2a24      	cmp	r2, #36	; 0x24
 800db1a:	d835      	bhi.n	800db88 <_realloc_r+0x1bc>
 800db1c:	003b      	movs	r3, r7
 800db1e:	2a13      	cmp	r2, #19
 800db20:	d908      	bls.n	800db34 <_realloc_r+0x168>
 800db22:	6823      	ldr	r3, [r4, #0]
 800db24:	60ab      	str	r3, [r5, #8]
 800db26:	6863      	ldr	r3, [r4, #4]
 800db28:	60eb      	str	r3, [r5, #12]
 800db2a:	2a1b      	cmp	r2, #27
 800db2c:	d81a      	bhi.n	800db64 <_realloc_r+0x198>
 800db2e:	002b      	movs	r3, r5
 800db30:	3408      	adds	r4, #8
 800db32:	3310      	adds	r3, #16
 800db34:	6822      	ldr	r2, [r4, #0]
 800db36:	601a      	str	r2, [r3, #0]
 800db38:	6862      	ldr	r2, [r4, #4]
 800db3a:	605a      	str	r2, [r3, #4]
 800db3c:	68a2      	ldr	r2, [r4, #8]
 800db3e:	609a      	str	r2, [r3, #8]
 800db40:	9b00      	ldr	r3, [sp, #0]
 800db42:	4a74      	ldr	r2, [pc, #464]	; (800dd14 <_realloc_r+0x348>)
 800db44:	18eb      	adds	r3, r5, r3
 800db46:	6093      	str	r3, [r2, #8]
 800db48:	9a00      	ldr	r2, [sp, #0]
 800db4a:	1ab6      	subs	r6, r6, r2
 800db4c:	2201      	movs	r2, #1
 800db4e:	4316      	orrs	r6, r2
 800db50:	605e      	str	r6, [r3, #4]
 800db52:	686b      	ldr	r3, [r5, #4]
 800db54:	4013      	ands	r3, r2
 800db56:	9a00      	ldr	r2, [sp, #0]
 800db58:	4313      	orrs	r3, r2
 800db5a:	606b      	str	r3, [r5, #4]
 800db5c:	9801      	ldr	r0, [sp, #4]
 800db5e:	f7fc f8a3 	bl	8009ca8 <__malloc_unlock>
 800db62:	e73d      	b.n	800d9e0 <_realloc_r+0x14>
 800db64:	68a3      	ldr	r3, [r4, #8]
 800db66:	612b      	str	r3, [r5, #16]
 800db68:	68e3      	ldr	r3, [r4, #12]
 800db6a:	616b      	str	r3, [r5, #20]
 800db6c:	2a24      	cmp	r2, #36	; 0x24
 800db6e:	d003      	beq.n	800db78 <_realloc_r+0x1ac>
 800db70:	002b      	movs	r3, r5
 800db72:	3410      	adds	r4, #16
 800db74:	3318      	adds	r3, #24
 800db76:	e7dd      	b.n	800db34 <_realloc_r+0x168>
 800db78:	6923      	ldr	r3, [r4, #16]
 800db7a:	61ab      	str	r3, [r5, #24]
 800db7c:	002b      	movs	r3, r5
 800db7e:	6962      	ldr	r2, [r4, #20]
 800db80:	3320      	adds	r3, #32
 800db82:	61ea      	str	r2, [r5, #28]
 800db84:	3418      	adds	r4, #24
 800db86:	e7d5      	b.n	800db34 <_realloc_r+0x168>
 800db88:	0021      	movs	r1, r4
 800db8a:	0038      	movs	r0, r7
 800db8c:	f7ff ff03 	bl	800d996 <memmove>
 800db90:	e7d6      	b.n	800db40 <_realloc_r+0x174>
 800db92:	9a00      	ldr	r2, [sp, #0]
 800db94:	42b2      	cmp	r2, r6
 800db96:	dc35      	bgt.n	800dc04 <_realloc_r+0x238>
 800db98:	0028      	movs	r0, r5
 800db9a:	68da      	ldr	r2, [r3, #12]
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	3008      	adds	r0, #8
 800dba0:	60da      	str	r2, [r3, #12]
 800dba2:	6093      	str	r3, [r2, #8]
 800dba4:	68aa      	ldr	r2, [r5, #8]
 800dba6:	68eb      	ldr	r3, [r5, #12]
 800dba8:	60d3      	str	r3, [r2, #12]
 800dbaa:	609a      	str	r2, [r3, #8]
 800dbac:	9a03      	ldr	r2, [sp, #12]
 800dbae:	3a04      	subs	r2, #4
 800dbb0:	2a24      	cmp	r2, #36	; 0x24
 800dbb2:	d823      	bhi.n	800dbfc <_realloc_r+0x230>
 800dbb4:	2a13      	cmp	r2, #19
 800dbb6:	d907      	bls.n	800dbc8 <_realloc_r+0x1fc>
 800dbb8:	6823      	ldr	r3, [r4, #0]
 800dbba:	60ab      	str	r3, [r5, #8]
 800dbbc:	6863      	ldr	r3, [r4, #4]
 800dbbe:	60eb      	str	r3, [r5, #12]
 800dbc0:	2a1b      	cmp	r2, #27
 800dbc2:	d809      	bhi.n	800dbd8 <_realloc_r+0x20c>
 800dbc4:	3408      	adds	r4, #8
 800dbc6:	3008      	adds	r0, #8
 800dbc8:	6823      	ldr	r3, [r4, #0]
 800dbca:	6003      	str	r3, [r0, #0]
 800dbcc:	6863      	ldr	r3, [r4, #4]
 800dbce:	6043      	str	r3, [r0, #4]
 800dbd0:	68a3      	ldr	r3, [r4, #8]
 800dbd2:	6083      	str	r3, [r0, #8]
 800dbd4:	9502      	str	r5, [sp, #8]
 800dbd6:	e75e      	b.n	800da96 <_realloc_r+0xca>
 800dbd8:	68a3      	ldr	r3, [r4, #8]
 800dbda:	612b      	str	r3, [r5, #16]
 800dbdc:	68e3      	ldr	r3, [r4, #12]
 800dbde:	616b      	str	r3, [r5, #20]
 800dbe0:	2a24      	cmp	r2, #36	; 0x24
 800dbe2:	d003      	beq.n	800dbec <_realloc_r+0x220>
 800dbe4:	0028      	movs	r0, r5
 800dbe6:	3410      	adds	r4, #16
 800dbe8:	3018      	adds	r0, #24
 800dbea:	e7ed      	b.n	800dbc8 <_realloc_r+0x1fc>
 800dbec:	0028      	movs	r0, r5
 800dbee:	6923      	ldr	r3, [r4, #16]
 800dbf0:	3020      	adds	r0, #32
 800dbf2:	61ab      	str	r3, [r5, #24]
 800dbf4:	6963      	ldr	r3, [r4, #20]
 800dbf6:	3418      	adds	r4, #24
 800dbf8:	61eb      	str	r3, [r5, #28]
 800dbfa:	e7e5      	b.n	800dbc8 <_realloc_r+0x1fc>
 800dbfc:	0021      	movs	r1, r4
 800dbfe:	f7ff feca 	bl	800d996 <memmove>
 800dc02:	e7e7      	b.n	800dbd4 <_realloc_r+0x208>
 800dc04:	9b00      	ldr	r3, [sp, #0]
 800dc06:	42bb      	cmp	r3, r7
 800dc08:	dc31      	bgt.n	800dc6e <_realloc_r+0x2a2>
 800dc0a:	0028      	movs	r0, r5
 800dc0c:	68aa      	ldr	r2, [r5, #8]
 800dc0e:	68eb      	ldr	r3, [r5, #12]
 800dc10:	3008      	adds	r0, #8
 800dc12:	60d3      	str	r3, [r2, #12]
 800dc14:	609a      	str	r2, [r3, #8]
 800dc16:	9a03      	ldr	r2, [sp, #12]
 800dc18:	3a04      	subs	r2, #4
 800dc1a:	2a24      	cmp	r2, #36	; 0x24
 800dc1c:	d823      	bhi.n	800dc66 <_realloc_r+0x29a>
 800dc1e:	2a13      	cmp	r2, #19
 800dc20:	d907      	bls.n	800dc32 <_realloc_r+0x266>
 800dc22:	6823      	ldr	r3, [r4, #0]
 800dc24:	60ab      	str	r3, [r5, #8]
 800dc26:	6863      	ldr	r3, [r4, #4]
 800dc28:	60eb      	str	r3, [r5, #12]
 800dc2a:	2a1b      	cmp	r2, #27
 800dc2c:	d809      	bhi.n	800dc42 <_realloc_r+0x276>
 800dc2e:	3408      	adds	r4, #8
 800dc30:	3008      	adds	r0, #8
 800dc32:	6823      	ldr	r3, [r4, #0]
 800dc34:	6003      	str	r3, [r0, #0]
 800dc36:	6863      	ldr	r3, [r4, #4]
 800dc38:	6043      	str	r3, [r0, #4]
 800dc3a:	68a3      	ldr	r3, [r4, #8]
 800dc3c:	6083      	str	r3, [r0, #8]
 800dc3e:	003e      	movs	r6, r7
 800dc40:	e7c8      	b.n	800dbd4 <_realloc_r+0x208>
 800dc42:	68a3      	ldr	r3, [r4, #8]
 800dc44:	612b      	str	r3, [r5, #16]
 800dc46:	68e3      	ldr	r3, [r4, #12]
 800dc48:	616b      	str	r3, [r5, #20]
 800dc4a:	2a24      	cmp	r2, #36	; 0x24
 800dc4c:	d003      	beq.n	800dc56 <_realloc_r+0x28a>
 800dc4e:	0028      	movs	r0, r5
 800dc50:	3410      	adds	r4, #16
 800dc52:	3018      	adds	r0, #24
 800dc54:	e7ed      	b.n	800dc32 <_realloc_r+0x266>
 800dc56:	0028      	movs	r0, r5
 800dc58:	6923      	ldr	r3, [r4, #16]
 800dc5a:	3020      	adds	r0, #32
 800dc5c:	61ab      	str	r3, [r5, #24]
 800dc5e:	6963      	ldr	r3, [r4, #20]
 800dc60:	3418      	adds	r4, #24
 800dc62:	61eb      	str	r3, [r5, #28]
 800dc64:	e7e5      	b.n	800dc32 <_realloc_r+0x266>
 800dc66:	0021      	movs	r1, r4
 800dc68:	f7ff fe95 	bl	800d996 <memmove>
 800dc6c:	e7e7      	b.n	800dc3e <_realloc_r+0x272>
 800dc6e:	9905      	ldr	r1, [sp, #20]
 800dc70:	9801      	ldr	r0, [sp, #4]
 800dc72:	f7fb fdeb 	bl	800984c <_malloc_r>
 800dc76:	1e07      	subs	r7, r0, #0
 800dc78:	d100      	bne.n	800dc7c <_realloc_r+0x2b0>
 800dc7a:	e76f      	b.n	800db5c <_realloc_r+0x190>
 800dc7c:	0023      	movs	r3, r4
 800dc7e:	2201      	movs	r2, #1
 800dc80:	3b08      	subs	r3, #8
 800dc82:	685b      	ldr	r3, [r3, #4]
 800dc84:	4393      	bics	r3, r2
 800dc86:	9a04      	ldr	r2, [sp, #16]
 800dc88:	18d3      	adds	r3, r2, r3
 800dc8a:	0002      	movs	r2, r0
 800dc8c:	3a08      	subs	r2, #8
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d105      	bne.n	800dc9e <_realloc_r+0x2d2>
 800dc92:	685e      	ldr	r6, [r3, #4]
 800dc94:	2303      	movs	r3, #3
 800dc96:	439e      	bics	r6, r3
 800dc98:	9b03      	ldr	r3, [sp, #12]
 800dc9a:	18f6      	adds	r6, r6, r3
 800dc9c:	e6fb      	b.n	800da96 <_realloc_r+0xca>
 800dc9e:	9a03      	ldr	r2, [sp, #12]
 800dca0:	3a04      	subs	r2, #4
 800dca2:	2a24      	cmp	r2, #36	; 0x24
 800dca4:	d829      	bhi.n	800dcfa <_realloc_r+0x32e>
 800dca6:	0003      	movs	r3, r0
 800dca8:	0021      	movs	r1, r4
 800dcaa:	2a13      	cmp	r2, #19
 800dcac:	d908      	bls.n	800dcc0 <_realloc_r+0x2f4>
 800dcae:	6823      	ldr	r3, [r4, #0]
 800dcb0:	6003      	str	r3, [r0, #0]
 800dcb2:	6863      	ldr	r3, [r4, #4]
 800dcb4:	6043      	str	r3, [r0, #4]
 800dcb6:	2a1b      	cmp	r2, #27
 800dcb8:	d80d      	bhi.n	800dcd6 <_realloc_r+0x30a>
 800dcba:	0003      	movs	r3, r0
 800dcbc:	3108      	adds	r1, #8
 800dcbe:	3308      	adds	r3, #8
 800dcc0:	680a      	ldr	r2, [r1, #0]
 800dcc2:	601a      	str	r2, [r3, #0]
 800dcc4:	684a      	ldr	r2, [r1, #4]
 800dcc6:	605a      	str	r2, [r3, #4]
 800dcc8:	688a      	ldr	r2, [r1, #8]
 800dcca:	609a      	str	r2, [r3, #8]
 800dccc:	0021      	movs	r1, r4
 800dcce:	9801      	ldr	r0, [sp, #4]
 800dcd0:	f7fb fd0a 	bl	80096e8 <_free_r>
 800dcd4:	e742      	b.n	800db5c <_realloc_r+0x190>
 800dcd6:	68a3      	ldr	r3, [r4, #8]
 800dcd8:	6083      	str	r3, [r0, #8]
 800dcda:	68e3      	ldr	r3, [r4, #12]
 800dcdc:	60c3      	str	r3, [r0, #12]
 800dcde:	2a24      	cmp	r2, #36	; 0x24
 800dce0:	d003      	beq.n	800dcea <_realloc_r+0x31e>
 800dce2:	0003      	movs	r3, r0
 800dce4:	3110      	adds	r1, #16
 800dce6:	3310      	adds	r3, #16
 800dce8:	e7ea      	b.n	800dcc0 <_realloc_r+0x2f4>
 800dcea:	6923      	ldr	r3, [r4, #16]
 800dcec:	3118      	adds	r1, #24
 800dcee:	6103      	str	r3, [r0, #16]
 800dcf0:	0003      	movs	r3, r0
 800dcf2:	6962      	ldr	r2, [r4, #20]
 800dcf4:	3318      	adds	r3, #24
 800dcf6:	6142      	str	r2, [r0, #20]
 800dcf8:	e7e2      	b.n	800dcc0 <_realloc_r+0x2f4>
 800dcfa:	0021      	movs	r1, r4
 800dcfc:	f7ff fe4b 	bl	800d996 <memmove>
 800dd00:	e7e4      	b.n	800dccc <_realloc_r+0x300>
 800dd02:	9e03      	ldr	r6, [sp, #12]
 800dd04:	e6c7      	b.n	800da96 <_realloc_r+0xca>
 800dd06:	9902      	ldr	r1, [sp, #8]
 800dd08:	4306      	orrs	r6, r0
 800dd0a:	604e      	str	r6, [r1, #4]
 800dd0c:	6851      	ldr	r1, [r2, #4]
 800dd0e:	430b      	orrs	r3, r1
 800dd10:	6053      	str	r3, [r2, #4]
 800dd12:	e6da      	b.n	800daca <_realloc_r+0xfe>
 800dd14:	200002d0 	.word	0x200002d0

0800dd18 <_wcrtomb_r>:
 800dd18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800dd1a:	001d      	movs	r5, r3
 800dd1c:	4b09      	ldr	r3, [pc, #36]	; (800dd44 <_wcrtomb_r+0x2c>)
 800dd1e:	0004      	movs	r4, r0
 800dd20:	33e0      	adds	r3, #224	; 0xe0
 800dd22:	681e      	ldr	r6, [r3, #0]
 800dd24:	002b      	movs	r3, r5
 800dd26:	2900      	cmp	r1, #0
 800dd28:	d101      	bne.n	800dd2e <_wcrtomb_r+0x16>
 800dd2a:	000a      	movs	r2, r1
 800dd2c:	a901      	add	r1, sp, #4
 800dd2e:	0020      	movs	r0, r4
 800dd30:	47b0      	blx	r6
 800dd32:	1c43      	adds	r3, r0, #1
 800dd34:	d103      	bne.n	800dd3e <_wcrtomb_r+0x26>
 800dd36:	2300      	movs	r3, #0
 800dd38:	602b      	str	r3, [r5, #0]
 800dd3a:	338a      	adds	r3, #138	; 0x8a
 800dd3c:	6023      	str	r3, [r4, #0]
 800dd3e:	b004      	add	sp, #16
 800dd40:	bd70      	pop	{r4, r5, r6, pc}
 800dd42:	46c0      	nop			; (mov r8, r8)
 800dd44:	20000038 	.word	0x20000038

0800dd48 <__swhatbuf_r>:
 800dd48:	b570      	push	{r4, r5, r6, lr}
 800dd4a:	000e      	movs	r6, r1
 800dd4c:	001d      	movs	r5, r3
 800dd4e:	230e      	movs	r3, #14
 800dd50:	5ec9      	ldrsh	r1, [r1, r3]
 800dd52:	0014      	movs	r4, r2
 800dd54:	b096      	sub	sp, #88	; 0x58
 800dd56:	2900      	cmp	r1, #0
 800dd58:	da09      	bge.n	800dd6e <__swhatbuf_r+0x26>
 800dd5a:	89b2      	ldrh	r2, [r6, #12]
 800dd5c:	2380      	movs	r3, #128	; 0x80
 800dd5e:	0011      	movs	r1, r2
 800dd60:	4019      	ands	r1, r3
 800dd62:	421a      	tst	r2, r3
 800dd64:	d018      	beq.n	800dd98 <__swhatbuf_r+0x50>
 800dd66:	2100      	movs	r1, #0
 800dd68:	3b40      	subs	r3, #64	; 0x40
 800dd6a:	0008      	movs	r0, r1
 800dd6c:	e010      	b.n	800dd90 <__swhatbuf_r+0x48>
 800dd6e:	466a      	mov	r2, sp
 800dd70:	f000 f8de 	bl	800df30 <_fstat_r>
 800dd74:	2800      	cmp	r0, #0
 800dd76:	dbf0      	blt.n	800dd5a <__swhatbuf_r+0x12>
 800dd78:	23f0      	movs	r3, #240	; 0xf0
 800dd7a:	9901      	ldr	r1, [sp, #4]
 800dd7c:	021b      	lsls	r3, r3, #8
 800dd7e:	4019      	ands	r1, r3
 800dd80:	4b07      	ldr	r3, [pc, #28]	; (800dda0 <__swhatbuf_r+0x58>)
 800dd82:	2080      	movs	r0, #128	; 0x80
 800dd84:	18c9      	adds	r1, r1, r3
 800dd86:	424b      	negs	r3, r1
 800dd88:	4159      	adcs	r1, r3
 800dd8a:	2380      	movs	r3, #128	; 0x80
 800dd8c:	0100      	lsls	r0, r0, #4
 800dd8e:	00db      	lsls	r3, r3, #3
 800dd90:	6029      	str	r1, [r5, #0]
 800dd92:	6023      	str	r3, [r4, #0]
 800dd94:	b016      	add	sp, #88	; 0x58
 800dd96:	bd70      	pop	{r4, r5, r6, pc}
 800dd98:	2380      	movs	r3, #128	; 0x80
 800dd9a:	00db      	lsls	r3, r3, #3
 800dd9c:	e7e5      	b.n	800dd6a <__swhatbuf_r+0x22>
 800dd9e:	46c0      	nop			; (mov r8, r8)
 800dda0:	ffffe000 	.word	0xffffe000

0800dda4 <__smakebuf_r>:
 800dda4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dda6:	2602      	movs	r6, #2
 800dda8:	898b      	ldrh	r3, [r1, #12]
 800ddaa:	0005      	movs	r5, r0
 800ddac:	000c      	movs	r4, r1
 800ddae:	4233      	tst	r3, r6
 800ddb0:	d006      	beq.n	800ddc0 <__smakebuf_r+0x1c>
 800ddb2:	0023      	movs	r3, r4
 800ddb4:	3343      	adds	r3, #67	; 0x43
 800ddb6:	6023      	str	r3, [r4, #0]
 800ddb8:	6123      	str	r3, [r4, #16]
 800ddba:	2301      	movs	r3, #1
 800ddbc:	6163      	str	r3, [r4, #20]
 800ddbe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ddc0:	466a      	mov	r2, sp
 800ddc2:	ab01      	add	r3, sp, #4
 800ddc4:	f7ff ffc0 	bl	800dd48 <__swhatbuf_r>
 800ddc8:	9900      	ldr	r1, [sp, #0]
 800ddca:	0007      	movs	r7, r0
 800ddcc:	0028      	movs	r0, r5
 800ddce:	f7fb fd3d 	bl	800984c <_malloc_r>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	d108      	bne.n	800dde8 <__smakebuf_r+0x44>
 800ddd6:	220c      	movs	r2, #12
 800ddd8:	5ea3      	ldrsh	r3, [r4, r2]
 800ddda:	059a      	lsls	r2, r3, #22
 800dddc:	d4ef      	bmi.n	800ddbe <__smakebuf_r+0x1a>
 800ddde:	2203      	movs	r2, #3
 800dde0:	4393      	bics	r3, r2
 800dde2:	431e      	orrs	r6, r3
 800dde4:	81a6      	strh	r6, [r4, #12]
 800dde6:	e7e4      	b.n	800ddb2 <__smakebuf_r+0xe>
 800dde8:	2380      	movs	r3, #128	; 0x80
 800ddea:	89a2      	ldrh	r2, [r4, #12]
 800ddec:	6020      	str	r0, [r4, #0]
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	81a3      	strh	r3, [r4, #12]
 800ddf2:	9b00      	ldr	r3, [sp, #0]
 800ddf4:	6120      	str	r0, [r4, #16]
 800ddf6:	6163      	str	r3, [r4, #20]
 800ddf8:	9b01      	ldr	r3, [sp, #4]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d00c      	beq.n	800de18 <__smakebuf_r+0x74>
 800ddfe:	0028      	movs	r0, r5
 800de00:	230e      	movs	r3, #14
 800de02:	5ee1      	ldrsh	r1, [r4, r3]
 800de04:	f000 f8a6 	bl	800df54 <_isatty_r>
 800de08:	2800      	cmp	r0, #0
 800de0a:	d005      	beq.n	800de18 <__smakebuf_r+0x74>
 800de0c:	2303      	movs	r3, #3
 800de0e:	89a2      	ldrh	r2, [r4, #12]
 800de10:	439a      	bics	r2, r3
 800de12:	3b02      	subs	r3, #2
 800de14:	4313      	orrs	r3, r2
 800de16:	81a3      	strh	r3, [r4, #12]
 800de18:	89a3      	ldrh	r3, [r4, #12]
 800de1a:	433b      	orrs	r3, r7
 800de1c:	81a3      	strh	r3, [r4, #12]
 800de1e:	e7ce      	b.n	800ddbe <__smakebuf_r+0x1a>

0800de20 <__swbuf_r>:
 800de20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de22:	0006      	movs	r6, r0
 800de24:	000d      	movs	r5, r1
 800de26:	0014      	movs	r4, r2
 800de28:	2800      	cmp	r0, #0
 800de2a:	d004      	beq.n	800de36 <__swbuf_r+0x16>
 800de2c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d101      	bne.n	800de36 <__swbuf_r+0x16>
 800de32:	f7fb fa87 	bl	8009344 <__sinit>
 800de36:	69a3      	ldr	r3, [r4, #24]
 800de38:	60a3      	str	r3, [r4, #8]
 800de3a:	89a3      	ldrh	r3, [r4, #12]
 800de3c:	071b      	lsls	r3, r3, #28
 800de3e:	d52e      	bpl.n	800de9e <__swbuf_r+0x7e>
 800de40:	6923      	ldr	r3, [r4, #16]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d02b      	beq.n	800de9e <__swbuf_r+0x7e>
 800de46:	230c      	movs	r3, #12
 800de48:	5ee2      	ldrsh	r2, [r4, r3]
 800de4a:	2380      	movs	r3, #128	; 0x80
 800de4c:	019b      	lsls	r3, r3, #6
 800de4e:	b2ef      	uxtb	r7, r5
 800de50:	b2ed      	uxtb	r5, r5
 800de52:	421a      	tst	r2, r3
 800de54:	d02c      	beq.n	800deb0 <__swbuf_r+0x90>
 800de56:	6923      	ldr	r3, [r4, #16]
 800de58:	6820      	ldr	r0, [r4, #0]
 800de5a:	1ac0      	subs	r0, r0, r3
 800de5c:	6963      	ldr	r3, [r4, #20]
 800de5e:	4283      	cmp	r3, r0
 800de60:	dc05      	bgt.n	800de6e <__swbuf_r+0x4e>
 800de62:	0021      	movs	r1, r4
 800de64:	0030      	movs	r0, r6
 800de66:	f7fd fdb7 	bl	800b9d8 <_fflush_r>
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d11d      	bne.n	800deaa <__swbuf_r+0x8a>
 800de6e:	68a3      	ldr	r3, [r4, #8]
 800de70:	3001      	adds	r0, #1
 800de72:	3b01      	subs	r3, #1
 800de74:	60a3      	str	r3, [r4, #8]
 800de76:	6823      	ldr	r3, [r4, #0]
 800de78:	1c5a      	adds	r2, r3, #1
 800de7a:	6022      	str	r2, [r4, #0]
 800de7c:	701f      	strb	r7, [r3, #0]
 800de7e:	6963      	ldr	r3, [r4, #20]
 800de80:	4283      	cmp	r3, r0
 800de82:	d004      	beq.n	800de8e <__swbuf_r+0x6e>
 800de84:	89a3      	ldrh	r3, [r4, #12]
 800de86:	07db      	lsls	r3, r3, #31
 800de88:	d507      	bpl.n	800de9a <__swbuf_r+0x7a>
 800de8a:	2d0a      	cmp	r5, #10
 800de8c:	d105      	bne.n	800de9a <__swbuf_r+0x7a>
 800de8e:	0021      	movs	r1, r4
 800de90:	0030      	movs	r0, r6
 800de92:	f7fd fda1 	bl	800b9d8 <_fflush_r>
 800de96:	2800      	cmp	r0, #0
 800de98:	d107      	bne.n	800deaa <__swbuf_r+0x8a>
 800de9a:	0028      	movs	r0, r5
 800de9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de9e:	0021      	movs	r1, r4
 800dea0:	0030      	movs	r0, r6
 800dea2:	f7ff fcad 	bl	800d800 <__swsetup_r>
 800dea6:	2800      	cmp	r0, #0
 800dea8:	d0cd      	beq.n	800de46 <__swbuf_r+0x26>
 800deaa:	2501      	movs	r5, #1
 800deac:	426d      	negs	r5, r5
 800deae:	e7f4      	b.n	800de9a <__swbuf_r+0x7a>
 800deb0:	4313      	orrs	r3, r2
 800deb2:	81a3      	strh	r3, [r4, #12]
 800deb4:	4a02      	ldr	r2, [pc, #8]	; (800dec0 <__swbuf_r+0xa0>)
 800deb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800deb8:	4013      	ands	r3, r2
 800deba:	6663      	str	r3, [r4, #100]	; 0x64
 800debc:	e7cb      	b.n	800de56 <__swbuf_r+0x36>
 800debe:	46c0      	nop			; (mov r8, r8)
 800dec0:	ffffdfff 	.word	0xffffdfff

0800dec4 <_raise_r>:
 800dec4:	b570      	push	{r4, r5, r6, lr}
 800dec6:	0004      	movs	r4, r0
 800dec8:	000d      	movs	r5, r1
 800deca:	291f      	cmp	r1, #31
 800decc:	d904      	bls.n	800ded8 <_raise_r+0x14>
 800dece:	2316      	movs	r3, #22
 800ded0:	6003      	str	r3, [r0, #0]
 800ded2:	2001      	movs	r0, #1
 800ded4:	4240      	negs	r0, r0
 800ded6:	bd70      	pop	{r4, r5, r6, pc}
 800ded8:	0003      	movs	r3, r0
 800deda:	33fc      	adds	r3, #252	; 0xfc
 800dedc:	69db      	ldr	r3, [r3, #28]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d004      	beq.n	800deec <_raise_r+0x28>
 800dee2:	008a      	lsls	r2, r1, #2
 800dee4:	189b      	adds	r3, r3, r2
 800dee6:	681a      	ldr	r2, [r3, #0]
 800dee8:	2a00      	cmp	r2, #0
 800deea:	d108      	bne.n	800defe <_raise_r+0x3a>
 800deec:	0020      	movs	r0, r4
 800deee:	f000 f855 	bl	800df9c <_getpid_r>
 800def2:	002a      	movs	r2, r5
 800def4:	0001      	movs	r1, r0
 800def6:	0020      	movs	r0, r4
 800def8:	f000 f83e 	bl	800df78 <_kill_r>
 800defc:	e7eb      	b.n	800ded6 <_raise_r+0x12>
 800defe:	2000      	movs	r0, #0
 800df00:	2a01      	cmp	r2, #1
 800df02:	d0e8      	beq.n	800ded6 <_raise_r+0x12>
 800df04:	1c51      	adds	r1, r2, #1
 800df06:	d103      	bne.n	800df10 <_raise_r+0x4c>
 800df08:	2316      	movs	r3, #22
 800df0a:	3001      	adds	r0, #1
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	e7e2      	b.n	800ded6 <_raise_r+0x12>
 800df10:	2400      	movs	r4, #0
 800df12:	0028      	movs	r0, r5
 800df14:	601c      	str	r4, [r3, #0]
 800df16:	4790      	blx	r2
 800df18:	0020      	movs	r0, r4
 800df1a:	e7dc      	b.n	800ded6 <_raise_r+0x12>

0800df1c <raise>:
 800df1c:	b510      	push	{r4, lr}
 800df1e:	4b03      	ldr	r3, [pc, #12]	; (800df2c <raise+0x10>)
 800df20:	0001      	movs	r1, r0
 800df22:	6818      	ldr	r0, [r3, #0]
 800df24:	f7ff ffce 	bl	800dec4 <_raise_r>
 800df28:	bd10      	pop	{r4, pc}
 800df2a:	46c0      	nop			; (mov r8, r8)
 800df2c:	200002c8 	.word	0x200002c8

0800df30 <_fstat_r>:
 800df30:	2300      	movs	r3, #0
 800df32:	b570      	push	{r4, r5, r6, lr}
 800df34:	4d06      	ldr	r5, [pc, #24]	; (800df50 <_fstat_r+0x20>)
 800df36:	0004      	movs	r4, r0
 800df38:	0008      	movs	r0, r1
 800df3a:	0011      	movs	r1, r2
 800df3c:	602b      	str	r3, [r5, #0]
 800df3e:	f7f5 fcde 	bl	80038fe <_fstat>
 800df42:	1c43      	adds	r3, r0, #1
 800df44:	d103      	bne.n	800df4e <_fstat_r+0x1e>
 800df46:	682b      	ldr	r3, [r5, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d000      	beq.n	800df4e <_fstat_r+0x1e>
 800df4c:	6023      	str	r3, [r4, #0]
 800df4e:	bd70      	pop	{r4, r5, r6, pc}
 800df50:	20000c48 	.word	0x20000c48

0800df54 <_isatty_r>:
 800df54:	2300      	movs	r3, #0
 800df56:	b570      	push	{r4, r5, r6, lr}
 800df58:	4d06      	ldr	r5, [pc, #24]	; (800df74 <_isatty_r+0x20>)
 800df5a:	0004      	movs	r4, r0
 800df5c:	0008      	movs	r0, r1
 800df5e:	602b      	str	r3, [r5, #0]
 800df60:	f7f5 fcdb 	bl	800391a <_isatty>
 800df64:	1c43      	adds	r3, r0, #1
 800df66:	d103      	bne.n	800df70 <_isatty_r+0x1c>
 800df68:	682b      	ldr	r3, [r5, #0]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d000      	beq.n	800df70 <_isatty_r+0x1c>
 800df6e:	6023      	str	r3, [r4, #0]
 800df70:	bd70      	pop	{r4, r5, r6, pc}
 800df72:	46c0      	nop			; (mov r8, r8)
 800df74:	20000c48 	.word	0x20000c48

0800df78 <_kill_r>:
 800df78:	2300      	movs	r3, #0
 800df7a:	b570      	push	{r4, r5, r6, lr}
 800df7c:	4d06      	ldr	r5, [pc, #24]	; (800df98 <_kill_r+0x20>)
 800df7e:	0004      	movs	r4, r0
 800df80:	0008      	movs	r0, r1
 800df82:	0011      	movs	r1, r2
 800df84:	602b      	str	r3, [r5, #0]
 800df86:	f7f5 fc5b 	bl	8003840 <_kill>
 800df8a:	1c43      	adds	r3, r0, #1
 800df8c:	d103      	bne.n	800df96 <_kill_r+0x1e>
 800df8e:	682b      	ldr	r3, [r5, #0]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d000      	beq.n	800df96 <_kill_r+0x1e>
 800df94:	6023      	str	r3, [r4, #0]
 800df96:	bd70      	pop	{r4, r5, r6, pc}
 800df98:	20000c48 	.word	0x20000c48

0800df9c <_getpid_r>:
 800df9c:	b510      	push	{r4, lr}
 800df9e:	f7f5 fc49 	bl	8003834 <_getpid>
 800dfa2:	bd10      	pop	{r4, pc}

0800dfa4 <_init>:
 800dfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfa6:	46c0      	nop			; (mov r8, r8)
 800dfa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfaa:	bc08      	pop	{r3}
 800dfac:	469e      	mov	lr, r3
 800dfae:	4770      	bx	lr

0800dfb0 <_fini>:
 800dfb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfb2:	46c0      	nop			; (mov r8, r8)
 800dfb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfb6:	bc08      	pop	{r3}
 800dfb8:	469e      	mov	lr, r3
 800dfba:	4770      	bx	lr
