--
--	Conversion of PSoC_Datalogger_SMS.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue May 27 15:00:05 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__modem_power_pin_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__modem_power_pin_net_0 : bit;
SIGNAL tmpIO_0__modem_power_pin_net_0 : bit;
TERMINAL tmpSIOVREF__modem_power_pin_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__modem_power_pin_net_0 : bit;
SIGNAL Net_2 : bit;
SIGNAL tmpOE__uart_rx_net_0 : bit;
SIGNAL Net_404 : bit;
SIGNAL tmpIO_0__uart_rx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_rx_net_0 : bit;
SIGNAL \uart:Net_9\ : bit;
SIGNAL \uart:Net_61\ : bit;
SIGNAL \uart:BUART:clock_op\ : bit;
SIGNAL \uart:BUART:reset_reg\ : bit;
SIGNAL Net_402 : bit;
SIGNAL \uart:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart:BUART:FinalParityType_1\ : bit;
SIGNAL \uart:BUART:FinalParityType_0\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart:BUART:reset_reg_dp\ : bit;
SIGNAL \uart:BUART:reset_sr\ : bit;
SIGNAL \uart:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_403 : bit;
SIGNAL \uart:BUART:txn\ : bit;
SIGNAL Net_1131 : bit;
SIGNAL \uart:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_401 : bit;
SIGNAL \uart:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart:BUART:tx_state_1\ : bit;
SIGNAL \uart:BUART:tx_state_0\ : bit;
SIGNAL \uart:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:tx_shift_out\ : bit;
SIGNAL \uart:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:counter_load\ : bit;
SIGNAL \uart:BUART:tx_state_2\ : bit;
SIGNAL \uart:BUART:tx_bitclk\ : bit;
SIGNAL \uart:BUART:counter_load_not\ : bit;
SIGNAL \uart:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart:BUART:tx_counter_dp\ : bit;
SIGNAL \uart:BUART:sc_out_7\ : bit;
SIGNAL \uart:BUART:sc_out_6\ : bit;
SIGNAL \uart:BUART:sc_out_5\ : bit;
SIGNAL \uart:BUART:sc_out_4\ : bit;
SIGNAL \uart:BUART:sc_out_3\ : bit;
SIGNAL \uart:BUART:sc_out_2\ : bit;
SIGNAL \uart:BUART:sc_out_1\ : bit;
SIGNAL \uart:BUART:sc_out_0\ : bit;
SIGNAL \uart:BUART:tx_counter_tc\ : bit;
SIGNAL \uart:BUART:tx_status_6\ : bit;
SIGNAL \uart:BUART:tx_status_5\ : bit;
SIGNAL \uart:BUART:tx_status_4\ : bit;
SIGNAL \uart:BUART:tx_status_0\ : bit;
SIGNAL \uart:BUART:tx_status_1\ : bit;
SIGNAL \uart:BUART:tx_status_2\ : bit;
SIGNAL \uart:BUART:tx_status_3\ : bit;
SIGNAL Net_1129 : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart:BUART:tx_mark\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\ : bit;
SIGNAL \uart:BUART:rx_addressmatch\ : bit;
SIGNAL \uart:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart:BUART:rx_state_1\ : bit;
SIGNAL \uart:BUART:rx_state_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart:BUART:rx_postpoll\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:hd_shift_out\ : bit;
SIGNAL \uart:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart:BUART:rx_fifofull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:rx_counter_load\ : bit;
SIGNAL \uart:BUART:rx_state_3\ : bit;
SIGNAL \uart:BUART:rx_state_2\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart:BUART:rx_count_2\ : bit;
SIGNAL \uart:BUART:rx_count_1\ : bit;
SIGNAL \uart:BUART:rx_count_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart:BUART:rx_count_6\ : bit;
SIGNAL \uart:BUART:rx_count_5\ : bit;
SIGNAL \uart:BUART:rx_count_4\ : bit;
SIGNAL \uart:BUART:rx_count_3\ : bit;
SIGNAL \uart:BUART:rx_count7_tc\ : bit;
SIGNAL \uart:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart:BUART:rx_bitclk\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart:BUART:pollingrange\ : bit;
SIGNAL \uart:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \uart:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:rx_status_0\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\ : bit;
SIGNAL \uart:BUART:rx_status_1\ : bit;
SIGNAL \uart:BUART:rx_status_2\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart:BUART:rx_status_3\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart:BUART:rx_status_4\ : bit;
SIGNAL \uart:BUART:rx_status_5\ : bit;
SIGNAL \uart:BUART:rx_status_6\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1128 : bit;
SIGNAL \uart:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \uart:BUART:rx_address_detected\ : bit;
SIGNAL \uart:BUART:rx_last\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__modem_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__modem_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__modem_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__modem_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__modem_voltage_pin_net_0 : bit;
SIGNAL \uart_ultrasonic:Net_9\ : bit;
SIGNAL \uart_ultrasonic:Net_61\ : bit;
SIGNAL \uart_ultrasonic:BUART:clock_op\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\ : bit;
SIGNAL Net_593 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart_ultrasonic:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_sr\ : bit;
SIGNAL \uart_ultrasonic:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_621 : bit;
SIGNAL \uart_ultrasonic:BUART:txn\ : bit;
SIGNAL Net_625 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_596 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:tx_shift_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:counter_load\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk\ : bit;
SIGNAL \uart_ultrasonic:BUART:counter_load_not\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_counter_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_7\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_counter_tc\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_3\ : bit;
SIGNAL Net_623 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_mark\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_parity_bit\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_postpoll\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:hd_shift_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifofull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:rx_counter_load\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_tc\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollingrange\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\ : bit;
SIGNAL Net_594 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_622 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__ultrasonic_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpOE__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpIO_0__ultrasonic_uart_rx_net_0 : bit;
TERMINAL tmpSIOVREF__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ultrasonic_uart_rx_net_0 : bit;
SIGNAL \ControlReg_Modem:clk\ : bit;
SIGNAL \ControlReg_Modem:rst\ : bit;
SIGNAL Net_752 : bit;
SIGNAL \ControlReg_Modem:control_out_0\ : bit;
SIGNAL Net_749 : bit;
SIGNAL \ControlReg_Modem:control_out_1\ : bit;
SIGNAL Net_750 : bit;
SIGNAL \ControlReg_Modem:control_out_2\ : bit;
SIGNAL Net_751 : bit;
SIGNAL \ControlReg_Modem:control_out_3\ : bit;
SIGNAL Net_753 : bit;
SIGNAL \ControlReg_Modem:control_out_4\ : bit;
SIGNAL Net_754 : bit;
SIGNAL \ControlReg_Modem:control_out_5\ : bit;
SIGNAL Net_755 : bit;
SIGNAL \ControlReg_Modem:control_out_6\ : bit;
SIGNAL Net_756 : bit;
SIGNAL \ControlReg_Modem:control_out_7\ : bit;
SIGNAL \ControlReg_Modem:control_7\ : bit;
SIGNAL \ControlReg_Modem:control_6\ : bit;
SIGNAL \ControlReg_Modem:control_5\ : bit;
SIGNAL \ControlReg_Modem:control_4\ : bit;
SIGNAL \ControlReg_Modem:control_3\ : bit;
SIGNAL \ControlReg_Modem:control_2\ : bit;
SIGNAL \ControlReg_Modem:control_1\ : bit;
SIGNAL \ControlReg_Modem:control_0\ : bit;
SIGNAL tmpOE__Vbat_net_0 : bit;
SIGNAL tmpFB_0__Vbat_net_0 : bit;
TERMINAL Net_769 : bit;
SIGNAL tmpIO_0__Vbat_net_0 : bit;
TERMINAL tmpSIOVREF__Vbat_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vbat_net_0 : bit;
SIGNAL tmpOE__uart_tx_net_0 : bit;
SIGNAL tmpFB_0__uart_tx_net_0 : bit;
SIGNAL tmpIO_0__uart_tx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_tx_net_0 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_233\ : bit;
SIGNAL Net_772 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_775 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \emFile_1:SPI0:Net_276\ : bit;
SIGNAL \emFile_1:Net_19\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \emFile_1:SPI0:Net_244\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \emFile_1:Net_10\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \emFile_1:Net_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_7\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_0\ : bit;
SIGNAL \emFile_1:SPI0:Net_253\ : bit;
SIGNAL \emFile_1:SPI0:Net_273\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \emFile_1:Net_22\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \emFile_1:Net_5\ : bit;
SIGNAL \emFile_1:Net_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:Net_16\ : bit;
SIGNAL \emFile_1:SPI0:Net_274\ : bit;
SIGNAL \emFile_1:tmpOE__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \emFile_1:Net_2\ : bit;
SIGNAL \emFile_1:tmpOE__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:Net_9\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:Net_61\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:clock_op\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ : bit;
SIGNAL \NEOMOTE_1:Net_535\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_sr\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \NEOMOTE_1:Net_680\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:txn\ : bit;
SIGNAL \NEOMOTE_1:Net_671\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_interrupt_out\ : bit;
SIGNAL \NEOMOTE_1:Net_642\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_interrupt_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:counter_load\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_7\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_3\ : bit;
SIGNAL \NEOMOTE_1:Net_669\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_mark\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_shift_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollingrange\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\ : bit;
SIGNAL \NEOMOTE_1:Net_212\ : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\ : bit;
SIGNAL \NEOMOTE_1:Net_668\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_last\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:tmpOE__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_Pin_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_Pin_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_RTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_653\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_CTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_RTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_CTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TimeN_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:sda_x_wire\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_1\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_697\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:bus_clk\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_1109_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_1109_1\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_2\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:scl_x_wire\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_969\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_968\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:udb_clk\ : bit;
SIGNAL \NEOMOTE_1:Net_629\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_973\ : bit;
SIGNAL \NEOMOTE_1:Net_630\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_974\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:scl_yfb\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:sda_yfb\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_626\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_625\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:timeout_clk\ : bit;
SIGNAL \NEOMOTE_1:Net_635\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_975\ : bit;
SIGNAL \NEOMOTE_1:Net_633\ : bit;
SIGNAL \NEOMOTE_1:Net_634\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__I2C_0_SDA_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__I2C_0_SCL_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__NEO_RTC_INT1_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_636\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__SD_Card_Power_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__External_VRef_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RTC_Crystal_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RTC_Crystal_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RTC_Crystal_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RTC_Crystal_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RTC_Crystal_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RTC_Int2_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RTC_Int2_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RTC_Int2_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RTC_Int2_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RTC_Int2_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__pwr_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__pwr_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__pwr_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__pwr_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__pwr_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__pwr_1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__pwr_1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__pwr_1_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__pwr_1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__pwr_1_net_0\ : bit;
SIGNAL \uart_solinst:Net_9\ : bit;
SIGNAL \uart_solinst:Net_61\ : bit;
SIGNAL \uart_solinst:BUART:clock_op\ : bit;
SIGNAL \uart_solinst:BUART:control_7\ : bit;
SIGNAL \uart_solinst:BUART:control_6\ : bit;
SIGNAL \uart_solinst:BUART:control_5\ : bit;
SIGNAL \uart_solinst:BUART:control_4\ : bit;
SIGNAL \uart_solinst:BUART:control_3\ : bit;
SIGNAL \uart_solinst:BUART:control_2\ : bit;
SIGNAL \uart_solinst:BUART:control_1\ : bit;
SIGNAL \uart_solinst:BUART:control_0\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \uart_solinst:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart_solinst:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart_solinst:BUART:FinalParityType_1\ : bit;
SIGNAL \uart_solinst:BUART:FinalParityType_0\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg_dp\ : bit;
SIGNAL \uart_solinst:BUART:reset_sr\ : bit;
SIGNAL \uart_solinst:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_634 : bit;
SIGNAL \uart_solinst:BUART:txn\ : bit;
SIGNAL Net_728 : bit;
SIGNAL \uart_solinst:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_641 : bit;
SIGNAL \uart_solinst:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_1\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:tx_shift_out\ : bit;
SIGNAL \uart_solinst:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart_solinst:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:counter_load\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_2\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk\ : bit;
SIGNAL \uart_solinst:BUART:counter_load_not\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart_solinst:BUART:tx_counter_dp\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_7\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_6\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_5\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_4\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_3\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_2\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_1\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_counter_tc\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_6\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_5\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_4\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_1\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_2\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_3\ : bit;
SIGNAL Net_726 : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart_solinst:BUART:tx_mark\ : bit;
SIGNAL \uart_solinst:BUART:tx_parity_bit\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart_solinst:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \uart_solinst:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \uart_solinst:BUART:rx_load_fifo\ : bit;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:hd_shift_out\ : bit;
SIGNAL \uart_solinst:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart_solinst:BUART:rx_fifofull\ : bit;
SIGNAL \uart_solinst:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart_solinst:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:rx_counter_load\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_6\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_5\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_4\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_count7_tc\ : bit;
SIGNAL \uart_solinst:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart_solinst:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart_solinst:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart_solinst:BUART:pollingrange\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_1\ : bit;
SIGNAL Net_639 : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN14_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN14_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN15_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN15_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_status\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_4\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_5\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_6\ : bit;
SIGNAL \uart_solinst:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_725 : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_break_status\ : bit;
SIGNAL \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \uart_solinst:BUART:rx_address_detected\ : bit;
SIGNAL \uart_solinst:BUART:rx_last\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_bit\ : bit;
SIGNAL \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__uart_solinst_rx_net_0 : bit;
SIGNAL tmpIO_0__uart_solinst_rx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_solinst_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_solinst_rx_net_0 : bit;
SIGNAL tmpOE__uart_solinst_tx_net_0 : bit;
SIGNAL tmpFB_0__uart_solinst_tx_net_0 : bit;
SIGNAL tmpIO_0__uart_solinst_tx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_solinst_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_solinst_tx_net_0 : bit;
SIGNAL Net_1136 : bit;
SIGNAL tmpOE__solinst_power_pin_net_0 : bit;
SIGNAL tmpFB_0__solinst_power_pin_net_0 : bit;
SIGNAL tmpIO_0__solinst_power_pin_net_0 : bit;
TERMINAL tmpSIOVREF__solinst_power_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__solinst_power_pin_net_0 : bit;
SIGNAL tmpOE__modem_reset_pin_net_0 : bit;
SIGNAL tmpFB_0__modem_reset_pin_net_0 : bit;
SIGNAL tmpIO_0__modem_reset_pin_net_0 : bit;
TERMINAL tmpSIOVREF__modem_reset_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__modem_reset_pin_net_0 : bit;
SIGNAL \ControlReg_Solinst:clk\ : bit;
SIGNAL \ControlReg_Solinst:rst\ : bit;
SIGNAL \ControlReg_Solinst:control_out_0\ : bit;
SIGNAL Net_759 : bit;
SIGNAL \ControlReg_Solinst:control_out_1\ : bit;
SIGNAL Net_760 : bit;
SIGNAL \ControlReg_Solinst:control_out_2\ : bit;
SIGNAL Net_761 : bit;
SIGNAL \ControlReg_Solinst:control_out_3\ : bit;
SIGNAL Net_762 : bit;
SIGNAL \ControlReg_Solinst:control_out_4\ : bit;
SIGNAL Net_763 : bit;
SIGNAL \ControlReg_Solinst:control_out_5\ : bit;
SIGNAL Net_764 : bit;
SIGNAL \ControlReg_Solinst:control_out_6\ : bit;
SIGNAL Net_765 : bit;
SIGNAL \ControlReg_Solinst:control_out_7\ : bit;
SIGNAL \ControlReg_Solinst:control_7\ : bit;
SIGNAL \ControlReg_Solinst:control_6\ : bit;
SIGNAL \ControlReg_Solinst:control_5\ : bit;
SIGNAL \ControlReg_Solinst:control_4\ : bit;
SIGNAL \ControlReg_Solinst:control_3\ : bit;
SIGNAL \ControlReg_Solinst:control_2\ : bit;
SIGNAL \ControlReg_Solinst:control_1\ : bit;
SIGNAL \ControlReg_Solinst:control_0\ : bit;
SIGNAL tmpOE__VBAT_EN_net_0 : bit;
SIGNAL tmpFB_0__VBAT_EN_net_0 : bit;
SIGNAL tmpIO_0__VBAT_EN_net_0 : bit;
TERMINAL tmpSIOVREF__VBAT_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VBAT_EN_net_0 : bit;
SIGNAL Net_1091 : bit;
SIGNAL Net_1087 : bit;
TERMINAL Net_1006 : bit;
TERMINAL Net_1084 : bit;
SIGNAL \PumpCycle:clock\ : bit;
SIGNAL \PumpCycle:Net_1\ : bit;
SIGNAL Net_1007 : bit;
SIGNAL \PumpCycle:Net_9\ : bit;
SIGNAL Net_1085 : bit;
SIGNAL \PulseConvert_2:out_pulse\ : bit;
SIGNAL \PulseConvert_2:in_sample\ : bit;
SIGNAL Net_1089 : bit;
SIGNAL \PulseConvert_2:out_sample\ : bit;
SIGNAL Net_1097 : bit;
SIGNAL Net_1061 : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1041 : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_1044 : bit;
SIGNAL Net_1045 : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN17_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN17_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_21_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1052 : bit;
SIGNAL Net_1046 : bit;
SIGNAL Net_1043 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL tmpOE__pump_active_net_0 : bit;
SIGNAL tmpFB_0__pump_active_net_0 : bit;
SIGNAL tmpIO_0__pump_active_net_0 : bit;
TERMINAL tmpSIOVREF__pump_active_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pump_active_net_0 : bit;
SIGNAL tmpOE__pump_count_net_0 : bit;
SIGNAL tmpIO_0__pump_count_net_0 : bit;
TERMINAL tmpSIOVREF__pump_count_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pump_count_net_0 : bit;
SIGNAL Net_1086_7 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_7\ : bit;
SIGNAL Net_1086_6 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_6\ : bit;
SIGNAL Net_1086_5 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_5\ : bit;
SIGNAL Net_1086_4 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_4\ : bit;
SIGNAL Net_1086_3 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_3\ : bit;
SIGNAL Net_1086_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_2\ : bit;
SIGNAL Net_1086_1 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_1\ : bit;
SIGNAL Net_1086_0 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODIN18_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODIN18_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODIN18_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODIN18_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODIN18_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN18_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN18_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN18_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_22_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart:BUART:reset_reg\\D\ : bit;
SIGNAL \uart:BUART:txn\\D\ : bit;
SIGNAL \uart:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1129D : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart:BUART:tx_mark\\D\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart:BUART:rx_last\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:txn\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_623D : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_mark\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \emFile_1:Net_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \emFile_1:Net_22\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:txn\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\\D\ : bit;
SIGNAL \NEOMOTE_1:Net_669\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg\\D\ : bit;
SIGNAL \uart_solinst:BUART:txn\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_726D : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_mark\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_last\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PulseConvert_2:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_2:in_sample\\D\ : bit;
SIGNAL \PulseConvert_2:out_sample\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL Net_1086_7D : bit;
SIGNAL Net_1086_6D : bit;
SIGNAL Net_1086_5D : bit;
SIGNAL Net_1086_4D : bit;
SIGNAL Net_1086_3D : bit;
SIGNAL Net_1086_2D : bit;
SIGNAL Net_1086_1D : bit;
SIGNAL Net_1086_0D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__modem_power_pin_net_0 <=  ('1') ;

Net_403 <= (not \uart:BUART:txn\);

\uart:BUART:counter_load_not\ <= ((not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_2\)
	OR \uart:BUART:tx_state_0\
	OR \uart:BUART:tx_state_1\);

\uart:BUART:tx_bitclk_enable_pre\ <= (not \uart:BUART:tx_bitclk_dp\);

\uart:BUART:tx_status_0\ <= ((not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_2\ and \uart:BUART:tx_bitclk\));

\uart:BUART:tx_status_2\ <= (not \uart:BUART:tx_fifo_notfull\);

Net_1129D <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_1\));

\uart:BUART:tx_mark\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_mark\));

\uart:BUART:tx_state_2\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_counter_dp\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_counter_dp\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_1\));

\uart:BUART:tx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_fifo_empty\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\));

\uart:BUART:txn\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk\ and \uart:BUART:tx_counter_dp\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:txn\ and \uart:BUART:tx_state_1\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:txn\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_parity_bit\\D\ <= ((not \uart:BUART:tx_state_0\ and \uart:BUART:txn\ and \uart:BUART:tx_parity_bit\)
	OR (not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_parity_bit\)
	OR \uart:BUART:tx_parity_bit\);

\uart:BUART:rx_counter_load\ <= ((not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\));

\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

\uart:BUART:rx_state_stop1_reg\\D\ <= (not \uart:BUART:rx_state_2\
	OR not \uart:BUART:rx_state_3\
	OR \uart:BUART:rx_state_0\
	OR \uart:BUART:rx_state_1\);

\uart:BUART:pollcount_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_1 and Net_404 and MODIN5_0)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and MODIN5_1));

\uart:BUART:pollcount_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_0 and Net_404)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and MODIN5_0));

\uart:BUART:rx_postpoll\ <= ((Net_404 and MODIN5_0)
	OR MODIN5_1);

\uart:BUART:rx_status_4\ <= ((\uart:BUART:rx_load_fifo\ and \uart:BUART:rx_fifofull\));

\uart:BUART:rx_status_5\ <= ((\uart:BUART:rx_fifonotempty\ and \uart:BUART:rx_state_stop1_reg\));

\uart:BUART:rx_stop_bit_error\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not MODIN5_1 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_load_fifo\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\));

\uart:BUART:rx_state_3\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\));

\uart:BUART:rx_state_2\\D\ <= ((not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_last\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\));

\uart:BUART:rx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN5_1 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and MODIN8_6)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_last\\D\ <= ((not \uart:BUART:reset_reg\ and Net_404));

\uart:BUART:rx_address_detected\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_address_detected\));

\uart_ultrasonic:BUART:counter_load_not\ <= ((not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR \uart_ultrasonic:BUART:tx_state_0\
	OR \uart_ultrasonic:BUART:tx_state_1\);

\uart_ultrasonic:BUART:tx_bitclk_enable_pre\ <= (not \uart_ultrasonic:BUART:tx_bitclk_dp\);

\uart_ultrasonic:BUART:tx_status_0\ <= ((not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_bitclk\));

\uart_ultrasonic:BUART:tx_status_2\ <= (not \uart_ultrasonic:BUART:tx_fifo_notfull\);

Net_623D <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_1\));

\uart_ultrasonic:BUART:tx_mark\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_mark\));

\uart_ultrasonic:BUART:tx_state_2\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_counter_dp\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_2\));

\uart_ultrasonic:BUART:tx_state_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_counter_dp\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_1\));

\uart_ultrasonic:BUART:tx_state_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_0\));

\uart_ultrasonic:BUART:txn\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and not \uart_ultrasonic:BUART:tx_shift_out\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_counter_dp\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_shift_out\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_state_1\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_state_2\));

\uart_ultrasonic:BUART:tx_parity_bit\\D\ <= ((not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_parity_bit\)
	OR \uart_ultrasonic:BUART:tx_parity_bit\);

\uart_ultrasonic:BUART:rx_counter_load\ <= ((not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_bitclk_pre\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ <= (not \uart_ultrasonic:BUART:rx_state_2\
	OR not \uart_ultrasonic:BUART:rx_state_3\
	OR \uart_ultrasonic:BUART:rx_state_0\
	OR \uart_ultrasonic:BUART:rx_state_1\);

\uart_ultrasonic:BUART:pollcount_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_1 and Net_594 and MODIN9_0)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not Net_594 and MODIN9_1));

\uart_ultrasonic:BUART:pollcount_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_0 and Net_594)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not Net_594 and MODIN9_0));

\uart_ultrasonic:BUART:rx_postpoll\ <= ((Net_594 and MODIN9_0)
	OR MODIN9_1);

\uart_ultrasonic:BUART:rx_status_4\ <= ((\uart_ultrasonic:BUART:rx_load_fifo\ and \uart_ultrasonic:BUART:rx_fifofull\));

\uart_ultrasonic:BUART:rx_status_5\ <= ((\uart_ultrasonic:BUART:rx_fifonotempty\ and \uart_ultrasonic:BUART:rx_state_stop1_reg\));

\uart_ultrasonic:BUART:rx_stop_bit_error\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not Net_594 and not MODIN9_1 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_load_fifo\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\));

\uart_ultrasonic:BUART:rx_state_3\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\));

\uart_ultrasonic:BUART:rx_state_2\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not Net_594 and \uart_ultrasonic:BUART:rx_last\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_state_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\));

\uart_ultrasonic:BUART:rx_state_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not Net_594 and not MODIN9_1 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and MODIN12_6)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_last\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and Net_594));

\uart_ultrasonic:BUART:rx_address_detected\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_address_detected\));

\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

\emFile_1:Net_10\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:load_cond\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (\emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:load_cond\));

\emFile_1:SPI0:BSPIM:tx_status_0\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:tx_status_4\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:rx_status_6\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:rx_status_4\));

\emFile_1:SPI0:BSPIM:state_2\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:state_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\));

\emFile_1:SPI0:BSPIM:state_0\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:Net_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:Net_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_1\));

\emFile_1:SPI0:BSPIM:cnt_enable\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:cnt_enable\));

\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\));

\emFile_1:Net_22\\D\ <= ((\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_22\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:ld_ident\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:ld_ident\));

\NEOMOTE_1:Net_680\ <= (not \NEOMOTE_1:UART_MOTE:BUART:txn\);

\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\);

\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\);

\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\));

\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\);

\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:tx_mark\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\));

\NEOMOTE_1:UART_MOTE:BUART:txn\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\)
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\);

\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\ <= (not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\
	OR not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\);

\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and MODIN1_1));

\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and MODIN1_0));

\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ <= ((\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ and \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\));

\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ <= ((\NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\));

\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_last\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and MODIN4_6)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\));

Net_634 <= (not \uart_solinst:BUART:txn\);

\uart_solinst:BUART:counter_load_not\ <= ((not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_2\)
	OR \uart_solinst:BUART:tx_state_0\
	OR \uart_solinst:BUART:tx_state_1\);

\uart_solinst:BUART:tx_bitclk_enable_pre\ <= (not \uart_solinst:BUART:tx_bitclk_dp\);

\uart_solinst:BUART:tx_status_0\ <= ((not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_bitclk\));

\uart_solinst:BUART:tx_status_2\ <= (not \uart_solinst:BUART:tx_fifo_notfull\);

\uart_solinst:BUART:tx_mark\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:tx_mark\));

\uart_solinst:BUART:tx_state_2\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_counter_dp\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_2\));

\uart_solinst:BUART:tx_state_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_counter_dp\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_1\));

\uart_solinst:BUART:tx_state_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_fifo_empty\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_0\));

\uart_solinst:BUART:txn\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_shift_out\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_counter_dp\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_shift_out\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_state_1\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_state_2\));

\uart_solinst:BUART:tx_parity_bit\\D\ <= ((not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_parity_bit\)
	OR (not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_parity_bit\)
	OR \uart_solinst:BUART:tx_parity_bit\);

\uart_solinst:BUART:rx_counter_load\ <= ((not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_bitclk_pre\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

\uart_solinst:BUART:rx_state_stop1_reg\\D\ <= (not \uart_solinst:BUART:rx_state_2\
	OR not \uart_solinst:BUART:rx_state_3\
	OR \uart_solinst:BUART:rx_state_0\
	OR \uart_solinst:BUART:rx_state_1\);

\uart_solinst:BUART:pollcount_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_1\ and Net_639 and \uart_solinst:BUART:pollcount_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_0\ and \uart_solinst:BUART:pollcount_1\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not Net_639 and \uart_solinst:BUART:pollcount_1\));

\uart_solinst:BUART:pollcount_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_0\ and Net_639)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not Net_639 and \uart_solinst:BUART:pollcount_0\));

\uart_solinst:BUART:rx_postpoll\ <= ((Net_639 and \uart_solinst:BUART:pollcount_0\)
	OR \uart_solinst:BUART:pollcount_1\);

\uart_solinst:BUART:rx_status_0\ <= ((\uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_markspace_status\)
	OR (\uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_markspace_status\)
	OR (\uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_markspace_status\));

\uart_solinst:BUART:rx_status_4\ <= ((\uart_solinst:BUART:rx_load_fifo\ and \uart_solinst:BUART:rx_fifofull\));

\uart_solinst:BUART:rx_status_5\ <= ((\uart_solinst:BUART:rx_fifonotempty\ and \uart_solinst:BUART:rx_state_stop1_reg\));

\uart_solinst:BUART:rx_status_6\ <= ((\uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addr_match_status\)
	OR (\uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addr_match_status\)
	OR (\uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addr_match_status\));

\uart_solinst:BUART:rx_addr_match_status\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_stop_bit_error\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_markspace_status\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\));

\uart_solinst:BUART:rx_load_fifo\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\));

\uart_solinst:BUART:rx_state_3\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_3\));

\uart_solinst:BUART:rx_state_2\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not Net_639 and \uart_solinst:BUART:rx_last\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_state_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\));

\uart_solinst:BUART:rx_state_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_count_6\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_last\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and Net_639));

\uart_solinst:BUART:rx_address_detected\\D\ <= ((not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_address_detected\));

\uart_solinst:BUART:rx_parity_bit\\D\ <= ((not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_parity_bit\)
	OR (not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_parity_bit\)
	OR \uart_solinst:BUART:rx_parity_bit\);

\uart_solinst:BUART:rx_markspace_pre\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_markspace_pre\));

\PulseConvert_2:in_sample\\D\ <= ((not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\)
	OR Net_1089);

\PulseConvert_2:out_sample\\D\ <= ((not Net_1085 and not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\)
	OR Net_1089);

\PulseConvert_2:out_pulse\\D\ <= ((not \PulseConvert_2:out_sample\ and Net_1089)
	OR (not \PulseConvert_2:out_sample\ and \PulseConvert_2:in_sample\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:ctrl_enable\ and \PWM_1:PWMUDB:compare1\));

\PWM_1:PWMUDB:status_5\ <= (not \PWM_1:PWMUDB:final_kill_reg\);

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:compare1\));

Net_1086_7D <= ((not Net_1086_7 and Net_1085 and Net_1086_6 and Net_1086_5 and Net_1086_4 and Net_1086_3 and Net_1086_2 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_7)
	OR (not Net_1086_1 and Net_1086_7)
	OR (not Net_1086_2 and Net_1086_7)
	OR (not Net_1086_3 and Net_1086_7)
	OR (not Net_1086_4 and Net_1086_7)
	OR (not Net_1086_5 and Net_1086_7)
	OR (not Net_1086_6 and Net_1086_7)
	OR (not Net_1085 and Net_1086_7));

Net_1086_6D <= ((not Net_1086_6 and Net_1085 and Net_1086_5 and Net_1086_4 and Net_1086_3 and Net_1086_2 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_6)
	OR (not Net_1086_1 and Net_1086_6)
	OR (not Net_1086_2 and Net_1086_6)
	OR (not Net_1086_3 and Net_1086_6)
	OR (not Net_1086_4 and Net_1086_6)
	OR (not Net_1086_5 and Net_1086_6)
	OR (not Net_1085 and Net_1086_6));

Net_1086_5D <= ((not Net_1086_5 and Net_1085 and Net_1086_4 and Net_1086_3 and Net_1086_2 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_5)
	OR (not Net_1086_1 and Net_1086_5)
	OR (not Net_1086_2 and Net_1086_5)
	OR (not Net_1086_3 and Net_1086_5)
	OR (not Net_1086_4 and Net_1086_5)
	OR (not Net_1085 and Net_1086_5));

Net_1086_4D <= ((not Net_1086_4 and Net_1085 and Net_1086_3 and Net_1086_2 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_4)
	OR (not Net_1086_1 and Net_1086_4)
	OR (not Net_1086_2 and Net_1086_4)
	OR (not Net_1086_3 and Net_1086_4)
	OR (not Net_1085 and Net_1086_4));

Net_1086_3D <= ((not Net_1086_3 and Net_1085 and Net_1086_2 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_3)
	OR (not Net_1086_1 and Net_1086_3)
	OR (not Net_1086_2 and Net_1086_3)
	OR (not Net_1085 and Net_1086_3));

Net_1086_2D <= ((not Net_1086_2 and Net_1085 and Net_1086_1 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_2)
	OR (not Net_1086_1 and Net_1086_2)
	OR (not Net_1085 and Net_1086_2));

Net_1086_1D <= ((not Net_1086_1 and Net_1085 and Net_1086_0)
	OR (not Net_1086_0 and Net_1086_1)
	OR (not Net_1085 and Net_1086_1));

Net_1086_0D <= ((not Net_1086_0 and Net_1085)
	OR (not Net_1085 and Net_1086_0));

\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_1086_7 and Net_1086_6 and Net_1086_5 and Net_1086_4 and Net_1086_3 and Net_1086_2 and Net_1086_1 and Net_1086_0));

modem_power_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__modem_power_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__modem_power_pin_net_0),
		siovref=>(tmpSIOVREF__modem_power_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__modem_power_pin_net_0);
isr_SleepTimer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2);
uart_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_404,
		analog=>(open),
		io=>(tmpIO_0__uart_rx_net_0),
		siovref=>(tmpSIOVREF__uart_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_rx_net_0);
\uart:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart:Net_9\,
		dig_domain_out=>open);
\uart:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart:BUART:clock_op\);
\uart:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:tx_state_1\, \uart:BUART:tx_state_0\, \uart:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:tx_shift_out\,
		f0_bus_stat=>\uart:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart:BUART:sc_out_7\, \uart:BUART:sc_out_6\, \uart:BUART:sc_out_5\, \uart:BUART:sc_out_4\,
			\uart:BUART:sc_out_3\, \uart:BUART:sc_out_2\, \uart:BUART:sc_out_1\, \uart:BUART:sc_out_0\));
\uart:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, zero, zero, \uart:BUART:tx_fifo_notfull\,
			\uart:BUART:tx_status_2\, \uart:BUART:tx_fifo_empty\, \uart:BUART:tx_status_0\),
		interrupt=>\uart:BUART:tx_interrupt_out\);
\uart:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:rx_state_1\, \uart:BUART:rx_state_0\, \uart:BUART:rx_bitclk_enable\),
		route_si=>\uart:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:hd_shift_out\,
		f0_bus_stat=>\uart:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart:BUART:rx_fifofull\,
		f1_bus_stat=>\uart:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart:BUART:clock_op\,
		reset=>\uart:BUART:reset_reg\,
		load=>\uart:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\uart:BUART:rx_count_2\, \uart:BUART:rx_count_1\, \uart:BUART:rx_count_0\),
		tc=>\uart:BUART:rx_count7_tc\);
\uart:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, \uart:BUART:rx_status_5\, \uart:BUART:rx_status_4\, \uart:BUART:rx_status_3\,
			\uart:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_401);
isr_byte_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_401);
modem_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"731e3713-b24a-4e24-be9d-f32607da5cb6",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__modem_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__modem_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__modem_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__modem_voltage_pin_net_0);
\uart_ultrasonic:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aa3c5fe2-bbd6-4e38-b7da-e79b20dccacb/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart_ultrasonic:Net_9\,
		dig_domain_out=>open);
\uart_ultrasonic:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart_ultrasonic:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart_ultrasonic:BUART:clock_op\);
\uart_ultrasonic:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(\uart_ultrasonic:BUART:tx_state_1\, \uart_ultrasonic:BUART:tx_state_0\, \uart_ultrasonic:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_ultrasonic:BUART:tx_shift_out\,
		f0_bus_stat=>\uart_ultrasonic:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart_ultrasonic:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart_ultrasonic:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart_ultrasonic:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart_ultrasonic:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart_ultrasonic:BUART:sc_out_7\, \uart_ultrasonic:BUART:sc_out_6\, \uart_ultrasonic:BUART:sc_out_5\, \uart_ultrasonic:BUART:sc_out_4\,
			\uart_ultrasonic:BUART:sc_out_3\, \uart_ultrasonic:BUART:sc_out_2\, \uart_ultrasonic:BUART:sc_out_1\, \uart_ultrasonic:BUART:sc_out_0\));
\uart_ultrasonic:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clock=>\uart_ultrasonic:BUART:clock_op\,
		status=>(zero, zero, zero, \uart_ultrasonic:BUART:tx_fifo_notfull\,
			\uart_ultrasonic:BUART:tx_status_2\, \uart_ultrasonic:BUART:tx_fifo_empty\, \uart_ultrasonic:BUART:tx_status_0\),
		interrupt=>\uart_ultrasonic:BUART:tx_interrupt_out\);
\uart_ultrasonic:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(\uart_ultrasonic:BUART:rx_state_1\, \uart_ultrasonic:BUART:rx_state_0\, \uart_ultrasonic:BUART:rx_bitclk_enable\),
		route_si=>\uart_ultrasonic:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart_ultrasonic:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart_ultrasonic:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart_ultrasonic:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_ultrasonic:BUART:hd_shift_out\,
		f0_bus_stat=>\uart_ultrasonic:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart_ultrasonic:BUART:rx_fifofull\,
		f1_bus_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_ultrasonic:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart_ultrasonic:BUART:clock_op\,
		reset=>\uart_ultrasonic:BUART:reset_reg\,
		load=>\uart_ultrasonic:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\uart_ultrasonic:BUART:rx_count_2\, \uart_ultrasonic:BUART:rx_count_1\, \uart_ultrasonic:BUART:rx_count_0\),
		tc=>\uart_ultrasonic:BUART:rx_count7_tc\);
\uart_ultrasonic:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart_ultrasonic:BUART:reset_reg\,
		clock=>\uart_ultrasonic:BUART:clock_op\,
		status=>(zero, \uart_ultrasonic:BUART:rx_status_5\, \uart_ultrasonic:BUART:rx_status_4\, \uart_ultrasonic:BUART:rx_status_3\,
			\uart_ultrasonic:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_596);
ultrasonic_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a29b3fc5-4f5d-48d5-a0b3-738d8aa9a178",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ultrasonic_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__ultrasonic_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__ultrasonic_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ultrasonic_voltage_pin_net_0);
ultrasonic_uart_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d37deb54-04e8-4ced-968a-f0be36446c9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_594,
		analog=>(open),
		io=>(tmpIO_0__ultrasonic_uart_rx_net_0),
		siovref=>(tmpSIOVREF__ultrasonic_uart_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ultrasonic_uart_rx_net_0);
isr_byte_ultrasonic_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_596);
\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
\ControlReg_Modem:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ControlReg_Modem:control_7\, \ControlReg_Modem:control_6\, \ControlReg_Modem:control_5\, \ControlReg_Modem:control_4\,
			\ControlReg_Modem:control_3\, \ControlReg_Modem:control_2\, \ControlReg_Modem:control_1\, Net_752));
Vbat:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vbat_net_0),
		analog=>Net_769,
		io=>(tmpIO_0__Vbat_net_0),
		siovref=>(tmpSIOVREF__Vbat_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vbat_net_0);
uart_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63cc61b4-1f44-41ce-b02b-fc30a1a6603b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_752),
		y=>Net_403,
		fb=>(tmpFB_0__uart_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_tx_net_0),
		siovref=>(tmpSIOVREF__uart_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_tx_net_0);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_772);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"db0fa2e8-030f-4efb-9a11-6b6aa591e350/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"87962955.6327167",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_769,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_221\,
		pump_clock=>\ADC_SAR_1:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_775,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_772);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db0fa2e8-030f-4efb-9a11-6b6aa591e350/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\emFile_1:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\emFile_1:Net_19\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\emFile_1:SPI0:BSPIM:clk_fin\);
\emFile_1:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\emFile_1:SPI0:BSPIM:cnt_enable\,
		count=>(\emFile_1:SPI0:BSPIM:count_6\, \emFile_1:SPI0:BSPIM:count_5\, \emFile_1:SPI0:BSPIM:count_4\, \emFile_1:SPI0:BSPIM:count_3\,
			\emFile_1:SPI0:BSPIM:count_2\, \emFile_1:SPI0:BSPIM:count_1\, \emFile_1:SPI0:BSPIM:count_0\),
		tc=>\emFile_1:SPI0:BSPIM:cnt_tc\);
\emFile_1:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \emFile_1:SPI0:BSPIM:tx_status_4\, \emFile_1:SPI0:BSPIM:load_rx_data\,
			\emFile_1:SPI0:BSPIM:tx_status_2\, \emFile_1:SPI0:BSPIM:tx_status_1\, \emFile_1:SPI0:BSPIM:tx_status_0\),
		interrupt=>\emFile_1:Net_5\);
\emFile_1:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(\emFile_1:SPI0:BSPIM:rx_status_6\, \emFile_1:SPI0:BSPIM:rx_status_5\, \emFile_1:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\emFile_1:Net_3\);
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\emFile_1:SPI0:BSPIM:state_2\, \emFile_1:SPI0:BSPIM:state_1\, \emFile_1:SPI0:BSPIM:state_0\),
		route_si=>\emFile_1:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\emFile_1:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\emFile_1:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\emFile_1:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\emFile_1:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\emFile_1:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\emFile_1:Net_10\,
		fb=>(\emFile_1:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__mosi0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__mosi0_net_0\);
\emFile_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\emFile_1:Net_19\,
		dig_domain_out=>open);
\emFile_1:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>\emFile_1:Net_16\,
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__miso0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__miso0_net_0\);
\emFile_1:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\emFile_1:Net_22\,
		fb=>(\emFile_1:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__sclk0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__sclk0_net_0\);
\emFile_1:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\emFile_1:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\);
\NEOMOTE_1:UART_MOTE:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/b12b385d-9eab-45ad-ad40-c0cf3437ebe3/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\NEOMOTE_1:UART_MOTE:Net_9\,
		dig_domain_out=>open);
\NEOMOTE_1:UART_MOTE:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\NEOMOTE_1:UART_MOTE:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\);
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\,
		f0_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(zero, zero, \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\NEOMOTE_1:UART_MOTE:BUART:sc_out_7\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_6\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_5\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_4\,
			\NEOMOTE_1:UART_MOTE:BUART:sc_out_3\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_2\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_1\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_0\));
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		status=>(zero, zero, zero, \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\,
			\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\, \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\),
		interrupt=>\NEOMOTE_1:UART_MOTE:BUART:tx_interrupt_out\);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\),
		route_si=>MODIN1_1,
		route_ci=>zero,
		f0_load=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\NEOMOTE_1:UART_MOTE:BUART:hd_shift_out\,
		f0_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\,
		f0_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\,
		f1_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		load=>\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\, \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\, \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\),
		tc=>\NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		status=>(zero, \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\,
			\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\, zero, zero),
		interrupt=>\NEOMOTE_1:Net_642\);
\NEOMOTE_1:RX_Pin\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/483c8cff-b35d-4e9b-b782-7d15671bd8fc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RX_Pin_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_Pin_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_Pin_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RX_Pin_net_0\);
\NEOMOTE_1:TX_Pin\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\NEOMOTE_1:Net_680\,
		fb=>(\NEOMOTE_1:tmpFB_0__TX_Pin_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_Pin_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_Pin_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_Pin_net_0\);
\NEOMOTE_1:isr_RX\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_642\);
\NEOMOTE_1:RX_RTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/f497a9ab-60b4-4f16-b3f4-5d5c511256c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RX_RTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_RTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_RTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:Net_653\);
\NEOMOTE_1:RX_CTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/aedfa372-ccbb-489a-9d67-d67b95d9adc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RX_CTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_CTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_CTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RX_CTS_n_net_0\);
\NEOMOTE_1:TX_RTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/52d1081a-4b5a-4078-8e67-f4f9a3e0209d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TX_RTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_RTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_RTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_RTS_n_net_0\);
\NEOMOTE_1:TX_CTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/16e1e3e6-3865-4bb9-bb8c-3f92d51bf7af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TX_CTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_CTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_CTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_CTS_n_net_0\);
\NEOMOTE_1:TimeN\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/0818fd13-68e2-43ac-afc2-87e7ba6f6425",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TimeN_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TimeN_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TimeN_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TimeN_net_0\);
\NEOMOTE_1:isr_RX_RTSn\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_653\);
\NEOMOTE_1:I2C_0:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\NEOMOTE_1:I2C_0:Net_697\);
\NEOMOTE_1:I2C_0:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\NEOMOTE_1:I2C_0:bus_clk\,
		scl_in=>\NEOMOTE_1:I2C_0:Net_1109_0\,
		sda_in=>\NEOMOTE_1:I2C_0:Net_1109_1\,
		scl_out=>\NEOMOTE_1:I2C_0:Net_643_0\,
		sda_out=>\NEOMOTE_1:I2C_0:sda_x_wire\,
		interrupt=>\NEOMOTE_1:I2C_0:Net_697\);
\NEOMOTE_1:I2C_0:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/966ec24e-f954-4ab8-95f3-fa8b01a2dc28/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\NEOMOTE_1:I2C_0:bus_clk\,
		dig_domain_out=>open);
\NEOMOTE_1:I2C_0:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\NEOMOTE_1:I2C_0:Net_643_0\,
		oe=>tmpOE__modem_power_pin_net_0,
		y=>\NEOMOTE_1:Net_626\,
		yfb=>\NEOMOTE_1:I2C_0:Net_1109_0\);
\NEOMOTE_1:I2C_0:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\NEOMOTE_1:I2C_0:sda_x_wire\,
		oe=>tmpOE__modem_power_pin_net_0,
		y=>\NEOMOTE_1:Net_625\,
		yfb=>\NEOMOTE_1:I2C_0:Net_1109_1\);
\NEOMOTE_1:I2C_0_SDA\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__I2C_0_SDA_net_0\),
		analog=>(open),
		io=>\NEOMOTE_1:Net_625\,
		siovref=>(\NEOMOTE_1:tmpSIOVREF__I2C_0_SDA_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SDA_net_0\);
\NEOMOTE_1:I2C_0_SCL\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/25518df9-7fe0-4da6-8dbf-d2a9e2ed11c1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__I2C_0_SCL_net_0\),
		analog=>(open),
		io=>\NEOMOTE_1:Net_626\,
		siovref=>(\NEOMOTE_1:tmpSIOVREF__I2C_0_SCL_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SCL_net_0\);
\NEOMOTE_1:NEO_RTC_INT1\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/94c29172-218c-472e-b77b-9668892b6f11",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__NEO_RTC_INT1_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__NEO_RTC_INT1_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__NEO_RTC_INT1_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:Net_636\);
\NEOMOTE_1:isr_rtc_int1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_636\);
\NEOMOTE_1:SD_Card_Power\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/37615ece-52ed-4b08-a3cb-e053c56b7928",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__SD_Card_Power_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__SD_Card_Power_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__SD_Card_Power_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__SD_Card_Power_net_0\);
\NEOMOTE_1:External_VRef\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/6a5c1540-ad8f-4781-9255-6a15c9642f07",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__External_VRef_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__External_VRef_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__External_VRef_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__External_VRef_net_0\);
\NEOMOTE_1:RTC_Crystal\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/de716535-d906-4c08-bce0-2b64f48a4b91",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RTC_Crystal_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RTC_Crystal_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RTC_Crystal_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RTC_Crystal_net_0\);
\NEOMOTE_1:RTC_Int2\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/455a8843-c0b6-4c31-b95a-ef45b4594393",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RTC_Int2_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RTC_Int2_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RTC_Int2_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RTC_Int2_net_0\);
\NEOMOTE_1:pwr\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/42ef220f-2685-464a-9cb3-e778fa6f9ce1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__pwr_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__pwr_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__pwr_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__pwr_net_0\);
\NEOMOTE_1:pwr_1\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/bcdb2cd1-f707-48e4-b7e5-bc65691af486",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__pwr_1_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__pwr_1_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__pwr_1_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__pwr_1_net_0\);
\uart_solinst:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c9a973d5-2fff-4c3c-b475-8128226385bf/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart_solinst:Net_9\,
		dig_domain_out=>open);
\uart_solinst:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart_solinst:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart_solinst:BUART:clock_op\);
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\uart_solinst:BUART:clock_op\,
		control=>(\uart_solinst:BUART:control_7\, \uart_solinst:BUART:control_6\, \uart_solinst:BUART:control_5\, \uart_solinst:BUART:control_4\,
			\uart_solinst:BUART:control_3\, \uart_solinst:BUART:control_2\, \uart_solinst:BUART:control_1\, \uart_solinst:BUART:control_0\));
\uart_solinst:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_solinst:BUART:reset_reg\,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(\uart_solinst:BUART:tx_state_1\, \uart_solinst:BUART:tx_state_0\, \uart_solinst:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_solinst:BUART:tx_shift_out\,
		f0_bus_stat=>\uart_solinst:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart_solinst:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_solinst:BUART:reset_reg\,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart_solinst:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart_solinst:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart_solinst:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart_solinst:BUART:sc_out_7\, \uart_solinst:BUART:sc_out_6\, \uart_solinst:BUART:sc_out_5\, \uart_solinst:BUART:sc_out_4\,
			\uart_solinst:BUART:sc_out_3\, \uart_solinst:BUART:sc_out_2\, \uart_solinst:BUART:sc_out_1\, \uart_solinst:BUART:sc_out_0\));
\uart_solinst:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart_solinst:BUART:reset_reg\,
		clock=>\uart_solinst:BUART:clock_op\,
		status=>(zero, zero, zero, \uart_solinst:BUART:tx_fifo_notfull\,
			\uart_solinst:BUART:tx_status_2\, \uart_solinst:BUART:tx_fifo_empty\, \uart_solinst:BUART:tx_status_0\),
		interrupt=>\uart_solinst:BUART:tx_interrupt_out\);
\uart_solinst:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart_solinst:BUART:reset_reg\,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(\uart_solinst:BUART:rx_state_1\, \uart_solinst:BUART:rx_state_0\, \uart_solinst:BUART:rx_bitclk_enable\),
		route_si=>\uart_solinst:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart_solinst:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart_solinst:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart_solinst:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_solinst:BUART:hd_shift_out\,
		f0_bus_stat=>\uart_solinst:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart_solinst:BUART:rx_fifofull\,
		f1_bus_stat=>\uart_solinst:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart_solinst:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_solinst:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart_solinst:BUART:clock_op\,
		reset=>\uart_solinst:BUART:reset_reg\,
		load=>\uart_solinst:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(\uart_solinst:BUART:rx_count_6\, \uart_solinst:BUART:rx_count_5\, \uart_solinst:BUART:rx_count_4\, \uart_solinst:BUART:rx_count_3\,
			\uart_solinst:BUART:rx_count_2\, \uart_solinst:BUART:rx_count_1\, \uart_solinst:BUART:rx_count_0\),
		tc=>\uart_solinst:BUART:rx_count7_tc\);
\uart_solinst:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart_solinst:BUART:reset_reg\,
		clock=>\uart_solinst:BUART:clock_op\,
		status=>(\uart_solinst:BUART:rx_status_6\, \uart_solinst:BUART:rx_status_5\, \uart_solinst:BUART:rx_status_4\, \uart_solinst:BUART:rx_status_3\,
			\uart_solinst:BUART:rx_status_2\, zero, \uart_solinst:BUART:rx_status_0\),
		interrupt=>Net_641);
uart_solinst_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aeae92c2-1d1f-4dcf-9b49-3226875773b9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_639,
		analog=>(open),
		io=>(tmpIO_0__uart_solinst_rx_net_0),
		siovref=>(tmpSIOVREF__uart_solinst_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_solinst_rx_net_0);
isr_solinst_byte_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_641);
uart_solinst_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"202ab8a6-7f1a-40d0-a35f-5eae0b156128",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__uart_solinst_tx_net_0),
		y=>Net_634,
		fb=>(tmpFB_0__uart_solinst_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_solinst_tx_net_0),
		siovref=>(tmpSIOVREF__uart_solinst_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_solinst_tx_net_0);
solinst_power_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0900ed7d-7d36-4fe3-958f-a1ea887c835a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__solinst_power_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__solinst_power_pin_net_0),
		siovref=>(tmpSIOVREF__solinst_power_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__solinst_power_pin_net_0);
modem_reset_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c102c2b3-1d79-4ce2-a106-36c86010c7b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__modem_reset_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__modem_reset_pin_net_0),
		siovref=>(tmpSIOVREF__modem_reset_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__modem_reset_pin_net_0);
\ControlReg_Solinst:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ControlReg_Solinst:control_7\, \ControlReg_Solinst:control_6\, \ControlReg_Solinst:control_5\, \ControlReg_Solinst:control_4\,
			\ControlReg_Solinst:control_3\, \ControlReg_Solinst:control_2\, \ControlReg_Solinst:control_1\, tmpOE__uart_solinst_tx_net_0));
VBAT_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"231d5f42-b555-43f8-97ab-e43e7b6f6f82",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VBAT_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__VBAT_EN_net_0),
		siovref=>(tmpSIOVREF__VBAT_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VBAT_EN_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"50671698-37c0-4e44-a007-298b77a77b15",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1091,
		dig_domain_out=>open);
\PumpCycle:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1006,
		vminus=>Net_1084,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>\PumpCycle:Net_1\);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_1084);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1061,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1061,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\PWM_1:PWMUDB:Clk_Ctl_i\);
\PWM_1:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_1:PWMUDB:ctrl_enable\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:compare1\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8f5d517c-88f1-4d56-9860-ad3c08572e15",
		source_clock_id=>"",
		divisor=>0,
		period=>"8000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1061,
		dig_domain_out=>open);
pump_active:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f29f122-9be5-4a85-b7a7-7d679ba09003",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__pump_active_net_0),
		analog=>Net_1006,
		io=>(tmpIO_0__pump_active_net_0),
		siovref=>(tmpSIOVREF__pump_active_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pump_active_net_0);
pump_count:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5cb1f031-5996-450f-b4b3-ec40499d5c97",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_1089,
		analog=>(open),
		io=>(tmpIO_0__pump_count_net_0),
		siovref=>(tmpSIOVREF__pump_count_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pump_count_net_0);
\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_1:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_8\);
SlowClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1097,
		dig_domain_out=>open);
\uart:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:reset_reg\);
\uart:BUART:txn\:cy_dff
	PORT MAP(d=>\uart:BUART:txn\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:txn\);
\uart:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_1\);
\uart:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_0\);
\uart:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_2\);
\uart:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_bitclk_enable_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_bitclk\);
Net_1129:cy_dff
	PORT MAP(d=>Net_1129D,
		clk=>\uart:BUART:clock_op\,
		q=>Net_1129);
\uart:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_ctrl_mark_last\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_ctrl_mark_last\);
\uart:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_mark\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_mark\);
\uart:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_parity_bit\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_parity_bit\);
\uart:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_1\);
\uart:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_0\);
\uart:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_load_fifo\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_load_fifo\);
\uart:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_3\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_3\);
\uart:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_2\);
\uart:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_bitclk_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_bitclk_enable\);
\uart:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_stop1_reg\);
\uart:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>MODIN5_1);
\uart:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>MODIN5_0);
\uart:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_status\);
\uart:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_2\);
\uart:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_stop_bit_error\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_3\);
\uart:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_addr_match_status\);
\uart:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_markspace_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_pre\);
\uart:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_error_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_error_pre\);
\uart:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_break_status\);
\uart:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_address_detected\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_address_detected\);
\uart:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_last\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_last\);
\uart:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_bit\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_bit\);
\uart_ultrasonic:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:reset_reg\);
\uart_ultrasonic:BUART:txn\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:txn\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:txn\);
\uart_ultrasonic:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_1\);
\uart_ultrasonic:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_0\);
\uart_ultrasonic:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_2\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_2\);
\uart_ultrasonic:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_bitclk_enable_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_bitclk\);
Net_623:cy_dff
	PORT MAP(d=>Net_623D,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>Net_623);
\uart_ultrasonic:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_ctrl_mark_last\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_ctrl_mark_last\);
\uart_ultrasonic:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_mark\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_mark\);
\uart_ultrasonic:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_parity_bit\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_parity_bit\);
\uart_ultrasonic:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_1\);
\uart_ultrasonic:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_0\);
\uart_ultrasonic:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_load_fifo\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_load_fifo\);
\uart_ultrasonic:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_3\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_3\);
\uart_ultrasonic:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_2\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_2\);
\uart_ultrasonic:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_bitclk_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_bitclk_enable\);
\uart_ultrasonic:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_stop1_reg\);
\uart_ultrasonic:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>MODIN9_1);
\uart_ultrasonic:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>MODIN9_0);
\uart_ultrasonic:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_status\);
\uart_ultrasonic:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_2\);
\uart_ultrasonic:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_stop_bit_error\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_3\);
\uart_ultrasonic:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_addr_match_status\);
\uart_ultrasonic:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_markspace_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_pre\);
\uart_ultrasonic:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_error_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_error_pre\);
\uart_ultrasonic:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_break_status\);
\uart_ultrasonic:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_address_detected\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_address_detected\);
\uart_ultrasonic:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_last\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_last\);
\uart_ultrasonic:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_bit\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_bit\);
\emFile_1:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:so_send_reg\);
\emFile_1:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_2\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_2\);
\emFile_1:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_1\);
\emFile_1:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_0\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_0\);
\emFile_1:Net_1\:cy_dff
	PORT MAP(d=>\emFile_1:Net_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_1\);
\emFile_1:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\);
\emFile_1:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\);
\emFile_1:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_reg\);
\emFile_1:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_cond\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:load_cond\);
\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:dpcounter_one_reg\);
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);
\emFile_1:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:ld_ident\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:ld_ident\);
\emFile_1:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:cnt_enable\);
\emFile_1:Net_22\:cy_dff
	PORT MAP(d=>\emFile_1:Net_22\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_22\);
\NEOMOTE_1:UART_MOTE:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\);
\NEOMOTE_1:UART_MOTE:BUART:txn\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:txn\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:txn\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\);
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\);
\NEOMOTE_1:Net_669\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:Net_669\);
\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\);
\NEOMOTE_1:UART_MOTE:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_mark\);
\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\);
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\);
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\);
\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>MODIN1_1);
\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>MODIN1_0);
\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\);
\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\);
\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\);
\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\);
\NEOMOTE_1:UART_MOTE:BUART:rx_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_last\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\);
\uart_solinst:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:reset_reg\);
\uart_solinst:BUART:txn\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:txn\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:txn\);
\uart_solinst:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_1\);
\uart_solinst:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_0\);
\uart_solinst:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_2\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_2\);
\uart_solinst:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_bitclk_enable_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_bitclk\);
Net_726:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>Net_726);
\uart_solinst:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_ctrl_mark_last\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_ctrl_mark_last\);
\uart_solinst:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_mark\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_mark\);
\uart_solinst:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_parity_bit\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_parity_bit\);
\uart_solinst:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_1\);
\uart_solinst:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_0\);
\uart_solinst:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_load_fifo\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_load_fifo\);
\uart_solinst:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_3\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_3\);
\uart_solinst:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_2\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_2\);
\uart_solinst:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_bitclk_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_bitclk_enable\);
\uart_solinst:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_stop1_reg\);
\uart_solinst:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:pollcount_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:pollcount_1\);
\uart_solinst:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:pollcount_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:pollcount_0\);
\uart_solinst:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_markspace_status\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_markspace_status\);
\uart_solinst:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_status_2\);
\uart_solinst:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_stop_bit_error\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_status_3\);
\uart_solinst:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_addr_match_status\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_addr_match_status\);
\uart_solinst:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_markspace_pre\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_markspace_pre\);
\uart_solinst:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_parity_error_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_parity_error_pre\);
\uart_solinst:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_break_status\);
\uart_solinst:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_address_detected\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_address_detected\);
\uart_solinst:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_last\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_last\);
\uart_solinst:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_parity_bit\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_parity_bit\);
\PulseConvert_2:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_2:out_pulse\\D\,
		clk=>Net_1097,
		q=>Net_1085);
\PulseConvert_2:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_2:in_sample\\D\,
		clk=>Net_1091,
		q=>\PulseConvert_2:in_sample\);
\PulseConvert_2:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_2:out_sample\\D\,
		clk=>Net_1097,
		q=>\PulseConvert_2:out_sample\);
\PWM_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_reg_i\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__modem_power_pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__modem_power_pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm_reg_i\);
\PWM_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_reg_i\);
\PWM_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_reg_i\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__modem_power_pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:final_kill_reg\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:compare1\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
Net_1086_7:cy_dff
	PORT MAP(d=>Net_1086_7D,
		clk=>Net_1097,
		q=>Net_1086_7);
Net_1086_6:cy_dff
	PORT MAP(d=>Net_1086_6D,
		clk=>Net_1097,
		q=>Net_1086_6);
Net_1086_5:cy_dff
	PORT MAP(d=>Net_1086_5D,
		clk=>Net_1097,
		q=>Net_1086_5);
Net_1086_4:cy_dff
	PORT MAP(d=>Net_1086_4D,
		clk=>Net_1097,
		q=>Net_1086_4);
Net_1086_3:cy_dff
	PORT MAP(d=>Net_1086_3D,
		clk=>Net_1097,
		q=>Net_1086_3);
Net_1086_2:cy_dff
	PORT MAP(d=>Net_1086_2D,
		clk=>Net_1097,
		q=>Net_1086_2);
Net_1086_1:cy_dff
	PORT MAP(d=>Net_1086_1D,
		clk=>Net_1097,
		q=>Net_1086_1);
Net_1086_0:cy_dff
	PORT MAP(d=>Net_1086_0D,
		clk=>Net_1097,
		q=>Net_1086_0);

END R_T_L;
