# msd_project_group_6
Simulation of the scheduler portion of a memory controller capable serving a 12-core 4.8 GHz processor employing a single 16GB PC5- 38400 DIMM
