// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Mar 31 02:02:52 2015
// NETLIST TIME: Mar 31 02:06:44 2015
`timescale 1ps / 1ps 

module cdsModule_55 ( Ack, ReadData, WriteAck, A, RD_Ack, RW, WriteData
     );

output  Ack;


output [7:0]  WriteAck;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [1:0]  RW;
input [7:0]  RD_Ack;
input [19:0]  A;

// Buses in the design

wire  [31:0]  WriteDataT;

wire  [1:0]  cdsbus0;

wire  [0:4]  net018;

wire  [19:0]  cdsbus1;

wire  [1:0]  RWT;

wire  [7:0]  cdsbus2;

wire  [31:0]  cdsbus3;

wire  [7:0]  WAck;

wire  [7:0]  cdsbus4;

wire  [31:0]  cdsbus5;

wire  [31:0]  ReaDataT;

wire  [7:0]  RAckT;

wire  [19:0]  AT;

// begin interface element definitions

wire cdsNet0;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99986;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99979;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99961;
reg mixedNet99959;
reg mixedNet99956;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99943;
reg mixedNet99941;
reg mixedNet99938;
reg mixedNet99931;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99925;
reg mixedNet99923;
reg mixedNet99920;
reg mixedNet99917;
reg mixedNet99912;
reg mixedNet99910;
reg mixedNet99905;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99901;
reg mixedNet99898;
reg mixedNet99897;
assign cdsbus3[16] = mixedNet99993;
assign cdsbus3[17] = mixedNet99992;
assign cdsbus3[29] = mixedNet99986;
assign cdsbus3[28] = mixedNet99981;
assign cdsbus3[20] = mixedNet99980;
assign cdsbus3[19] = mixedNet99979;
assign cdsbus3[24] = mixedNet99976;
assign cdsbus3[7] = mixedNet99975;
assign cdsbus3[4] = mixedNet99974;
assign cdsbus3[15] = mixedNet99971;
assign cdsbus3[14] = mixedNet99970;
assign cdsbus3[12] = mixedNet99969;
assign cdsbus3[11] = mixedNet99968;
assign cdsbus3[10] = mixedNet99967;
assign cdsbus3[30] = mixedNet99961;
assign cdsbus3[2] = mixedNet99959;
assign cdsbus3[18] = mixedNet99956;
assign cdsbus3[9] = mixedNet99954;
assign cdsbus4[5] = mixedNet99953;
assign cdsbus3[5] = mixedNet99952;
assign cdsbus3[22] = mixedNet99949;
assign cdsbus3[8] = mixedNet99948;
assign cdsbus3[13] = mixedNet99943;
assign cdsbus3[23] = mixedNet99941;
assign cdsbus4[6] = mixedNet99938;
assign cdsbus4[7] = mixedNet99931;
assign cdsbus4[3] = mixedNet99928;
assign cdsbus4[2] = mixedNet99927;
assign cdsbus3[1] = mixedNet99926;
assign cdsbus4[1] = mixedNet99925;
assign cdsbus3[0] = mixedNet99923;
assign cdsbus4[0] = mixedNet99920;
assign cdsbus3[6] = mixedNet99917;
assign cdsNet0 = mixedNet99912;
assign cdsbus4[4] = mixedNet99910;
assign cdsbus3[25] = mixedNet99905;
assign cdsbus3[21] = mixedNet99903;
assign cdsbus3[31] = mixedNet99902;
assign cdsbus3[27] = mixedNet99901;
assign cdsbus3[3] = mixedNet99898;
assign cdsbus3[26] = mixedNet99897;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I2 ( Ack, cdsNet0);
inv_1xT I13_31_ ( cdsbus5[31], WriteData[31]);
inv_1xT I13_30_ ( cdsbus5[30], WriteData[30]);
inv_1xT I13_29_ ( cdsbus5[29], WriteData[29]);
inv_1xT I13_28_ ( cdsbus5[28], WriteData[28]);
inv_1xT I13_27_ ( cdsbus5[27], WriteData[27]);
inv_1xT I13_26_ ( cdsbus5[26], WriteData[26]);
inv_1xT I13_25_ ( cdsbus5[25], WriteData[25]);
inv_1xT I13_24_ ( cdsbus5[24], WriteData[24]);
inv_1xT I13_23_ ( cdsbus5[23], WriteData[23]);
inv_1xT I13_22_ ( cdsbus5[22], WriteData[22]);
inv_1xT I13_21_ ( cdsbus5[21], WriteData[21]);
inv_1xT I13_20_ ( cdsbus5[20], WriteData[20]);
inv_1xT I13_19_ ( cdsbus5[19], WriteData[19]);
inv_1xT I13_18_ ( cdsbus5[18], WriteData[18]);
inv_1xT I13_17_ ( cdsbus5[17], WriteData[17]);
inv_1xT I13_16_ ( cdsbus5[16], WriteData[16]);
inv_1xT I13_15_ ( cdsbus5[15], WriteData[15]);
inv_1xT I13_14_ ( cdsbus5[14], WriteData[14]);
inv_1xT I13_13_ ( cdsbus5[13], WriteData[13]);
inv_1xT I13_12_ ( cdsbus5[12], WriteData[12]);
inv_1xT I13_11_ ( cdsbus5[11], WriteData[11]);
inv_1xT I13_10_ ( cdsbus5[10], WriteData[10]);
inv_1xT I13_9_ ( cdsbus5[9], WriteData[9]);
inv_1xT I13_8_ ( cdsbus5[8], WriteData[8]);
inv_1xT I13_7_ ( cdsbus5[7], WriteData[7]);
inv_1xT I13_6_ ( cdsbus5[6], WriteData[6]);
inv_1xT I13_5_ ( cdsbus5[5], WriteData[5]);
inv_1xT I13_4_ ( cdsbus5[4], WriteData[4]);
inv_1xT I13_3_ ( cdsbus5[3], WriteData[3]);
inv_1xT I13_2_ ( cdsbus5[2], WriteData[2]);
inv_1xT I13_1_ ( cdsbus5[1], WriteData[1]);
inv_1xT I13_0_ ( cdsbus5[0], WriteData[0]);
inv_1xT I12_31_ ( ReadData[31], cdsbus3[31]);
inv_1xT I12_30_ ( ReadData[30], cdsbus3[30]);
inv_1xT I12_29_ ( ReadData[29], cdsbus3[29]);
inv_1xT I12_28_ ( ReadData[28], cdsbus3[28]);
inv_1xT I12_27_ ( ReadData[27], cdsbus3[27]);
inv_1xT I12_26_ ( ReadData[26], cdsbus3[26]);
inv_1xT I12_25_ ( ReadData[25], cdsbus3[25]);
inv_1xT I12_24_ ( ReadData[24], cdsbus3[24]);
inv_1xT I12_23_ ( ReadData[23], cdsbus3[23]);
inv_1xT I12_22_ ( ReadData[22], cdsbus3[22]);
inv_1xT I12_21_ ( ReadData[21], cdsbus3[21]);
inv_1xT I12_20_ ( ReadData[20], cdsbus3[20]);
inv_1xT I12_19_ ( ReadData[19], cdsbus3[19]);
inv_1xT I12_18_ ( ReadData[18], cdsbus3[18]);
inv_1xT I12_17_ ( ReadData[17], cdsbus3[17]);
inv_1xT I12_16_ ( ReadData[16], cdsbus3[16]);
inv_1xT I12_15_ ( ReadData[15], cdsbus3[15]);
inv_1xT I12_14_ ( ReadData[14], cdsbus3[14]);
inv_1xT I12_13_ ( ReadData[13], cdsbus3[13]);
inv_1xT I12_12_ ( ReadData[12], cdsbus3[12]);
inv_1xT I12_11_ ( ReadData[11], cdsbus3[11]);
inv_1xT I12_10_ ( ReadData[10], cdsbus3[10]);
inv_1xT I12_9_ ( ReadData[9], cdsbus3[9]);
inv_1xT I12_8_ ( ReadData[8], cdsbus3[8]);
inv_1xT I12_7_ ( ReadData[7], cdsbus3[7]);
inv_1xT I12_6_ ( ReadData[6], cdsbus3[6]);
inv_1xT I12_5_ ( ReadData[5], cdsbus3[5]);
inv_1xT I12_4_ ( ReadData[4], cdsbus3[4]);
inv_1xT I12_3_ ( ReadData[3], cdsbus3[3]);
inv_1xT I12_2_ ( ReadData[2], cdsbus3[2]);
inv_1xT I12_1_ ( ReadData[1], cdsbus3[1]);
inv_1xT I12_0_ ( ReadData[0], cdsbus3[0]);
inv_1xT I6_7_ ( WriteAck[7], cdsbus4[7]);
inv_1xT I6_6_ ( WriteAck[6], cdsbus4[6]);
inv_1xT I6_5_ ( WriteAck[5], cdsbus4[5]);
inv_1xT I6_4_ ( WriteAck[4], cdsbus4[4]);
inv_1xT I6_3_ ( WriteAck[3], cdsbus4[3]);
inv_1xT I6_2_ ( WriteAck[2], cdsbus4[2]);
inv_1xT I6_1_ ( WriteAck[1], cdsbus4[1]);
inv_1xT I6_0_ ( WriteAck[0], cdsbus4[0]);
inv_1xT I8_7_ ( cdsbus2[7], RD_Ack[7]);
inv_1xT I8_6_ ( cdsbus2[6], RD_Ack[6]);
inv_1xT I8_5_ ( cdsbus2[5], RD_Ack[5]);
inv_1xT I8_4_ ( cdsbus2[4], RD_Ack[4]);
inv_1xT I8_3_ ( cdsbus2[3], RD_Ack[3]);
inv_1xT I8_2_ ( cdsbus2[2], RD_Ack[2]);
inv_1xT I8_1_ ( cdsbus2[1], RD_Ack[1]);
inv_1xT I8_0_ ( cdsbus2[0], RD_Ack[0]);
inv_1xT I18_1_ ( cdsbus0[1], RW[1]);
inv_1xT I18_0_ ( cdsbus0[0], RW[0]);
inv_1xT I17_19_ ( cdsbus1[19], A[19]);
inv_1xT I17_18_ ( cdsbus1[18], A[18]);
inv_1xT I17_17_ ( cdsbus1[17], A[17]);
inv_1xT I17_16_ ( cdsbus1[16], A[16]);
inv_1xT I17_15_ ( cdsbus1[15], A[15]);
inv_1xT I17_14_ ( cdsbus1[14], A[14]);
inv_1xT I17_13_ ( cdsbus1[13], A[13]);
inv_1xT I17_12_ ( cdsbus1[12], A[12]);
inv_1xT I17_11_ ( cdsbus1[11], A[11]);
inv_1xT I17_10_ ( cdsbus1[10], A[10]);
inv_1xT I17_9_ ( cdsbus1[9], A[9]);
inv_1xT I17_8_ ( cdsbus1[8], A[8]);
inv_1xT I17_7_ ( cdsbus1[7], A[7]);
inv_1xT I17_6_ ( cdsbus1[6], A[6]);
inv_1xT I17_5_ ( cdsbus1[5], A[5]);
inv_1xT I17_4_ ( cdsbus1[4], A[4]);
inv_1xT I17_3_ ( cdsbus1[3], A[3]);
inv_1xT I17_2_ ( cdsbus1[2], A[2]);
inv_1xT I17_1_ ( cdsbus1[1], A[1]);
inv_1xT I17_0_ ( cdsbus1[0], A[0]);

endmodule
