EDA Netlist Writer report for PipelineCPU
Mon Jun 09 17:45:11 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Mon Jun 09 17:45:11 2014 ;
; Revision Name             ; PipelineCPU                           ;
; Top-level Entity Name     ; PipelineCPU                           ;
; Family                    ; Cyclone II                            ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Jun 09 17:45:10 2014
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --gen_testbench
Info (119004): Automatically selected device EP2C35F672C6 for design PipelineCPU
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (201000): Generated Verilog Test Bench File D:/archexp/lab06/simulation/modelsim/PipelineCPU.vt for simulation
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 358 megabytes
    Info: Processing ended: Mon Jun 09 17:45:11 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


