$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 32 # a [31:0] $end
  $var wire 32 $ b [31:0] $end
  $var wire  1 ' carry $end
  $var wire  1 % cin $end
  $var wire  1 ) overflow $end
  $var wire  1 & pcarry $end
  $var wire 32 * result [31:0] $end
  $var wire  1 ( zero $end
  $scope module top $end
   $var wire 32 # a [31:0] $end
   $var wire 32 $ b [31:0] $end
   $var wire  1 ' carry $end
   $var wire  1 % cin $end
   $var wire  1 ) overflow $end
   $var wire  1 & pcarry $end
   $var wire 32 * result [31:0] $end
   $var wire  1 ( zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000000001 #
b00000000000000000000000000000001 $
0%
0&
0'
0(
0)
b00000000000000000000000000000010 *
#2
1%
1'
1(
b00000000000000000000000000000000 *
#3
1&
0(
b00000000000000000000000000000001 *
#4
0%
0'
b00000000000000000000000000000011 *
#5
b10000000000000000000000000000001 $
0&
b10000000000000000000000000000010 *
#6
1%
1)
b10000000000000000000000000000000 *
#7
1&
b10000000000000000000000000000001 *
#8
0%
0)
b10000000000000000000000000000011 *
#9
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
0&
1(
b00000000000000000000000000000000 *
#10
b01111111111111111111111111111111 #
b01111111111111111111111111111111 $
1&
0(
1)
b11111111111111111111111111111111 *
#11
0&
b11111111111111111111111111111110 *
#12
1%
1&
1'
0)
b00000000000000000000000000000001 *
#13
