;redcode
;assert 1
	SPL 0, <402
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 4, @-54
	ADD -1, <-20
	SUB 10, 12
	DJN 50, #7
	ADD #0, @0
	ADD #0, @0
	ADD 0, @2
	SPL -72, #29
	SPL 10, 12
	SUB #1, <-3
	ADD #0, @0
	JMZ <52, <109
	CMP -5, <-107
	SUB 100, 10
	DAT #-5, #-107
	ADD 30, 9
	CMP 1, 0
	SLT 0, @402
	SUB 0, 0
	DAT #100, #10
	DJN 100, 19
	ADD 10, 3
	JMZ @8, 60
	DAT #-127, #100
	SPL <121, 106
	DAT #-127, #100
	SPL 0, <402
	CMP 200, 800
	SUB @-167, <170
	JMP @72, #202
	DAT #200, #800
	SUB 200, 800
	JMZ @8, 60
	DAT #-5, #-107
	CMP -5, <-107
	SUB 100, 122
	SPL @100, 10
	SUB 100, 10
	ADD 0, @2
	DAT #0, #0
	DAT #0, #0
	CMP -227, <-120
	MOV -1, <-20
	SPL 4, @-54
	SLT 300, 90
