GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\cic_filter.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\data_width_converter.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\dds_ii.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_decimator.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_hilbert.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\integer_multiplier.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\top.v'
Analyzing Verilog file 'C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\adc.v'
Compiling module 'top'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\top.v":1)
Compiling module 'adc'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\adc.v":2)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\adc.v":23)
Compiling module 'dds_ii'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\dds_ii.v":2981)
Compiling module '**'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\dds_ii.v":2971)
Compiling module 'integer_multiplier'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\integer_multiplier.v":3004)
Compiling module '**'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\integer_multiplier.v":3002)
Compiling module 'cic_filter'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\cic_filter.v":485)
Compiling module '**'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\cic_filter.v":478)
Compiling module 'data_width_converter'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\data_width_converter.v":2)
Compiling module 'fir_decimator'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_decimator.v":12259)
Compiling module '**'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_decimator.v":12257)
Compiling module 'fir_hilbert'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_hilbert.v":15118)
Compiling module '**'("C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\fir_hilbert.v":15116)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
ERROR (RP0002) : The number(13) of DSP in the design exceeds the resource limit(12) of current device. And DSP_STYLE maybe the useful user assignment to change the inference result
GowinSynthesis finish
