<BaliSimProject version="1.3" path="impl1/test" stage="0" language="-1" name="blinkTestbench" simType="ModelSim">
    <Source worklib="work" path="interruptLogic/source/interruptMaskRegister.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="UART/source/transmitter.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="UART/source/receiver.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="UART/source/UART.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="RAM/source/RAM.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="bootROM/source/rom.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="memoryMapper/source/memoryMapper.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="mcuResources/source/mcuResources.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="registerSequencer/source/registerSequencer.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="opxMultiplexer/source/opxMultiplexer.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="generalGroupDecoder/source/generalGroupDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="jumpGroupDecoder/source/jumpGroupDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluGroupDecoder/source/aluGroupDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="interruptLogic/source/interruptStateMachine.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="programCounter/source/programCounter.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="busController/source/busSequencer.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="busController/source/busController.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="registerFileB/source/registerFile.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluB/source/ccRegisters.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluB/source/aluBMux.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluB/source/aluAMux.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluB/source/alu.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="aluB/source/fullALU.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/debugDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/register.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/upCounter.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/requestGenerator.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/oneOfEightDecoder.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/debugPort.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="processorCore/source/core.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="devBoard/source/devBoard.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/mcu.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/test/blinkTest.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="branchLogic/source/branchLogic.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="debugPort/source/stopSynchroniser.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="bootROM/source/rom.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="RAM/source/RAM.v" type="VERILOG" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="blinkTests"/>
</BaliSimProject>
