
AVRASM ver. 2.2.8  C:\Users\James Ramirez\OneDrive - Universidad del Valle de Guatemala\Documentos\Atmel Studio\7.0\Proyecto1-reloj\Proyecto1-reloj\main.asm Wed Mar 13 12:54:13 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\2.1.506\avrasm\inc\m328Pdef.inc'
C:\Users\James Ramirez\OneDrive - Universidad del Valle de Guatemala\Documentos\Atmel Studio\7.0\Proyecto1-reloj\Proyecto1-reloj\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\2.1.506\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\2.1.506\avrasm\inc\m328Pdef.inc'
C:\Users\James Ramirez\OneDrive - Universidad del Valle de Guatemala\Documentos\Atmel Studio\7.0\Proyecto1-reloj\Proyecto1-reloj\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\2.1.506\avrasm\inc\M328PDEF.inc'
                                 
                                 //*****************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 // Universidad del Valle de Guatemala
                                 // IE2023: Programacin de Microcontroladores 
                                 // Autor: James Ramrez
                                 // Proyecto: Proyecto-1-reloj
                                 // Descripcin: Reloj, fecha y alarma
                                 // Hardware: ATMEGA328P
                                 // Created: 21/02/2024 15:41:19
                                 //******************
                                 // Encabezado 
                                 //******************
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg 
                                 //REGISTROS UTILIZADOS PARA CADA FUNCIN
                                 .def ESTADO = R0
                                 .def UMIN = R1
                                 .def DMIN = R2
                                 .def UHOR = R3
                                 .def DHOR = R4
                                 .def UMINALARM = R5
                                 .def DMINALARM = R6
                                 .def UHORALARM = R7
                                 .def DHORALARM = R8
                                 .def UDIA = R9
                                 .def DDIA = R10
                                 .def UMES = R11
                                 .def DMES = R12
                                 .def SEGUNDOS = R13
                                 .org 0x00
000000 940c 0022                 	JMP MAIN   //Programa principal 
                                 .org 0x0006
000006 940c 0207                 	JMP INT_PC  //Interrupciones por push 
                                 .org 0x0020
000020 940c 0248                 	JMP INT_TIMER0  //Interrupccin del timer0
                                 //******************
                                 //Configuracin de la Pila
                                 //******************
                                 MAIN: 
000022 ef0f                      LDI R16, LOW(RAMEND)
000023 bf0d                      OUT SPL, R16
000024 e018                      LDI R17, HIGH(RAMEND)
000025 bf1e                      OUT SPH, R17
                                 
                                 //******************
                                 
                                 //******************
                                 //Configuracin MCU
                                 //******************
                                 SETUP:
000026 e800                      	LDI R16, 0b1000_0000		//el timer se establece a 8MHz
000027 e800                      	LDI R16, (1 << CLKPCE)
000028 9300 0061                 	STS CLKPR, R16
                                 
00002a e001                      	LDI R16, 0b0000_0001
00002b 9300 0061                 	STS CLKPR, R16
                                 
00002d e000                      	LDI R16, 0b0000_0000		//Configuracin al puerto B como pull ups
00002e b904                      	OUT DDRB, R16
                                 
00002f e10f                      	LDI R16, 0b0001_1111		//Configuramos al pueto B como entradas y salidas
000030 b905                      	OUT	PORTB, R16
                                 
000031 e30f                      	LDI R16, 0b0011_1111		//Configuramos el puerto C como salidas
000032 b907                      	OUT DDRC, R16
                                 
000033 ef0f                      	LDI R16, 0b1111_1111		//Configuramos el puerto D como salidas
000034 b90a                      	OUT DDRD, R16
                                 
000035 e10f                      	LDI R16, (1<<PCINT0)|(1<<PCINT1)|(1<<PCINT2)|(1<<PCINT3)|(1<<PCINT4)    //Se establecen los pines 0-4 del puerto b como interrupciones
000036 9300 006b                 	STS PCMSK0, R16
                                 
000038 e001                      	LDI R16, (1<<PCIE0)			//SE HABILITAN LAS INTERRUPCIONES POR CAMBIO DE PIN EN EL PORTB
000039 9300 0068                 	STS PCICR, R16
                                 
00003b e000                      	LDI	R16, 0x00
00003c 9300 00c1                 	STS	UCSR0B, R16				
00003e e001                      	LDI R16, (1<<PCIE0)
                                 
00003f 9478                      	SEI							//SE HABILITAN LAS INTERRUPCIONES
                                 
000040 2400                      	CLR ESTADO
000041 2411                      	CLR UMIN
000042 2422                      	CLR DMIN
000043 2433                      	CLR UHOR
000044 2444                      	CLR DHOR
000045 2455                      	CLR UMINALARM
000046 2466                      	CLR DMINALARM
000047 2477                      	CLR UHORALARM
000048 2477                      	CLR UHORALARM
000049 24dd                      	CLR SEGUNDOS
00004a 2744                      	CLR R20
00004b 24aa                      	CLR	DDIA
00004c 24cc                      	CLR	DMES
00004d e001                      	LDI R16, 1
00004e 2e90                      	MOV UDIA, R16
00004f 2eb0                      	MOV UMES, R16
                                 
000050 940e 023e                 	CALL INT_T0		// SE INICIA EL TIMER0 EN MODO NORMAL
                                 
                                 //********************************
                                 //Configuracin del	LOOP
                                 //********************************
                                 
                                 LOOP:
                                 
000052 2d00                      	MOV R16, ESTADO		;MOSTRAR FECHA
000053 3000                      	CPI R16, 0
000054 f051                      	BREQ SALTO000
                                 
000055 3001                      	CPI R16, 1			;MOSTRAR HORA
000056 f051                      	BREQ SALTO001
                                 
000057 3002                      	CPI R16, 2			;CONFIG HORA
000058 f051                      	BREQ SALTO010
                                 		
000059 3003                      	CPI R16, 3			;CONFIG FECHA
00005a f051                      	BREQ SALTO011
                                 
                                 	/*CPI R16, 4			;MOSTRAR ALARMA
                                 	BREQ SALTO100
                                 
                                 	CPI R16, 5			;CONFIG ALARMA
                                 	BREQ SALTO101*/
                                 
00005b 3004                      	CPI R16, 4
00005c 2400                      	CLR ESTADO
                                 
00005d 940c 0052                 	JMP LOOP
                                 
                                 SALTO000:
00005f 940c 006b                 	JMP ESTADO000
                                 
                                 SALTO001:
000061 940c 00c8                 	JMP ESTADO001
                                 
                                 SALTO010:
000063 940c 0117                 	JMP ESTADO010
                                 
                                 SALTO011:
000065 940c 017c                 	JMP ESTADO011
                                 
                                 SALTO100:
000067 940c 01ed                 	JMP ESTADO100
                                 
                                 SALTO101:
000069 940c 01ef                 	JMP ESTADO101
                                 
                                 
                                 ESTADO000:	;MOSTRAR HORA
                                 
00006b e00e                      	LDI R16, 0b0000_1110		;MULTIPLEXACIN DE LOS DISPLAY
00006c b908                      	OUT PORTC, R16
                                 
00006d e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LAS HORAS
00006e e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
00006f 0de4                      	ADD ZL, DHOR
000070 91e4                      	LPM R30, Z
000071 b9eb                      	OUT PORTD, R30
                                 	  
000072 940e 01f1                 	CALL DELAY
                                 	
000074 e00d                      	LDI R16, 0b0000_1101		;MULTIPLEXACIN DE LOS DISPLAY
000075 b908                      	OUT PORTC, R16
                                 
000076 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LAS HORAS
000077 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000078 0de3                      	ADD ZL, UHOR
000079 91e4                      	LPM R30, Z
00007a b9eb                      	OUT PORTD, R30 
                                 
00007b 940e 01f1                 	CALL DELAY
                                 	
00007d e00b                      	LDI R16, 0b0000_1011		;MULTIPLEXACIN DE LOS DISPLAY
00007e b908                      	OUT PORTC, R16
                                 
00007f e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS MINUTOS 
000080 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000081 0de2                      	ADD ZL, DMIN
000082 91e4                      	LPM R30, Z
000083 b9eb                      	OUT PORTD, R30
                                 	
000084 940e 01f1                 	CALL DELAY
                                 
000086 e007                      	LDI R16, 0b0000_0111		;MULTIPLEXACIN DE LOS DISPLAY
000087 b908                      	OUT PORTC, R16
                                 
000088 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS MINUTOAS
000089 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
00008a 0de1                      	ADD ZL, UMIN
00008b 91e4                      	LPM R30, Z
00008c b9eb                      	OUT PORTD, R30 
                                 	
00008d 940e 01f1                 	CALL DELAY
                                 
00008f 3342                      	CPI R20, 50
000090 f089                      	BREQ AUMENTAR_SEGUNDOS		; SE ESTABLECE UN CONTADOR PARA ALCANZAR LA DURACIN DE UN SEGUNDO
                                 
000091 2d0d                      	MOV R16, SEGUNDOS			; SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO DE LLEGAR EL REGISTRO SEGUNDOS A 61, SE INCREMENTE EL REGISTRO UMIN
000092 330d                      	CPI R16, 61
000093 f0b1                      	BREQ AUMENTAR_UMIN
                                 	
000094 2d01                      	MOV R16, UMIN				; SE ESTABLECE UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UMIN LLEGUE A 10, REGRESE A 0 Y AUMENTE EL REGISTRO DMIN
000095 300a                      	CPI R16, 10
000096 f0b9                      	BREQ AUMENTAR_DMIN
                                 
000097 2d02                      	MOV R16, DMIN				; SE ESTABLECE UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DMIN LLEGUE A 6, SE RESETEA UMIN, DMIN Y SE AUMENTA UHOR
000098 3006                      	CPI R16, 6
000099 f0c1                      	BREQ AUMENTAR_UHOR
                                 
00009a 2d03                      	MOV R16, UHOR				; SE ESTABLECE UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UHOR LLEGUE A 10, REGRESE A 0 Y AUMENTE EL REGISTRO DHOR
00009b 300a                      	CPI R16, 10
00009c f0c9                      	BREQ AUMENTAR_DHOR
                                 
00009d 2d04                      	MOV R16, DHOR				; SE REALIZA UNA COMPARACIN PARA VERIFICAR QUE AL MOMENTO DEL REGISTRO DHOR EST EN 2, UHOR NO PASE DE 4 PARA QUE EL FORMATO DE
00009e 3002                      	CPI R16, 2					; SE MANTENGA EN 24 HORAS, CUANDO SE ALCANZA EL VALOR DE 23:59, TODAS LAS VARIABLES DE HORA SE RESETEAN Y SE AUMENTA LA VARIABLE 
00009f f0d1                      	BREQ VERIFICAR				; DE LAS UNIDADES DE LOS DAS
                                 
0000a0 940c 0052                 	JMP LOOP
                                 
                                 	AUMENTAR_SEGUNDOS:
0000a2 2744                      	CLR R20
0000a3 e100                      	LDI R16, 0b001_0000
0000a4 b908                      	OUT PORTC, R16
0000a5 940e 01fe                 	CALL DELAY_LED
0000a7 94d3                      	INC SEGUNDOS
0000a8 940c 006b                 	JMP ESTADO000
                                 
                                 	AUMENTAR_UMIN:
0000aa 24dd                      	CLR SEGUNDOS
0000ab 9413                      	INC UMIN
0000ac 940c 006b                 	JMP ESTADO000
                                 
                                 	AUMENTAR_DMIN:
0000ae 2411                      	CLR UMIN
0000af 9423                      	INC DMIN
0000b0 940c 006b                 	JMP ESTADO000
                                 
                                 	AUMENTAR_UHOR:
0000b2 2422                      	CLR DMIN
0000b3 9433                      	INC UHOR
0000b4 940c 006b                 	JMP ESTADO000
                                 
                                 	AUMENTAR_DHOR:
0000b6 2433                      	CLR UHOR
0000b7 9443                      	INC DHOR
0000b8 940c 006b                 	JMP ESTADO000
                                 
                                 	VERIFICAR:
0000ba 2d03                      	MOV R16, UHOR
0000bb 3004                      	CPI R16, 4
0000bc f011                      	BREQ RESET_HORA
0000bd 940c 006b                 	JMP ESTADO000
                                 
                                 	RESET_HORA:
0000bf 9493                      	INC UDIA
0000c0 2444                      	CLR DHOR
0000c1 2433                      	CLR UHOR
0000c2 2422                      	CLR DMIN
0000c3 2411                      	CLR UMIN
0000c4 24dd                      	CLR SEGUNDOS
0000c5 2744                      	CLR R20
0000c6 940c 006b                 	JMP ESTADO000
                                 
                                 
                                 ESTADO001:	;MOSTRAR FECHA
                                 
0000c8 e00e                      	LDI R16, 0b0000_1110		;MULTIPLEXACIN
0000c9 b908                      	OUT PORTC, R16
                                 
0000ca e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS MESES
0000cb e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
0000cc 0dec                      	ADD ZL, DMES
0000cd 91e4                      	LPM R30, Z
0000ce b9eb                      	OUT PORTD, R30
                                 	  
0000cf 940e 01f1                 	CALL DELAY
                                 	
0000d1 e00d                      	LDI R16, 0b0000_1101		;MULTIPLEXACIN
0000d2 b908                      	OUT PORTC, R16
                                 
0000d3 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS MESES
0000d4 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
0000d5 0deb                      	ADD ZL, UMES
0000d6 91e4                      	LPM R30, Z
0000d7 b9eb                      	OUT PORTD, R30 
                                 
0000d8 940e 01f1                 	CALL DELAY
                                 	
0000da e00b                      	LDI R16, 0b0000_1011		;MULTIPLEXACIN
0000db b908                      	OUT PORTC, R16
                                 
0000dc e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)	;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS DAS 
0000dd e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
0000de 0dea                      	ADD ZL, DDIA
0000df 91e4                      	LPM R30, Z
0000e0 b9eb                      	OUT PORTD, R30
                                 	
0000e1 940e 01f1                 	CALL DELAY
                                 
0000e3 e007                      	LDI R16, 0b0000_0111		;MULTIPLEXACIN
0000e4 b908                      	OUT PORTC, R16
                                 
0000e5 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)	;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS DAS
0000e6 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
0000e7 0de9                      	ADD ZL, UDIA
0000e8 91e4                      	LPM R30, Z
0000e9 b9eb                      	OUT PORTD, R30 
                                 
0000ea 940e 01f1                 	CALL DELAY
                                 
0000ec 2d09                      MOV R16, UDIA			; SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UDIA LLEGUE A 10, SE RESETEE Y AUMENTE EL REGISTRO DDIA
0000ed 300a                      CPI R16, 10
0000ee f049                      BREQ AUMENTAR_DDIA
                                 
0000ef 2d0a                      MOV R16, DDIA			; SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DDIA LLEGUE A 3, SE RESETEE Y AUMENTE EL REGISTRO UMES
0000f0 3003                      CPI R16, 3
0000f1 f059                      BREQ VERIFICAR_DDIA
                                 
0000f2 2d0b                      MOV R16, UMES			; SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UMES LLEGUE A 10, SE RESETEE Y AUMENTE EL REGISTRO DMES
0000f3 300a                      CPI R16, 10
0000f4 f091                      BREQ AUMENTAR_DMES
                                 
0000f5 2d0c                      MOV R16, DMES			; SE REALIZA UNA COMPARACIN PARA VERIFICAR QUE AL MOMENTO QUE EL REIGSTRO DMES EST EN 1, EL REGISTRO UMES NO PASE DE 2, ESTO PARA MANTENER
0000f6 3001                      CPI R16, 1				; EL FORMATO DE LOS 12 MESES DE LA FECHA
0000f7 f099                      BREQ VERIFICAR_UMES
                                 
                                 
                                 AUMENTAR_DDIA:
0000f8 e001                      LDI R16, 1
0000f9 2e90                      MOV UDIA, R16
0000fa 94a3                      INC DDIA
0000fb 940c 017c                 JMP ESTADO011
                                 
                                 VERIFICAR_DDIA:
0000fd 2d09                      MOV R16, UDIA
0000fe 3002                      CPI R16, 2
0000ff f011                      BREQ RESET_DIA
000100 940c 017c                 JMP ESTADO011
                                 
                                 RESET_DIA:
000102 e001                      LDI R16, 1
000103 2e90                      MOV UDIA, R16
000104 24aa                      CLR DDIA
000105 940c 017c                 JMP ESTADO011
                                 
                                 AUMENTAR_DMES:
000107 24bb                      CLR UMES
000108 94c3                      INC DMES
000109 940c 017c                 JMP ESTADO011
                                 
                                 VERIFICAR_UMES:
00010b 2d0b                      MOV R16, UMES
00010c 3003                      CPI R16, 3
00010d f011                      BREQ RESET_MES
00010e 940c 017c                 JMP ESTADO011
                                 
                                 RESET_MES:
000110 e001                      LDI R16, 1
000111 2eb0                      MOV UMES, R16
000112 24cc                      CLR DMES
000113 940c 017c                 JMP ESTADO011
                                 
                                 
000115 940c 0052                 	JMP LOOP
                                 
                                 ESTADO010:	;CONFIG HORA
                                 
                                 	
                                 
000117 e00e                      	LDI R16, 0b0000_1110		;MULTIPLEXACIN
000118 b908                      	OUT PORTC, R16
                                 
000119 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LAS HORAS
00011a e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
00011b 0de4                      	ADD ZL, DHOR
00011c 91e4                      	LPM R30, Z
00011d b9eb                      	OUT PORTD, R30
                                 	  
00011e 940e 01f1                 	CALL DELAY
                                 	
000120 e00d                      	LDI R16, 0b0000_1101		;MULTIPLEXACIN
000121 b908                      	OUT PORTC, R16
                                 
000122 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LAS HORAS
000123 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000124 0de3                      	ADD ZL, UHOR
000125 91e4                      	LPM R30, Z
000126 b9eb                      	OUT PORTD, R30 
                                 
000127 940e 01f1                 	CALL DELAY
                                 	
000129 e00b                      	LDI R16, 0b0000_1011		;MULTIPLEXACIN
00012a b908                      	OUT PORTC, R16
                                 
00012b e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS MINUTOS
00012c e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
00012d 0de2                      	ADD ZL, DMIN
00012e 91e4                      	LPM R30, Z
00012f b9eb                      	OUT PORTD, R30
                                 	
000130 940e 01f1                 	CALL DELAY
                                 
000132 e007                      	LDI R16, 0b0000_0111		;MULTIPLEXACIN
000133 b908                      	OUT PORTC, R16
                                 
000134 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS MINUTOS
000135 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000136 0de1                      	ADD ZL, UMIN
000137 91e4                      	LPM R30, Z
000138 b9eb                      	OUT PORTD, R30 
                                 	
000139 940e 01f1                 	CALL DELAY
                                 
                                 	
00013b 2d01                      MOV R16, UMIN				;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UMIN LLEGUE A 10, SE RESETEE Y AUMENTE EL VALOR DEL REGISTRO DMIN
00013c 300a                      CPI R16, 10
00013d f099                      BREQ CONFIG_AUMENTAR_DMIN
                                 
00013e 3f0f                      CPI R16, -1					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UMIN EST EN -1, REALICE UN DECREMENTO EN EL REGISTRO DMIN
00013f f0a9                      BREQ DEC_DMIN
                                 
000140 2d02                      MOV R16, DMIN				;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DMIN LLEGUE A 6, SE RESETEEN LOS RESGISTROS DMIN Y UMIN REALIZANDO AS
000141 3006                      CPI R16, 6					;EL OVERFLOW
000142 f0b9                      BREQ RESET_MINUTOS
                                 
000143 3f0f                      CPI R16, -1					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DMIN EST EN -1, LOS REGISTROS DMIN Y UMIN TOMEN EL VALOR DE 5 Y 9 
000144 f0c9                      BREQ UNDERFLOW_MINUTOS		;RESPECTIVAMENTE, PARA REALIZAR EL UNDERFLOW DE LOS MINUTOS
                                 
000145 2d03                      MOV R16, UHOR				;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UHOR LLEGUE A 10, SE RESETEE Y AUMENTE EL VALOR DEL REGISTRO DHOR
000146 300a                      CPI R16, 10
000147 f0e1                      BREQ CONFIG_AUMENTAR_DHOR
                                 
000148 3f0f                      CPI R16, -1					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UHOR EST EN -1, REALICE UN DECREMENTO EN EL REGISTRO DHOR
000149 f0f1                      BREQ DEC_DHOR
                                 
00014a 2d04                      MOV R16, DHOR				;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DHOR EST EN 2, SE VERIFIQUE EL VALOR DEL REGISTRO UHOR PARA QUE
00014b 3002                      CPI R16, 2					;EL VALOR DE LOS DOS REGISTROS NO SUPERE EL VALOR DE 23, ESTO PARA QUE EL FORMATO SE MANTENGA EN 24 HORAS Y REALIZAR EL OVERFLOW
00014c f101                      BREQ CONFIG_VERIFICAR
                                 
00014d 3f0f                      CPI R16, -1					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO DHOR EST EN -1, LOS REGISTROS DHOR Y UHOR TOMEN EL VALOR DE 2 Y 3	
00014e f139                      BREQ UNDERFLOW_HORA			;RESPECTIVAMENTE, PARA REALIZAR EL UNDERFLOW DE LAS HORAS
                                 
00014f 940c 0052                 JMP LOOP
                                 
                                 CONFIG_AUMENTAR_DMIN:
000151 2411                      CLR UMIN
000152 9423                      INC DMIN
000153 940c 0117                 JMP ESTADO010
                                 
                                 DEC_DMIN:
000155 942a                      DEC DMIN
000156 e009                      LDI R16, 9
000157 2e10                      MOV UMIN, R16
000158 940c 0117                 JMP ESTADO010
                                 
                                 RESET_MINUTOS:
00015a 2411                      CLR UMIN
00015b 2422                      CLR DMIN
00015c 940c 0117                 JMP ESTADO010
                                 
                                 UNDERFLOW_MINUTOS:
00015e e005                      LDI R16, 5
00015f 2e20                      MOV DMIN, R16
000160 e009                      LDI R16, 9
000161 2e10                      MOV UMIN, R16
000162 940c 0117                 JMP ESTADO010
                                 
                                 CONFIG_AUMENTAR_DHOR:
000164 9443                      INC DHOR
000165 2433                      CLR UHOR
000166 940c 0117                 JMP ESTADO010
                                 
                                 DEC_DHOR:
000168 944a                      DEC DHOR
000169 e009                      LDI R16, 9
00016a 2e30                      MOV UHOR, R16
00016b 940c 0117                 JMP ESTADO010
                                 
                                 CONFIG_VERIFICAR:
00016d 2d03                      MOV R16, UHOR
00016e 3004                      CPI R16, 4
00016f f011                      BREQ CONFIG_RESET_HORA
000170 940c 0117                 JMP ESTADO010
                                 
                                 CONFIG_RESET_HORA:
000172 2444                      CLR DHOR
000173 2433                      CLR UHOR
000174 940c 0117                 JMP ESTADO010
                                 
                                 UNDERFLOW_HORA:
000176 e002                      LDI R16, 2
000177 2e40                      MOV DHOR, R16
000178 e003                      LDI R16, 3
000179 2e30                      MOV UHOR, R16
00017a 940c 0117                 JMP ESTADO010
                                 
                                 
                                 ESTADO011:	;CONFIG FECHA
                                 
00017c e00e                      	LDI R16, 0b0000_1110		;MULTIPLEXACIN
00017d b908                      	OUT PORTC, R16
                                 
00017e e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS MESES
00017f e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000180 0dec                      	ADD ZL, DMES
000181 91e4                      	LPM R30, Z
000182 b9eb                      	OUT PORTD, R30
                                 	  
000183 940e 01f1                 	CALL DELAY
                                 	
000185 e00d                      	LDI R16, 0b0000_1101		;MULTIPLEXACIN
000186 b908                      	OUT PORTC, R16
                                 
000187 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS MESES
000188 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000189 0deb                      	ADD ZL, UMES
00018a 91e4                      	LPM R30, Z
00018b b9eb                      	OUT PORTD, R30 
                                 
00018c 940e 01f1                 	CALL DELAY
                                 	
00018e e00b                      	LDI R16, 0b0000_1011		;MULTIPLEXACIN
00018f b908                      	OUT PORTC, R16
                                 
000190 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS DECENAS DE LOS DAS 
000191 e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
000192 0dea                      	ADD ZL, DDIA
000193 91e4                      	LPM R30, Z
000194 b9eb                      	OUT PORTD, R30
                                 	
000195 940e 01f1                 	CALL DELAY
                                 
000197 e007                      	LDI R16, 0b0000_0111		;MULTIPLEXACIN
000198 b908                      	OUT PORTC, R16
                                 
000199 e0f4                      	LDI ZH, HIGH(TABLA7SEG << 1)  ;SE MUESTRA EL VALOR DE LAS UNIDADES DE LOS DAS 
00019a e0e4                      	LDI ZL, LOW(TABLA7SEG << 1)
00019b 0de9                      	ADD ZL, UDIA
00019c 91e4                      	LPM R30, Z
00019d b9eb                      	OUT PORTD, R30 
                                 	
00019e 940e 01f1                 	CALL DELAY
                                 
0001a0 2d09                      MOV R16, UDIA					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UDIA LLEGUE A 10, SE RESETEE Y SE AUMENTE EL REGISTRO DDIA
0001a1 300a                      CPI R16, 10
0001a2 f099                      BREQ CONFIG_AUMENTAR_DDIA
                                 
0001a3 3000                      CPI R16, 0						;SE REALIZA UNA COMPARACIN DE UDIA CUANDO EST EN 0, LUEGO SE REALIZA UNA COMPARACIN DE DIA PARA QUE CUANDO EST EN 0, 
0001a4 f0b1                      BREQ VERIFICAR_DEC_DDIA			;UDIA Y DDIA SE ESTABLEZCAN EN 1 Y 3 RESPECTIVAMENTE REALIZANDO EL UNDERFLOW, DE LO CONTRARIO, SE DECREMENTA EL REGISTRO DDIA
                                 
0001a5 2d0a                      MOV R16, DDIA					;SE COMPARA EL REGISTRO DDIA CUANDO LLEGUE A 3 Y SE VERIFICA EL REGISTRO UDIA PARA QUE CUANDO ESTE LTIMO LLEGUE A 1, SE REALICE EL
0001a6 3003                      CPI R16, 3						;OVERFLOW DE LOS DAS
0001a7 f0d1                      BREQ CONFIG_VERIFICAR_DDIA
                                 
0001a8 3f0f                      CPI R16, -1						;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE DDIA LLEGUE A -1, SE REALICE EL UNDERFLOW DE LOS DAS ESTABLECIENDO DDIA Y UDIA
0001a9 f0e9                      BREQ UNDERFLOW_DIAS				;EN 3 Y 1 RESPECTIVAMENTE
                                 
0001aa 2d0b                      MOV R16, UMES					;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE EL REGISTRO UMES LLEGUE A 10, SE RESETEE Y SE AUMENTE EL REGISTRO DMES
0001ab 300a                      CPI R16, 10
0001ac f101                      BREQ CONFIG_AUMENTAR_DMES
                                 
0001ad 3000                      CPI R16, 0						;SE REALIZA UNA COMPARACIN DE UMES CUANDO EST EN 0, LUEGO SE REALIZA UNA COMPARACIN DE DMES PARA QUE CUANDO EST EN 0,
0001ae f111                      BREQ CONFIG_VERIFICAR_DEC_DMES	;UMES Y DMES SE ESTABLEZCAN EN 2 Y 1 RESPECTIVAMENTE REALIZANDO EL UNDERFLOW, DE LO CONTRARIO, SE DECREMENTA EL REGISTRO DDIA
                                 
0001af 2d0c                      MOV R16, DMES					;SE COMPARA EL REGISTRO DMES CUANDO LLEGUE A 1 Y SE VERIFICA EL REGISTRO UMES PARA QUE CUANDO ESTE LTIMO LLEGUE A 2, SE REALICE EL
0001b0 3001                      CPI R16, 1						;OVERFLOW DE LOS MESES
0001b1 f131                      BREQ CONFIG_VERIFICAR_UMES
                                 
0001b2 3f0f                      CPI R16, -1						;SE REALIZA UNA COMPARACIN PARA QUE AL MOMENTO QUE DDIA LLEGUE A -1, SE REALICE EL UNDERFLOW DE LOS DAS ESTABLECIENDO DMES Y UMES
0001b3 f171                      BREQ UNDERFLOW_MES				;EN 1 Y 2 RESPECTIVAMENTE
                                 
0001b4 940c 0052                 JMP LOOP
                                 
                                 CONFIG_AUMENTAR_DDIA:
0001b6 e001                      LDI R16, 1
0001b7 2e90                      MOV UDIA, R16
0001b8 94a3                      INC DDIA
0001b9 940c 017c                 JMP ESTADO011
                                 
                                 VERIFICAR_DEC_DDIA:
0001bb 2d0a                      MOV R16, DDIA
0001bc 3000                      CPI R16, 0
0001bd 94aa                      DEC DDIA
0001be e009                      LDI R16, 9
0001bf 2e90                      MOV UDIA, R16
0001c0 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_VERIFICAR_DDIA:
0001c2 2d09                      MOV R16, UDIA
0001c3 3002                      CPI R16, 2
0001c4 f119                      BREQ CONFIG_RESET_DIA
0001c5 940c 017c                 JMP ESTADO011
                                 
                                 UNDERFLOW_DIAS:
0001c7 e003                      LDI R16, 3
0001c8 2ea0                      MOV DDIA, R16
0001c9 e001                      LDI R16, 1
0001ca 2e90                      MOV UDIA, R16
0001cb 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_AUMENTAR_DMES:
0001cd 24bb                      CLR UMES
0001ce 94c3                      INC DMES
0001cf 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_VERIFICAR_DEC_DMES:
0001d1 2d0c                      MOV R16, DMES
0001d2 3000                      CPI R16, 0
0001d3 94ca                      DEC DMES
0001d4 e009                      LDI R16, 9
0001d5 2eb0                      MOV UMES, R16
0001d6 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_VERIFICAR_UMES:
0001d8 2d0b                      MOV R16, UMES
0001d9 3003                      CPI R16, 3
0001da f011                      BREQ CONFIG_RESET_MES
0001db 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_RESET_MES:
0001dd e001                      LDI R16, 1
0001de 2eb0                      MOV UMES, R16
0001df 24cc                      CLR DMES
0001e0 940c 017c                 JMP ESTADO011
                                 
                                 UNDERFLOW_MES:
0001e2 e001                      LDI R16, 1
0001e3 2ec0                      MOV DMES, R16
0001e4 e002                      LDI R16, 2
0001e5 2eb0                      MOV UMES, R16
0001e6 940c 017c                 JMP ESTADO011
                                 
                                 CONFIG_RESET_DIA:
0001e8 e001                      LDI R16, 1
0001e9 2e90                      MOV UDIA, R16
0001ea 24aa                      CLR DDIA
0001eb 940c 017c                 JMP ESTADO011
                                 
                                 
                                 ESTADO100:	;CONFIG	ALARMA
                                 
0001ed 940c 0052                 	JMP LOOP
                                 
                                 ESTADO101:	;MOSTRAR ALARMA
                                 
0001ef 940c 0052                 	JMP LOOP
                                 
                                 
                                 DELAY:              //Delay para la multiplexacin
0001f1 ef3f                      	LDI R19, 255
                                 DELAY1:
0001f2 953a                      	DEC R19
0001f3 f7f1                      	BRNE DELAY1 
0001f4 ef3f                      	LDI R19, 255
                                 DELAY2:
0001f5 953a                      	DEC R19
0001f6 f7f1                      	BRNE DELAY2
0001f7 ef3f                      	LDI R19, 255
                                 DELAY3:
0001f8 953a                      	DEC R19
0001f9 f7f1                      	BRNE DELAY3
0001fa ef3f                      	LDI R19, 255
                                 DELAY4:
0001fb 953a                      	DEC R19
0001fc f7f1                      	BRNE DELAY4
0001fd 9508                      	RET
                                 
                                 DELAY_LED:              //Delay para el parpadeo del led de los segundos
0001fe e134                      	LDI R19, 20
                                 DELAY_LED1:
0001ff 953a                      	DEC R19
000200 f789                      	BRNE DELAY1 
000201 9508                      	RET
                                 
000202 0c7e
000203 9eb6
000204 dacc
000205 0efa
000206 defe                      TABLA7SEG: .DB 0x7E, 0x0C, 0xB6, 0x9E, 0xCC, 0xDA, 0xFA, 0x0E, 0xFE, 0xDE	;TABLA PARA EL DESPLIEGUE DE VALORES EN EL DISPLAY DE 7 SEGMENTOS
                                 
                                 //******************
                                 //INTERRUPCCIONES 
                                 //******************
                                 INT_PC:
000207 930f                      	PUSH R16
000208 b70f                      	IN R16, SREG
000209 930f                      	PUSH R16
00020a 931f                      	PUSH R17
                                 
00020b b103                      	IN R16, PINB		;LECTURA DEL PINB PARA REALIZAR LA MAQUINA DE ESTADOS
00020c ff04                      	SBRS R16, PB4
00020d 9403                      	INC ESTADO			;SE INCREMENTA EL VALOR DEL REGISTRO ESTADO CADA VEZ QUE SE APACHE EL PUSH DEL PB4
00020e 2d10                      	MOV R17, ESTADO
                                 	
00020f 3012                      	CPI R17, 2			;SE REALIZAN COMPARACIONES DEL REGISTRO ESTADO PARA SABER A QU MDULO SE DEBE MOVER
000210 f031                      	BREQ INT_ESTADO010	;CONFIGURACIN DE HORA
000211 3013                      	CPI R17, 3
000212 f071                      	BREQ INT_ESTADO011	;CONFIGURACIN DE FECHA
                                 	/*CPI R17, 4
                                 	BREQ INT_ESTADO100
                                 	*/
000213 3014                      	CPI R17, 4			;CUANDO EL REGISTRO ESTADO LLEGA AL VALOR DE 4, SE RESETEA 
000214 f101                      	BREQ LIMPIAR_ESTADO
                                 	
000215 940c 0238                 	JMP INT_PC_POP		;SALIDA
                                 
                                 INT_ESTADO010:	;CONFIG MIN Y HORA
                                 
000217 ff00                      	SBRS R16, PB0	;PB0 = 1?
000218 9413                      	INC UMIN		;PB0 = 0
                                 					;PB0 = 1
000219 ff01                      	SBRS R16, PB1	;PB1 = 1?
00021a 941a                      	DEC UMIN		;PB1 = 0
                                 					;PB1 = 1
00021b ff02                      	SBRS R16, PB2	;PB2 = 1?
00021c 9433                      	INC UHOR		;PB2 = 0
                                 					;PB2 = 1
00021d ff03                      	SBRS R16, PB3	;PB3 = 1?
00021e 943a                      	DEC UHOR		;PB3 = 0
                                 					;PB3 = 1
00021f 940c 0238                 	JMP INT_PC_POP
                                 
                                 INT_ESTADO011:	;CONFIG DIA Y MES
                                 
000221 ff00                      	SBRS R16, PB0
000222 9493                      	INC UDIA
                                 
000223 ff01                      	SBRS R16, PB1
000224 949a                      	DEC UDIA
                                 
000225 ff02                      	SBRS R16, PB2
000226 94b3                      	INC UMES
                                 
000227 ff03                      	SBRS R16, PB3
000228 94ba                      	DEC UMES
                                 	
000229 940c 0238                 	JMP INT_PC_POP
                                 
                                 INT_ESTADO100:	;CONFIG ALARMA
                                 
00022b ff00                      	SBRS R16, PB0
00022c 9453                      	INC UMINALARM
                                 
00022d ff01                      	SBRS R16, PB1
00022e 945a                      	DEC UMINALARM
                                 
00022f ff02                      	SBRS R16, PB2
000230 9473                      	INC UHORALARM
                                 
000231 ff03                      	SBRS R16, PB3
000232 947a                      	DEC UHORALARM
                                 
000233 940c 0238                 	JMP INT_PC_POP
                                 
                                 LIMPIAR_ESTADO:
000235 2400                      	CLR ESTADO
000236 940c 0238                 	JMP INT_PC_POP
                                 
                                 INT_PC_POP:
000238 9ad8                      	SBI PCIFR, PCIF0  //Apagar la bandera de ISR PCINT0
000239 911f                      	POP R17
00023a 910f                      	POP R16
00023b bf0f                      	OUT SREG, R16
00023c 910f                      	POP R16
00023d 9518                      	RETI
                                 
                                 
                                 //****************************************
                                 // INTERRUPCIONES DEL TIMER0
                                 //****************************************
                                 
                                 
                                 INT_T0:
00023e e000                      	LDI R16, 0
00023f bd04                      	OUT TCCR0A, R16      //inicializacion de timer 0 como contador 
                                 	
000240 e005                      	LDI R16, (1<<CS02) | (1<<CS00)     //seleccion de prescaler de 1024 
000241 bd05                      	OUT TCCR0B, R16       
                                 	
000242 e604                      	LDI R16, 100           //valor de conteo inicial 
000243 bd06                      	OUT TCNT0, R16
                                 
000244 e001                      	LDI R16, (1<<TOIE0)   
000245 9300 006e                 	STS TIMSK0, R16
                                 
000247 9508                      	RET
                                 
                                 INT_TIMER0:
000248 930f                      	PUSH R16        //guardamos el valor de R16
000249 b70f                       	IN R16, SREG
00024a 930f                      	PUSH R16
                                 
00024b e604                      	LDI R16, 100
00024c bd06                      	OUT TCNT0, R16      
00024d 9aa8                      	SBI TIFR0, TOV0
                                 
00024e 9543                      	INC R20			//Incremento por overflow del timer
                                 
00024f 910f                      	POP R16
000250 bf0f                      	OUT SREG, R16
000251 910f                      	POP R16
                                 
000252 9518                      	RETI
                                 
                                 /*
                                 INT_T2:
                                 ; Establecer los registros TCCR2A y TCCR2B a 0
                                 LDI R16, 0
                                 STS TCCR2A, R16
                                 STS TCCR2B, R16
                                 
                                 ; Inicializar el contador del timer a 0
                                 STS TCNT2, r16
                                 
                                 ; Activar el modo de temporizador (normal)
                                 LDI R16, 0
                                 STS TCCR2B, R16
                                 
                                 ; Establecer el preescalador a 256
                                 LDI R16, (1 << CS22)
                                 STS TCCR2B, R16
                                 
                                 ; Habilitar la interrupcin de desbordamiento del timer
                                 LDI R16, (1 << TOIE2)
                                 sts TIMSK2, r16
                                 
                                 RET
                                 
                                 INT_TIMER2:
                                 	PUSH R25        ; guardamos el valor de R25
                                  	IN R25, SREG
                                 	PUSH R25
                                 
                                 	LDI R25, 177
                                 	STS TCNT2, R25      ; usamos STS en lugar de OUT para el Timer 2
                                 	SBI TIFR2, TOV2     ; usamos TIFR2 en lugar de TIFR0 para el Timer 2
                                 	
                                 	INC R14           ; realizamos el incremento en las unidades en cada interrupcin del timer2
                                 
                                 	LDI R25, 50
                                 	SUB R25, R14 
                                 	BRNE SALIR_POP
                                 	CLR R14
                                 	SBI PINB, PB5
                                 
                                 SALIR_POP:
                                 	POP R25	
                                 	OUT SREG, R25  
                                 	POP R25         ; Devolvemos el valor antes guardado
                                 
                                 	RETI
                                 	*/
                                 
                                 
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  16 r0 :   6 r1 :  14 r2 :  12 r3 :  16 r4 :  11 
r5 :   3 r6 :   1 r7 :   4 r8 :   0 r9 :  16 r10:  12 r11:  15 r12:  12 
r13:   5 r14:   0 r15:   0 r16: 195 r17:   8 r18:   0 r19:  10 r20:   5 
r21:   0 r22:   0 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  64 r31:  16 
Registers used: 20 out of 35 (57.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  16 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  39 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  18 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  38 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  42 cpse  :   0 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 inc   :  20 jmp   :  53 
ld    :   0 ldd   :   0 ldi   :  91 lds   :   0 lpm   :  32 lsl   :   0 
lsr   :   0 mov   :  47 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  45 pop   :   5 
push  :   5 rcall :   0 ret   :   3 reti  :   2 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :  13 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   6 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 22 out of 113 (19.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004a6   1124     10   1134   32768   3.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
