;; Gangster Program file - leave this comment in place as the ;;
;; shows this is a Gangster Text File
;; Created from C:\Documents and Settings\Administrator\×ÀÃæ\Emosyn_Generic_Theseus_C_code\TT120\Generic_TT120_Example_C_Code2.hex.gng
BAUD 5CF ; divide by 1488 decimal
LTIME 00FA ; set timeout for 1110mS
RX 3B
RX 00
TX 12
TX 00
TX 1E
BAUD 07B ; divide by 124 decimal
STIME 01CC ; set timeout for 1996uS
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1F
TX 00
TX A8
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 9B
TX E6
TX F5
TX B0
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 53
TX A8
TX FD
TX C2
TX 8C
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 30
TX 98
TX FD
TX C2
TX 98
TX AF
TX 99
TX 22
TX 11
TX 0A
TX A9
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 7F
RX 29
RX 9E
RX 29
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX C0
TX 70
TX F4
TX 7E
TX 90
TX FF
TX 22
TX E4
TX FF
TX 11
TX 1E
TX 70
TX 7F
TX 01
TX 11
TX 1E
TX 70
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX C0
TX D0
TX 75
TX D0
TX 00
TX C0
TX 00
TX 78
TX 95
TX 06
TX D0
TX 00
TX D0
TX D0
TX 32
TX 78
TX 9B
TX E6
TX 54
TX 01
TX 79
TX 92
TX F7
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 9B
TX E6
TX 78
TX 98
TX F6
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 9B
TX E6
TX F5
STIME 0399 ; set timeout for 3997uS
RX C8
RX 1E
RX A6
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 80
TX EF
TX 22
TX 78
TX 9B
TX E6
TX FF
TX 7D
TX 02
TX 11
TX 14
TX 5F
TX E4
TX 78
TX 96
TX F6
TX 08
TX F6
TX FF
TX FE
TX 22
TX 78
TX 9B
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 08
TX 26
TX 11
TX 01
TX D0
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 7D
TX 9A
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX 78
TX 9B
TX E6
TX FF
TX 7D
TX 01
TX 01
TX 14
TX 5F
TX 11
TX 01
TX F1
TX 11
TX 1E
TX 70
TX 78
TX 9D
TX 16
TX E6
STIME 0399 ; set timeout for 3997uS
RX 21
RX 1C
RX BF
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 40
TX EF
TX 7E
TX 90
TX FF
TX 22
TX 11
TX 1F
TX 1A
TX AD
TX 07
TX 78
TX 9B
TX E6
TX FE
TX 08
TX E6
TX FB
TX E4
TX EB
TX FF
TX 11
TX 1D
TX F7
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 08
TX 1E
TX 80
TX F1
TX 22
TX 8F
TX 99
TX 30
TX 99
TX FD
TX C2
TX 99
TX E5
TX B2
TX 30
TX E3
TX 05
TX 53
TX B2
TX F7
TX 80
STIME 0399 ; set timeout for 3997uS
RX 4F
RX 20
RX AD
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 00
TX A8
TX 02
TX 53
TX 89
TX F0
TX ED
TX 42
TX 89
TX EA
TX F5
TX 8C
TX EB
TX F5
TX 8A
TX D2
TX 8C
TX 22
TX 78
TX 9B
TX E6
TX F5
TX 43
TX AF
TX 43
TX 05
TX 43
TX A8
TX 07
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9D
TX 16
TX E6
TX 70
TX EF
TX 7E
TX 90
TX FF
TX 22
TX 78
TX 9C
TX E6
TX F5
TX 43
TX 11
TX 1F
TX 1A
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX A6
TX 07
TX 78
TX 9D
TX 16
TX E6
TX 70
STIME 0399 ; set timeout for 3997uS
RX 51
RX 20
RX 6F
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX C0
TX B4
TX 01
TX 0B
TX AF
TX 88
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 7B
TX 01
TX E4
TX FD
TX FF
TX 11
TX 01
TX E5
TX 75
TX A8
TX B2
TX 75
TX B2
TX 04
TX E4
TX FD
TX 7F
TX 11
TX 11
TX 14
TX 5F
TX 78
TX 92
TX 76
TX 01
TX 22
TX AB
TX 07
TX AA
TX 06
TX C2
TX 8C
TX C2
TX 8D
TX 43
STIME 0399 ; set timeout for 3997uS
RX C4
RX 1C
RX A1
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 80
TX B4
TX 01
TX 0B
TX AF
TX A8
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
TX 0B
TX AF
TX B0
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
STIME 0399 ; set timeout for 3997uS
RX 78
RX 1D
RX 15
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 40
TX 0C
TX 11
TX 01
TX EB
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
TX 0C
TX 11
TX 01
TX E2
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
STIME 0399 ; set timeout for 3997uS
RX 00
RX 1C
RX 5D
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 00
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
TX 0C
TX 11
TX 01
TX E8
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
STIME 0399 ; set timeout for 3997uS
RX 97
RX 1D
RX B4
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX C0
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
TX 0E
TX A2
TX C0
TX E4
TX 33
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX B4
TX 01
TX 0D
TX 78
TX 92
STIME 0399 ; set timeout for 3997uS
RX 8E
RX 1D
RX 6A
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 80
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9B
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 01
TX D6
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9B
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 01
TX D3
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
STIME 0399 ; set timeout for 3997uS
RX 59
RX 23
RX F5
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 40
TX 1E
TX 70
TX 7F
TX 11
TX 11
TX 1E
TX 70
TX E4
TX FF
TX 11
TX 1E
TX 70
TX 7F
TX 01
TX 11
TX 1E
TX 70
TX 7F
TX 20
TX 11
TX 1E
TX 70
TX 11
TX 01
TX E2
TX 78
TX 9F
TX EF
TX F6
TX 01
TX 1E
TX 70
TX 78
TX 9B
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 01
TX F4
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX 8F
RX 1A
RX EB
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 00
TX 1D
TX DD
TX 11
TX 1C
TX 38
TX 78
TX 92
TX E6
TX FF
TX 11
TX 16
TX DB
TX 11
TX 1F
TX 1A
TX 78
TX 99
TX EF
TX F6
TX BF
TX FF
TX 05
TX 11
TX 1E
TX A6
TX 80
TX 0A
TX 7D
TX 9A
TX 7F
TX 04
TX 11
TX 08
TX 0E
TX 11
TX 16
TX 64
TX 78
TX 92
TX E6
TX FF
TX 11
TX 16
TX DB
TX 7D
TX 99
TX 7F
TX 05
TX 11
TX 08
TX 0E
TX 11
TX 16
TX 64
TX 80
TX ED
TX 7F
TX 3B
TX 11
TX 1E
TX 70
TX 7F
TX 93
TX 11
STIME 0399 ; set timeout for 3997uS
RX 24
RX 18
RX 40
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX C0
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 03
TX 70
TX 24
TX 7D
TX 46
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX AB
TX 46
TX AA
TX 47
TX A9
TX 48
TX 11
TX 0A
TX 9C
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 11
STIME 0399 ; set timeout for 3997uS
RX 93
RX 1B
RX 6E
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 80
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 03
TX 70
TX 24
TX 7D
TX 46
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX AB
TX 46
TX AA
TX 47
TX A9
TX 48
TX 11
TX 0A
TX 8F
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
STIME 0399 ; set timeout for 3997uS
RX DA
RX 1A
RX 75
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 40
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 08
TX 70
TX 29
TX 78
TX 9E
TX F6
TX 78
TX 9E
TX E6
TX FF
TX C3
TX 94
TX 08
TX 50
TX 0B
TX 74
TX 9F
TX 2F
TX F8
TX E4
TX F6
TX 78
TX 9E
TX 06
TX 80
TX EC
TX 7F
TX 9F
TX 11
TX 01
TX EE
TX 7D
TX 9F
TX 7F
TX 08
TX 11
TX 1E
TX 5C
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
STIME 0399 ; set timeout for 3997uS
RX 1C
RX 1F
RX 77
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 00
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 08
TX 70
TX 29
TX 78
TX 9E
TX F6
TX 78
TX 9E
TX E6
TX FF
TX C3
TX 94
TX 08
TX 50
TX 0B
TX 74
TX 9F
TX 2F
TX F8
TX E4
TX F6
TX 78
TX 9E
TX 06
TX 80
TX EC
TX 7F
TX 9F
TX 11
TX 01
TX DF
TX 7D
TX 9F
TX 7F
TX 08
TX 11
TX 1E
TX 5C
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
STIME 0399 ; set timeout for 3997uS
RX 12
RX 1F
RX 2D
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX C0
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX 9F
TX 7F
TX 02
TX 11
TX 08
TX 0E
TX 78
TX 9F
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 08
TX 26
TX 78
TX 9C
TX E6
TX FD
TX 11
TX 01
TX DC
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
STIME 0399 ; set timeout for 3997uS
RX 78
RX 1D
RX 52
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 80
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX 9F
TX 7F
TX 02
TX 11
TX 08
TX 0E
TX 78
TX 9F
TX E6
TX FF
TX 08
TX E6
TX FD
TX 11
TX 08
TX 26
TX 78
TX 9C
TX E6
TX FD
TX 11
TX 01
TX D9
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 67
STIME 0399 ; set timeout for 3997uS
RX D4
RX 1D
RX 6E
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 40
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 04
TX 70
TX 2C
TX 7D
TX 46
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX 11
TX 1F
TX 1A
TX 78
TX 8B
TX EF
TX F6
TX FD
TX AB
TX 46
TX AA
TX 47
TX A9
TX 48
TX 11
TX 0A
TX B3
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 67
TX 08
TX 76
STIME 0399 ; set timeout for 3997uS
RX 4C
RX 1C
RX A6
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 00
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 9D
TX E6
TX D3
TX 94
TX 40
TX 50
TX 2B
TX E4
TX 78
TX 9E
TX F6
TX 78
TX 9E
TX E6
TX FF
TX C3
TX 78
TX 9D
TX 96
TX 50
TX 17
TX 74
TX 00
TX 2F
TX F5
TX 82
TX E4
TX 34
TX E8
TX F5
TX 83
TX 75
TX 93
TX 01
TX E0
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9E
TX 06
TX 80
TX DF
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX FC
RX 20
RX 16
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX C0
TX 64
TX 05
TX 70
TX 32
TX 7D
TX 9F
TX 7F
TX 02
TX 11
TX 08
TX 0E
TX 7D
TX 46
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX 78
TX 9F
TX E6
TX FF
TX 08
TX E6
TX FD
TX AB
TX 46
TX AA
TX 47
TX A9
TX 48
TX 11
TX 0B
TX 5E
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
STIME 0399 ; set timeout for 3997uS
RX EB
RX 19
RX C4
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 80
TX 75
TX D0
TX 00
TX C0
TX 00
TX C0
TX 01
TX C0
TX 02
TX C0
TX 03
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX 7F
TX 2B
TX 11
TX 1E
TX 70
TX AF
TX B0
TX 11
TX 1E
TX 70
TX 75
TX B0
TX 00
TX D0
TX 07
TX D0
TX 06
TX D0
TX 05
TX D0
TX 04
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX D0
TX D0
TX D0
TX 82
TX D0
TX 83
TX D0
TX 93
TX D0
TX F0
TX D0
TX E0
TX 32
TX 78
TX 9D
TX E6
STIME 0399 ; set timeout for 3997uS
RX AE
RX 1D
RX 47
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 40
TX 8F
TX 45
TX 7B
TX 00
TX 7A
TX 01
TX AD
TX 09
TX AC
TX 08
TX FE
TX 11
TX 17
TX 3B
TX 8E
TX 08
TX 8F
TX 09
TX E5
TX 08
TX FF
TX 11
TX 1E
TX 70
TX AF
TX 09
TX E5
TX 09
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX C0
TX E0
TX C0
TX F0
TX C0
TX 93
TX C0
TX 83
TX C0
TX 82
TX C0
TX D0
STIME 0399 ; set timeout for 3997uS
RX 52
RX 1D
RX AB
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 00
TX 78
TX 96
TX 76
TX 6A
TX 08
TX 76
TX 80
TX 80
TX 14
TX 11
TX 01
TX E5
TX 78
TX A7
TX EF
TX F6
TX 78
TX 96
TX 60
TX 04
TX 76
TX 6F
TX 80
TX 02
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E4
TX F5
TX 08
TX F5
TX 09
TX 78
TX 9D
TX E6
TX 64
TX 02
TX 70
TX 34
TX 78
TX 9B
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 44
STIME 0399 ; set timeout for 3997uS
RX A4
RX 1E
RX BD
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX C0
TX AA
TX 06
TX AB
TX 05
TX 11
TX 08
TX 2E
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9D
TX 16
TX E6
TX 70
TX DC
TX 7E
TX 90
TX FF
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 03
TX 60
TX 06
TX 78
TX 96
TX 76
TX 67
TX 80
TX 38
TX 7D
TX 9F
TX 7F
TX 03
TX 11
TX 08
TX 0E
TX 78
TX 9F
TX E6
TX FF
TX D3
TX 94
TX 02
TX 50
TX 0E
TX 08
TX E6
TX FD
TX 54
TX F0
TX 70
TX 07
TX 08
TX E6
TX FB
TX 54
TX F0
TX 60
TX 09
STIME 0399 ; set timeout for 3997uS
RX 00
RX 1C
RX D8
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 80
TX 7E
TX 90
TX FF
TX 22
TX 75
TX 43
TX 8C
TX AF
TX 43
TX 05
TX 43
TX A8
TX 07
TX E4
TX F6
TX 78
TX 98
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 9B
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 9C
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 8C
TX 11
TX 09
TX 32
TX E4
TX 2F
TX FF
TX E4
TX 3E
TX FE
TX ED
TX 34
TX 01
TX FD
TX E4
TX 3C
TX A9
TX 07
STIME 0399 ; set timeout for 3997uS
RX 27
RX 1F
RX BF
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 40
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 9B
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 9C
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 8C
TX 11
TX 09
TX 32
TX E4
TX 2F
TX FF
TX E4
TX 3E
TX FE
TX ED
TX 34
TX 81
TX FD
TX E4
TX 3C
TX A9
TX 07
TX AA
TX 06
TX AB
TX 05
TX 11
TX 08
TX 2E
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9D
TX 16
TX E6
TX 70
TX DC
STIME 0399 ; set timeout for 3997uS
RX 03
RX 1E
RX 5B
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 00
TX 78
TX 9C
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 11
TX 1F
TX 1A
TX C0
TX 07
TX 78
TX 8C
TX 11
TX 09
TX 32
TX E4
TX 2F
TX FF
TX E4
TX 3E
TX FE
TX ED
TX 34
TX 01
TX FD
TX A9
TX 07
TX AA
TX 06
TX AB
TX 05
TX D0
TX E0
TX 11
TX 08
TX 44
TX 78
TX 9D
TX 16
TX E6
TX 70
TX DB
TX 7E
TX 90
TX FF
TX 22
TX 75
TX 43
TX 8C
TX AF
TX 43
TX 05
TX 43
TX A8
TX 07
TX E4
TX F6
TX 78
TX 98
STIME 0399 ; set timeout for 3997uS
RX 48
RX 1D
RX 60
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX C0
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX A3
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 75
TX 43
TX 8C
TX AF
TX 43
TX 05
TX 43
TX A8
TX 07
TX E4
TX F6
TX 78
TX 98
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
TX 78
TX 9B
TX E6
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX F6
STIME 0399 ; set timeout for 3997uS
RX DA
RX 1E
RX B1
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 80
TX 6F
TX F5
TX 0D
TX EB
TX 1B
TX 70
TX BC
TX 1A
TX 80
TX B9
TX AE
TX 0C
TX AF
TX 0D
TX 22
TX 78
TX 9F
TX A6
TX 88
TX 08
TX A6
TX 89
TX 08
TX A6
TX 8A
TX 08
TX A6
TX 8C
TX 78
TX 95
TX E6
TX 78
TX A3
TX F6
TX 78
TX 9D
TX E6
TX 64
TX 05
TX 70
TX 29
TX 78
TX 9F
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX A0
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX A1
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX A2
STIME 0399 ; set timeout for 3997uS
RX 6B
RX 1F
RX 02
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 40
TX 0C
TX 8D
TX 0D
TX D3
TX EB
TX 94
TX 00
TX EA
TX 94
TX 00
TX 40
TX 3E
TX 05
TX 0B
TX E5
TX 0B
TX AE
TX 0A
TX 70
TX 02
TX 05
TX 0A
TX 14
TX F5
TX 82
TX 8E
TX 83
TX 75
TX 93
TX 01
TX E0
TX FF
TX E5
TX 0D
TX 6F
TX 25
TX E0
TX FF
TX E4
TX 33
TX FE
TX 74
TX 7D
TX 2F
TX F5
TX 82
TX 74
TX 0B
TX 3E
TX F5
TX 83
TX 75
TX 93
TX 00
TX E5
TX 0C
TX FF
TX E4
TX 93
TX F5
TX 0C
TX 74
TX 01
TX 93
STIME 0399 ; set timeout for 3997uS
RX 6F
RX 1D
RX C6
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 00
TX 11
TX 01
TX E8
TX 78
TX A1
TX EF
TX F6
TX 30
TX E1
TX 04
TX E4
TX F6
TX 80
TX 0E
TX 78
TX A1
TX E6
TX 30
TX E0
TX 04
TX 76
TX 01
TX 80
TX 04
TX 78
TX A1
TX 76
TX 02
TX 7B
TX 0F
TX E4
TX FD
TX 7F
TX 02
TX 11
TX 01
TX E5
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 78
TX A1
TX E6
TX FF
TX 18
TX E6
TX FD
TX 18
TX E6
TX FB
TX 11
TX 01
TX E5
TX 22
TX 8E
TX 0A
TX 8F
TX 0B
TX 8C
STIME 0399 ; set timeout for 3997uS
RX 8B
RX 1B
RX A2
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX C0
TX 08
TX A6
TX 07
TX 80
TX 07
TX 78
TX 96
TX 76
TX 6D
TX 08
TX 76
TX 00
TX 78
TX 97
TX E6
TX 18
TX 46
TX 60
TX 07
TX 7D
TX 96
TX 7F
TX 02
TX 11
TX 1E
TX 5C
TX 22
TX EF
TX 70
TX 09
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 22
TX EF
TX 64
TX 01
TX 70
TX 4E
TX 11
TX 01
TX EB
TX 78
TX A0
TX EF
TX F6
TX 54
TX 0F
TX 18
TX F6
TX 08
TX E6
TX 54
TX F0
TX FF
TX C4
TX 54
TX 0F
TX F6
STIME 0399 ; set timeout for 3997uS
RX C6
RX 17
RX 9C
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 80
TX 13
TX 75
TX F0
TX 03
TX 90
TX 00
TX 0D
TX 7D
TX 11
TX 09
TX 5E
TX 11
TX 09
TX 7A
TX 74
TX FF
TX F5
TX 83
TX F5
TX 82
TX 6B
TX 70
TX 06
TX E9
TX F4
TX 70
TX 02
TX EA
TX F4
TX 60
TX 26
TX 78
TX 9A
TX E6
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9A
TX E6
TX FF
TX C3
TX 13
TX 75
TX F0
TX 03
TX 90
TX 00
TX 0D
TX 7D
TX 11
TX 09
TX 5E
TX 11
TX 09
TX 7A
TX 11
TX 09
TX AE
TX 78
TX 96
TX A6
TX 06
STIME 0399 ; set timeout for 3997uS
RX 0A
RX 1B
RX A0
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 40
TX 08
TX 2E
TX FF
TX 11
TX 1E
TX 70
TX 78
TX 9E
TX 06
TX E6
TX C3
TX 94
TX 14
TX 40
TX E7
TX 78
TX 96
TX 76
TX 90
TX 80
TX 04
TX 78
TX 96
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 99
TX E6
TX 64
TX E5
TX 60
TX 06
TX 78
TX 96
TX 76
TX 6E
TX 80
TX 58
TX 78
TX 9A
TX E6
TX FF
TX 30
TX E0
TX 06
TX 78
TX 96
TX 76
TX 6D
TX 80
TX 4B
TX EF
TX C3
STIME 0399 ; set timeout for 3997uS
RX 5A
RX 1F
RX B0
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 00
TX E5
TX 0C
TX AC
TX 0B
TX 70
TX 02
TX 05
TX 0B
TX 14
TX F5
TX 82
TX 8C
TX 83
TX 75
TX 93
TX 01
TX EF
TX F0
TX 78
TX 9E
TX 06
TX 80
TX DB
TX 75
TX 0B
TX E8
TX 75
TX 0C
TX 00
TX AA
TX 0B
TX A9
TX 0C
TX 7B
TX 02
TX 78
TX 9C
TX E6
TX FD
TX 7C
TX 00
TX 11
TX 0E
TX FD
TX 8B
TX 08
TX 8A
TX 09
TX 89
TX 0A
TX E4
TX 78
TX 9E
TX F6
TX 78
TX 08
TX E4
TX 75
TX F0
TX 01
TX 11
TX 09
TX 6A
TX 11
STIME 0399 ; set timeout for 3997uS
RX 8A
RX 1A
RX A0
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX C0
TX E4
TX FF
TX 11
TX 1E
TX 70
TX 7F
TX FF
TX 11
TX 1E
TX 70
TX E4
TX FF
TX 11
TX 1E
TX 70
TX E5
TX 08
TX B4
TX 02
TX 0E
TX 78
TX 96
TX 76
TX 6A
TX 08
TX 76
TX 86
TX 7D
TX 96
TX 7F
TX 02
TX 11
TX 1E
TX 5C
TX 22
TX 78
TX 9D
TX E6
TX 64
TX 14
TX 70
TX 6B
TX 75
TX 0B
TX E8
TX F5
TX 0C
TX 78
TX 9E
TX F6
TX 79
TX 9E
TX E7
TX C3
TX 78
TX 9C
TX 96
TX 50
TX 1C
TX 18
TX E6
TX FF
TX 05
TX 0C
STIME 0399 ; set timeout for 3997uS
RX AD
RX 1C
RX 82
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 80
TX 04
TX 18
TX E6
TX 64
TX 01
TX 70
TX 2F
TX E5
TX 08
TX B4
TX 01
TX 07
TX 7D
TX 99
TX 7F
TX 04
TX 11
TX 1E
TX 5C
TX E5
TX 08
TX B4
TX 02
TX 0E
TX 78
TX 96
TX 76
TX 90
TX 08
TX 76
TX 00
TX 7D
TX 96
TX 7F
TX 02
TX 11
TX 1E
TX 5C
TX 78
TX 4F
TX E6
TX FC
TX 08
TX E6
TX FD
TX EC
TX F5
TX B4
TX AF
TX 05
TX EF
TX F5
TX B4
TX 22
TX E5
TX 08
TX B4
TX 01
TX 14
TX 7F
TX FF
TX 11
TX 1E
TX 70
STIME 0399 ; set timeout for 3997uS
RX 9F
RX 1A
RX 34
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 40
TX 76
TX 00
TX 08
TX 76
TX 0C
TX 80
TX 10
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 14
TX 80
TX 07
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 01
TX 78
TX 4D
TX E6
TX FC
TX 08
TX E6
TX FD
TX 78
TX 4B
TX E6
TX FE
TX 08
TX E6
TX FF
TX 11
TX 08
TX 58
TX C3
TX EF
TX 94
TX 01
TX FF
TX EE
TX 94
TX 00
TX FE
TX 78
TX 4F
TX F6
TX 08
TX EF
TX F6
TX 64
TX 1F
TX 4E
TX 60
TX 0B
TX E6
TX 64
TX 73
TX 70
STIME 0399 ; set timeout for 3997uS
RX 0E
RX 1C
RX 63
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 00
TX 04
TX 15
TX 2C
TX 05
TX 15
TX 35
TX 06
TX 15
TX 3E
TX 08
TX 15
TX 47
TX 09
TX 00
TX 00
TX 15
TX 50
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 02
TX 80
TX 3D
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 04
TX 80
TX 34
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 08
TX 80
TX 2B
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 10
TX 80
TX 22
TX 78
TX 4D
TX 76
TX 00
TX 08
TX 76
TX 20
TX 80
TX 19
TX 78
TX 4D
STIME 0399 ; set timeout for 3997uS
RX B6
RX 0E
RX CB
RX 0E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX C0
TX 31
TX 78
TX 4B
TX 76
TX 07
TX 08
TX 76
TX 44
TX 80
TX 28
TX 78
TX 4B
TX 76
TX 02
TX 80
TX 16
TX 78
TX 4B
TX 76
TX 03
TX 80
TX 10
TX 78
TX 4B
TX 76
TX 04
TX 80
TX 0A
TX 78
TX 4B
TX 76
TX 06
TX 80
TX 04
TX 78
TX 4B
TX 76
TX 08
TX 08
TX 76
TX 00
TX 80
TX 07
TX 78
TX 4B
TX 76
TX 01
TX 08
TX 76
TX 74
TX EF
TX 54
TX 0F
TX 11
TX 09
TX 86
TX 15
TX 11
TX 02
TX 15
TX 1A
TX 03
TX 15
TX 23
STIME 0399 ; set timeout for 3997uS
RX F8
RX 10
RX CC
RX 11
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 80
TX 03
TX 14
TX AF
TX 04
TX 14
TX B8
TX 05
TX 14
TX C1
TX 06
TX 14
TX CA
TX 09
TX 14
TX D0
TX 0A
TX 14
TX D6
TX 0B
TX 14
TX DC
TX 0C
TX 14
TX E2
TX 0D
TX 00
TX 00
TX 14
TX EB
TX 78
TX 4B
TX 76
TX 02
TX 08
TX 76
TX 2E
TX 80
TX 4C
TX 78
TX 4B
TX 76
TX 02
TX 08
TX 76
TX E8
TX 80
TX 43
TX 78
TX 4B
TX 76
TX 04
TX 08
TX 76
TX 5C
TX 80
TX 3A
TX 78
TX 4B
TX 76
TX 05
TX 08
TX 76
TX D0
TX 80
STIME 0399 ; set timeout for 3997uS
RX 32
RX 14
RX C6
RX 14
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 40
TX 35
TX 36
TX 8F
TX 25
TX 8E
TX 24
TX 8D
TX 23
TX F5
TX 22
TX 74
TX 40
TX 25
TX 3F
TX F5
TX 3F
TX E4
TX 35
TX 3E
TX F5
TX 3E
TX 01
TX 0F
TX 4A
TX 7B
TX 00
TX 7A
TX 00
TX 79
TX 12
TX 22
TX 8D
TX 08
TX 78
TX 4B
TX 76
TX 01
TX 08
TX 76
TX 74
TX 08
TX 76
TX 00
TX 08
TX 76
TX 01
TX 08
TX 76
TX 01
TX 08
TX 76
TX 73
TX EF
TX C4
TX 54
TX 0F
TX 11
TX 09
TX 86
TX 14
TX 9D
TX 02
TX 14
TX A6
STIME 0399 ; set timeout for 3997uS
RX BB
RX 13
RX 0F
RX 14
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 00
TX 35
TX 30
TX FE
TX E5
TX 1B
TX 35
TX 2F
TX FD
TX E5
TX 1A
TX 35
TX 2E
TX 8F
TX 1D
TX 8E
TX 1C
TX 8D
TX 1B
TX F5
TX 1A
TX E5
TX 21
TX 25
TX 35
TX FF
TX E5
TX 20
TX 35
TX 34
TX FE
TX E5
TX 1F
TX 35
TX 33
TX FD
TX E5
TX 1E
TX 35
TX 32
TX 8F
TX 21
TX 8E
TX 20
TX 8D
TX 1F
TX F5
TX 1E
TX E5
TX 25
TX 25
TX 39
TX FF
TX E5
TX 24
TX 35
TX 38
TX FE
TX E5
TX 23
TX 35
TX 37
TX FD
TX E5
TX 22
STIME 0399 ; set timeout for 3997uS
RX 41
RX 1C
RX 55
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX C0
TX 01
TX 11
TX 27
TX E5
TX 15
TX 25
TX 29
TX FF
TX E5
TX 14
TX 35
TX 28
TX FE
TX E5
TX 13
TX 35
TX 27
TX FD
TX E5
TX 12
TX 35
TX 26
TX 8F
TX 15
TX 8E
TX 14
TX 8D
TX 13
TX F5
TX 12
TX E5
TX 19
TX 25
TX 2D
TX FF
TX E5
TX 18
TX 35
TX 2C
TX FE
TX E5
TX 17
TX 35
TX 2B
TX FD
TX E5
TX 16
TX 35
TX 2A
TX 8F
TX 19
TX 8E
TX 18
TX 8D
TX 17
TX F5
TX 16
TX E5
TX 1D
TX 25
TX 31
TX FF
TX E5
TX 1C
STIME 0399 ; set timeout for 3997uS
RX 17
RX 1A
RX EA
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 80
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
TX 78
TX 02
TX 11
TX 08
TX F3
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX 11
TX 08
TX BB
TX 8F
TX 31
TX 8E
TX 30
TX 8D
TX 2F
TX 8C
TX 2E
TX 85
TX 29
TX 2D
TX 85
TX 28
TX 2C
TX 85
TX 27
TX 2B
TX 85
TX 26
TX 2A
TX 85
TX 3D
TX 29
TX 85
TX 3C
TX 28
TX 85
TX 3B
TX 27
TX 85
TX 3A
TX 26
TX 05
TX 41
TX E5
TX 41
TX 64
TX 50
TX 60
TX 03
STIME 0399 ; set timeout for 3997uS
RX 7B
RX 15
RX 0E
RX 16
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 40
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 25
TX 11
TX 08
TX AE
TX 8F
TX 3D
TX 8E
TX 3C
TX 8D
TX 3B
TX 8C
TX 3A
TX 85
TX 35
TX 39
TX 85
TX 34
TX 38
TX 85
TX 33
TX 37
TX 85
TX 32
TX 36
TX 85
TX 31
TX 35
TX 85
TX 30
TX 34
TX 85
TX 2F
TX 33
TX 85
TX 2E
TX 32
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
TX 78
TX 1E
TX 11
TX 09
TX 06
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
STIME 0399 ; set timeout for 3997uS
RX 26
RX 15
RX 79
RX 15
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 00
TX C0
TX 06
TX C0
TX 07
TX AF
TX 29
TX AE
TX 28
TX AD
TX 27
TX AC
TX 26
TX 78
TX 1B
TX 11
TX 08
TX F3
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX 11
TX 08
TX BB
TX EF
TX 25
TX 3D
TX FF
TX EE
TX 35
TX 3C
TX FE
TX ED
TX 35
TX 3B
TX FD
TX EC
TX 35
TX 3A
TX FC
TX EF
TX 25
TX 39
TX FF
TX EE
TX 35
TX 38
TX FE
TX ED
TX 35
TX 37
TX FD
TX EC
TX 35
TX 36
TX FC
TX E5
TX 40
TX 25
TX E0
STIME 0399 ; set timeout for 3997uS
RX 70
RX 1F
RX 83
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX C0
TX 65
TX 2F
TX FD
TX E5
TX 2A
TX 65
TX 2E
TX FC
TX EF
TX 65
TX 35
TX FF
TX EE
TX 65
TX 34
TX FE
TX ED
TX 65
TX 33
TX FD
TX EC
TX 65
TX 32
TX FC
TX EF
TX 24
TX D6
TX FF
TX EE
TX 34
TX C1
TX FE
TX ED
TX 34
TX 62
TX FD
TX EC
TX 34
TX CA
TX 8F
TX 3D
TX 8E
TX 3C
TX 8D
TX 3B
TX F5
TX 3A
TX AF
TX 29
TX AE
TX 28
TX AD
TX 27
TX AC
TX 26
TX 78
TX 05
TX 11
TX 09
TX 06
TX C0
TX 04
TX C0
TX 05
STIME 0399 ; set timeout for 3997uS
RX 77
RX 21
RX 49
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 80
TX 55
TX 2E
TX FC
TX 11
TX 08
TX BB
TX A8
TX 04
TX A9
TX 05
TX AA
TX 06
TX AB
TX 07
TX E5
TX 31
TX 55
TX 35
TX FF
TX E5
TX 30
TX 55
TX 34
TX FE
TX E5
TX 2F
TX 55
TX 33
TX FD
TX E5
TX 2E
TX 55
TX 32
TX FC
TX 11
TX 08
TX BB
TX EF
TX 24
TX DC
TX FF
TX EE
TX 34
TX BC
TX FE
TX ED
TX 34
TX 1B
TX FD
TX EC
TX 34
TX 8F
TX 80
TX 31
TX 65
TX 31
TX FF
TX E5
TX 2C
TX 65
TX 30
TX FE
TX E5
TX 2B
STIME 0399 ; set timeout for 3997uS
RX F9
RX 1F
RX 8B
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 40
TX 32
TX FC
TX EF
TX 24
TX A1
TX FF
TX EE
TX 34
TX EB
TX FE
TX ED
TX 34
TX D9
TX FD
TX EC
TX 34
TX 6E
TX 01
TX 12
TX E7
TX E5
TX 41
TX C3
TX 94
TX 3C
TX E5
TX 2D
TX 50
TX 59
TX 55
TX 35
TX FB
TX E5
TX 2C
TX 55
TX 34
TX FA
TX E5
TX 2B
TX 55
TX 33
TX F9
TX E5
TX 2A
TX 55
TX 32
TX F8
TX E5
TX 2D
TX 55
TX 31
TX FF
TX E5
TX 2C
TX 55
TX 30
TX FE
TX E5
TX 2B
TX 55
TX 2F
TX FD
TX E5
TX 2A
STIME 0399 ; set timeout for 3997uS
RX E2
RX 22
RX 34
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 00
TX 2E
TX FC
TX 11
TX 08
TX BB
TX EF
TX 24
TX 99
TX FF
TX EE
TX 34
TX 79
TX FE
TX ED
TX 34
TX 82
TX FD
TX EC
TX 34
TX 5A
TX 01
TX 12
TX E7
TX E5
TX 41
TX C3
TX 94
TX 28
TX 50
TX 36
TX E5
TX 2D
TX 65
TX 31
TX FF
TX E5
TX 2C
TX 65
TX 30
TX FE
TX E5
TX 2B
TX 65
TX 2F
TX FD
TX E5
TX 2A
TX 65
TX 2E
TX FC
TX EF
TX 65
TX 35
TX FF
TX EE
TX 65
TX 34
TX FE
TX ED
TX 65
TX 33
TX FD
TX EC
TX 65
STIME 0399 ; set timeout for 3997uS
RX EB
RX 22
RX FD
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX C0
TX E5
TX 40
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 52
TX E5
TX 41
TX C3
TX 94
TX 14
TX 50
TX 44
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
TX 11
TX 08
TX D5
TX EF
TX 55
TX 35
TX FB
TX EE
TX 55
TX 34
TX FA
TX ED
TX 55
TX 33
TX F9
TX EC
TX 55
TX 32
TX F8
TX E5
TX 2D
TX 55
TX 31
TX FF
TX E5
TX 2C
TX 55
TX 30
TX FE
TX E5
TX 2B
TX 55
TX 2F
TX FD
TX E5
TX 2A
TX 55
STIME 0399 ; set timeout for 3997uS
RX 57
RX 1F
RX 28
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 80
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 25
TX 11
TX 08
TX C8
TX 8F
TX 3D
TX 8E
TX 3C
TX 8D
TX 3B
TX 8C
TX 3A
TX E5
TX 41
TX D3
TX 94
TX 0F
TX 40
TX 31
TX 78
TX 01
TX 11
TX 09
TX 06
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
TX 3D
TX AE
TX 3C
TX AD
TX 3B
TX AC
TX 3A
TX 78
TX 1F
TX 11
TX 08
TX F3
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX 11
TX 08
TX BB
STIME 0399 ; set timeout for 3997uS
RX AD
RX 17
RX 3E
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 40
TX 06
TX C0
TX 07
TX E5
TX 40
TX 24
TX 0D
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 25
TX D0
TX 07
TX D0
TX 06
TX 11
TX 08
TX C8
TX C0
TX 06
TX C0
TX 07
TX E5
TX 40
TX 24
TX 02
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 25
TX D0
TX 07
TX D0
TX 06
TX 11
TX 08
TX C8
TX E5
TX 40
TX 25
STIME 0399 ; set timeout for 3997uS
RX 3F
RX 1B
RX 90
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 00
TX 85
TX 1D
TX 31
TX 85
TX 1C
TX 30
TX 85
TX 1B
TX 2F
TX 85
TX 1A
TX 2E
TX 85
TX 21
TX 35
TX 85
TX 20
TX 34
TX 85
TX 1F
TX 33
TX 85
TX 1E
TX 32
TX 85
TX 25
TX 39
TX 85
TX 24
TX 38
TX 85
TX 23
TX 37
TX 85
TX 22
TX 36
TX E4
TX F5
TX 41
TX E5
TX 41
TX 54
TX 0F
TX F5
TX 40
TX 24
TX 08
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 19
TX C0
STIME 0399 ; set timeout for 3997uS
RX C7
RX 17
RX D8
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX C0
TX 94
TX 0E
TX 50
TX 24
TX E5
TX 42
TX 20
TX E1
TX 1F
TX E5
TX 11
TX AE
TX 10
TX 78
TX 03
TX C3
TX 33
TX CE
TX 33
TX CE
TX D8
TX F9
TX FF
TX E4
TX FC
TX FD
TX 78
TX 87
TX 11
TX 09
TX 52
TX 85
TX 10
TX 3E
TX 85
TX 11
TX 3F
TX 43
TX 42
TX 02
TX 85
TX 15
TX 29
TX 85
TX 14
TX 28
TX 85
TX 13
TX 27
TX 85
TX 12
TX 26
TX 85
TX 19
TX 2D
TX 85
TX 18
TX 2C
TX 85
TX 17
TX 2B
TX 85
TX 16
TX 2A
STIME 0399 ; set timeout for 3997uS
RX B8
RX 17
RX 88
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 80
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
TX A8
TX 3A
TX C3
TX 11
TX 08
TX E2
TX E5
TX 41
TX 50
TX 12
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX C0
TX 00
TX 11
TX 09
TX 19
TX EE
TX 44
TX 80
TX FE
TX 80
TX 10
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX C0
TX 00
TX 11
TX 09
TX 19
TX EF
TX 44
TX 80
TX FF
TX EC
TX D0
TX 00
TX 11
TX 09
TX 52
TX 75
TX 42
TX 01
TX E5
TX 41
TX C3
STIME 0399 ; set timeout for 3997uS
RX 56
RX 1C
RX E6
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 40
TX 10
TX FF
TX FE
TX FD
TX 7C
TX 80
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 80
TX 66
TX E4
TX 7F
TX 02
TX FE
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
TX A8
TX 3A
TX C3
TX 11
TX 08
TX E2
TX 50
TX 17
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX C0
TX 00
TX 11
TX 09
TX 19
TX ED
TX 44
TX 80
TX FD
TX EC
TX D0
TX 00
TX 80
TX 3B
TX E4
TX 7F
TX 03
TX FE
STIME 0399 ; set timeout for 3997uS
RX AB
RX 20
RX FB
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 00
TX EE
TX 64
TX 80
TX 94
TX 80
TX 40
TX 03
TX 01
TX 10
TX E8
TX E4
TX F5
TX 41
TX E5
TX 42
TX 60
TX 03
TX 01
TX 10
TX BD
TX E5
TX 11
TX 54
TX 3F
TX F5
TX 40
TX 54
TX 03
TX FF
TX E4
TX 8F
TX 3D
TX F5
TX 3C
TX F5
TX 3B
TX F5
TX 3A
TX E5
TX 40
TX 13
TX 13
TX 54
TX 3F
TX F5
TX 41
TX E4
TX FF
TX FE
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
TX A8
TX 3A
TX C3
TX 11
TX 08
TX E2
TX 70
STIME 0399 ; set timeout for 3997uS
RX 98
RX 1F
RX A8
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX C0
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 52
TX 74
TX 01
TX 25
TX 0F
TX F5
TX 0F
TX E4
TX 35
TX 0E
TX F5
TX 0E
TX 05
TX 41
TX E5
TX 41
TX 54
TX 3F
TX 60
TX 14
TX 7E
TX 00
TX E5
TX 3F
TX 25
TX 41
TX FF
TX EE
TX 35
TX 3E
TX FE
TX C3
TX EF
TX 95
TX 11
TX EE
TX 95
TX 10
TX 40
TX 96
TX C3
TX E5
TX 11
TX 95
TX 3F
TX FF
TX E5
TX 10
TX 95
TX 3E
TX FE
TX C3
TX EF
TX 94
TX 40
STIME 0399 ; set timeout for 3997uS
RX 26
RX 1D
RX F5
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 80
TX 11
TX E5
TX 3E
TX 95
TX 10
TX 50
TX 6A
TX AB
TX 0D
TX AA
TX 0E
TX A9
TX 0F
TX 11
TX 08
TX 2E
TX FF
TX E4
TX FC
TX FD
TX FE
TX E5
TX 41
TX 54
TX 03
TX FB
TX C3
TX 74
TX 03
TX 9B
TX 75
TX F0
TX 08
TX A4
TX F9
TX F8
TX 11
TX 09
TX 06
TX E5
TX 41
TX 13
TX 13
TX 54
TX 3F
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 25
TX 11
TX 08
TX BB
TX E5
TX 41
TX 13
TX 13
TX 54
TX 3F
STIME 0399 ; set timeout for 3997uS
RX 8D
RX 1A
RX 1C
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 40
TX 75
TX 23
TX D2
TX 75
TX 22
TX C3
TX F5
TX 3E
TX F5
TX 3F
TX D3
TX E5
TX 3F
TX 95
TX 11
TX E5
TX 3E
TX 95
TX 10
TX 40
TX 09
TX E5
TX 42
TX 64
TX 03
TX 70
TX 03
TX 01
TX 14
TX 58
TX E4
TX F5
TX 41
TX E4
TX FF
TX FE
TX FD
TX FC
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
TX 24
TX 4B
TX F8
TX 11
TX 09
TX 52
TX 05
TX 41
TX E5
TX 41
TX B4
TX 10
TX E8
TX E4
TX F5
TX 41
TX C3
TX E5
TX 3F
TX 95
STIME 0399 ; set timeout for 3997uS
RX EC
RX 1F
RX 3B
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 00
TX 0E
TX 89
TX 0F
TX 8C
TX 10
TX 8D
TX 11
TX E4
TX F5
TX 42
TX 75
TX 15
TX 01
TX 75
TX 14
TX 23
TX 75
TX 13
TX 45
TX 75
TX 12
TX 67
TX 75
TX 19
TX 89
TX 75
TX 18
TX AB
TX 75
TX 17
TX CD
TX 75
TX 16
TX EF
TX 75
TX 1D
TX FE
TX 75
TX 1C
TX DC
TX 75
TX 1B
TX BA
TX 75
TX 1A
TX 98
TX 75
TX 21
TX 76
TX 75
TX 20
TX 54
TX 75
TX 1F
TX 32
TX 75
TX 1E
TX 10
TX 75
TX 25
TX F0
TX 75
TX 24
TX E1
STIME 0399 ; set timeout for 3997uS
RX DF
RX 17
RX EE
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX C0
TX FF
TX 81
TX 19
TX BD
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1C
TX F8
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1C
TX 60
TX 81
TX 1C
TX D5
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 8B
TX 0D
TX 8A
STIME 0399 ; set timeout for 3997uS
RX 4C
RX 37
RX 1A
RX 38
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 80
TX FF
TX FF
TX 81
TX 1B
TX 8B
TX 81
TX 1B
TX C5
TX 81
TX 1E
TX F1
TX 81
TX 17
TX E1
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1A
TX 05
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1D
TX BD
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 5E
RX 35
RX EC
RX 35
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 40
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 19
TX 25
TX FF
TX FF
TX FF
TX 81
TX 1E
TX 2B
TX 81
TX 1E
TX C6
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1A
TX 47
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 9C
RX 37
RX EA
RX 37
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 00
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1E
TX E4
TX 81
TX 17
TX 8F
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 15
TX E3
TX 81
TX 18
TX 33
TX 81
TX 1E
TX 11
TX 81
TX 18
TX 84
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 8E
RX 34
RX 9C
RX 34
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX C0
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 0A
TX F1
TX 81
TX 1F
TX 22
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1E
TX B6
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1E
TX 82
TX 81
TX 1F
TX 06
TX 81
TX 1D
TX 9D
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1E
TX 45
TX FF
TX FF
TX FF
TX 81
TX 1F
TX 10
TX FF
TX FF
TX FF
TX 81
TX 1E
TX 94
TX 81
TX 1B
TX 4C
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 22
RX 2C
RX EF
RX 2C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 80
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 81
TX 1B
TX 0D
TX 81
TX 1D
TX 1A
TX 81
TX 1D
TX 3B
TX 81
TX 1A
TX CB
TX 81
TX 1A
TX 89
TX 81
TX 1C
TX AE
TX 81
TX 1C
TX 87
TX 81
TX 18
TX D5
TX 81
TX 1E
TX FC
TX 81
TX 1D
TX 7D
TX 81
TX 1D
TX 5C
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 32
RX 2B
RX BF
RX 2B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 40
TX C0
TX 49
TX 80
TX 89
TX 41
TX 4B
TX 00
TX 8B
TX C1
TX 8A
TX 81
TX 4A
TX 40
TX 4E
TX 00
TX 8E
TX C1
TX 8F
TX 81
TX 4F
TX 40
TX 8D
TX 01
TX 4D
TX C0
TX 4C
TX 80
TX 8C
TX 41
TX 44
TX 00
TX 84
TX C1
TX 85
TX 81
TX 45
TX 40
TX 87
TX 01
TX 47
TX C0
TX 46
TX 80
TX 86
TX 41
TX 82
TX 01
TX 42
TX C0
TX 43
TX 80
TX 83
TX 41
TX 41
TX 00
TX 81
TX C1
TX 80
TX 81
TX 40
TX 40
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 2C
RX 1B
RX 79
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 00
TX C1
TX 91
TX 81
TX 51
TX 40
TX 93
TX 01
TX 53
TX C0
TX 52
TX 80
TX 92
TX 41
TX 96
TX 01
TX 56
TX C0
TX 57
TX 80
TX 97
TX 41
TX 55
TX 00
TX 95
TX C1
TX 94
TX 81
TX 54
TX 40
TX 9C
TX 01
TX 5C
TX C0
TX 5D
TX 80
TX 9D
TX 41
TX 5F
TX 00
TX 9F
TX C1
TX 9E
TX 81
TX 5E
TX 40
TX 5A
TX 00
TX 9A
TX C1
TX 9B
TX 81
TX 5B
TX 40
TX 99
TX 01
TX 59
TX C0
TX 58
TX 80
TX 98
TX 41
TX 88
TX 01
TX 48
STIME 0399 ; set timeout for 3997uS
RX F1
RX 1A
RX FE
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX C0
TX C1
TX B9
TX 81
TX 79
TX 40
TX BB
TX 01
TX 7B
TX C0
TX 7A
TX 80
TX BA
TX 41
TX BE
TX 01
TX 7E
TX C0
TX 7F
TX 80
TX BF
TX 41
TX 7D
TX 00
TX BD
TX C1
TX BC
TX 81
TX 7C
TX 40
TX B4
TX 01
TX 74
TX C0
TX 75
TX 80
TX B5
TX 41
TX 77
TX 00
TX B7
TX C1
TX B6
TX 81
TX 76
TX 40
TX 72
TX 00
TX B2
TX C1
TX B3
TX 81
TX 73
TX 40
TX B1
TX 01
TX 71
TX C0
TX 70
TX 80
TX B0
TX 41
TX 50
TX 00
TX 90
STIME 0399 ; set timeout for 3997uS
RX B0
RX 1E
RX 7C
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 80
TX C0
TX 61
TX 80
TX A1
TX 41
TX 63
TX 00
TX A3
TX C1
TX A2
TX 81
TX 62
TX 40
TX 66
TX 00
TX A6
TX C1
TX A7
TX 81
TX 67
TX 40
TX A5
TX 01
TX 65
TX C0
TX 64
TX 80
TX A4
TX 41
TX 6C
TX 00
TX AC
TX C1
TX AD
TX 81
TX 6D
TX 40
TX AF
TX 01
TX 6F
TX C0
TX 6E
TX 80
TX AE
TX 41
TX AA
TX 01
TX 6A
TX C0
TX 6B
TX 80
TX AB
TX 41
TX 69
TX 00
TX A9
TX C1
TX A8
TX 81
TX 68
TX 40
TX 78
TX 00
TX B8
STIME 0399 ; set timeout for 3997uS
RX 2F
RX 1D
RX BB
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 40
TX C1
TX E9
TX 81
TX 29
TX 40
TX EB
TX 01
TX 2B
TX C0
TX 2A
TX 80
TX EA
TX 41
TX EE
TX 01
TX 2E
TX C0
TX 2F
TX 80
TX EF
TX 41
TX 2D
TX 00
TX ED
TX C1
TX EC
TX 81
TX 2C
TX 40
TX E4
TX 01
TX 24
TX C0
TX 25
TX 80
TX E5
TX 41
TX 27
TX 00
TX E7
TX C1
TX E6
TX 81
TX 26
TX 40
TX 22
TX 00
TX E2
TX C1
TX E3
TX 81
TX 23
TX 40
TX E1
TX 01
TX 21
TX C0
TX 20
TX 80
TX E0
TX 41
TX A0
TX 01
TX 60
STIME 0399 ; set timeout for 3997uS
RX F1
RX 1C
RX 3D
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 00
TX C0
TX 31
TX 80
TX F1
TX 41
TX 33
TX 00
TX F3
TX C1
TX F2
TX 81
TX 32
TX 40
TX 36
TX 00
TX F6
TX C1
TX F7
TX 81
TX 37
TX 40
TX F5
TX 01
TX 35
TX C0
TX 34
TX 80
TX F4
TX 41
TX 3C
TX 00
TX FC
TX C1
TX FD
TX 81
TX 3D
TX 40
TX FF
TX 01
TX 3F
TX C0
TX 3E
TX 80
TX FE
TX 41
TX FA
TX 01
TX 3A
TX C0
TX 3B
TX 80
TX FB
TX 41
TX 39
TX 00
TX F9
TX C1
TX F8
TX 81
TX 38
TX 40
TX 28
TX 00
TX E8
STIME 0399 ; set timeout for 3997uS
RX EF
RX 1E
RX FB
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX C0
TX C0
TX 19
TX 80
TX D9
TX 41
TX 1B
TX 00
TX DB
TX C1
TX DA
TX 81
TX 1A
TX 40
TX 1E
TX 00
TX DE
TX C1
TX DF
TX 81
TX 1F
TX 40
TX DD
TX 01
TX 1D
TX C0
TX 1C
TX 80
TX DC
TX 41
TX 14
TX 00
TX D4
TX C1
TX D5
TX 81
TX 15
TX 40
TX D7
TX 01
TX 17
TX C0
TX 16
TX 80
TX D6
TX 41
TX D2
TX 01
TX 12
TX C0
TX 13
TX 80
TX D3
TX 41
TX 11
TX 00
TX D1
TX C1
TX D0
TX 81
TX 10
TX 40
TX F0
TX 01
TX 30
STIME 0399 ; set timeout for 3997uS
RX 30
RX 1B
RX FB
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 80
TX C1
TX C1
TX 81
TX 01
TX 40
TX C3
TX 01
TX 03
TX C0
TX 02
TX 80
TX C2
TX 41
TX C6
TX 01
TX 06
TX C0
TX 07
TX 80
TX C7
TX 41
TX 05
TX 00
TX C5
TX C1
TX C4
TX 81
TX 04
TX 40
TX CC
TX 01
TX 0C
TX C0
TX 0D
TX 80
TX CD
TX 41
TX 0F
TX 00
TX CF
TX C1
TX CE
TX 81
TX 0E
TX 40
TX 0A
TX 00
TX CA
TX C1
TX CB
TX 81
TX 0B
TX 40
TX C9
TX 01
TX 09
TX C0
TX 08
TX 80
TX C8
TX 41
TX D8
TX 01
TX 18
STIME 0399 ; set timeout for 3997uS
RX 31
RX 19
RX BC
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 40
TX 80
TX FD
TX C2
TX 80
TX 05
TX 83
TX 05
TX 83
TX D8
TX EE
TX 75
TX 99
TX 90
TX 30
TX 99
TX FD
TX C2
TX 99
TX 75
TX 99
TX 00
TX 30
TX 99
TX FD
TX C2
TX 99
TX 02
TX 01
TX E9
TX 00
TX A8
TX 07
TX AC
TX 05
TX E6
TX FD
TX 12
TX 00
TX 0A
TX B3
TX EF
TX 54
TX 80
TX 70
TX 0D
TX 08
TX A3
TX AB
TX 93
TX AA
TX 83
TX A9
TX 82
TX DC
TX EB
TX 7F
TX 00
TX 22
TX 7F
TX FF
TX 22
TX 00
TX 00
TX C0
STIME 0399 ; set timeout for 3997uS
RX CA
RX 1E
RX 15
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 00
TX 00
TX 75
TX 86
TX 00
TX E4
TX 93
TX A3
TX 75
TX 86
TX 01
TX F0
TX A3
TX D9
TX F3
TX 90
TX 01
TX E9
TX 00
TX 74
TX 02
TX F0
TX A3
TX 74
TX 01
TX F0
TX A3
TX 74
TX E9
TX F0
TX A3
TX 74
TX 00
TX F0
TX 75
TX 86
TX 00
TX C2
TX AF
TX 02
TX 01
TX E8
TX 00
TX 7E
TX 3F
TX 7F
TX FF
TX 12
TX 00
TX 01
TX D0
TX 90
TX 01
TX D0
TX 00
TX 78
TX 07
TX 75
TX C9
TX 20
TX F0
TX 43
TX 80
TX 02
TX 30
STIME 0399 ; set timeout for 3997uS
RX E7
RX 1C
RX F2
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX C0
TX 30
TX 80
TX FD
TX C2
TX 80
TX 7F
TX 00
TX 20
TX 85
TX 02
TX 7F
TX FF
TX 22
TX 8B
TX 93
TX 8A
TX 83
TX 89
TX 82
TX C3
TX E5
TX 93
TX 70
TX 08
TX E5
TX 83
TX 94
TX 08
TX 40
TX 0D
TX E4
TX 22
TX B4
TX 01
TX 08
TX E5
TX 83
TX 24
TX 18
TX 40
TX 02
TX E4
TX 22
TX 74
TX FF
TX 22
TX 7F
TX FF
TX 22
TX 79
TX 34
TX 75
TX 86
TX 00
TX 90
TX 00
TX 0B
TX 2A
TX 75
TX 86
TX 01
TX 90
TX 01
TX E8
STIME 0399 ; set timeout for 3997uS
RX B5
RX 1A
RX 7F
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 80
TX 93
TX A3
TX 40
TX 03
TX F6
TX 80
TX 01
TX F2
TX 08
TX DF
TX F4
TX 02
TX 00
TX 0A
TX 05
TX 11
TX 0A
TX CD
TX 70
TX 5A
TX 75
TX C9
TX 10
TX F0
TX 01
TX 0A
TX BD
TX 22
TX 11
TX 0A
TX CD
TX 70
TX 4D
TX 75
TX C9
TX 20
TX F0
TX 01
TX 0A
TX BD
TX 22
TX 75
TX C9
TX 70
TX 75
TX 80
TX 02
TX 30
TX 80
TX FD
TX 22
TX 11
TX 0A
TX CD
TX 70
TX 36
TX ED
TX 75
TX C9
TX 04
TX F0
TX 43
TX 80
TX 02
STIME 0399 ; set timeout for 3997uS
RX 6B
RX 19
RX F5
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 40
TX E9
TX 70
TX 01
TX 0A
TX DF
TX E7
TX DE
TX E5
TX 80
TX BB
TX 54
TX C0
TX 25
TX E0
TX 60
TX 2B
TX 40
TX 89
TX E4
TX 93
TX A3
TX FA
TX E4
TX 93
TX A3
TX F8
TX E4
TX 93
TX A3
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX 75
TX 93
TX 01
TX F0
TX 75
TX 93
TX 00
TX A3
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX DF
TX E3
TX DE
TX E1
TX 80
TX 8A
TX E4
TX 93
TX A3
TX F8
TX E4
STIME 0399 ; set timeout for 3997uS
RX 60
RX 29
RX AA
RX 29
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 00
TX 80
TX 90
TX 00
TX 08
TX 04
TX E4
TX 7E
TX 01
TX 93
TX 60
TX CC
TX A3
TX FF
TX 54
TX 3F
TX 30
TX E5
TX 09
TX 54
TX 1F
TX FE
TX E4
TX 93
TX A3
TX 60
TX 01
TX 0E
TX CF
TX 54
TX E0
TX B4
TX E0
TX 29
TX E4
TX 93
TX FB
TX A3
TX E4
TX 93
TX FA
TX A3
TX E4
TX 93
TX F9
TX A3
TX E4
TX 93
TX C0
TX 83
TX C0
TX 82
TX 12
TX 00
TX 08
TX 44
TX 75
TX 93
TX 00
TX D0
TX 82
TX D0
TX 83
TX A3
TX 09
STIME 0399 ; set timeout for 3997uS
RX 3A
RX 21
RX 44
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX C0
TX FD
TX 90
TX 01
TX E8
TX 00
TX 7F
TX 00
TX 7E
TX 08
TX E4
TX F0
TX A3
TX DF
TX FC
TX DE
TX FA
TX 75
TX 81
TX A7
TX 02
TX 00
TX 0A
TX 01
TX 02
TX 00
TX 1B
TX FF
TX E4
TX 93
TX A3
TX F8
TX 54
TX 07
TX 24
TX 0C
TX C8
TX C3
TX 33
TX C4
TX 54
TX 0F
TX 44
TX 20
TX C8
TX 83
TX 40
TX 04
TX F4
TX 56
TX 80
TX 01
TX 46
TX F6
TX DF
TX E4
TX 80
TX 0C
TX 01
TX 02
TX 04
TX 08
TX 10
TX 20
TX 40
STIME 0399 ; set timeout for 3997uS
RX B5
RX 1A
RX 7E
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 80
TX FA
TX 74
TX 02
TX 93
TX F9
TX 22
TX D0
TX 93
TX D0
TX 83
TX D0
TX 82
TX F8
TX E4
TX 93
TX 70
TX 12
TX 74
TX 01
TX 93
TX 70
TX 0D
TX A3
TX A3
TX 93
TX F8
TX 74
TX 01
TX 93
TX F5
TX 82
TX 88
TX 83
TX E4
TX 73
TX 74
TX 02
TX 93
TX 68
TX 60
TX EF
TX A3
TX A3
TX A3
TX 80
TX DF
TX 8B
TX 93
TX 8A
TX 83
TX 89
TX 82
TX 15
TX 93
TX 53
TX 93
TX 7F
TX E4
TX 73
TX 78
TX FF
TX E4
TX F6
TX D8
STIME 0399 ; set timeout for 3997uS
RX 19
RX 24
RX A2
RX 24
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 40
TX 2F
TX F6
TX 18
TX E6
TX CE
TX 3E
TX F6
TX 18
TX E6
TX CD
TX 3D
TX F6
TX 18
TX E6
TX CC
TX 3C
TX F6
TX 22
TX EC
TX F6
TX 08
TX ED
TX F6
TX 08
TX EE
TX F6
TX 08
TX EF
TX F6
TX 22
TX A4
TX 25
TX 82
TX F5
TX 82
TX E5
TX F0
TX 35
TX 83
TX F5
TX 83
TX 22
TX FA
TX E6
TX FB
TX 08
TX 08
TX E6
TX F9
TX 25
TX F0
TX F6
TX 18
TX E6
TX CA
TX 3A
TX F6
TX 22
TX E4
TX 93
TX FB
TX 74
TX 01
TX 93
STIME 0399 ; set timeout for 3997uS
RX 5B
RX 26
RX A4
RX 26
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 00
TX EF
TX 13
TX FF
TX D8
TX F1
TX 22
TX E8
TX 60
TX 0F
TX EF
TX C3
TX 33
TX FF
TX EE
TX 33
TX FE
TX ED
TX 33
TX FD
TX EC
TX 33
TX FC
TX D8
TX F1
TX 22
TX E6
TX FC
TX 08
TX E6
TX FD
TX 08
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E6
TX FB
TX 08
TX E6
TX F9
TX 08
TX E6
TX FA
TX 08
TX E6
TX CB
TX F8
TX 22
TX 74
TX 01
TX FF
TX 33
TX 95
TX E0
TX FE
TX FD
TX FC
TX 08
TX 08
TX 08
TX E6
TX CF
STIME 0399 ; set timeout for 3997uS
RX 94
RX 28
RX 9D
RX 28
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX C0
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX 22
TX EF
TX 6B
TX FF
TX EE
TX 6A
TX FE
TX ED
TX 69
TX FD
TX EC
TX 68
TX FC
TX 22
TX CF
TX F4
TX CF
TX CE
TX F4
TX CE
TX CD
TX F4
TX CD
TX CC
TX F4
TX CC
TX 22
TX EB
TX 9F
TX F5
TX F0
TX EA
TX 9E
TX 42
TX F0
TX E9
TX 9D
TX 42
TX F0
TX E8
TX 9C
TX 45
TX F0
TX 22
TX E8
TX 60
TX 0F
TX EC
TX C3
TX 13
TX FC
TX ED
TX 13
TX FD
TX EE
TX 13
TX FE
STIME 0399 ; set timeout for 3997uS
RX 22
RX 2D
RX EA
RX 2D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 80
TX D5
TX F0
TX E9
TX E4
TX CE
TX FD
TX 22
TX ED
TX F8
TX F5
TX F0
TX EE
TX 00
TX 84
TX 20
TX D2
TX 1C
TX FE
TX AD
TX F0
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX ED
TX 33
TX FD
TX 40
TX 07
TX 98
TX 50
TX 06
TX D5
TX F0
TX F2
TX 22
TX C3
TX 98
TX FD
TX 0F
TX D5
TX F0
TX EA
TX 22
TX EF
TX 2B
TX FF
TX EE
TX 3A
TX FE
TX ED
TX 39
TX FD
TX EC
TX 38
TX FC
TX 22
TX EF
TX 4B
TX FF
TX EE
TX 4A
STIME 0399 ; set timeout for 3997uS
RX 66
RX 29
RX EE
RX 29
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 40
TX 93
TX E4
TX 93
TX 22
TX BB
TX 00
TX 02
TX F7
TX 22
TX BB
TX 80
TX 00
TX 50
TX 09
TX 89
TX 82
TX 8A
TX 83
TX 8B
TX 93
TX 15
TX 93
TX F0
TX 22
TX BC
TX 00
TX 0B
TX BE
TX 00
TX 29
TX EF
TX 8D
TX F0
TX 84
TX FF
TX AD
TX F0
TX 22
TX E4
TX CC
TX F8
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX EE
TX 33
TX FE
TX EC
TX 33
TX FC
TX EE
TX 9D
TX EC
TX 98
TX 40
TX 05
TX FC
TX EE
TX 9D
TX FE
TX 0F
STIME 0399 ; set timeout for 3997uS
RX 36
RX 23
RX 7E
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 00
TX 02
TX 00
TX 09
TX BB
TX 01
TX 95
TX 00
TX 00
TX 32
TX FF
TX FF
TX 01
TX 1E
TX D5
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX 11
TX 1F
TX 1A
TX A6
TX 07
TX 08
TX 1E
TX 80
TX F1
TX 22
TX FF
TX 01
TX 08
TX 08
TX EF
TX FE
TX ED
TX FF
TX 22
TX 01
TX 19
TX 74
TX EB
TX 70
TX 02
TX E7
TX 22
TX 89
TX 82
TX 8A
TX 83
TX 14
TX 10
TX E7
TX 04
TX F5
TX 93
TX E0
TX 22
TX F5
STIME 0399 ; set timeout for 3997uS
RX D5
RX 19
RX DD
RX 19
SUCCESS
