Nathalie Drach , Jean-Luc Béchennec , Olivier Temam, Increasing hardware data prefetching performance using the second-level cache, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.4-5, p.137-149, December 2002
Georgi N. Gaydadjiev , Stamatis Vassiliadis, SAD prefetching for MPEG4 using flux caches, Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 17-20, 2006, Samos, Greece
Xianglei Dang , Xiaoyin Wang , Dong Tong , Junlin Lu , Jiangfang Yi , Keyi Wang, S/DC: a storage and energy efficient data prefetcher, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Harel Paz , Erez Petrank, Using prefetching to improve reference-counting garbage collectors, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
M. Ohmacht , R. A. Bergamaschi , S. Bhattacharya , A. Gara , M. E. Giampapa , B. Gopalsamy , R. A. Haring , D. Hoenicke , D. J. Krolak , J. A. Marcella , B. J. Nathanson , V. Salapura , M. E. Wazlowski, Blue Gene/L compute chip: memory and Ethernet subsystem, IBM Journal of Research and Development, v.49 n.2, p.255-264, March 2005
O. A. Chetverina, Alternatives of profile-guided code optimizations for one-stage compilation, Programming and Computing Software, v.42 n.1, p.34-40, January   2016
Alexander Gendler , Avi Mendelson , Yitzhak Birk, A PAB-based multi-prefetcher mechanism, International Journal of Parallel Programming, v.34 n.2, p.171-188, April 2006
Junhee Yoo , Sungjoo Yoo , Kiyoung Choi, Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Harald Devos , Jan Van Campenhout , Ingrid Verbauwhede , Dirk Stroobandt, Constructing application-specific memory hierarchies on FPGAs, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Qiong Zou , Xiao-Feng Li , Long-Bing Zhang, Runtime engine for dynamic profile guided stride prefetching, Journal of Computer Science and Technology, v.23 n.4, p.633-643, July 2008
Ruud A. Haring, Design of the IBM Blue Gene/Q compute chip, IBM Journal of Research and Development, v.57 n.1, p.1-12, January 2013
Mehdi Modarressi , Maziar Goudarzi , Shaahin Hessabi, Application-Specific hardware-driven prefetching to improve data cache performance, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore
Ramesh V Peri , John Fernando , Ravi Kolagotla, Addressing mode driven low power data caches for embedded processors, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.129-135, June 20-20, 2004, Munich, Germany
Binny S. Gill , Dharmendra S. Modha, SARC: sequential prefetching in adaptive replacement cache, Proceedings of the annual conference on USENIX Annual Technical Conference, p.33-33, April 10-15, 2005, Anaheim, CA
Hong-Koo Kang , Joung-Joon Kim , Dong-Oh Kim , Ki-Joon Han, An Extended R-Tree Indexing Method Using Selective Prefetching in Main Memory, Proceedings of the 7th international conference on Computational Science, Part I: ICCS 2007, p.692-699, May 27-30, 2007, Beijing, China
Ismail Kadayif , Mahmut Kandemir , Guilin Chen, Studying interactions between prefetching and cache line turnoff, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Catherine Mills Olschanowsky , Mustafa M. Tikir , Laura Carrington , Allan Snavely, PSnAP: accurate synthetic address streams through memory profiles, Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing, p.353-367, October 08-10, 2009, Newark, DE
Jianxun Liu , Shensheng Zhang , Jian Cao , Jinmin Hu, An Agent Enhanced Framework to Support Pre-dispatching of Tasks in Workflow Management Systems, Proceedings of the First International Conference on Engineering and Deployment of Cooperative Information Systems, p.80-89, September 17-20, 2002
Akira Yamawaki , Seiichi Serikawa , Masahiko Iwane, An efficient hardware architecture from c program with memory access to hardware, Proceedings of the 2010 international conference on Computational Science and Its Applications, March 23-26, 2010, Fukuoka, Japan
Jongeun Lee , Aviral Shrivastava, Static analysis of processor stall cycle aggregation, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Ismail Kadayif , Mahmut Kandemir , Feihui Li, Prefetching-aware cache line turnoff for saving leakage energy, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Aggregating processor free time for energy reduction, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
Vlad-Mihai Panait , Amit Sasturkar , Weng-Fai Wong, Static Identification of Delinquent Loads, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.303, March 20-24, 2004, Palo Alto, California
Resit Sendag , Ying Chen , David J. Lilja, The Impact of Incorrectly Speculated Memory Operations in a Multithreaded Architecture, IEEE Transactions on Parallel and Distributed Systems, v.16 n.3, p.271-285, March 2005
Jason Cong , Hui Huang , Chunyue Liu , Yi Zou, A reuse-aware prefetching scheme for scratchpad memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California
Pietro Cicotti , Laura Carrington , Andrew Chien, Toward application-specific memory reconfiguration for energy efficiency, Proceedings of the 1st International Workshop on Energy Efficient Supercomputing, p.1-8, November 17-21, 2013, Denver, Colorado
Nagendra Gulur , Mahesh Mehendale , R. Manikantan , R. Govindarajan, Bi-Modal DRAM Cache: A Scalable and Effective Die-Stacked DRAM Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom
Françoise Fabret , H. Arno Jacobsen , François Llirbat , Joăo Pereira , Kenneth A. Ross , Dennis Shasha, Filtering algorithms and implementation for very fast publish/subscribe systems, ACM SIGMOD Record, v.30 n.2, p.115-126, June 2001
Jike Cui , Mansur. H. Samadzadeh, A new hybrid approach to exploit localities: LRFU with adaptive prefetching, ACM SIGMETRICS Performance Evaluation Review, v.31 n.3, p.37-43, December 2003
Hsiao-Hsi Wang , Kuan-Ching Li , Kuo-Jen Wang , Ssu-Hsuan Lu, On the Design and Implementation of an Effective Prefetch Strategy for DSM Systems, The Journal of Supercomputing, v.37 n.1, p.91-112, July      2006
Jean Christophe Beyler , Philippe Clauss, Performance driven data cache prefetching in a dynamic software optimization system, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Sai Prashanth Muralidhara , Mahmut Kandemir , Yuanrui Zhang, Bandwidth constrained coordinated HW/SW prefetching for multicores, Proceedings of the 17th international conference on Parallel processing, August 29-September 02, 2011, Bordeaux, France
Jongeun Lee , Aviral Shrivastava, PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded Systems, ACM Transactions on Embedded Computing Systems (TECS), v.11 n.2, p.1-27, July 2012
Xi Chen , Lei Yang , Robert P. Dick , Li Shang , Haris Lekatsas, C-pack: a high-performance microprocessor cache compression algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.8, p.1196-1208, August 2010
Carsten Binnig , Stefan Hildenbrand , Franz Färber, Dictionary-based order-preserving string compression for main memory column stores, Proceedings of the 2009 ACM SIGMOD International Conference on Management of data, June 29-July 02, 2009, Providence, Rhode Island, USA
Resit Sendag , David J. Lilja , Steven R. Kunkel, Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.468-480, August 27-30, 2002
Sung Hoon Baek , Kyu Ho Park, Matrix-Stripe-Cache-Based Contiguity Transform for Fragmented Writes in RAID-5, IEEE Transactions on Computers, v.56 n.8, p.1040-1054, August 2007
Kenneth A. Ross, Conjunctive selection conditions in main memory, Proceedings of the twenty-first ACM SIGMOD-SIGACT-SIGART symposium on Principles of database systems, June 03-05, 2002, Madison, Wisconsin
Weidong Shi , Hsien-Hsin S. Lee , Mrinmoy Ghosh , Chenghuai Lu , Alexandra Boldyreva, High Efficiency Counter Mode Security Architecture via Prediction and Precomputation, ACM SIGARCH Computer Architecture News, v.33 n.2, p.14-24, May 2005
Brendon Cahoon , Kathryn S. McKinley, Simple and effective array prefetching in Java, Proceedings of the 2002 joint ACM-ISCOPE conference on Java Grande, p.86-95, November 03-05, 2002, Seattle, Washington, USA
Kenneth A. Ross, Selection conditions in main memory, ACM Transactions on Database Systems (TODS), v.29 n.1, p.132-161, March 2004
Luis M. Ramos , José Luis Briz , Pablo E. Ibáñez , Victor Viñals, Data prefetching in a cache hierarchy with high bandwidth and capacity, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
Luis M. Ramos , José Luis Briz , Pablo E. Ibáñez , Victor Viñals, Data prefetching in a cache hierarchy with high bandwidth and capacity, Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures, p.37-44, September 16-20, 2006, Seattle, Washington
Tong Chen , Tao Zhang , Zehra Sura , Mar Gonzales Tallada, Prefetching irregular references for software cache on cell, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA
Hongsik Lee , Dong Nguyen , Jongeun Lee, Optimizing stream program performance on CGRA-based systems, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Nan Zhang, Resolving a L2-prefetch-caused parallel nonscaling on Intel Core microarchitecture, Journal of Parallel and Distributed Computing, v.71 n.7, p.915-924, July, 2011
Yonghong Song , Spiros Kalogeropulos , Partha Tirumalai, Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.99-109, September 17-21, 2005
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006
Mahmut Kandemir , Yuanrui Zhang , Ozcan Ozturk, Adaptive prefetching for shared cache based chip multiprocessors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Zhen Yang , Xudong Shi , Feiqi Su , Jih-Kwon Peir, Overlapping dependent loads with addressless preload, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA
Gokul B. Kandiraju , Anand Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
Xudong Shi , Zhen Yang , Jih-Kwon Peir , Lu Peng , Yen-Kuang Chen , Victor Lee , Bob Liang, Coterminous locality and coterminous group data prefetching on chip-multiprocessors, Proceedings of the 20th international conference on Parallel and distributed processing, p.89-89, April 25-29, 2006, Rhodes Island, Greece
Ali-Reza Adl-Tabatabai , Richard L. Hudson , Mauricio J. Serrano , Sreenivas Subramoney, Prefetch injection based on hardware monitoring and object metadata, ACM SIGPLAN Notices, v.39 n.6, May 2004
David Siegwart , Martin Hirzel, Improving locality with parallel hierarchical copying GC, Proceedings of the 5th international symposium on Memory management, June 10-11, 2006, Ottawa, Ontario, Canada
Fangfei Liu , Ruby B. Lee, Random Fill Cache Architecture, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom
Jun Yan , Wei Zhang, Hybrid multi-core architecture for boosting single-threaded performance, ACM SIGARCH Computer Architecture News, v.35 n.1, p.141-148, March 2007
Weng-Fai Wong, Targeted data prefetching, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore
Ismail Kadayif , Ayhan Zorlubas , Selcuk Koyuncu , Olcay Kabal , Davut Akcicek , Yucel Sahin , Mahmut Kandemir, Capturing and optimizing the interactions between prefetching and cache line turnoff, Microprocessors & Microsystems, v.32 n.7, p.394-404, October, 2008
Weidong Shi , Hsien-Hsin S. Lee, Accelerating memory decryption and authentication with frequent value prediction, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
Krishna V. Palem , Lakshmi N. Chakrapani , Sudhakar Yalamanchili, A framework for compiler driven design space exploration for embedded system customization, Proceedings of the 9th Asian Computing Science conference on Advances in Computer Science: dedicated to Jean-Louis Lassez on the Occasion of His 5th Cycle Birthday, December 08-10, 2004, Chiang Mai, Thailand
Xiangyao Yu , Syed Kamran Haider , Ling Ren , Christopher Fletcher , Albert Kwon , Marten van Dijk , Srinivas Devadas, PrORAM: dynamic prefetcher for oblivious RAM, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon
Michael Frasca , Ramya Prabhakar , Padma Raghavan , Mahmut Kandemir, Virtual I/O caching: dynamic storage cache management for concurrent workloads, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington
Trishul M. Chilimbi , Martin Hirzel, Dynamic hot data stream prefetching for general-purpose programs, ACM SIGPLAN Notices, v.37 n.5, May 2002
Peng Zhao , Shimin Cui , Yaoqing Gao , Raúl Silvera , José Nelson Amaral,Forma: A framework for safe automatic array reshaping, ACM Transactions on Programming Languages and Systems (TOPLAS), v.30 n.1, p.2-es, November 2007
Jacob Leverich , Hideho Arakida , Alex Solomatnikov , Amin Firoozshahian , Mark Horowitz , Christos Kozyrakis, Comparing memory systems for chip multiprocessors, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007
Xiangyao Yu , Christopher J. Hughes , Nadathur Satish , Srinivas Devadas, IMP: indirect memory prefetcher, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
Kaushik Ravichandran , Santosh Pande, Multiverse: efficiently supporting distributed high-level speculation, ACM SIGPLAN Notices, v.48 n.10, October 2013
Jaekyu Lee , Hyesoon Kim , Richard Vuduc, When Prefetching Works, When It Doesn’t, and Why, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.1, p.1-29, March 2012
A. Mahjur , A. H. Jahangir , A. H. Gholamipour, On the performance of trace locality of reference, Performance Evaluation, v.60 n.1-4, p.51-72, May 2005
Christina M. Patrick , Mahmut Kandemir , Mustafa Karaköy , Seung Woo Son , Alok Choudhary, Cashing in on hints for better prefetching and caching in PVFS and MPI-IO, Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing, June 21-25, 2010, Chicago, Illinois
Lingda Li , Junlin Lu , Xu Cheng, Block value based insertion policy for high performance last-level caches, Proceedings of the 28th ACM international conference on Supercomputing, June 10-13, 2014, Munich, Germany
Kristof Beyls , Erik H. D'Hollander, Generating cache hints for improved program efficiency, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.4, p.223-250, April 2005
Nikolas Askitis, Fast and compact hash tables for integer keys, Proceedings of the Thirty-Second Australasian Conference on Computer Science, January 01-01, 2009, Wellington, New Zealand
Jacob Leverich , Hideho Arakida , Alex Solomatnikov , Amin Firoozshahian , Mark Horowitz , Christos Kozyrakis, Comparative evaluation of memory models for chip multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.3, p.1-30, November 2008
Seung Woo Son , Mahmut Kandemir , Mustafa Karakoy , Dhruva Chakrabarti, A compiler-directed data prefetching scheme for chip multiprocessors, ACM SIGPLAN Notices, v.44 n.4, April 2009
Peter Yiannacouras , J. Gregory Steffan , Jonathan Rose, Portable, flexible, and scalable soft vector processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1429-1442, August 2012
Nikolas Askitis , Justin Zobel, Redesigning the string hash table, burst trie, and BST to exploit cache, Journal of Experimental Algorithmics (JEA), 15, 2010
Ulrich Meyer , Peter Sanders , Jop Sibeyn, Algorithms for memory hierarchies: advanced lectures, Springer-Verlag, Berlin, Heidelberg, 2003
