Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  6 14:19:02 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FaultInjector_timing_summary_routed.rpt -pb FaultInjector_timing_summary_routed.pb -rpx FaultInjector_timing_summary_routed.rpx -warn_on_violation
| Design       : FaultInjector
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            FaultyOp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 3.134ns (50.382%)  route 3.086ns (49.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=11, routed)          1.583     2.366    FaultLocation_IBUF[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.097     2.463 r  FaultyOp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.503     3.966    FaultyOp_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         2.253     6.220 r  FaultyOp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.220    FaultyOp[2]
    K17                                                               r  FaultyOp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 3.094ns (51.443%)  route 2.921ns (48.557%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.578     2.357    FaultLocation_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I1_O)        0.097     2.454 r  FaultyB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.343     3.798    FaultyB_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.217     6.015 r  FaultyB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.015    FaultyB[1]
    U19                                                               r  FaultyB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyOp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 3.090ns (51.961%)  route 2.857ns (48.039%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.462     2.242    FaultLocation_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.097     2.339 r  FaultyOp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.394     3.734    FaultyOp_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         2.213     5.947 r  FaultyOp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.947    FaultyOp[0]
    P17                                                               r  FaultyOp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[3]
                            (input port)
  Destination:            FaultyB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 3.111ns (52.439%)  route 2.822ns (47.561%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  FaultLocation[3] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.784     0.784 r  FaultLocation_IBUF[3]_inst/O
                         net (fo=11, routed)          1.472     2.256    FaultLocation_IBUF[3]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.097     2.353 r  FaultyB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.350     3.703    FaultyB_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.230     5.934 r  FaultyB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.934    FaultyB[3]
    P18                                                               r  FaultyB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyOp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 3.086ns (52.021%)  route 2.846ns (47.979%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.461     2.241    FaultLocation_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.097     2.338 r  FaultyOp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.385     3.723    FaultyOp_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.209     5.932 r  FaultyOp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.932    FaultyOp[1]
    N17                                                               r  FaultyOp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 3.094ns (52.333%)  route 2.818ns (47.667%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.431     2.211    FaultLocation_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.097     2.308 r  FaultyB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.387     3.695    FaultyB_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.217     5.912 r  FaultyB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.912    FaultyB[2]
    R18                                                               r  FaultyB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.102ns (52.533%)  route 2.803ns (47.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.425     2.205    FaultLocation_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.097     2.302 r  FaultyB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.379     3.680    FaultyB_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         2.225     5.906 r  FaultyB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.906    FaultyB[0]
    V19                                                               r  FaultyB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[0]
                            (input port)
  Destination:            FaultyA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.107ns (53.282%)  route 2.725ns (46.718%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  FaultLocation[0] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  FaultLocation_IBUF[0]_inst/O
                         net (fo=11, routed)          1.384     2.170    FaultLocation_IBUF[0]
    SLICE_X0Y8           LUT5 (Prop_lut5_I3_O)        0.097     2.267 r  FaultyA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.607    FaultyA_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.225     5.832 r  FaultyA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.832    FaultyA[0]
    T18                                                               r  FaultyA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            FaultyA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.099ns (53.590%)  route 2.684ns (46.410%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=11, routed)          1.342     2.122    FaultLocation_IBUF[1]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.097     2.219 r  FaultyA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.342     3.561    FaultyA_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.222     5.783 r  FaultyA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.783    FaultyA[1]
    T17                                                               r  FaultyA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[0]
                            (input port)
  Destination:            FaultyA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 3.105ns (54.701%)  route 2.571ns (45.299%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  FaultLocation[0] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  FaultLocation_IBUF[0]_inst/O
                         net (fo=11, routed)          1.177     1.962    FaultLocation_IBUF[0]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.097     2.059 r  FaultyA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.394     3.454    FaultyA_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.222     5.676 r  FaultyA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.676    FaultyA[2]
    W19                                                               r  FaultyA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            FaultyB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.333ns (62.438%)  route 0.802ns (37.562%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.384     0.561    b_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.606 r  FaultyB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.025    FaultyB_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.136 r  FaultyB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.136    FaultyB[2]
    R18                                                               r  FaultyB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            FaultyA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.327ns (61.582%)  route 0.828ns (38.418%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=11, routed)          0.441     0.605    FaultLocation_IBUF[2]
    SLICE_X0Y8           LUT5 (Prop_lut5_I1_O)        0.045     0.650 r  FaultyA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.387     1.036    FaultyA_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.155 r  FaultyA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.155    FaultyA[0]
    T18                                                               r  FaultyA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            FaultyB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.319ns (60.562%)  route 0.859ns (39.438%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.461     0.623    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.045     0.668 r  FaultyB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.398     1.066    FaultyB_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.178 r  FaultyB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.178    FaultyB[1]
    U19                                                               r  FaultyB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[0]
                            (input port)
  Destination:            FaultyOp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.327ns (60.889%)  route 0.853ns (39.111%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Operation[0] (IN)
                         net (fo=0)                   0.000     0.000    Operation[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Operation_IBUF[0]_inst/O
                         net (fo=1, routed)           0.430     0.605    Operation_IBUF[0]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     0.650 r  FaultyOp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.073    FaultyOp_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.180 r  FaultyOp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.180    FaultyOp[0]
    P17                                                               r  FaultyOp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            FaultyA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.324ns (60.761%)  route 0.855ns (39.239%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=11, routed)          0.447     0.611    FaultLocation_IBUF[2]
    SLICE_X0Y8           LUT5 (Prop_lut5_I1_O)        0.045     0.656 r  FaultyA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.064    FaultyA_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.180 r  FaultyA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.180    FaultyA[1]
    T17                                                               r  FaultyA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[1]
                            (input port)
  Destination:            FaultyOp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.303ns (59.504%)  route 0.887ns (40.496%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Operation[1] (IN)
                         net (fo=0)                   0.000     0.000    Operation[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Operation_IBUF[1]_inst/O
                         net (fo=1, routed)           0.465     0.620    Operation_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     0.665 r  FaultyOp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.087    FaultyOp_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.190 r  FaultyOp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.190    FaultyOp[1]
    N17                                                               r  FaultyOp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            FaultyB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.344ns (61.348%)  route 0.847ns (38.652%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.421     0.601    b_IBUF[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.646 r  FaultyB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.072    FaultyB_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.191 r  FaultyB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.191    FaultyB[0]
    V19                                                               r  FaultyB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[2]
                            (input port)
  Destination:            FaultyOp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.358ns (60.709%)  route 0.879ns (39.291%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Operation[2] (IN)
                         net (fo=0)                   0.000     0.000    Operation[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Operation_IBUF[2]_inst/O
                         net (fo=1, routed)           0.382     0.548    Operation_IBUF[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.045     0.593 r  FaultyOp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.091    FaultyOp_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.237 r  FaultyOp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.237    FaultyOp[2]
    K17                                                               r  FaultyOp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            FaultyA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.329ns (59.300%)  route 0.912ns (40.700%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           0.490     0.655    a_IBUF[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.700 r  FaultyA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.122    FaultyA_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.240 r  FaultyA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.240    FaultyA[3]
    W18                                                               r  FaultyA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            FaultyA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.334ns (59.507%)  route 0.908ns (40.493%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           0.485     0.658    a_IBUF[2]
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.703 r  FaultyA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.126    FaultyA_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.242 r  FaultyA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.242    FaultyA[2]
    W19                                                               r  FaultyA[2] (OUT)
  -------------------------------------------------------------------    -------------------





