
b11_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a14  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002ba8  08002ba8  00012ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bd8  08002bd8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002bd8  08002bd8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bd8  08002bd8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bd8  08002bd8  00012bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bdc  08002bdc  00012bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002bec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002bec  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d36  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015af  00000000  00000000  00029d72  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000998  00000000  00000000  0002b328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008e0  00000000  00000000  0002bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f2e5  00000000  00000000  0002c5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008f02  00000000  00000000  0004b885  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c0f2c  00000000  00000000  00054787  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001156b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027a0  00000000  00000000  00115730  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002b90 	.word	0x08002b90

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002b90 	.word	0x08002b90

080001d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001dc:	2120      	movs	r1, #32
 80001de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001e2:	f000 fccb 	bl	8000b7c <HAL_GPIO_TogglePin>
}
 80001e6:	bf00      	nop
 80001e8:	3708      	adds	r7, #8
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
	...

080001f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001f4:	f000 f9a8 	bl	8000548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001f8:	f000 f80a 	bl	8000210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001fc:	f000 f8b6 	bl	800036c <MX_GPIO_Init>
  MX_TIM4_Init();
 8000200:	f000 f864 	bl	80002cc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000204:	4801      	ldr	r0, [pc, #4]	; (800020c <main+0x1c>)
 8000206:	f002 f845 	bl	8002294 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800020a:	e7fe      	b.n	800020a <main+0x1a>
 800020c:	20000028 	.word	0x20000028

08000210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b0a6      	sub	sp, #152	; 0x98
 8000214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000216:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800021a:	2228      	movs	r2, #40	; 0x28
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f002 fcae 	bl	8002b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000224:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000228:	2200      	movs	r2, #0
 800022a:	601a      	str	r2, [r3, #0]
 800022c:	605a      	str	r2, [r3, #4]
 800022e:	609a      	str	r2, [r3, #8]
 8000230:	60da      	str	r2, [r3, #12]
 8000232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2258      	movs	r2, #88	; 0x58
 8000238:	2100      	movs	r1, #0
 800023a:	4618      	mov	r0, r3
 800023c:	f002 fca0 	bl	8002b80 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000240:	2302      	movs	r3, #2
 8000242:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000244:	2301      	movs	r3, #1
 8000246:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000248:	2310      	movs	r3, #16
 800024a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024e:	2302      	movs	r3, #2
 8000250:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000258:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800025c:	2300      	movs	r3, #0
 800025e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000268:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fc9f 	bl	8000bb0 <HAL_RCC_OscConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000278:	f000 f8a8 	bl	80003cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027c:	230f      	movs	r3, #15
 800027e:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000280:	2302      	movs	r3, #2
 8000282:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800028c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000292:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000296:	2100      	movs	r1, #0
 8000298:	4618      	mov	r0, r3
 800029a:	f001 fb9f 	bl	80019dc <HAL_RCC_ClockConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002a4:	f000 f892 	bl	80003cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM34;
 80002a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80002ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80002ae:	2300      	movs	r3, #0
 80002b0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	4618      	mov	r0, r3
 80002b6:	f001 fd77 	bl	8001da8 <HAL_RCCEx_PeriphCLKConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002c0:	f000 f884 	bl	80003cc <Error_Handler>
  }
}
 80002c4:	bf00      	nop
 80002c6:	3798      	adds	r7, #152	; 0x98
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b088      	sub	sp, #32
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002d2:	f107 0310 	add.w	r3, r7, #16
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80002ea:	4b1e      	ldr	r3, [pc, #120]	; (8000364 <MX_TIM4_Init+0x98>)
 80002ec:	4a1e      	ldr	r2, [pc, #120]	; (8000368 <MX_TIM4_Init+0x9c>)
 80002ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15999;
 80002f0:	4b1c      	ldr	r3, [pc, #112]	; (8000364 <MX_TIM4_Init+0x98>)
 80002f2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80002f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f8:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <MX_TIM4_Init+0x98>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 80002fe:	4b19      	ldr	r3, [pc, #100]	; (8000364 <MX_TIM4_Init+0x98>)
 8000300:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000304:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000306:	4b17      	ldr	r3, [pc, #92]	; (8000364 <MX_TIM4_Init+0x98>)
 8000308:	2200      	movs	r2, #0
 800030a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800030c:	4b15      	ldr	r3, [pc, #84]	; (8000364 <MX_TIM4_Init+0x98>)
 800030e:	2200      	movs	r2, #0
 8000310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000312:	4814      	ldr	r0, [pc, #80]	; (8000364 <MX_TIM4_Init+0x98>)
 8000314:	f001 ff66 	bl	80021e4 <HAL_TIM_Base_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800031e:	f000 f855 	bl	80003cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000322:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000326:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000328:	f107 0310 	add.w	r3, r7, #16
 800032c:	4619      	mov	r1, r3
 800032e:	480d      	ldr	r0, [pc, #52]	; (8000364 <MX_TIM4_Init+0x98>)
 8000330:	f002 f93f 	bl	80025b2 <HAL_TIM_ConfigClockSource>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800033a:	f000 f847 	bl	80003cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800033e:	2300      	movs	r3, #0
 8000340:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000342:	2300      	movs	r3, #0
 8000344:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	4619      	mov	r1, r3
 800034a:	4806      	ldr	r0, [pc, #24]	; (8000364 <MX_TIM4_Init+0x98>)
 800034c:	f002 fb4a 	bl	80029e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8000356:	f000 f839 	bl	80003cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800035a:	bf00      	nop
 800035c:	3720      	adds	r7, #32
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000028 	.word	0x20000028
 8000368:	40000800 	.word	0x40000800

0800036c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b086      	sub	sp, #24
 8000370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
 800037e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <MX_GPIO_Init+0x5c>)
 8000382:	695b      	ldr	r3, [r3, #20]
 8000384:	4a10      	ldr	r2, [pc, #64]	; (80003c8 <MX_GPIO_Init+0x5c>)
 8000386:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800038a:	6153      	str	r3, [r2, #20]
 800038c:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <MX_GPIO_Init+0x5c>)
 800038e:	695b      	ldr	r3, [r3, #20]
 8000390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000394:	603b      	str	r3, [r7, #0]
 8000396:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000398:	2200      	movs	r2, #0
 800039a:	2120      	movs	r1, #32
 800039c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a0:	f000 fbd4 	bl	8000b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80003a4:	2320      	movs	r3, #32
 80003a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a8:	2301      	movs	r3, #1
 80003aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ac:	2300      	movs	r3, #0
 80003ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b0:	2300      	movs	r3, #0
 80003b2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	4619      	mov	r1, r3
 80003b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003bc:	f000 fa3c 	bl	8000838 <HAL_GPIO_Init>

}
 80003c0:	bf00      	nop
 80003c2:	3718      	adds	r7, #24
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	40021000 	.word	0x40021000

080003cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003d0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d2:	e7fe      	b.n	80003d2 <Error_Handler+0x6>

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003da:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <HAL_MspInit+0x44>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	4a0e      	ldr	r2, [pc, #56]	; (8000418 <HAL_MspInit+0x44>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6193      	str	r3, [r2, #24]
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <HAL_MspInit+0x44>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <HAL_MspInit+0x44>)
 80003f4:	69db      	ldr	r3, [r3, #28]
 80003f6:	4a08      	ldr	r2, [pc, #32]	; (8000418 <HAL_MspInit+0x44>)
 80003f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003fc:	61d3      	str	r3, [r2, #28]
 80003fe:	4b06      	ldr	r3, [pc, #24]	; (8000418 <HAL_MspInit+0x44>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	40021000 	.word	0x40021000

0800041c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a0d      	ldr	r2, [pc, #52]	; (8000460 <HAL_TIM_Base_MspInit+0x44>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d113      	bne.n	8000456 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800042e:	4b0d      	ldr	r3, [pc, #52]	; (8000464 <HAL_TIM_Base_MspInit+0x48>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a0c      	ldr	r2, [pc, #48]	; (8000464 <HAL_TIM_Base_MspInit+0x48>)
 8000434:	f043 0304 	orr.w	r3, r3, #4
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b0a      	ldr	r3, [pc, #40]	; (8000464 <HAL_TIM_Base_MspInit+0x48>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 0304 	and.w	r3, r3, #4
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000446:	2200      	movs	r2, #0
 8000448:	2100      	movs	r1, #0
 800044a:	201e      	movs	r0, #30
 800044c:	f000 f9bd 	bl	80007ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000450:	201e      	movs	r0, #30
 8000452:	f000 f9d6 	bl	8000802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000456:	bf00      	nop
 8000458:	3710      	adds	r7, #16
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	40000800 	.word	0x40000800
 8000464:	40021000 	.word	0x40021000

08000468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800046c:	e7fe      	b.n	800046c <NMI_Handler+0x4>

0800046e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000472:	e7fe      	b.n	8000472 <HardFault_Handler+0x4>

08000474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000478:	e7fe      	b.n	8000478 <MemManage_Handler+0x4>

0800047a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800047a:	b480      	push	{r7}
 800047c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800047e:	e7fe      	b.n	800047e <BusFault_Handler+0x4>

08000480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000484:	e7fe      	b.n	8000484 <UsageFault_Handler+0x4>

08000486 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000486:	b480      	push	{r7}
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800048a:	bf00      	nop
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr

08000494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000498:	bf00      	nop
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr

080004a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b4:	f000 f88e 	bl	80005d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}

080004bc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <TIM4_IRQHandler+0x10>)
 80004c2:	f001 ff57 	bl	8002374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000028 	.word	0x20000028

080004d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004d4:	4b06      	ldr	r3, [pc, #24]	; (80004f0 <SystemInit+0x20>)
 80004d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004da:	4a05      	ldr	r2, [pc, #20]	; (80004f0 <SystemInit+0x20>)
 80004dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800052c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004f8:	480d      	ldr	r0, [pc, #52]	; (8000530 <LoopForever+0x6>)
  ldr r1, =_edata
 80004fa:	490e      	ldr	r1, [pc, #56]	; (8000534 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004fc:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <LoopForever+0xe>)
  movs r3, #0
 80004fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000500:	e002      	b.n	8000508 <LoopCopyDataInit>

08000502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000506:	3304      	adds	r3, #4

08000508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800050c:	d3f9      	bcc.n	8000502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800050e:	4a0b      	ldr	r2, [pc, #44]	; (800053c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000510:	4c0b      	ldr	r4, [pc, #44]	; (8000540 <LoopForever+0x16>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000514:	e001      	b.n	800051a <LoopFillZerobss>

08000516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000518:	3204      	adds	r2, #4

0800051a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800051c:	d3fb      	bcc.n	8000516 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800051e:	f7ff ffd7 	bl	80004d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000522:	f002 fb09 	bl	8002b38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000526:	f7ff fe63 	bl	80001f0 <main>

0800052a <LoopForever>:

LoopForever:
    b LoopForever
 800052a:	e7fe      	b.n	800052a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800052c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000534:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000538:	08002be0 	.word	0x08002be0
  ldr r2, =_sbss
 800053c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000540:	20000078 	.word	0x20000078

08000544 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000544:	e7fe      	b.n	8000544 <ADC1_2_IRQHandler>
	...

08000548 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800054c:	4b08      	ldr	r3, [pc, #32]	; (8000570 <HAL_Init+0x28>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a07      	ldr	r2, [pc, #28]	; (8000570 <HAL_Init+0x28>)
 8000552:	f043 0310 	orr.w	r3, r3, #16
 8000556:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000558:	2003      	movs	r0, #3
 800055a:	f000 f92b 	bl	80007b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800055e:	2000      	movs	r0, #0
 8000560:	f000 f808 	bl	8000574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000564:	f7ff ff36 	bl	80003d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000568:	2300      	movs	r3, #0
}
 800056a:	4618      	mov	r0, r3
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40022000 	.word	0x40022000

08000574 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800057c:	4b12      	ldr	r3, [pc, #72]	; (80005c8 <HAL_InitTick+0x54>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	4b12      	ldr	r3, [pc, #72]	; (80005cc <HAL_InitTick+0x58>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	4619      	mov	r1, r3
 8000586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058a:	fbb3 f3f1 	udiv	r3, r3, r1
 800058e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000592:	4618      	mov	r0, r3
 8000594:	f000 f943 	bl	800081e <HAL_SYSTICK_Config>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800059e:	2301      	movs	r3, #1
 80005a0:	e00e      	b.n	80005c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b0f      	cmp	r3, #15
 80005a6:	d80a      	bhi.n	80005be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a8:	2200      	movs	r2, #0
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 f90b 	bl	80007ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b4:	4a06      	ldr	r2, [pc, #24]	; (80005d0 <HAL_InitTick+0x5c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e000      	b.n	80005c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005be:	2301      	movs	r3, #1
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000000 	.word	0x20000000
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000004 	.word	0x20000004

080005d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <HAL_IncTick+0x20>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	461a      	mov	r2, r3
 80005de:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <HAL_IncTick+0x24>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4413      	add	r3, r2
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <HAL_IncTick+0x24>)
 80005e6:	6013      	str	r3, [r2, #0]
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000008 	.word	0x20000008
 80005f8:	20000074 	.word	0x20000074

080005fc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return uwTick;  
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <HAL_GetTick+0x14>)
 8000602:	681b      	ldr	r3, [r3, #0]
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	20000074 	.word	0x20000074

08000614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f003 0307 	and.w	r3, r3, #7
 8000622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000630:	4013      	ands	r3, r2
 8000632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800063c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000646:	4a04      	ldr	r2, [pc, #16]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	60d3      	str	r3, [r2, #12]
}
 800064c:	bf00      	nop
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <__NVIC_GetPriorityGrouping+0x18>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	f003 0307 	and.w	r3, r3, #7
}
 800066a:	4618      	mov	r0, r3
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000686:	2b00      	cmp	r3, #0
 8000688:	db0b      	blt.n	80006a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	f003 021f 	and.w	r2, r3, #31
 8000690:	4907      	ldr	r1, [pc, #28]	; (80006b0 <__NVIC_EnableIRQ+0x38>)
 8000692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000696:	095b      	lsrs	r3, r3, #5
 8000698:	2001      	movs	r0, #1
 800069a:	fa00 f202 	lsl.w	r2, r0, r2
 800069e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000e100 	.word	0xe000e100

080006b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	6039      	str	r1, [r7, #0]
 80006be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	db0a      	blt.n	80006de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	490c      	ldr	r1, [pc, #48]	; (8000700 <__NVIC_SetPriority+0x4c>)
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	0112      	lsls	r2, r2, #4
 80006d4:	b2d2      	uxtb	r2, r2
 80006d6:	440b      	add	r3, r1
 80006d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006dc:	e00a      	b.n	80006f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4908      	ldr	r1, [pc, #32]	; (8000704 <__NVIC_SetPriority+0x50>)
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 030f 	and.w	r3, r3, #15
 80006ea:	3b04      	subs	r3, #4
 80006ec:	0112      	lsls	r2, r2, #4
 80006ee:	b2d2      	uxtb	r2, r2
 80006f0:	440b      	add	r3, r1
 80006f2:	761a      	strb	r2, [r3, #24]
}
 80006f4:	bf00      	nop
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	e000e100 	.word	0xe000e100
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000708:	b480      	push	{r7}
 800070a:	b089      	sub	sp, #36	; 0x24
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	f003 0307 	and.w	r3, r3, #7
 800071a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	f1c3 0307 	rsb	r3, r3, #7
 8000722:	2b04      	cmp	r3, #4
 8000724:	bf28      	it	cs
 8000726:	2304      	movcs	r3, #4
 8000728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	3304      	adds	r3, #4
 800072e:	2b06      	cmp	r3, #6
 8000730:	d902      	bls.n	8000738 <NVIC_EncodePriority+0x30>
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	3b03      	subs	r3, #3
 8000736:	e000      	b.n	800073a <NVIC_EncodePriority+0x32>
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	f04f 32ff 	mov.w	r2, #4294967295
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	fa02 f303 	lsl.w	r3, r2, r3
 8000746:	43da      	mvns	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	401a      	ands	r2, r3
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000750:	f04f 31ff 	mov.w	r1, #4294967295
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	fa01 f303 	lsl.w	r3, r1, r3
 800075a:	43d9      	mvns	r1, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000760:	4313      	orrs	r3, r2
         );
}
 8000762:	4618      	mov	r0, r3
 8000764:	3724      	adds	r7, #36	; 0x24
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
	...

08000770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	3b01      	subs	r3, #1
 800077c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000780:	d301      	bcc.n	8000786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000782:	2301      	movs	r3, #1
 8000784:	e00f      	b.n	80007a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000786:	4a0a      	ldr	r2, [pc, #40]	; (80007b0 <SysTick_Config+0x40>)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	3b01      	subs	r3, #1
 800078c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800078e:	210f      	movs	r1, #15
 8000790:	f04f 30ff 	mov.w	r0, #4294967295
 8000794:	f7ff ff8e 	bl	80006b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000798:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <SysTick_Config+0x40>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800079e:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <SysTick_Config+0x40>)
 80007a0:	2207      	movs	r2, #7
 80007a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	e000e010 	.word	0xe000e010

080007b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff ff29 	bl	8000614 <__NVIC_SetPriorityGrouping>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b086      	sub	sp, #24
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	4603      	mov	r3, r0
 80007d2:	60b9      	str	r1, [r7, #8]
 80007d4:	607a      	str	r2, [r7, #4]
 80007d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007dc:	f7ff ff3e 	bl	800065c <__NVIC_GetPriorityGrouping>
 80007e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	68b9      	ldr	r1, [r7, #8]
 80007e6:	6978      	ldr	r0, [r7, #20]
 80007e8:	f7ff ff8e 	bl	8000708 <NVIC_EncodePriority>
 80007ec:	4602      	mov	r2, r0
 80007ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007f2:	4611      	mov	r1, r2
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff ff5d 	bl	80006b4 <__NVIC_SetPriority>
}
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	b082      	sub	sp, #8
 8000806:	af00      	add	r7, sp, #0
 8000808:	4603      	mov	r3, r0
 800080a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800080c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff31 	bl	8000678 <__NVIC_EnableIRQ>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	f7ff ffa2 	bl	8000770 <SysTick_Config>
 800082c:	4603      	mov	r3, r0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000838:	b480      	push	{r7}
 800083a:	b087      	sub	sp, #28
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000846:	e160      	b.n	8000b0a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	2101      	movs	r1, #1
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	fa01 f303 	lsl.w	r3, r1, r3
 8000854:	4013      	ands	r3, r2
 8000856:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2b00      	cmp	r3, #0
 800085c:	f000 8152 	beq.w	8000b04 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d00b      	beq.n	8000880 <HAL_GPIO_Init+0x48>
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b02      	cmp	r3, #2
 800086e:	d007      	beq.n	8000880 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000874:	2b11      	cmp	r3, #17
 8000876:	d003      	beq.n	8000880 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	2b12      	cmp	r3, #18
 800087e:	d130      	bne.n	80008e2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	2203      	movs	r2, #3
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	4013      	ands	r3, r2
 8000896:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	68da      	ldr	r2, [r3, #12]
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	693a      	ldr	r2, [r7, #16]
 80008a6:	4313      	orrs	r3, r2
 80008a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008b6:	2201      	movs	r2, #1
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	43db      	mvns	r3, r3
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	4013      	ands	r3, r2
 80008c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	685b      	ldr	r3, [r3, #4]
 80008ca:	091b      	lsrs	r3, r3, #4
 80008cc:	f003 0201 	and.w	r2, r3, #1
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	693a      	ldr	r2, [r7, #16]
 80008d8:	4313      	orrs	r3, r2
 80008da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	2203      	movs	r2, #3
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	43db      	mvns	r3, r3
 80008f4:	693a      	ldr	r2, [r7, #16]
 80008f6:	4013      	ands	r3, r2
 80008f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	689a      	ldr	r2, [r3, #8]
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4313      	orrs	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2b02      	cmp	r3, #2
 8000918:	d003      	beq.n	8000922 <HAL_GPIO_Init+0xea>
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2b12      	cmp	r3, #18
 8000920:	d123      	bne.n	800096a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	08da      	lsrs	r2, r3, #3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3208      	adds	r2, #8
 800092a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800092e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	f003 0307 	and.w	r3, r3, #7
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	220f      	movs	r2, #15
 800093a:	fa02 f303 	lsl.w	r3, r2, r3
 800093e:	43db      	mvns	r3, r3
 8000940:	693a      	ldr	r2, [r7, #16]
 8000942:	4013      	ands	r3, r2
 8000944:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	691a      	ldr	r2, [r3, #16]
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	f003 0307 	and.w	r3, r3, #7
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	4313      	orrs	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	08da      	lsrs	r2, r3, #3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3208      	adds	r2, #8
 8000964:	6939      	ldr	r1, [r7, #16]
 8000966:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	2203      	movs	r2, #3
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4013      	ands	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	f003 0203 	and.w	r2, r3, #3
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	f000 80ac 	beq.w	8000b04 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ac:	4b5e      	ldr	r3, [pc, #376]	; (8000b28 <HAL_GPIO_Init+0x2f0>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	4a5d      	ldr	r2, [pc, #372]	; (8000b28 <HAL_GPIO_Init+0x2f0>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	6193      	str	r3, [r2, #24]
 80009b8:	4b5b      	ldr	r3, [pc, #364]	; (8000b28 <HAL_GPIO_Init+0x2f0>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	60bb      	str	r3, [r7, #8]
 80009c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009c4:	4a59      	ldr	r2, [pc, #356]	; (8000b2c <HAL_GPIO_Init+0x2f4>)
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	089b      	lsrs	r3, r3, #2
 80009ca:	3302      	adds	r3, #2
 80009cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	f003 0303 	and.w	r3, r3, #3
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	220f      	movs	r2, #15
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	43db      	mvns	r3, r3
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009ee:	d025      	beq.n	8000a3c <HAL_GPIO_Init+0x204>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a4f      	ldr	r2, [pc, #316]	; (8000b30 <HAL_GPIO_Init+0x2f8>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d01f      	beq.n	8000a38 <HAL_GPIO_Init+0x200>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a4e      	ldr	r2, [pc, #312]	; (8000b34 <HAL_GPIO_Init+0x2fc>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d019      	beq.n	8000a34 <HAL_GPIO_Init+0x1fc>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a4d      	ldr	r2, [pc, #308]	; (8000b38 <HAL_GPIO_Init+0x300>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d013      	beq.n	8000a30 <HAL_GPIO_Init+0x1f8>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a4c      	ldr	r2, [pc, #304]	; (8000b3c <HAL_GPIO_Init+0x304>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d00d      	beq.n	8000a2c <HAL_GPIO_Init+0x1f4>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a4b      	ldr	r2, [pc, #300]	; (8000b40 <HAL_GPIO_Init+0x308>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x1f0>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a4a      	ldr	r2, [pc, #296]	; (8000b44 <HAL_GPIO_Init+0x30c>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d101      	bne.n	8000a24 <HAL_GPIO_Init+0x1ec>
 8000a20:	2306      	movs	r3, #6
 8000a22:	e00c      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a24:	2307      	movs	r3, #7
 8000a26:	e00a      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a28:	2305      	movs	r3, #5
 8000a2a:	e008      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a2c:	2304      	movs	r3, #4
 8000a2e:	e006      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a30:	2303      	movs	r3, #3
 8000a32:	e004      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a34:	2302      	movs	r3, #2
 8000a36:	e002      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e000      	b.n	8000a3e <HAL_GPIO_Init+0x206>
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	697a      	ldr	r2, [r7, #20]
 8000a40:	f002 0203 	and.w	r2, r2, #3
 8000a44:	0092      	lsls	r2, r2, #2
 8000a46:	4093      	lsls	r3, r2
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a4e:	4937      	ldr	r1, [pc, #220]	; (8000b2c <HAL_GPIO_Init+0x2f4>)
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	089b      	lsrs	r3, r3, #2
 8000a54:	3302      	adds	r3, #2
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a5c:	4b3a      	ldr	r3, [pc, #232]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d003      	beq.n	8000a80 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a80:	4a31      	ldr	r2, [pc, #196]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a86:	4b30      	ldr	r3, [pc, #192]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	4013      	ands	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d003      	beq.n	8000aaa <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000aaa:	4a27      	ldr	r2, [pc, #156]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ab0:	4b25      	ldr	r3, [pc, #148]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d003      	beq.n	8000ad4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ad4:	4a1c      	ldr	r2, [pc, #112]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ada:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d003      	beq.n	8000afe <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000afe:	4a12      	ldr	r2, [pc, #72]	; (8000b48 <HAL_GPIO_Init+0x310>)
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	3301      	adds	r3, #1
 8000b08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	fa22 f303 	lsr.w	r3, r2, r3
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	f47f ae97 	bne.w	8000848 <HAL_GPIO_Init+0x10>
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	371c      	adds	r7, #28
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	40010000 	.word	0x40010000
 8000b30:	48000400 	.word	0x48000400
 8000b34:	48000800 	.word	0x48000800
 8000b38:	48000c00 	.word	0x48000c00
 8000b3c:	48001000 	.word	0x48001000
 8000b40:	48001400 	.word	0x48001400
 8000b44:	48001800 	.word	0x48001800
 8000b48:	40010400 	.word	0x40010400

08000b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	460b      	mov	r3, r1
 8000b56:	807b      	strh	r3, [r7, #2]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b5c:	787b      	ldrb	r3, [r7, #1]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d003      	beq.n	8000b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b62:	887a      	ldrh	r2, [r7, #2]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b68:	e002      	b.n	8000b70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b6a:	887a      	ldrh	r2, [r7, #2]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b70:	bf00      	nop
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	460b      	mov	r3, r1
 8000b86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	695b      	ldr	r3, [r3, #20]
 8000b8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4013      	ands	r3, r2
 8000b94:	041a      	lsls	r2, r3, #16
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	43d9      	mvns	r1, r3
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	400b      	ands	r3, r1
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	619a      	str	r2, [r3, #24]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d102      	bne.n	8000bca <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	f000 bf01 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	f000 8160 	beq.w	8000e9a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bda:	4bae      	ldr	r3, [pc, #696]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f003 030c 	and.w	r3, r3, #12
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	d00c      	beq.n	8000c00 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be6:	4bab      	ldr	r3, [pc, #684]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	2b08      	cmp	r3, #8
 8000bf0:	d159      	bne.n	8000ca6 <HAL_RCC_OscConfig+0xf6>
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000bfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bfe:	d152      	bne.n	8000ca6 <HAL_RCC_OscConfig+0xf6>
 8000c00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c04:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c08:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000c0c:	fa93 f3a3 	rbit	r3, r3
 8000c10:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c14:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c18:	fab3 f383 	clz	r3, r3
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	095b      	lsrs	r3, r3, #5
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	f043 0301 	orr.w	r3, r3, #1
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d102      	bne.n	8000c32 <HAL_RCC_OscConfig+0x82>
 8000c2c:	4b99      	ldr	r3, [pc, #612]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	e015      	b.n	8000c5e <HAL_RCC_OscConfig+0xae>
 8000c32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c36:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000c3e:	fa93 f3a3 	rbit	r3, r3
 8000c42:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000c46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c4a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c4e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000c52:	fa93 f3a3 	rbit	r3, r3
 8000c56:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c5a:	4b8e      	ldr	r3, [pc, #568]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c62:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000c66:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000c6a:	fa92 f2a2 	rbit	r2, r2
 8000c6e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000c72:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c76:	fab2 f282 	clz	r2, r2
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	f042 0220 	orr.w	r2, r2, #32
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	f002 021f 	and.w	r2, r2, #31
 8000c86:	2101      	movs	r1, #1
 8000c88:	fa01 f202 	lsl.w	r2, r1, r2
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f000 8102 	beq.w	8000e98 <HAL_RCC_OscConfig+0x2e8>
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	f040 80fc 	bne.w	8000e98 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	f000 be93 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb0:	d106      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x110>
 8000cb2:	4b78      	ldr	r3, [pc, #480]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a77      	ldr	r2, [pc, #476]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbc:	6013      	str	r3, [r2, #0]
 8000cbe:	e030      	b.n	8000d22 <HAL_RCC_OscConfig+0x172>
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10c      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x134>
 8000cca:	4b72      	ldr	r3, [pc, #456]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a71      	ldr	r2, [pc, #452]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	4b6f      	ldr	r3, [pc, #444]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a6e      	ldr	r2, [pc, #440]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce0:	6013      	str	r3, [r2, #0]
 8000ce2:	e01e      	b.n	8000d22 <HAL_RCC_OscConfig+0x172>
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cee:	d10c      	bne.n	8000d0a <HAL_RCC_OscConfig+0x15a>
 8000cf0:	4b68      	ldr	r3, [pc, #416]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a67      	ldr	r2, [pc, #412]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cfa:	6013      	str	r3, [r2, #0]
 8000cfc:	4b65      	ldr	r3, [pc, #404]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a64      	ldr	r2, [pc, #400]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	e00b      	b.n	8000d22 <HAL_RCC_OscConfig+0x172>
 8000d0a:	4b62      	ldr	r3, [pc, #392]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a61      	ldr	r2, [pc, #388]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	4b5f      	ldr	r3, [pc, #380]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a5e      	ldr	r2, [pc, #376]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d20:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d059      	beq.n	8000de0 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d2c:	f7ff fc66 	bl	80005fc <HAL_GetTick>
 8000d30:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d34:	e00a      	b.n	8000d4c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d36:	f7ff fc61 	bl	80005fc <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b64      	cmp	r3, #100	; 0x64
 8000d44:	d902      	bls.n	8000d4c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	f000 be40 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
 8000d4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d50:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d54:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000d60:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d64:	fab3 f383 	clz	r3, r3
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	095b      	lsrs	r3, r3, #5
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d102      	bne.n	8000d7e <HAL_RCC_OscConfig+0x1ce>
 8000d78:	4b46      	ldr	r3, [pc, #280]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	e015      	b.n	8000daa <HAL_RCC_OscConfig+0x1fa>
 8000d7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d82:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d86:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000d8a:	fa93 f3a3 	rbit	r3, r3
 8000d8e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000d92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d96:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d9a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000d9e:	fa93 f3a3 	rbit	r3, r3
 8000da2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000da6:	4b3b      	ldr	r3, [pc, #236]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000daa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dae:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000db2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000db6:	fa92 f2a2 	rbit	r2, r2
 8000dba:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000dbe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000dc2:	fab2 f282 	clz	r2, r2
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	f042 0220 	orr.w	r2, r2, #32
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	f002 021f 	and.w	r2, r2, #31
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd8:	4013      	ands	r3, r2
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d0ab      	beq.n	8000d36 <HAL_RCC_OscConfig+0x186>
 8000dde:	e05c      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de0:	f7ff fc0c 	bl	80005fc <HAL_GetTick>
 8000de4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de8:	e00a      	b.n	8000e00 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dea:	f7ff fc07 	bl	80005fc <HAL_GetTick>
 8000dee:	4602      	mov	r2, r0
 8000df0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b64      	cmp	r3, #100	; 0x64
 8000df8:	d902      	bls.n	8000e00 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	f000 bde6 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
 8000e00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e04:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000e0c:	fa93 f3a3 	rbit	r3, r3
 8000e10:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000e14:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e18:	fab3 f383 	clz	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	095b      	lsrs	r3, r3, #5
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d102      	bne.n	8000e32 <HAL_RCC_OscConfig+0x282>
 8000e2c:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	e015      	b.n	8000e5e <HAL_RCC_OscConfig+0x2ae>
 8000e32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e36:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e3a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000e3e:	fa93 f3a3 	rbit	r3, r3
 8000e42:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000e46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e4a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e4e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000e52:	fa93 f3a3 	rbit	r3, r3
 8000e56:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <HAL_RCC_OscConfig+0x2e4>)
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e62:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000e66:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000e6a:	fa92 f2a2 	rbit	r2, r2
 8000e6e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000e72:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e76:	fab2 f282 	clz	r2, r2
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	f042 0220 	orr.w	r2, r2, #32
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	f002 021f 	and.w	r2, r2, #31
 8000e86:	2101      	movs	r1, #1
 8000e88:	fa01 f202 	lsl.w	r2, r1, r2
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1ab      	bne.n	8000dea <HAL_RCC_OscConfig+0x23a>
 8000e92:	e002      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ea>
 8000e94:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f000 8170 	beq.w	800118a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eaa:	4bd0      	ldr	r3, [pc, #832]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 030c 	and.w	r3, r3, #12
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d00c      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000eb6:	4bcd      	ldr	r3, [pc, #820]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 030c 	and.w	r3, r3, #12
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d16d      	bne.n	8000f9e <HAL_RCC_OscConfig+0x3ee>
 8000ec2:	4bca      	ldr	r3, [pc, #808]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000eca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ece:	d166      	bne.n	8000f9e <HAL_RCC_OscConfig+0x3ee>
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed6:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000eda:	fa93 f3a3 	rbit	r3, r3
 8000ede:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000ee2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee6:	fab3 f383 	clz	r3, r3
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	095b      	lsrs	r3, r3, #5
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d102      	bne.n	8000f00 <HAL_RCC_OscConfig+0x350>
 8000efa:	4bbc      	ldr	r3, [pc, #752]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	e013      	b.n	8000f28 <HAL_RCC_OscConfig+0x378>
 8000f00:	2302      	movs	r3, #2
 8000f02:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000f0a:	fa93 f3a3 	rbit	r3, r3
 8000f0e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000f12:	2302      	movs	r3, #2
 8000f14:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f18:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000f1c:	fa93 f3a3 	rbit	r3, r3
 8000f20:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f24:	4bb1      	ldr	r3, [pc, #708]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f28:	2202      	movs	r2, #2
 8000f2a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000f2e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000f32:	fa92 f2a2 	rbit	r2, r2
 8000f36:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000f3a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f3e:	fab2 f282 	clz	r2, r2
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	f042 0220 	orr.w	r2, r2, #32
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	f002 021f 	and.w	r2, r2, #31
 8000f4e:	2101      	movs	r1, #1
 8000f50:	fa01 f202 	lsl.w	r2, r1, r2
 8000f54:	4013      	ands	r3, r2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d007      	beq.n	8000f6a <HAL_RCC_OscConfig+0x3ba>
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d002      	beq.n	8000f6a <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	f000 bd31 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6a:	4ba0      	ldr	r3, [pc, #640]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	691b      	ldr	r3, [r3, #16]
 8000f78:	21f8      	movs	r1, #248	; 0xf8
 8000f7a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000f82:	fa91 f1a1 	rbit	r1, r1
 8000f86:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000f8a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f8e:	fab1 f181 	clz	r1, r1
 8000f92:	b2c9      	uxtb	r1, r1
 8000f94:	408b      	lsls	r3, r1
 8000f96:	4995      	ldr	r1, [pc, #596]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f9c:	e0f5      	b.n	800118a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 8085 	beq.w	80010b4 <HAL_RCC_OscConfig+0x504>
 8000faa:	2301      	movs	r3, #1
 8000fac:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000fb4:	fa93 f3a3 	rbit	r3, r3
 8000fb8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000fbc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc0:	fab3 f383 	clz	r3, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fb11 	bl	80005fc <HAL_GetTick>
 8000fda:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fde:	e00a      	b.n	8000ff6 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fb0c 	bl	80005fc <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d902      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	f000 bceb 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001000:	fa93 f3a3 	rbit	r3, r3
 8001004:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001008:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100c:	fab3 f383 	clz	r3, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	095b      	lsrs	r3, r3, #5
 8001014:	b2db      	uxtb	r3, r3
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b01      	cmp	r3, #1
 800101e:	d102      	bne.n	8001026 <HAL_RCC_OscConfig+0x476>
 8001020:	4b72      	ldr	r3, [pc, #456]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	e013      	b.n	800104e <HAL_RCC_OscConfig+0x49e>
 8001026:	2302      	movs	r3, #2
 8001028:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001030:	fa93 f3a3 	rbit	r3, r3
 8001034:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001038:	2302      	movs	r3, #2
 800103a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800103e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001042:	fa93 f3a3 	rbit	r3, r3
 8001046:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800104a:	4b68      	ldr	r3, [pc, #416]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	2202      	movs	r2, #2
 8001050:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001054:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001058:	fa92 f2a2 	rbit	r2, r2
 800105c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001060:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001064:	fab2 f282 	clz	r2, r2
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	f042 0220 	orr.w	r2, r2, #32
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	f002 021f 	and.w	r2, r2, #31
 8001074:	2101      	movs	r1, #1
 8001076:	fa01 f202 	lsl.w	r2, r1, r2
 800107a:	4013      	ands	r3, r2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0af      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001080:	4b5a      	ldr	r3, [pc, #360]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	21f8      	movs	r1, #248	; 0xf8
 8001090:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001094:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001098:	fa91 f1a1 	rbit	r1, r1
 800109c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80010a0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010a4:	fab1 f181 	clz	r1, r1
 80010a8:	b2c9      	uxtb	r1, r1
 80010aa:	408b      	lsls	r3, r1
 80010ac:	494f      	ldr	r1, [pc, #316]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 80010ae:	4313      	orrs	r3, r2
 80010b0:	600b      	str	r3, [r1, #0]
 80010b2:	e06a      	b.n	800118a <HAL_RCC_OscConfig+0x5da>
 80010b4:	2301      	movs	r3, #1
 80010b6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80010c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ca:	fab3 f383 	clz	r3, r3
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	461a      	mov	r2, r3
 80010dc:	2300      	movs	r3, #0
 80010de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e0:	f7ff fa8c 	bl	80005fc <HAL_GetTick>
 80010e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e8:	e00a      	b.n	8001100 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ea:	f7ff fa87 	bl	80005fc <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d902      	bls.n	8001100 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	f000 bc66 	b.w	80019cc <HAL_RCC_OscConfig+0xe1c>
 8001100:	2302      	movs	r3, #2
 8001102:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001112:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001116:	fab3 f383 	clz	r3, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	095b      	lsrs	r3, r3, #5
 800111e:	b2db      	uxtb	r3, r3
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d102      	bne.n	8001130 <HAL_RCC_OscConfig+0x580>
 800112a:	4b30      	ldr	r3, [pc, #192]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	e013      	b.n	8001158 <HAL_RCC_OscConfig+0x5a8>
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800113a:	fa93 f3a3 	rbit	r3, r3
 800113e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001142:	2302      	movs	r3, #2
 8001144:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001148:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800114c:	fa93 f3a3 	rbit	r3, r3
 8001150:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001154:	4b25      	ldr	r3, [pc, #148]	; (80011ec <HAL_RCC_OscConfig+0x63c>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	2202      	movs	r2, #2
 800115a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800115e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001162:	fa92 f2a2 	rbit	r2, r2
 8001166:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800116a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800116e:	fab2 f282 	clz	r2, r2
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	f042 0220 	orr.w	r2, r2, #32
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	f002 021f 	and.w	r2, r2, #31
 800117e:	2101      	movs	r1, #1
 8001180:	fa01 f202 	lsl.w	r2, r1, r2
 8001184:	4013      	ands	r3, r2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1af      	bne.n	80010ea <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0308 	and.w	r3, r3, #8
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 80da 	beq.w	800134e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d069      	beq.n	8001278 <HAL_RCC_OscConfig+0x6c8>
 80011a4:	2301      	movs	r3, #1
 80011a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80011ae:	fa93 f3a3 	rbit	r3, r3
 80011b2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80011b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ba:	fab3 f383 	clz	r3, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <HAL_RCC_OscConfig+0x640>)
 80011c4:	4413      	add	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	461a      	mov	r2, r3
 80011ca:	2301      	movs	r3, #1
 80011cc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff fa15 	bl	80005fc <HAL_GetTick>
 80011d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d6:	e00d      	b.n	80011f4 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d8:	f7ff fa10 	bl	80005fc <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d905      	bls.n	80011f4 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e3ef      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 80011ec:	40021000 	.word	0x40021000
 80011f0:	10908120 	.word	0x10908120
 80011f4:	2302      	movs	r3, #2
 80011f6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011fe:	fa93 f2a3 	rbit	r2, r3
 8001202:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800120c:	2202      	movs	r2, #2
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	fa93 f2a3 	rbit	r2, r3
 800121a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001224:	2202      	movs	r2, #2
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	fa93 f2a3 	rbit	r2, r3
 8001232:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001236:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001238:	4ba4      	ldr	r3, [pc, #656]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800123a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800123c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001240:	2102      	movs	r1, #2
 8001242:	6019      	str	r1, [r3, #0]
 8001244:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	fa93 f1a3 	rbit	r1, r3
 800124e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001252:	6019      	str	r1, [r3, #0]
  return result;
 8001254:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	fab3 f383 	clz	r3, r3
 800125e:	b2db      	uxtb	r3, r3
 8001260:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001264:	b2db      	uxtb	r3, r3
 8001266:	f003 031f 	and.w	r3, r3, #31
 800126a:	2101      	movs	r1, #1
 800126c:	fa01 f303 	lsl.w	r3, r1, r3
 8001270:	4013      	ands	r3, r2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0b0      	beq.n	80011d8 <HAL_RCC_OscConfig+0x628>
 8001276:	e06a      	b.n	800134e <HAL_RCC_OscConfig+0x79e>
 8001278:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	fa93 f2a3 	rbit	r2, r3
 800128a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800128e:	601a      	str	r2, [r3, #0]
  return result;
 8001290:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001294:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001296:	fab3 f383 	clz	r3, r3
 800129a:	b2db      	uxtb	r3, r3
 800129c:	461a      	mov	r2, r3
 800129e:	4b8c      	ldr	r3, [pc, #560]	; (80014d0 <HAL_RCC_OscConfig+0x920>)
 80012a0:	4413      	add	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	461a      	mov	r2, r3
 80012a6:	2300      	movs	r3, #0
 80012a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012aa:	f7ff f9a7 	bl	80005fc <HAL_GetTick>
 80012ae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b2:	e009      	b.n	80012c8 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012b4:	f7ff f9a2 	bl	80005fc <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e381      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 80012c8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012cc:	2202      	movs	r2, #2
 80012ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	fa93 f2a3 	rbit	r2, r3
 80012da:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012e4:	2202      	movs	r2, #2
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	fa93 f2a3 	rbit	r2, r3
 80012f2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80012fc:	2202      	movs	r2, #2
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	fa93 f2a3 	rbit	r2, r3
 800130a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800130e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001310:	4b6e      	ldr	r3, [pc, #440]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001312:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001314:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001318:	2102      	movs	r1, #2
 800131a:	6019      	str	r1, [r3, #0]
 800131c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	fa93 f1a3 	rbit	r1, r3
 8001326:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800132a:	6019      	str	r1, [r3, #0]
  return result;
 800132c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	fab3 f383 	clz	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800133c:	b2db      	uxtb	r3, r3
 800133e:	f003 031f 	and.w	r3, r3, #31
 8001342:	2101      	movs	r1, #1
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	4013      	ands	r3, r2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1b2      	bne.n	80012b4 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 8157 	beq.w	800160c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800135e:	2300      	movs	r3, #0
 8001360:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001364:	4b59      	ldr	r3, [pc, #356]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001366:	69db      	ldr	r3, [r3, #28]
 8001368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d112      	bne.n	8001396 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001370:	4b56      	ldr	r3, [pc, #344]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	4a55      	ldr	r2, [pc, #340]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001376:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137a:	61d3      	str	r3, [r2, #28]
 800137c:	4b53      	ldr	r3, [pc, #332]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001390:	2301      	movs	r3, #1
 8001392:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001396:	4b4f      	ldr	r3, [pc, #316]	; (80014d4 <HAL_RCC_OscConfig+0x924>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d11a      	bne.n	80013d8 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013a2:	4b4c      	ldr	r3, [pc, #304]	; (80014d4 <HAL_RCC_OscConfig+0x924>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a4b      	ldr	r2, [pc, #300]	; (80014d4 <HAL_RCC_OscConfig+0x924>)
 80013a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ae:	f7ff f925 	bl	80005fc <HAL_GetTick>
 80013b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b6:	e009      	b.n	80013cc <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013b8:	f7ff f920 	bl	80005fc <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b64      	cmp	r3, #100	; 0x64
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e2ff      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013cc:	4b41      	ldr	r3, [pc, #260]	; (80014d4 <HAL_RCC_OscConfig+0x924>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0ef      	beq.n	80013b8 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d106      	bne.n	80013f0 <HAL_RCC_OscConfig+0x840>
 80013e2:	4b3a      	ldr	r3, [pc, #232]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	4a39      	ldr	r2, [pc, #228]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6213      	str	r3, [r2, #32]
 80013ee:	e02f      	b.n	8001450 <HAL_RCC_OscConfig+0x8a0>
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10c      	bne.n	8001414 <HAL_RCC_OscConfig+0x864>
 80013fa:	4b34      	ldr	r3, [pc, #208]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	4a33      	ldr	r2, [pc, #204]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001400:	f023 0301 	bic.w	r3, r3, #1
 8001404:	6213      	str	r3, [r2, #32]
 8001406:	4b31      	ldr	r3, [pc, #196]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001408:	6a1b      	ldr	r3, [r3, #32]
 800140a:	4a30      	ldr	r2, [pc, #192]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800140c:	f023 0304 	bic.w	r3, r3, #4
 8001410:	6213      	str	r3, [r2, #32]
 8001412:	e01d      	b.n	8001450 <HAL_RCC_OscConfig+0x8a0>
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d10c      	bne.n	8001438 <HAL_RCC_OscConfig+0x888>
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	4a2a      	ldr	r2, [pc, #168]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001424:	f043 0304 	orr.w	r3, r3, #4
 8001428:	6213      	str	r3, [r2, #32]
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	4a27      	ldr	r2, [pc, #156]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6213      	str	r3, [r2, #32]
 8001436:	e00b      	b.n	8001450 <HAL_RCC_OscConfig+0x8a0>
 8001438:	4b24      	ldr	r3, [pc, #144]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4a23      	ldr	r2, [pc, #140]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800143e:	f023 0301 	bic.w	r3, r3, #1
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	4b21      	ldr	r3, [pc, #132]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4a20      	ldr	r2, [pc, #128]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 800144a:	f023 0304 	bic.w	r3, r3, #4
 800144e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d06a      	beq.n	8001530 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145a:	f7ff f8cf 	bl	80005fc <HAL_GetTick>
 800145e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001462:	e00b      	b.n	800147c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001464:	f7ff f8ca 	bl	80005fc <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f241 3288 	movw	r2, #5000	; 0x1388
 8001474:	4293      	cmp	r3, r2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e2a7      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 800147c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001480:	2202      	movs	r2, #2
 8001482:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001484:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	fa93 f2a3 	rbit	r2, r3
 800148e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001498:	2202      	movs	r2, #2
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	fa93 f2a3 	rbit	r2, r3
 80014a6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014aa:	601a      	str	r2, [r3, #0]
  return result;
 80014ac:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b2:	fab3 f383 	clz	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	095b      	lsrs	r3, r3, #5
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f043 0302 	orr.w	r3, r3, #2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d108      	bne.n	80014d8 <HAL_RCC_OscConfig+0x928>
 80014c6:	4b01      	ldr	r3, [pc, #4]	; (80014cc <HAL_RCC_OscConfig+0x91c>)
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	e013      	b.n	80014f4 <HAL_RCC_OscConfig+0x944>
 80014cc:	40021000 	.word	0x40021000
 80014d0:	10908120 	.word	0x10908120
 80014d4:	40007000 	.word	0x40007000
 80014d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014dc:	2202      	movs	r2, #2
 80014de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	fa93 f2a3 	rbit	r2, r3
 80014ea:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	4bc0      	ldr	r3, [pc, #768]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 80014f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80014f8:	2102      	movs	r1, #2
 80014fa:	6011      	str	r1, [r2, #0]
 80014fc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	fa92 f1a2 	rbit	r1, r2
 8001506:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800150a:	6011      	str	r1, [r2, #0]
  return result;
 800150c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001510:	6812      	ldr	r2, [r2, #0]
 8001512:	fab2 f282 	clz	r2, r2
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	f002 021f 	and.w	r2, r2, #31
 8001522:	2101      	movs	r1, #1
 8001524:	fa01 f202 	lsl.w	r2, r1, r2
 8001528:	4013      	ands	r3, r2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d09a      	beq.n	8001464 <HAL_RCC_OscConfig+0x8b4>
 800152e:	e063      	b.n	80015f8 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001530:	f7ff f864 	bl	80005fc <HAL_GetTick>
 8001534:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001538:	e00b      	b.n	8001552 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800153a:	f7ff f85f 	bl	80005fc <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	f241 3288 	movw	r2, #5000	; 0x1388
 800154a:	4293      	cmp	r3, r2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e23c      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 8001552:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001556:	2202      	movs	r2, #2
 8001558:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	fa93 f2a3 	rbit	r2, r3
 8001564:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800156e:	2202      	movs	r2, #2
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	fa93 f2a3 	rbit	r2, r3
 800157c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001580:	601a      	str	r2, [r3, #0]
  return result;
 8001582:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001586:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001588:	fab3 f383 	clz	r3, r3
 800158c:	b2db      	uxtb	r3, r3
 800158e:	095b      	lsrs	r3, r3, #5
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f043 0302 	orr.w	r3, r3, #2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d102      	bne.n	80015a2 <HAL_RCC_OscConfig+0x9f2>
 800159c:	4b95      	ldr	r3, [pc, #596]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	e00d      	b.n	80015be <HAL_RCC_OscConfig+0xa0e>
 80015a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015a6:	2202      	movs	r2, #2
 80015a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	fa93 f2a3 	rbit	r2, r3
 80015b4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	4b8e      	ldr	r3, [pc, #568]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 80015bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015be:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80015c2:	2102      	movs	r1, #2
 80015c4:	6011      	str	r1, [r2, #0]
 80015c6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80015ca:	6812      	ldr	r2, [r2, #0]
 80015cc:	fa92 f1a2 	rbit	r1, r2
 80015d0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80015d4:	6011      	str	r1, [r2, #0]
  return result;
 80015d6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	fab2 f282 	clz	r2, r2
 80015e0:	b2d2      	uxtb	r2, r2
 80015e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	f002 021f 	and.w	r2, r2, #31
 80015ec:	2101      	movs	r1, #1
 80015ee:	fa01 f202 	lsl.w	r2, r1, r2
 80015f2:	4013      	ands	r3, r2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1a0      	bne.n	800153a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015f8:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d105      	bne.n	800160c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001600:	4b7c      	ldr	r3, [pc, #496]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	4a7b      	ldr	r2, [pc, #492]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 8001606:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800160a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 81d9 	beq.w	80019ca <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001618:	4b76      	ldr	r3, [pc, #472]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	f000 81a6 	beq.w	8001972 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	2b02      	cmp	r3, #2
 800162e:	f040 811e 	bne.w	800186e <HAL_RCC_OscConfig+0xcbe>
 8001632:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001636:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800163a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	fa93 f2a3 	rbit	r2, r3
 8001646:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800164a:	601a      	str	r2, [r3, #0]
  return result;
 800164c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001650:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	fab3 f383 	clz	r3, r3
 8001656:	b2db      	uxtb	r3, r3
 8001658:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800165c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	461a      	mov	r2, r3
 8001664:	2300      	movs	r3, #0
 8001666:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001668:	f7fe ffc8 	bl	80005fc <HAL_GetTick>
 800166c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001670:	e009      	b.n	8001686 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001672:	f7fe ffc3 	bl	80005fc <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e1a2      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 8001686:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800168a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800168e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001690:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	fa93 f2a3 	rbit	r2, r3
 800169a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800169e:	601a      	str	r2, [r3, #0]
  return result;
 80016a0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a6:	fab3 f383 	clz	r3, r3
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	095b      	lsrs	r3, r3, #5
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d102      	bne.n	80016c0 <HAL_RCC_OscConfig+0xb10>
 80016ba:	4b4e      	ldr	r3, [pc, #312]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	e01b      	b.n	80016f8 <HAL_RCC_OscConfig+0xb48>
 80016c0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ca:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	fa93 f2a3 	rbit	r2, r3
 80016d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	4b3f      	ldr	r3, [pc, #252]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80016fc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001700:	6011      	str	r1, [r2, #0]
 8001702:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001706:	6812      	ldr	r2, [r2, #0]
 8001708:	fa92 f1a2 	rbit	r1, r2
 800170c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001710:	6011      	str	r1, [r2, #0]
  return result;
 8001712:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	fab2 f282 	clz	r2, r2
 800171c:	b2d2      	uxtb	r2, r2
 800171e:	f042 0220 	orr.w	r2, r2, #32
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	f002 021f 	and.w	r2, r2, #31
 8001728:	2101      	movs	r1, #1
 800172a:	fa01 f202 	lsl.w	r2, r1, r2
 800172e:	4013      	ands	r3, r2
 8001730:	2b00      	cmp	r3, #0
 8001732:	d19e      	bne.n	8001672 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001734:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	f023 020f 	bic.w	r2, r3, #15
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001742:	492c      	ldr	r1, [pc, #176]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 8001744:	4313      	orrs	r3, r2
 8001746:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001748:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6a19      	ldr	r1, [r3, #32]
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	430b      	orrs	r3, r1
 800175e:	4925      	ldr	r1, [pc, #148]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 8001760:	4313      	orrs	r3, r2
 8001762:	604b      	str	r3, [r1, #4]
 8001764:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001768:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800176c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	fa93 f2a3 	rbit	r2, r3
 8001778:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800177c:	601a      	str	r2, [r3, #0]
  return result;
 800177e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001782:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001784:	fab3 f383 	clz	r3, r3
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800178e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	461a      	mov	r2, r3
 8001796:	2301      	movs	r3, #1
 8001798:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7fe ff2f 	bl	80005fc <HAL_GetTick>
 800179e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017a2:	e009      	b.n	80017b8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a4:	f7fe ff2a 	bl	80005fc <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e109      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 80017b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	fa93 f2a3 	rbit	r2, r3
 80017cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017d0:	601a      	str	r2, [r3, #0]
  return result;
 80017d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017d8:	fab3 f383 	clz	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d105      	bne.n	80017f8 <HAL_RCC_OscConfig+0xc48>
 80017ec:	4b01      	ldr	r3, [pc, #4]	; (80017f4 <HAL_RCC_OscConfig+0xc44>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	e01e      	b.n	8001830 <HAL_RCC_OscConfig+0xc80>
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001800:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001802:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	fa93 f2a3 	rbit	r2, r3
 800180c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001816:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	fa93 f2a3 	rbit	r2, r3
 8001826:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	4b6a      	ldr	r3, [pc, #424]	; (80019d8 <HAL_RCC_OscConfig+0xe28>)
 800182e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001830:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001834:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001838:	6011      	str	r1, [r2, #0]
 800183a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	fa92 f1a2 	rbit	r1, r2
 8001844:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001848:	6011      	str	r1, [r2, #0]
  return result;
 800184a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	fab2 f282 	clz	r2, r2
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	f042 0220 	orr.w	r2, r2, #32
 800185a:	b2d2      	uxtb	r2, r2
 800185c:	f002 021f 	and.w	r2, r2, #31
 8001860:	2101      	movs	r1, #1
 8001862:	fa01 f202 	lsl.w	r2, r1, r2
 8001866:	4013      	ands	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d09b      	beq.n	80017a4 <HAL_RCC_OscConfig+0xbf4>
 800186c:	e0ad      	b.n	80019ca <HAL_RCC_OscConfig+0xe1a>
 800186e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001872:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001876:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001878:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	fa93 f2a3 	rbit	r2, r3
 8001882:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001886:	601a      	str	r2, [r3, #0]
  return result;
 8001888:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001898:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	461a      	mov	r2, r3
 80018a0:	2300      	movs	r3, #0
 80018a2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a4:	f7fe feaa 	bl	80005fc <HAL_GetTick>
 80018a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ac:	e009      	b.n	80018c2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ae:	f7fe fea5 	bl	80005fc <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e084      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
 80018c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	fa93 f2a3 	rbit	r2, r3
 80018d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018da:	601a      	str	r2, [r3, #0]
  return result;
 80018dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e2:	fab3 f383 	clz	r3, r3
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	095b      	lsrs	r3, r3, #5
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d102      	bne.n	80018fc <HAL_RCC_OscConfig+0xd4c>
 80018f6:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <HAL_RCC_OscConfig+0xe28>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	e01b      	b.n	8001934 <HAL_RCC_OscConfig+0xd84>
 80018fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001900:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	fa93 f2a3 	rbit	r2, r3
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	fa93 f2a3 	rbit	r2, r3
 800192a:	f107 0318 	add.w	r3, r7, #24
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <HAL_RCC_OscConfig+0xe28>)
 8001932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001934:	f107 0214 	add.w	r2, r7, #20
 8001938:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800193c:	6011      	str	r1, [r2, #0]
 800193e:	f107 0214 	add.w	r2, r7, #20
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	fa92 f1a2 	rbit	r1, r2
 8001948:	f107 0210 	add.w	r2, r7, #16
 800194c:	6011      	str	r1, [r2, #0]
  return result;
 800194e:	f107 0210 	add.w	r2, r7, #16
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	fab2 f282 	clz	r2, r2
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	f042 0220 	orr.w	r2, r2, #32
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	f002 021f 	and.w	r2, r2, #31
 8001964:	2101      	movs	r1, #1
 8001966:	fa01 f202 	lsl.w	r2, r1, r2
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d19e      	bne.n	80018ae <HAL_RCC_OscConfig+0xcfe>
 8001970:	e02b      	b.n	80019ca <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d101      	bne.n	8001980 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e025      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001980:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <HAL_RCC_OscConfig+0xe28>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <HAL_RCC_OscConfig+0xe28>)
 800198a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800198c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001990:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001994:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d111      	bne.n	80019c6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019aa:	1d3b      	adds	r3, r7, #4
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d108      	bne.n	80019c6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80019b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019b8:	f003 020f 	and.w	r2, r3, #15
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d001      	beq.n	80019ca <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e000      	b.n	80019cc <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000

080019dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b09e      	sub	sp, #120	; 0x78
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d101      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e162      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f4:	4b90      	ldr	r3, [pc, #576]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d910      	bls.n	8001a24 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a02:	4b8d      	ldr	r3, [pc, #564]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f023 0207 	bic.w	r2, r3, #7
 8001a0a:	498b      	ldr	r1, [pc, #556]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a12:	4b89      	ldr	r3, [pc, #548]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d001      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e14a      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d008      	beq.n	8001a42 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a30:	4b82      	ldr	r3, [pc, #520]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	497f      	ldr	r1, [pc, #508]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 80dc 	beq.w	8001c08 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d13c      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xf6>
 8001a58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a5c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001a66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a68:	fab3 f383 	clz	r3, r3
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	095b      	lsrs	r3, r3, #5
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d102      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xa6>
 8001a7c:	4b6f      	ldr	r3, [pc, #444]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	e00f      	b.n	8001aa2 <HAL_RCC_ClockConfig+0xc6>
 8001a82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a86:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a8a:	fa93 f3a3 	rbit	r3, r3
 8001a8e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a94:	663b      	str	r3, [r7, #96]	; 0x60
 8001a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a98:	fa93 f3a3 	rbit	r3, r3
 8001a9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a9e:	4b67      	ldr	r3, [pc, #412]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001aa6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001aa8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001aaa:	fa92 f2a2 	rbit	r2, r2
 8001aae:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ab0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ab2:	fab2 f282 	clz	r2, r2
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	f042 0220 	orr.w	r2, r2, #32
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	f002 021f 	and.w	r2, r2, #31
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac8:	4013      	ands	r3, r2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d17b      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e0f3      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d13c      	bne.n	8001b54 <HAL_RCC_ClockConfig+0x178>
 8001ada:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ade:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ae2:	fa93 f3a3 	rbit	r3, r3
 8001ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001ae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d102      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x128>
 8001afe:	4b4f      	ldr	r3, [pc, #316]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	e00f      	b.n	8001b24 <HAL_RCC_ClockConfig+0x148>
 8001b04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b08:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b0c:	fa93 f3a3 	rbit	r3, r3
 8001b10:	647b      	str	r3, [r7, #68]	; 0x44
 8001b12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b16:	643b      	str	r3, [r7, #64]	; 0x40
 8001b18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b1a:	fa93 f3a3 	rbit	r3, r3
 8001b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b20:	4b46      	ldr	r3, [pc, #280]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b28:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b2c:	fa92 f2a2 	rbit	r2, r2
 8001b30:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001b32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b34:	fab2 f282 	clz	r2, r2
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	f042 0220 	orr.w	r2, r2, #32
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	f002 021f 	and.w	r2, r2, #31
 8001b44:	2101      	movs	r1, #1
 8001b46:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d13a      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e0b2      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
 8001b54:	2302      	movs	r3, #2
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	095b      	lsrs	r3, r3, #5
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d102      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x1a0>
 8001b76:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	e00d      	b.n	8001b98 <HAL_RCC_ClockConfig+0x1bc>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b82:	fa93 f3a3 	rbit	r3, r3
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
 8001b88:	2302      	movs	r3, #2
 8001b8a:	623b      	str	r3, [r7, #32]
 8001b8c:	6a3b      	ldr	r3, [r7, #32]
 8001b8e:	fa93 f3a3 	rbit	r3, r3
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	4b29      	ldr	r3, [pc, #164]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b98:	2202      	movs	r2, #2
 8001b9a:	61ba      	str	r2, [r7, #24]
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	fa92 f2a2 	rbit	r2, r2
 8001ba2:	617a      	str	r2, [r7, #20]
  return result;
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	fab2 f282 	clz	r2, r2
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	f042 0220 	orr.w	r2, r2, #32
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	f002 021f 	and.w	r2, r2, #31
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e079      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f023 0203 	bic.w	r2, r3, #3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	491a      	ldr	r1, [pc, #104]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bd8:	f7fe fd10 	bl	80005fc <HAL_GetTick>
 8001bdc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bde:	e00a      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be0:	f7fe fd0c 	bl	80005fc <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e061      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf6:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <HAL_RCC_ClockConfig+0x260>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 020c 	and.w	r2, r3, #12
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d1eb      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d214      	bcs.n	8001c40 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f023 0207 	bic.w	r2, r3, #7
 8001c1e:	4906      	ldr	r1, [pc, #24]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c26:	4b04      	ldr	r3, [pc, #16]	; (8001c38 <HAL_RCC_ClockConfig+0x25c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e040      	b.n	8001cba <HAL_RCC_ClockConfig+0x2de>
 8001c38:	40022000 	.word	0x40022000
 8001c3c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d008      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c4c:	4b1d      	ldr	r3, [pc, #116]	; (8001cc4 <HAL_RCC_ClockConfig+0x2e8>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	491a      	ldr	r1, [pc, #104]	; (8001cc4 <HAL_RCC_ClockConfig+0x2e8>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c6a:	4b16      	ldr	r3, [pc, #88]	; (8001cc4 <HAL_RCC_ClockConfig+0x2e8>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	4912      	ldr	r1, [pc, #72]	; (8001cc4 <HAL_RCC_ClockConfig+0x2e8>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c7e:	f000 f829 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c82:	4601      	mov	r1, r0
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <HAL_RCC_ClockConfig+0x2e8>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c8c:	22f0      	movs	r2, #240	; 0xf0
 8001c8e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	fa92 f2a2 	rbit	r2, r2
 8001c96:	60fa      	str	r2, [r7, #12]
  return result;
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	fab2 f282 	clz	r2, r2
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	40d3      	lsrs	r3, r2
 8001ca2:	4a09      	ldr	r2, [pc, #36]	; (8001cc8 <HAL_RCC_ClockConfig+0x2ec>)
 8001ca4:	5cd3      	ldrb	r3, [r2, r3]
 8001ca6:	fa21 f303 	lsr.w	r3, r1, r3
 8001caa:	4a08      	ldr	r2, [pc, #32]	; (8001ccc <HAL_RCC_ClockConfig+0x2f0>)
 8001cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001cae:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_RCC_ClockConfig+0x2f4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc5e 	bl	8000574 <HAL_InitTick>
  
  return HAL_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3778      	adds	r7, #120	; 0x78
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	08002ba8 	.word	0x08002ba8
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000004 	.word	0x20000004

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b08b      	sub	sp, #44	; 0x2c
 8001cd8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001cee:	4b2a      	ldr	r3, [pc, #168]	; (8001d98 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d002      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0x30>
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d003      	beq.n	8001d0a <HAL_RCC_GetSysClockFreq+0x36>
 8001d02:	e03f      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d04:	4b25      	ldr	r3, [pc, #148]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d06:	623b      	str	r3, [r7, #32]
      break;
 8001d08:	e03f      	b.n	8001d8a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d10:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d14:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	fa92 f2a2 	rbit	r2, r2
 8001d1c:	607a      	str	r2, [r7, #4]
  return result;
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	fab2 f282 	clz	r2, r2
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	40d3      	lsrs	r3, r2
 8001d28:	4a1d      	ldr	r2, [pc, #116]	; (8001da0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001d2a:	5cd3      	ldrb	r3, [r2, r3]
 8001d2c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d2e:	4b1a      	ldr	r3, [pc, #104]	; (8001d98 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	220f      	movs	r2, #15
 8001d38:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	fa92 f2a2 	rbit	r2, r2
 8001d40:	60fa      	str	r2, [r7, #12]
  return result;
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	fab2 f282 	clz	r2, r2
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	40d3      	lsrs	r3, r2
 8001d4c:	4a15      	ldr	r2, [pc, #84]	; (8001da4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d4e:	5cd3      	ldrb	r3, [r2, r3]
 8001d50:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d008      	beq.n	8001d6e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d5c:	4a0f      	ldr	r2, [pc, #60]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6c:	e007      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d6e:	4a0b      	ldr	r2, [pc, #44]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	fb02 f303 	mul.w	r3, r2, r3
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d80:	623b      	str	r3, [r7, #32]
      break;
 8001d82:	e002      	b.n	8001d8a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d86:	623b      	str	r3, [r7, #32]
      break;
 8001d88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	372c      	adds	r7, #44	; 0x2c
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	007a1200 	.word	0x007a1200
 8001da0:	08002bb8 	.word	0x08002bb8
 8001da4:	08002bc8 	.word	0x08002bc8

08001da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b092      	sub	sp, #72	; 0x48
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001db8:	2300      	movs	r3, #0
 8001dba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f000 80d4 	beq.w	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dcc:	4b4e      	ldr	r3, [pc, #312]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10e      	bne.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd8:	4b4b      	ldr	r3, [pc, #300]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	4a4a      	ldr	r2, [pc, #296]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de2:	61d3      	str	r3, [r2, #28]
 8001de4:	4b48      	ldr	r3, [pc, #288]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df0:	2301      	movs	r3, #1
 8001df2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df6:	4b45      	ldr	r3, [pc, #276]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d118      	bne.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e02:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a41      	ldr	r2, [pc, #260]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e0e:	f7fe fbf5 	bl	80005fc <HAL_GetTick>
 8001e12:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	e008      	b.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e16:	f7fe fbf1 	bl	80005fc <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b64      	cmp	r3, #100	; 0x64
 8001e22:	d901      	bls.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e1d6      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e28:	4b38      	ldr	r3, [pc, #224]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f0      	beq.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e34:	4b34      	ldr	r3, [pc, #208]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 8084 	beq.w	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d07c      	beq.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e54:	4b2c      	ldr	r3, [pc, #176]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e78:	4413      	add	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	2301      	movs	r3, #1
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e86:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e8a:	fa93 f3a3 	rbit	r3, r3
 8001e8e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e92:	fab3 f383 	clz	r3, r3
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ea6:	4a18      	ldr	r2, [pc, #96]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eaa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d04b      	beq.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7fe fba1 	bl	80005fc <HAL_GetTick>
 8001eba:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7fe fb9d 	bl	80005fc <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e180      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eda:	fa93 f3a3 	rbit	r3, r3
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	623b      	str	r3, [r7, #32]
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	61fb      	str	r3, [r7, #28]
  return result;
 8001eec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	095b      	lsrs	r3, r3, #5
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	f043 0302 	orr.w	r3, r3, #2
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d108      	bne.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001f02:	4b01      	ldr	r3, [pc, #4]	; (8001f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	e00d      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40007000 	.word	0x40007000
 8001f10:	10908100 	.word	0x10908100
 8001f14:	2302      	movs	r3, #2
 8001f16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	fa93 f3a3 	rbit	r3, r3
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	4ba0      	ldr	r3, [pc, #640]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	2202      	movs	r2, #2
 8001f26:	613a      	str	r2, [r7, #16]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	fa92 f2a2 	rbit	r2, r2
 8001f2e:	60fa      	str	r2, [r7, #12]
  return result;
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	fab2 f282 	clz	r2, r2
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	f002 021f 	and.w	r2, r2, #31
 8001f42:	2101      	movs	r1, #1
 8001f44:	fa01 f202 	lsl.w	r2, r1, r2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0b7      	beq.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001f4e:	4b95      	ldr	r3, [pc, #596]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4992      	ldr	r1, [pc, #584]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f60:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d105      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f68:	4b8e      	ldr	r3, [pc, #568]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	4a8d      	ldr	r2, [pc, #564]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d008      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f80:	4b88      	ldr	r3, [pc, #544]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f84:	f023 0203 	bic.w	r2, r3, #3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	4985      	ldr	r1, [pc, #532]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d008      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f9e:	4b81      	ldr	r3, [pc, #516]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	497e      	ldr	r1, [pc, #504]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fbc:	4b79      	ldr	r3, [pc, #484]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	4976      	ldr	r1, [pc, #472]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d008      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fda:	4b72      	ldr	r3, [pc, #456]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f023 0210 	bic.w	r2, r3, #16
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	496f      	ldr	r1, [pc, #444]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d008      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001ff8:	4b6a      	ldr	r3, [pc, #424]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002004:	4967      	ldr	r1, [pc, #412]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002006:	4313      	orrs	r3, r2
 8002008:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d008      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002016:	4b63      	ldr	r3, [pc, #396]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f023 0220 	bic.w	r2, r3, #32
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	4960      	ldr	r1, [pc, #384]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002024:	4313      	orrs	r3, r2
 8002026:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002034:	4b5b      	ldr	r3, [pc, #364]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002038:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	4958      	ldr	r1, [pc, #352]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002042:	4313      	orrs	r3, r2
 8002044:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d008      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002052:	4b54      	ldr	r3, [pc, #336]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	4951      	ldr	r1, [pc, #324]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002060:	4313      	orrs	r3, r2
 8002062:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0310 	and.w	r3, r3, #16
 800206c:	2b00      	cmp	r3, #0
 800206e:	d008      	beq.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002070:	4b4c      	ldr	r3, [pc, #304]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002074:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	4949      	ldr	r1, [pc, #292]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800207e:	4313      	orrs	r3, r2
 8002080:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800208a:	2b00      	cmp	r3, #0
 800208c:	d008      	beq.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800208e:	4b45      	ldr	r3, [pc, #276]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4942      	ldr	r1, [pc, #264]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d008      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80020ac:	4b3d      	ldr	r3, [pc, #244]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b8:	493a      	ldr	r1, [pc, #232]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d008      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80020ca:	4b36      	ldr	r3, [pc, #216]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ce:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	4933      	ldr	r1, [pc, #204]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020e8:	4b2e      	ldr	r3, [pc, #184]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020f4:	492b      	ldr	r1, [pc, #172]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d008      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002106:	4b27      	ldr	r3, [pc, #156]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	4924      	ldr	r1, [pc, #144]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002114:	4313      	orrs	r3, r2
 8002116:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d008      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002124:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002130:	491c      	ldr	r1, [pc, #112]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002132:	4313      	orrs	r3, r2
 8002134:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d008      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800214e:	4915      	ldr	r1, [pc, #84]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002150:	4313      	orrs	r3, r2
 8002152:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d008      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002160:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002164:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216c:	490d      	ldr	r1, [pc, #52]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800216e:	4313      	orrs	r3, r2
 8002170:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d008      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800218a:	4906      	ldr	r1, [pc, #24]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800218c:	4313      	orrs	r3, r2
 800218e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00c      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800219c:	4b01      	ldr	r3, [pc, #4]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	e002      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b0:	490b      	ldr	r1, [pc, #44]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d008      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80021c2:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ce:	4904      	ldr	r1, [pc, #16]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3748      	adds	r7, #72	; 0x48
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e049      	b.n	800228a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d106      	bne.n	8002210 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7fe f906 	bl	800041c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2202      	movs	r2, #2
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3304      	adds	r3, #4
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f000 faa6 	bl	8002774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d001      	beq.n	80022ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e04f      	b.n	800234c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a23      	ldr	r2, [pc, #140]	; (8002358 <HAL_TIM_Base_Start_IT+0xc4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d01d      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d6:	d018      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1f      	ldr	r2, [pc, #124]	; (800235c <HAL_TIM_Base_Start_IT+0xc8>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1e      	ldr	r2, [pc, #120]	; (8002360 <HAL_TIM_Base_Start_IT+0xcc>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d00e      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a1c      	ldr	r2, [pc, #112]	; (8002364 <HAL_TIM_Base_Start_IT+0xd0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d009      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a1b      	ldr	r2, [pc, #108]	; (8002368 <HAL_TIM_Base_Start_IT+0xd4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d004      	beq.n	800230a <HAL_TIM_Base_Start_IT+0x76>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a19      	ldr	r2, [pc, #100]	; (800236c <HAL_TIM_Base_Start_IT+0xd8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d115      	bne.n	8002336 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_TIM_Base_Start_IT+0xdc>)
 8002312:	4013      	ands	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2b06      	cmp	r3, #6
 800231a:	d015      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0xb4>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002322:	d011      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002334:	e008      	b.n	8002348 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 0201 	orr.w	r2, r2, #1
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	e000      	b.n	800234a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002348:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	40012c00 	.word	0x40012c00
 800235c:	40000400 	.word	0x40000400
 8002360:	40000800 	.word	0x40000800
 8002364:	40013400 	.word	0x40013400
 8002368:	40014000 	.word	0x40014000
 800236c:	40015000 	.word	0x40015000
 8002370:	00010007 	.word	0x00010007

08002374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b02      	cmp	r3, #2
 8002388:	d122      	bne.n	80023d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b02      	cmp	r3, #2
 8002396:	d11b      	bne.n	80023d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0202 	mvn.w	r2, #2
 80023a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d003      	beq.n	80023be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f9be 	bl	8002738 <HAL_TIM_IC_CaptureCallback>
 80023bc:	e005      	b.n	80023ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f9b0 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f9c1 	bl	800274c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	f003 0304 	and.w	r3, r3, #4
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d122      	bne.n	8002424 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b04      	cmp	r3, #4
 80023ea:	d11b      	bne.n	8002424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f06f 0204 	mvn.w	r2, #4
 80023f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2202      	movs	r2, #2
 80023fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f994 	bl	8002738 <HAL_TIM_IC_CaptureCallback>
 8002410:	e005      	b.n	800241e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 f986 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f997 	bl	800274c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b08      	cmp	r3, #8
 8002430:	d122      	bne.n	8002478 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f003 0308 	and.w	r3, r3, #8
 800243c:	2b08      	cmp	r3, #8
 800243e:	d11b      	bne.n	8002478 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f06f 0208 	mvn.w	r2, #8
 8002448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2204      	movs	r2, #4
 800244e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f96a 	bl	8002738 <HAL_TIM_IC_CaptureCallback>
 8002464:	e005      	b.n	8002472 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f95c 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f96d 	bl	800274c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	f003 0310 	and.w	r3, r3, #16
 8002482:	2b10      	cmp	r3, #16
 8002484:	d122      	bne.n	80024cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	2b10      	cmp	r3, #16
 8002492:	d11b      	bne.n	80024cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f06f 0210 	mvn.w	r2, #16
 800249c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2208      	movs	r2, #8
 80024a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f940 	bl	8002738 <HAL_TIM_IC_CaptureCallback>
 80024b8:	e005      	b.n	80024c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f932 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f943 	bl	800274c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d10e      	bne.n	80024f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d107      	bne.n	80024f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0201 	mvn.w	r2, #1
 80024f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7fd fe6e 	bl	80001d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002502:	2b80      	cmp	r3, #128	; 0x80
 8002504:	d10e      	bne.n	8002524 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002510:	2b80      	cmp	r3, #128	; 0x80
 8002512:	d107      	bne.n	8002524 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800251c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 faf6 	bl	8002b10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800252e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002532:	d10e      	bne.n	8002552 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253e:	2b80      	cmp	r3, #128	; 0x80
 8002540:	d107      	bne.n	8002552 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800254a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f000 fae9 	bl	8002b24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255c:	2b40      	cmp	r3, #64	; 0x40
 800255e:	d10e      	bne.n	800257e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800256a:	2b40      	cmp	r3, #64	; 0x40
 800256c:	d107      	bne.n	800257e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f8f1 	bl	8002760 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b20      	cmp	r3, #32
 800258a:	d10e      	bne.n	80025aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	2b20      	cmp	r3, #32
 8002598:	d107      	bne.n	80025aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f06f 0220 	mvn.w	r2, #32
 80025a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 faa9 	bl	8002afc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b084      	sub	sp, #16
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
 80025ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d101      	bne.n	80025ca <HAL_TIM_ConfigClockSource+0x18>
 80025c6:	2302      	movs	r3, #2
 80025c8:	e0a8      	b.n	800271c <HAL_TIM_ConfigClockSource+0x16a>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2202      	movs	r2, #2
 80025d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025e8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025ec:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025f4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b40      	cmp	r3, #64	; 0x40
 8002604:	d067      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x124>
 8002606:	2b40      	cmp	r3, #64	; 0x40
 8002608:	d80b      	bhi.n	8002622 <HAL_TIM_ConfigClockSource+0x70>
 800260a:	2b10      	cmp	r3, #16
 800260c:	d073      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x144>
 800260e:	2b10      	cmp	r3, #16
 8002610:	d802      	bhi.n	8002618 <HAL_TIM_ConfigClockSource+0x66>
 8002612:	2b00      	cmp	r3, #0
 8002614:	d06f      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002616:	e078      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002618:	2b20      	cmp	r3, #32
 800261a:	d06c      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x144>
 800261c:	2b30      	cmp	r3, #48	; 0x30
 800261e:	d06a      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002620:	e073      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002622:	2b70      	cmp	r3, #112	; 0x70
 8002624:	d00d      	beq.n	8002642 <HAL_TIM_ConfigClockSource+0x90>
 8002626:	2b70      	cmp	r3, #112	; 0x70
 8002628:	d804      	bhi.n	8002634 <HAL_TIM_ConfigClockSource+0x82>
 800262a:	2b50      	cmp	r3, #80	; 0x50
 800262c:	d033      	beq.n	8002696 <HAL_TIM_ConfigClockSource+0xe4>
 800262e:	2b60      	cmp	r3, #96	; 0x60
 8002630:	d041      	beq.n	80026b6 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002632:	e06a      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002638:	d066      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0x156>
 800263a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263e:	d017      	beq.n	8002670 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002640:	e063      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6818      	ldr	r0, [r3, #0]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	6899      	ldr	r1, [r3, #8]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f000 f9a7 	bl	80029a4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002664:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	609a      	str	r2, [r3, #8]
      break;
 800266e:	e04c      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	6899      	ldr	r1, [r3, #8]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	f000 f990 	bl	80029a4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002692:	609a      	str	r2, [r3, #8]
      break;
 8002694:	e039      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6859      	ldr	r1, [r3, #4]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	461a      	mov	r2, r3
 80026a4:	f000 f904 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2150      	movs	r1, #80	; 0x50
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 f95d 	bl	800296e <TIM_ITRx_SetConfig>
      break;
 80026b4:	e029      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	461a      	mov	r2, r3
 80026c4:	f000 f923 	bl	800290e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2160      	movs	r1, #96	; 0x60
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f94d 	bl	800296e <TIM_ITRx_SetConfig>
      break;
 80026d4:	e019      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6859      	ldr	r1, [r3, #4]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f000 f8e4 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2140      	movs	r1, #64	; 0x40
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f93d 	bl	800296e <TIM_ITRx_SetConfig>
      break;
 80026f4:	e009      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4619      	mov	r1, r3
 8002700:	4610      	mov	r0, r2
 8002702:	f000 f934 	bl	800296e <TIM_ITRx_SetConfig>
        break;
 8002706:	e000      	b.n	800270a <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002708:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a42      	ldr	r2, [pc, #264]	; (8002890 <TIM_Base_SetConfig+0x11c>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d013      	beq.n	80027b4 <TIM_Base_SetConfig+0x40>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002792:	d00f      	beq.n	80027b4 <TIM_Base_SetConfig+0x40>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a3f      	ldr	r2, [pc, #252]	; (8002894 <TIM_Base_SetConfig+0x120>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d00b      	beq.n	80027b4 <TIM_Base_SetConfig+0x40>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a3e      	ldr	r2, [pc, #248]	; (8002898 <TIM_Base_SetConfig+0x124>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d007      	beq.n	80027b4 <TIM_Base_SetConfig+0x40>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a3d      	ldr	r2, [pc, #244]	; (800289c <TIM_Base_SetConfig+0x128>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d003      	beq.n	80027b4 <TIM_Base_SetConfig+0x40>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a3c      	ldr	r2, [pc, #240]	; (80028a0 <TIM_Base_SetConfig+0x12c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d108      	bne.n	80027c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a31      	ldr	r2, [pc, #196]	; (8002890 <TIM_Base_SetConfig+0x11c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d01f      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d4:	d01b      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a2e      	ldr	r2, [pc, #184]	; (8002894 <TIM_Base_SetConfig+0x120>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d017      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a2d      	ldr	r2, [pc, #180]	; (8002898 <TIM_Base_SetConfig+0x124>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d013      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a2c      	ldr	r2, [pc, #176]	; (800289c <TIM_Base_SetConfig+0x128>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d00f      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a2c      	ldr	r2, [pc, #176]	; (80028a4 <TIM_Base_SetConfig+0x130>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d00b      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a2b      	ldr	r2, [pc, #172]	; (80028a8 <TIM_Base_SetConfig+0x134>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d007      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a2a      	ldr	r2, [pc, #168]	; (80028ac <TIM_Base_SetConfig+0x138>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d003      	beq.n	800280e <TIM_Base_SetConfig+0x9a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a25      	ldr	r2, [pc, #148]	; (80028a0 <TIM_Base_SetConfig+0x12c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d108      	bne.n	8002820 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	4313      	orrs	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a12      	ldr	r2, [pc, #72]	; (8002890 <TIM_Base_SetConfig+0x11c>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d013      	beq.n	8002874 <TIM_Base_SetConfig+0x100>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a13      	ldr	r2, [pc, #76]	; (800289c <TIM_Base_SetConfig+0x128>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d00f      	beq.n	8002874 <TIM_Base_SetConfig+0x100>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4a13      	ldr	r2, [pc, #76]	; (80028a4 <TIM_Base_SetConfig+0x130>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d00b      	beq.n	8002874 <TIM_Base_SetConfig+0x100>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	4a12      	ldr	r2, [pc, #72]	; (80028a8 <TIM_Base_SetConfig+0x134>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d007      	beq.n	8002874 <TIM_Base_SetConfig+0x100>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a11      	ldr	r2, [pc, #68]	; (80028ac <TIM_Base_SetConfig+0x138>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d003      	beq.n	8002874 <TIM_Base_SetConfig+0x100>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a0c      	ldr	r2, [pc, #48]	; (80028a0 <TIM_Base_SetConfig+0x12c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d103      	bne.n	800287c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	615a      	str	r2, [r3, #20]
}
 8002882:	bf00      	nop
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40012c00 	.word	0x40012c00
 8002894:	40000400 	.word	0x40000400
 8002898:	40000800 	.word	0x40000800
 800289c:	40013400 	.word	0x40013400
 80028a0:	40015000 	.word	0x40015000
 80028a4:	40014000 	.word	0x40014000
 80028a8:	40014400 	.word	0x40014400
 80028ac:	40014800 	.word	0x40014800

080028b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f023 0201 	bic.w	r2, r3, #1
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f023 030a 	bic.w	r3, r3, #10
 80028ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	621a      	str	r2, [r3, #32]
}
 8002902:	bf00      	nop
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800290e:	b480      	push	{r7}
 8002910:	b087      	sub	sp, #28
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	f023 0210 	bic.w	r2, r3, #16
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002938:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	031b      	lsls	r3, r3, #12
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4313      	orrs	r3, r2
 8002942:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800294a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	4313      	orrs	r3, r2
 8002954:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	621a      	str	r2, [r3, #32]
}
 8002962:	bf00      	nop
 8002964:	371c      	adds	r7, #28
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800296e:	b480      	push	{r7}
 8002970:	b085      	sub	sp, #20
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4313      	orrs	r3, r2
 800298c:	f043 0307 	orr.w	r3, r3, #7
 8002990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	609a      	str	r2, [r3, #8]
}
 8002998:	bf00      	nop
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b087      	sub	sp, #28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	021a      	lsls	r2, r3, #8
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	609a      	str	r2, [r3, #8]
}
 80029d8:	bf00      	nop
 80029da:	371c      	adds	r7, #28
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d101      	bne.n	80029fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029f8:	2302      	movs	r3, #2
 80029fa:	e06d      	b.n	8002ad8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2202      	movs	r2, #2
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a30      	ldr	r2, [pc, #192]	; (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d009      	beq.n	8002a3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a2f      	ldr	r2, [pc, #188]	; (8002ae8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d004      	beq.n	8002a3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a2d      	ldr	r2, [pc, #180]	; (8002aec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d108      	bne.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002a40:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d01d      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a78:	d018      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a1c      	ldr	r2, [pc, #112]	; (8002af0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d013      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a1a      	ldr	r2, [pc, #104]	; (8002af4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d00e      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d009      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a16      	ldr	r2, [pc, #88]	; (8002af8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d004      	beq.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a11      	ldr	r2, [pc, #68]	; (8002aec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d10c      	bne.n	8002ac6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ab2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	40012c00 	.word	0x40012c00
 8002ae8:	40013400 	.word	0x40013400
 8002aec:	40015000 	.word	0x40015000
 8002af0:	40000400 	.word	0x40000400
 8002af4:	40000800 	.word	0x40000800
 8002af8:	40014000 	.word	0x40014000

08002afc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <__libc_init_array>:
 8002b38:	b570      	push	{r4, r5, r6, lr}
 8002b3a:	4e0d      	ldr	r6, [pc, #52]	; (8002b70 <__libc_init_array+0x38>)
 8002b3c:	4c0d      	ldr	r4, [pc, #52]	; (8002b74 <__libc_init_array+0x3c>)
 8002b3e:	1ba4      	subs	r4, r4, r6
 8002b40:	10a4      	asrs	r4, r4, #2
 8002b42:	2500      	movs	r5, #0
 8002b44:	42a5      	cmp	r5, r4
 8002b46:	d109      	bne.n	8002b5c <__libc_init_array+0x24>
 8002b48:	4e0b      	ldr	r6, [pc, #44]	; (8002b78 <__libc_init_array+0x40>)
 8002b4a:	4c0c      	ldr	r4, [pc, #48]	; (8002b7c <__libc_init_array+0x44>)
 8002b4c:	f000 f820 	bl	8002b90 <_init>
 8002b50:	1ba4      	subs	r4, r4, r6
 8002b52:	10a4      	asrs	r4, r4, #2
 8002b54:	2500      	movs	r5, #0
 8002b56:	42a5      	cmp	r5, r4
 8002b58:	d105      	bne.n	8002b66 <__libc_init_array+0x2e>
 8002b5a:	bd70      	pop	{r4, r5, r6, pc}
 8002b5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b60:	4798      	blx	r3
 8002b62:	3501      	adds	r5, #1
 8002b64:	e7ee      	b.n	8002b44 <__libc_init_array+0xc>
 8002b66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b6a:	4798      	blx	r3
 8002b6c:	3501      	adds	r5, #1
 8002b6e:	e7f2      	b.n	8002b56 <__libc_init_array+0x1e>
 8002b70:	08002bd8 	.word	0x08002bd8
 8002b74:	08002bd8 	.word	0x08002bd8
 8002b78:	08002bd8 	.word	0x08002bd8
 8002b7c:	08002bdc 	.word	0x08002bdc

08002b80 <memset>:
 8002b80:	4402      	add	r2, r0
 8002b82:	4603      	mov	r3, r0
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d100      	bne.n	8002b8a <memset+0xa>
 8002b88:	4770      	bx	lr
 8002b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b8e:	e7f9      	b.n	8002b84 <memset+0x4>

08002b90 <_init>:
 8002b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b92:	bf00      	nop
 8002b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b96:	bc08      	pop	{r3}
 8002b98:	469e      	mov	lr, r3
 8002b9a:	4770      	bx	lr

08002b9c <_fini>:
 8002b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b9e:	bf00      	nop
 8002ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ba2:	bc08      	pop	{r3}
 8002ba4:	469e      	mov	lr, r3
 8002ba6:	4770      	bx	lr
