Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Sun Feb 22 18:26:20 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   240 |
| Minimum Number of register sites lost to control set restrictions |   753 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             756 |          264 |
| No           | No                    | Yes                    |             140 |           47 |
| No           | Yes                   | No                     |             806 |          283 |
| Yes          | No                    | No                     |             748 |          253 |
| Yes          | No                    | Yes                    |             149 |           37 |
| Yes          | Yes                   | No                     |            1160 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                          Enable Signal                                                                                          |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                    | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                1 |              1 |
| ~mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg        | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/ex_potential_exception                                                                                                  |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/p_20_out                                                                                                                       |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/p_19_out                                                                                                                       |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                 |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/O5                                                                        |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                 |                1 |              1 |
| ~mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                               |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/p_18_out                                                                                                                       |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                |                                                                                                                                                                                           |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                 |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                       | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2                                                                                                        |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O4                                                                                                                          |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                          |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg        | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                       | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                 |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/UPDATE                          |                                                                                                                                                                                                 | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                   |                                                                                                                                                                                           |                1 |              2 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                          |                                                                                                                                                                                           |                1 |              2 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  |                                                                                                                                                                                                 |                                                                                                                                                                                           |                2 |              2 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                         |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                                    |                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                    |                                                                                                                                                                                           |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                2 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                                    |                                                                                                                                                                                           |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/O1                                                                                                                                             |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                          |                                                                                                                                                                                           |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                           |                2 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                           |                2 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                            | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/O1                                                                                                                                                   | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/n_0_FSM_sequential_scl_state[3]_i_2                                                                                                                      | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                                                                                 | mcu_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                          |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                                                          | mcu_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                          |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                           | mcu_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                          |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE041_out                                                                                                                         | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                2 |              4 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/n_0_q_int[0]_i_1__1                                                                                                                               | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/O1                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                 |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/O1                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                 |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                             | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                 |                                                                                                                                                                                           |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                           | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                        |                1 |              4 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/I5[0]                                                                                                                         |                                                                                                                                                                                           |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                           |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__2                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                              |                3 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                          |                3 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                                    |                                                                                                                                                                                           |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                2 |              4 |
| ~mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                   |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                            |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                              |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                           |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                              |                2 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                              |                1 |              4 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                                                           |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                      |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                   |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                   |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                     | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                1 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                5 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                     |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                2 |              6 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                   |                                                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                      | mcu_i/mcu_core_system/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                    |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                     |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                     | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/use_Reg_Neg_DI                             |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                     |                1 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                 |                1 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                              | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                             |                3 |              7 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                2 |              7 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                   |                2 |              7 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              7 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                                                      | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                3 |              7 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                                                           |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                      | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              8 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                           |                                                                                                                                                                                           |                3 |              8 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                  |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/SRL16_En |                                                                                                                                                                                           |                7 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                         | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                          |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                                                                      |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                                                           |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                                                                                     |                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O9                                                                                                                                               | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                                 |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                                 |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                    |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O12                                                                                                                                              | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                3 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O11                                                                                                                                              | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                4 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O10                                                                                                                                              | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/n_0_data_int[7]_i_1                                                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE027_out                                                                                                                         | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                2 |              8 |
| ~mcu_i/mcu_core_system/mdm_1/U0/Dbg_Update_0  | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                    |                                                                                                                                                                                           |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/n_0_rdByteCntr[0]_i_1                                                                                                                                     | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                              | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                            | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                             | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/n_0_q_int[0]_i_1__0                                                                                                                            | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                3 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                                                            | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                           |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/n_0_q_int[0]_i_1                                                                                                                                  | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |                3 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                3 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                4 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                2 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |                3 |              9 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                 | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                               |                2 |             10 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                                   | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                4 |             10 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                           |                5 |             10 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 |                                                                                                                                                                                           |                8 |             11 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                  |                4 |             14 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                          |                2 |             14 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                                      |                6 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                4 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                4 |             15 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                            |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/O1[0]                                                                                                                                               |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[15]_i_1                                                                                                                          |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                                   |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                         |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                         |                                                                                                                                                                                           |                7 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                         |                                                                                                                                                                                           |                7 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                                |                                                                                                                                                                                           |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                        |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |                7 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                          |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                          |                                                                                                                                                                                           |                7 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                         |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                        |                                                                                                                                                                                           |                6 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                        |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                         |                                                                                                                                                                                           |                8 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                        |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                        |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                         |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                         |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                     |                                                                                                                                                                                           |                6 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                  | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                2 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             17 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                4 |             17 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             18 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                6 |             18 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                               |                7 |             19 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               11 |             20 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                8 |             22 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK |                                                                                                                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                  |                6 |             23 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              |                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                           |                3 |             24 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                      |                                                                                                                                                                                           |                7 |             24 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                          |                6 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                           |                5 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                           |                4 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out2                  |                                                                                                                                                                                                 |                                                                                                                                                                                           |                7 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                           |                7 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               13 |             27 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             28 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                   | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                  |                7 |             29 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                   | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |               32 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                  |                                                                                                                                                                                           |               13 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                     | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |               10 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                       |               12 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                   |               15 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/O61[0]                                                                        | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |                8 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                              | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               15 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                    | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |               12 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/I6[0]                                                                                                                   |               19 |             32 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                                                           |               13 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I44[0]                                                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               10 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                          | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                6 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/O21[0]                                                                                                                        | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                 |                6 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                            |               11 |             33 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                                                           |               15 |             33 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                          |                                                                                                                                                                                           |               15 |             33 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 |                                                                                                                                                                                           |                9 |             34 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |               11 |             38 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                       |               14 |             43 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK | mcu_i/mcu_core_system/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                                                           |               21 |             61 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7                                                                                                  |                                                                                                                                                                                           |                8 |             64 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               21 |             70 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/O3                                                      |                                                                                                                                                                                           |               11 |             75 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               35 |             86 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                          |                                                                                                                                                                                           |               25 |            103 |
|  mcu_i/mcu_core_system/mdm_1/U0/Ext_JTAG_DRCK |                                                                                                                                                                                                 |                                                                                                                                                                                           |               49 |            114 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O7[41]                                                                                                        |                                                                                                                                                                                           |               16 |            128 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               37 |            135 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               64 |            140 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                     | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               67 |            203 |
|  mcu_i/clk_wiz_1/U0/clk_out1                  |                                                                                                                                                                                                 |                                                                                                                                                                                           |              207 |            631 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


