
gps_tracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085a8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007cc  08008668  08008668  00009668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e34  08008e34  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008e34  08008e34  0000a1e4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008e34  08008e34  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e34  08008e34  00009e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e38  08008e38  00009e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008e3c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000680  200001e8  08009020  0000a1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  08009020  0000a868  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c96  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b35  00000000  00000000  00012ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  000149d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000567  00000000  00000000  000150f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008f12  00000000  00000000  00015657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00056b02  00000000  00000000  0001e569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0007506b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002b38  00000000  00000000  000750b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000ddf1  00000000  00000000  00077be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000859d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e8 	.word	0x200001e8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008650 	.word	0x08008650

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001ec 	.word	0x200001ec
 8000104:	08008650 	.word	0x08008650

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 f833 	bl	80014bc <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 ff77 	bl	8001354 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f825 	bl	80014bc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f81b 	bl	80014bc <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ffa1 	bl	80013dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 ff97 	bl	80013dc <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_d2uiz>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	2200      	movs	r2, #0
 80004c0:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004c2:	0004      	movs	r4, r0
 80004c4:	000d      	movs	r5, r1
 80004c6:	f7ff ffef 	bl	80004a8 <__aeabi_dcmpge>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d104      	bne.n	80004d8 <__aeabi_d2uiz+0x1c>
 80004ce:	0020      	movs	r0, r4
 80004d0:	0029      	movs	r1, r5
 80004d2:	f001 ff51 	bl	8002378 <__aeabi_d2iz>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004da:	2200      	movs	r2, #0
 80004dc:	0020      	movs	r0, r4
 80004de:	0029      	movs	r1, r5
 80004e0:	f001 fb40 	bl	8001b64 <__aeabi_dsub>
 80004e4:	f001 ff48 	bl	8002378 <__aeabi_d2iz>
 80004e8:	2380      	movs	r3, #128	@ 0x80
 80004ea:	061b      	lsls	r3, r3, #24
 80004ec:	469c      	mov	ip, r3
 80004ee:	4460      	add	r0, ip
 80004f0:	e7f1      	b.n	80004d6 <__aeabi_d2uiz+0x1a>
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	41e00000 	.word	0x41e00000

080004f8 <__aeabi_d2lz>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	2200      	movs	r2, #0
 80004fc:	2300      	movs	r3, #0
 80004fe:	0004      	movs	r4, r0
 8000500:	000d      	movs	r5, r1
 8000502:	f7ff ffb3 	bl	800046c <__aeabi_dcmplt>
 8000506:	2800      	cmp	r0, #0
 8000508:	d108      	bne.n	800051c <__aeabi_d2lz+0x24>
 800050a:	0020      	movs	r0, r4
 800050c:	0029      	movs	r1, r5
 800050e:	f000 f80f 	bl	8000530 <__aeabi_d2ulz>
 8000512:	0002      	movs	r2, r0
 8000514:	000b      	movs	r3, r1
 8000516:	0010      	movs	r0, r2
 8000518:	0019      	movs	r1, r3
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	061b      	lsls	r3, r3, #24
 8000520:	18e9      	adds	r1, r5, r3
 8000522:	0020      	movs	r0, r4
 8000524:	f000 f804 	bl	8000530 <__aeabi_d2ulz>
 8000528:	2300      	movs	r3, #0
 800052a:	4242      	negs	r2, r0
 800052c:	418b      	sbcs	r3, r1
 800052e:	e7f2      	b.n	8000516 <__aeabi_d2lz+0x1e>

08000530 <__aeabi_d2ulz>:
 8000530:	b570      	push	{r4, r5, r6, lr}
 8000532:	2200      	movs	r2, #0
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <__aeabi_d2ulz+0x34>)
 8000536:	000d      	movs	r5, r1
 8000538:	0004      	movs	r4, r0
 800053a:	f001 f82d 	bl	8001598 <__aeabi_dmul>
 800053e:	f7ff ffbd 	bl	80004bc <__aeabi_d2uiz>
 8000542:	0006      	movs	r6, r0
 8000544:	f001 ff82 	bl	800244c <__aeabi_ui2d>
 8000548:	2200      	movs	r2, #0
 800054a:	4b07      	ldr	r3, [pc, #28]	@ (8000568 <__aeabi_d2ulz+0x38>)
 800054c:	f001 f824 	bl	8001598 <__aeabi_dmul>
 8000550:	0002      	movs	r2, r0
 8000552:	000b      	movs	r3, r1
 8000554:	0020      	movs	r0, r4
 8000556:	0029      	movs	r1, r5
 8000558:	f001 fb04 	bl	8001b64 <__aeabi_dsub>
 800055c:	f7ff ffae 	bl	80004bc <__aeabi_d2uiz>
 8000560:	0031      	movs	r1, r6
 8000562:	bd70      	pop	{r4, r5, r6, pc}
 8000564:	3df00000 	.word	0x3df00000
 8000568:	41f00000 	.word	0x41f00000

0800056c <__aeabi_l2d>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	0006      	movs	r6, r0
 8000570:	0008      	movs	r0, r1
 8000572:	f001 ff3d 	bl	80023f0 <__aeabi_i2d>
 8000576:	2200      	movs	r2, #0
 8000578:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <__aeabi_l2d+0x28>)
 800057a:	f001 f80d 	bl	8001598 <__aeabi_dmul>
 800057e:	000d      	movs	r5, r1
 8000580:	0004      	movs	r4, r0
 8000582:	0030      	movs	r0, r6
 8000584:	f001 ff62 	bl	800244c <__aeabi_ui2d>
 8000588:	002b      	movs	r3, r5
 800058a:	0022      	movs	r2, r4
 800058c:	f000 f804 	bl	8000598 <__aeabi_dadd>
 8000590:	bd70      	pop	{r4, r5, r6, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_dadd>:
 8000598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059a:	464f      	mov	r7, r9
 800059c:	4646      	mov	r6, r8
 800059e:	46d6      	mov	lr, sl
 80005a0:	b5c0      	push	{r6, r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	9000      	str	r0, [sp, #0]
 80005a6:	9101      	str	r1, [sp, #4]
 80005a8:	030e      	lsls	r6, r1, #12
 80005aa:	004c      	lsls	r4, r1, #1
 80005ac:	0fcd      	lsrs	r5, r1, #31
 80005ae:	0a71      	lsrs	r1, r6, #9
 80005b0:	9e00      	ldr	r6, [sp, #0]
 80005b2:	005f      	lsls	r7, r3, #1
 80005b4:	0f76      	lsrs	r6, r6, #29
 80005b6:	430e      	orrs	r6, r1
 80005b8:	9900      	ldr	r1, [sp, #0]
 80005ba:	9200      	str	r2, [sp, #0]
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	00c9      	lsls	r1, r1, #3
 80005c0:	4689      	mov	r9, r1
 80005c2:	0319      	lsls	r1, r3, #12
 80005c4:	0d7b      	lsrs	r3, r7, #21
 80005c6:	4698      	mov	r8, r3
 80005c8:	9b01      	ldr	r3, [sp, #4]
 80005ca:	0a49      	lsrs	r1, r1, #9
 80005cc:	0fdb      	lsrs	r3, r3, #31
 80005ce:	469c      	mov	ip, r3
 80005d0:	9b00      	ldr	r3, [sp, #0]
 80005d2:	9a00      	ldr	r2, [sp, #0]
 80005d4:	0f5b      	lsrs	r3, r3, #29
 80005d6:	430b      	orrs	r3, r1
 80005d8:	4641      	mov	r1, r8
 80005da:	0d64      	lsrs	r4, r4, #21
 80005dc:	00d2      	lsls	r2, r2, #3
 80005de:	1a61      	subs	r1, r4, r1
 80005e0:	4565      	cmp	r5, ip
 80005e2:	d100      	bne.n	80005e6 <__aeabi_dadd+0x4e>
 80005e4:	e0a6      	b.n	8000734 <__aeabi_dadd+0x19c>
 80005e6:	2900      	cmp	r1, #0
 80005e8:	dd72      	ble.n	80006d0 <__aeabi_dadd+0x138>
 80005ea:	4647      	mov	r7, r8
 80005ec:	2f00      	cmp	r7, #0
 80005ee:	d100      	bne.n	80005f2 <__aeabi_dadd+0x5a>
 80005f0:	e0dd      	b.n	80007ae <__aeabi_dadd+0x216>
 80005f2:	4fcc      	ldr	r7, [pc, #816]	@ (8000924 <__aeabi_dadd+0x38c>)
 80005f4:	42bc      	cmp	r4, r7
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x62>
 80005f8:	e19a      	b.n	8000930 <__aeabi_dadd+0x398>
 80005fa:	2701      	movs	r7, #1
 80005fc:	2938      	cmp	r1, #56	@ 0x38
 80005fe:	dc17      	bgt.n	8000630 <__aeabi_dadd+0x98>
 8000600:	2780      	movs	r7, #128	@ 0x80
 8000602:	043f      	lsls	r7, r7, #16
 8000604:	433b      	orrs	r3, r7
 8000606:	291f      	cmp	r1, #31
 8000608:	dd00      	ble.n	800060c <__aeabi_dadd+0x74>
 800060a:	e1dd      	b.n	80009c8 <__aeabi_dadd+0x430>
 800060c:	2720      	movs	r7, #32
 800060e:	1a78      	subs	r0, r7, r1
 8000610:	001f      	movs	r7, r3
 8000612:	4087      	lsls	r7, r0
 8000614:	46ba      	mov	sl, r7
 8000616:	0017      	movs	r7, r2
 8000618:	40cf      	lsrs	r7, r1
 800061a:	4684      	mov	ip, r0
 800061c:	0038      	movs	r0, r7
 800061e:	4657      	mov	r7, sl
 8000620:	4307      	orrs	r7, r0
 8000622:	4660      	mov	r0, ip
 8000624:	4082      	lsls	r2, r0
 8000626:	40cb      	lsrs	r3, r1
 8000628:	1e50      	subs	r0, r2, #1
 800062a:	4182      	sbcs	r2, r0
 800062c:	1af6      	subs	r6, r6, r3
 800062e:	4317      	orrs	r7, r2
 8000630:	464b      	mov	r3, r9
 8000632:	1bdf      	subs	r7, r3, r7
 8000634:	45b9      	cmp	r9, r7
 8000636:	4180      	sbcs	r0, r0
 8000638:	4240      	negs	r0, r0
 800063a:	1a36      	subs	r6, r6, r0
 800063c:	0233      	lsls	r3, r6, #8
 800063e:	d400      	bmi.n	8000642 <__aeabi_dadd+0xaa>
 8000640:	e0ff      	b.n	8000842 <__aeabi_dadd+0x2aa>
 8000642:	0276      	lsls	r6, r6, #9
 8000644:	0a76      	lsrs	r6, r6, #9
 8000646:	2e00      	cmp	r6, #0
 8000648:	d100      	bne.n	800064c <__aeabi_dadd+0xb4>
 800064a:	e13c      	b.n	80008c6 <__aeabi_dadd+0x32e>
 800064c:	0030      	movs	r0, r6
 800064e:	f001 ff21 	bl	8002494 <__clzsi2>
 8000652:	0003      	movs	r3, r0
 8000654:	3b08      	subs	r3, #8
 8000656:	2120      	movs	r1, #32
 8000658:	0038      	movs	r0, r7
 800065a:	1aca      	subs	r2, r1, r3
 800065c:	40d0      	lsrs	r0, r2
 800065e:	409e      	lsls	r6, r3
 8000660:	0002      	movs	r2, r0
 8000662:	409f      	lsls	r7, r3
 8000664:	4332      	orrs	r2, r6
 8000666:	429c      	cmp	r4, r3
 8000668:	dd00      	ble.n	800066c <__aeabi_dadd+0xd4>
 800066a:	e1a6      	b.n	80009ba <__aeabi_dadd+0x422>
 800066c:	1b18      	subs	r0, r3, r4
 800066e:	3001      	adds	r0, #1
 8000670:	1a09      	subs	r1, r1, r0
 8000672:	003e      	movs	r6, r7
 8000674:	408f      	lsls	r7, r1
 8000676:	40c6      	lsrs	r6, r0
 8000678:	1e7b      	subs	r3, r7, #1
 800067a:	419f      	sbcs	r7, r3
 800067c:	0013      	movs	r3, r2
 800067e:	408b      	lsls	r3, r1
 8000680:	4337      	orrs	r7, r6
 8000682:	431f      	orrs	r7, r3
 8000684:	40c2      	lsrs	r2, r0
 8000686:	003b      	movs	r3, r7
 8000688:	0016      	movs	r6, r2
 800068a:	2400      	movs	r4, #0
 800068c:	4313      	orrs	r3, r2
 800068e:	d100      	bne.n	8000692 <__aeabi_dadd+0xfa>
 8000690:	e1df      	b.n	8000a52 <__aeabi_dadd+0x4ba>
 8000692:	077b      	lsls	r3, r7, #29
 8000694:	d100      	bne.n	8000698 <__aeabi_dadd+0x100>
 8000696:	e332      	b.n	8000cfe <__aeabi_dadd+0x766>
 8000698:	230f      	movs	r3, #15
 800069a:	003a      	movs	r2, r7
 800069c:	403b      	ands	r3, r7
 800069e:	2b04      	cmp	r3, #4
 80006a0:	d004      	beq.n	80006ac <__aeabi_dadd+0x114>
 80006a2:	1d3a      	adds	r2, r7, #4
 80006a4:	42ba      	cmp	r2, r7
 80006a6:	41bf      	sbcs	r7, r7
 80006a8:	427f      	negs	r7, r7
 80006aa:	19f6      	adds	r6, r6, r7
 80006ac:	0233      	lsls	r3, r6, #8
 80006ae:	d400      	bmi.n	80006b2 <__aeabi_dadd+0x11a>
 80006b0:	e323      	b.n	8000cfa <__aeabi_dadd+0x762>
 80006b2:	4b9c      	ldr	r3, [pc, #624]	@ (8000924 <__aeabi_dadd+0x38c>)
 80006b4:	3401      	adds	r4, #1
 80006b6:	429c      	cmp	r4, r3
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x124>
 80006ba:	e0b4      	b.n	8000826 <__aeabi_dadd+0x28e>
 80006bc:	4b9a      	ldr	r3, [pc, #616]	@ (8000928 <__aeabi_dadd+0x390>)
 80006be:	0564      	lsls	r4, r4, #21
 80006c0:	401e      	ands	r6, r3
 80006c2:	0d64      	lsrs	r4, r4, #21
 80006c4:	0777      	lsls	r7, r6, #29
 80006c6:	08d2      	lsrs	r2, r2, #3
 80006c8:	0276      	lsls	r6, r6, #9
 80006ca:	4317      	orrs	r7, r2
 80006cc:	0b36      	lsrs	r6, r6, #12
 80006ce:	e0ac      	b.n	800082a <__aeabi_dadd+0x292>
 80006d0:	2900      	cmp	r1, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dadd+0x13e>
 80006d4:	e07e      	b.n	80007d4 <__aeabi_dadd+0x23c>
 80006d6:	4641      	mov	r1, r8
 80006d8:	1b09      	subs	r1, r1, r4
 80006da:	2c00      	cmp	r4, #0
 80006dc:	d000      	beq.n	80006e0 <__aeabi_dadd+0x148>
 80006de:	e160      	b.n	80009a2 <__aeabi_dadd+0x40a>
 80006e0:	0034      	movs	r4, r6
 80006e2:	4648      	mov	r0, r9
 80006e4:	4304      	orrs	r4, r0
 80006e6:	d100      	bne.n	80006ea <__aeabi_dadd+0x152>
 80006e8:	e1c9      	b.n	8000a7e <__aeabi_dadd+0x4e6>
 80006ea:	1e4c      	subs	r4, r1, #1
 80006ec:	2901      	cmp	r1, #1
 80006ee:	d100      	bne.n	80006f2 <__aeabi_dadd+0x15a>
 80006f0:	e22e      	b.n	8000b50 <__aeabi_dadd+0x5b8>
 80006f2:	4d8c      	ldr	r5, [pc, #560]	@ (8000924 <__aeabi_dadd+0x38c>)
 80006f4:	42a9      	cmp	r1, r5
 80006f6:	d100      	bne.n	80006fa <__aeabi_dadd+0x162>
 80006f8:	e224      	b.n	8000b44 <__aeabi_dadd+0x5ac>
 80006fa:	2701      	movs	r7, #1
 80006fc:	2c38      	cmp	r4, #56	@ 0x38
 80006fe:	dc11      	bgt.n	8000724 <__aeabi_dadd+0x18c>
 8000700:	0021      	movs	r1, r4
 8000702:	291f      	cmp	r1, #31
 8000704:	dd00      	ble.n	8000708 <__aeabi_dadd+0x170>
 8000706:	e20b      	b.n	8000b20 <__aeabi_dadd+0x588>
 8000708:	2420      	movs	r4, #32
 800070a:	0037      	movs	r7, r6
 800070c:	4648      	mov	r0, r9
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	40a7      	lsls	r7, r4
 8000712:	40c8      	lsrs	r0, r1
 8000714:	4307      	orrs	r7, r0
 8000716:	4648      	mov	r0, r9
 8000718:	40a0      	lsls	r0, r4
 800071a:	40ce      	lsrs	r6, r1
 800071c:	1e44      	subs	r4, r0, #1
 800071e:	41a0      	sbcs	r0, r4
 8000720:	1b9b      	subs	r3, r3, r6
 8000722:	4307      	orrs	r7, r0
 8000724:	1bd7      	subs	r7, r2, r7
 8000726:	42ba      	cmp	r2, r7
 8000728:	4192      	sbcs	r2, r2
 800072a:	4252      	negs	r2, r2
 800072c:	4665      	mov	r5, ip
 800072e:	4644      	mov	r4, r8
 8000730:	1a9e      	subs	r6, r3, r2
 8000732:	e783      	b.n	800063c <__aeabi_dadd+0xa4>
 8000734:	2900      	cmp	r1, #0
 8000736:	dc00      	bgt.n	800073a <__aeabi_dadd+0x1a2>
 8000738:	e09c      	b.n	8000874 <__aeabi_dadd+0x2dc>
 800073a:	4647      	mov	r7, r8
 800073c:	2f00      	cmp	r7, #0
 800073e:	d167      	bne.n	8000810 <__aeabi_dadd+0x278>
 8000740:	001f      	movs	r7, r3
 8000742:	4317      	orrs	r7, r2
 8000744:	d100      	bne.n	8000748 <__aeabi_dadd+0x1b0>
 8000746:	e0e4      	b.n	8000912 <__aeabi_dadd+0x37a>
 8000748:	1e48      	subs	r0, r1, #1
 800074a:	2901      	cmp	r1, #1
 800074c:	d100      	bne.n	8000750 <__aeabi_dadd+0x1b8>
 800074e:	e19b      	b.n	8000a88 <__aeabi_dadd+0x4f0>
 8000750:	4f74      	ldr	r7, [pc, #464]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000752:	42b9      	cmp	r1, r7
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x1c0>
 8000756:	e0eb      	b.n	8000930 <__aeabi_dadd+0x398>
 8000758:	2701      	movs	r7, #1
 800075a:	0001      	movs	r1, r0
 800075c:	2838      	cmp	r0, #56	@ 0x38
 800075e:	dc11      	bgt.n	8000784 <__aeabi_dadd+0x1ec>
 8000760:	291f      	cmp	r1, #31
 8000762:	dd00      	ble.n	8000766 <__aeabi_dadd+0x1ce>
 8000764:	e1c7      	b.n	8000af6 <__aeabi_dadd+0x55e>
 8000766:	2720      	movs	r7, #32
 8000768:	1a78      	subs	r0, r7, r1
 800076a:	001f      	movs	r7, r3
 800076c:	4684      	mov	ip, r0
 800076e:	4087      	lsls	r7, r0
 8000770:	0010      	movs	r0, r2
 8000772:	40c8      	lsrs	r0, r1
 8000774:	4307      	orrs	r7, r0
 8000776:	4660      	mov	r0, ip
 8000778:	4082      	lsls	r2, r0
 800077a:	40cb      	lsrs	r3, r1
 800077c:	1e50      	subs	r0, r2, #1
 800077e:	4182      	sbcs	r2, r0
 8000780:	18f6      	adds	r6, r6, r3
 8000782:	4317      	orrs	r7, r2
 8000784:	444f      	add	r7, r9
 8000786:	454f      	cmp	r7, r9
 8000788:	4180      	sbcs	r0, r0
 800078a:	4240      	negs	r0, r0
 800078c:	1836      	adds	r6, r6, r0
 800078e:	0233      	lsls	r3, r6, #8
 8000790:	d557      	bpl.n	8000842 <__aeabi_dadd+0x2aa>
 8000792:	4b64      	ldr	r3, [pc, #400]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000794:	3401      	adds	r4, #1
 8000796:	429c      	cmp	r4, r3
 8000798:	d045      	beq.n	8000826 <__aeabi_dadd+0x28e>
 800079a:	2101      	movs	r1, #1
 800079c:	4b62      	ldr	r3, [pc, #392]	@ (8000928 <__aeabi_dadd+0x390>)
 800079e:	087a      	lsrs	r2, r7, #1
 80007a0:	401e      	ands	r6, r3
 80007a2:	4039      	ands	r1, r7
 80007a4:	430a      	orrs	r2, r1
 80007a6:	07f7      	lsls	r7, r6, #31
 80007a8:	4317      	orrs	r7, r2
 80007aa:	0876      	lsrs	r6, r6, #1
 80007ac:	e771      	b.n	8000692 <__aeabi_dadd+0xfa>
 80007ae:	001f      	movs	r7, r3
 80007b0:	4317      	orrs	r7, r2
 80007b2:	d100      	bne.n	80007b6 <__aeabi_dadd+0x21e>
 80007b4:	e0ad      	b.n	8000912 <__aeabi_dadd+0x37a>
 80007b6:	1e4f      	subs	r7, r1, #1
 80007b8:	46bc      	mov	ip, r7
 80007ba:	2901      	cmp	r1, #1
 80007bc:	d100      	bne.n	80007c0 <__aeabi_dadd+0x228>
 80007be:	e182      	b.n	8000ac6 <__aeabi_dadd+0x52e>
 80007c0:	4f58      	ldr	r7, [pc, #352]	@ (8000924 <__aeabi_dadd+0x38c>)
 80007c2:	42b9      	cmp	r1, r7
 80007c4:	d100      	bne.n	80007c8 <__aeabi_dadd+0x230>
 80007c6:	e190      	b.n	8000aea <__aeabi_dadd+0x552>
 80007c8:	4661      	mov	r1, ip
 80007ca:	2701      	movs	r7, #1
 80007cc:	2938      	cmp	r1, #56	@ 0x38
 80007ce:	dd00      	ble.n	80007d2 <__aeabi_dadd+0x23a>
 80007d0:	e72e      	b.n	8000630 <__aeabi_dadd+0x98>
 80007d2:	e718      	b.n	8000606 <__aeabi_dadd+0x6e>
 80007d4:	4f55      	ldr	r7, [pc, #340]	@ (800092c <__aeabi_dadd+0x394>)
 80007d6:	1c61      	adds	r1, r4, #1
 80007d8:	4239      	tst	r1, r7
 80007da:	d000      	beq.n	80007de <__aeabi_dadd+0x246>
 80007dc:	e0d0      	b.n	8000980 <__aeabi_dadd+0x3e8>
 80007de:	0031      	movs	r1, r6
 80007e0:	4648      	mov	r0, r9
 80007e2:	001f      	movs	r7, r3
 80007e4:	4301      	orrs	r1, r0
 80007e6:	4317      	orrs	r7, r2
 80007e8:	2c00      	cmp	r4, #0
 80007ea:	d000      	beq.n	80007ee <__aeabi_dadd+0x256>
 80007ec:	e13d      	b.n	8000a6a <__aeabi_dadd+0x4d2>
 80007ee:	2900      	cmp	r1, #0
 80007f0:	d100      	bne.n	80007f4 <__aeabi_dadd+0x25c>
 80007f2:	e1bc      	b.n	8000b6e <__aeabi_dadd+0x5d6>
 80007f4:	2f00      	cmp	r7, #0
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x262>
 80007f8:	e1bf      	b.n	8000b7a <__aeabi_dadd+0x5e2>
 80007fa:	464b      	mov	r3, r9
 80007fc:	2100      	movs	r1, #0
 80007fe:	08d8      	lsrs	r0, r3, #3
 8000800:	0777      	lsls	r7, r6, #29
 8000802:	4307      	orrs	r7, r0
 8000804:	08f0      	lsrs	r0, r6, #3
 8000806:	0306      	lsls	r6, r0, #12
 8000808:	054c      	lsls	r4, r1, #21
 800080a:	0b36      	lsrs	r6, r6, #12
 800080c:	0d64      	lsrs	r4, r4, #21
 800080e:	e00c      	b.n	800082a <__aeabi_dadd+0x292>
 8000810:	4f44      	ldr	r7, [pc, #272]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000812:	42bc      	cmp	r4, r7
 8000814:	d100      	bne.n	8000818 <__aeabi_dadd+0x280>
 8000816:	e08b      	b.n	8000930 <__aeabi_dadd+0x398>
 8000818:	2701      	movs	r7, #1
 800081a:	2938      	cmp	r1, #56	@ 0x38
 800081c:	dcb2      	bgt.n	8000784 <__aeabi_dadd+0x1ec>
 800081e:	2780      	movs	r7, #128	@ 0x80
 8000820:	043f      	lsls	r7, r7, #16
 8000822:	433b      	orrs	r3, r7
 8000824:	e79c      	b.n	8000760 <__aeabi_dadd+0x1c8>
 8000826:	2600      	movs	r6, #0
 8000828:	2700      	movs	r7, #0
 800082a:	0524      	lsls	r4, r4, #20
 800082c:	4334      	orrs	r4, r6
 800082e:	07ed      	lsls	r5, r5, #31
 8000830:	432c      	orrs	r4, r5
 8000832:	0038      	movs	r0, r7
 8000834:	0021      	movs	r1, r4
 8000836:	b002      	add	sp, #8
 8000838:	bce0      	pop	{r5, r6, r7}
 800083a:	46ba      	mov	sl, r7
 800083c:	46b1      	mov	r9, r6
 800083e:	46a8      	mov	r8, r5
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	077b      	lsls	r3, r7, #29
 8000844:	d004      	beq.n	8000850 <__aeabi_dadd+0x2b8>
 8000846:	230f      	movs	r3, #15
 8000848:	403b      	ands	r3, r7
 800084a:	2b04      	cmp	r3, #4
 800084c:	d000      	beq.n	8000850 <__aeabi_dadd+0x2b8>
 800084e:	e728      	b.n	80006a2 <__aeabi_dadd+0x10a>
 8000850:	08f8      	lsrs	r0, r7, #3
 8000852:	4b34      	ldr	r3, [pc, #208]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000854:	0777      	lsls	r7, r6, #29
 8000856:	4307      	orrs	r7, r0
 8000858:	08f0      	lsrs	r0, r6, #3
 800085a:	429c      	cmp	r4, r3
 800085c:	d000      	beq.n	8000860 <__aeabi_dadd+0x2c8>
 800085e:	e24a      	b.n	8000cf6 <__aeabi_dadd+0x75e>
 8000860:	003b      	movs	r3, r7
 8000862:	4303      	orrs	r3, r0
 8000864:	d059      	beq.n	800091a <__aeabi_dadd+0x382>
 8000866:	2680      	movs	r6, #128	@ 0x80
 8000868:	0336      	lsls	r6, r6, #12
 800086a:	4306      	orrs	r6, r0
 800086c:	0336      	lsls	r6, r6, #12
 800086e:	4c2d      	ldr	r4, [pc, #180]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000870:	0b36      	lsrs	r6, r6, #12
 8000872:	e7da      	b.n	800082a <__aeabi_dadd+0x292>
 8000874:	2900      	cmp	r1, #0
 8000876:	d061      	beq.n	800093c <__aeabi_dadd+0x3a4>
 8000878:	4641      	mov	r1, r8
 800087a:	1b09      	subs	r1, r1, r4
 800087c:	2c00      	cmp	r4, #0
 800087e:	d100      	bne.n	8000882 <__aeabi_dadd+0x2ea>
 8000880:	e0b9      	b.n	80009f6 <__aeabi_dadd+0x45e>
 8000882:	4c28      	ldr	r4, [pc, #160]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000884:	45a0      	cmp	r8, r4
 8000886:	d100      	bne.n	800088a <__aeabi_dadd+0x2f2>
 8000888:	e1a5      	b.n	8000bd6 <__aeabi_dadd+0x63e>
 800088a:	2701      	movs	r7, #1
 800088c:	2938      	cmp	r1, #56	@ 0x38
 800088e:	dc13      	bgt.n	80008b8 <__aeabi_dadd+0x320>
 8000890:	2480      	movs	r4, #128	@ 0x80
 8000892:	0424      	lsls	r4, r4, #16
 8000894:	4326      	orrs	r6, r4
 8000896:	291f      	cmp	r1, #31
 8000898:	dd00      	ble.n	800089c <__aeabi_dadd+0x304>
 800089a:	e1c8      	b.n	8000c2e <__aeabi_dadd+0x696>
 800089c:	2420      	movs	r4, #32
 800089e:	0037      	movs	r7, r6
 80008a0:	4648      	mov	r0, r9
 80008a2:	1a64      	subs	r4, r4, r1
 80008a4:	40a7      	lsls	r7, r4
 80008a6:	40c8      	lsrs	r0, r1
 80008a8:	4307      	orrs	r7, r0
 80008aa:	4648      	mov	r0, r9
 80008ac:	40a0      	lsls	r0, r4
 80008ae:	40ce      	lsrs	r6, r1
 80008b0:	1e44      	subs	r4, r0, #1
 80008b2:	41a0      	sbcs	r0, r4
 80008b4:	199b      	adds	r3, r3, r6
 80008b6:	4307      	orrs	r7, r0
 80008b8:	18bf      	adds	r7, r7, r2
 80008ba:	4297      	cmp	r7, r2
 80008bc:	4192      	sbcs	r2, r2
 80008be:	4252      	negs	r2, r2
 80008c0:	4644      	mov	r4, r8
 80008c2:	18d6      	adds	r6, r2, r3
 80008c4:	e763      	b.n	800078e <__aeabi_dadd+0x1f6>
 80008c6:	0038      	movs	r0, r7
 80008c8:	f001 fde4 	bl	8002494 <__clzsi2>
 80008cc:	0003      	movs	r3, r0
 80008ce:	3318      	adds	r3, #24
 80008d0:	2b1f      	cmp	r3, #31
 80008d2:	dc00      	bgt.n	80008d6 <__aeabi_dadd+0x33e>
 80008d4:	e6bf      	b.n	8000656 <__aeabi_dadd+0xbe>
 80008d6:	003a      	movs	r2, r7
 80008d8:	3808      	subs	r0, #8
 80008da:	4082      	lsls	r2, r0
 80008dc:	429c      	cmp	r4, r3
 80008de:	dd00      	ble.n	80008e2 <__aeabi_dadd+0x34a>
 80008e0:	e083      	b.n	80009ea <__aeabi_dadd+0x452>
 80008e2:	1b1b      	subs	r3, r3, r4
 80008e4:	1c58      	adds	r0, r3, #1
 80008e6:	281f      	cmp	r0, #31
 80008e8:	dc00      	bgt.n	80008ec <__aeabi_dadd+0x354>
 80008ea:	e1b4      	b.n	8000c56 <__aeabi_dadd+0x6be>
 80008ec:	0017      	movs	r7, r2
 80008ee:	3b1f      	subs	r3, #31
 80008f0:	40df      	lsrs	r7, r3
 80008f2:	2820      	cmp	r0, #32
 80008f4:	d005      	beq.n	8000902 <__aeabi_dadd+0x36a>
 80008f6:	2340      	movs	r3, #64	@ 0x40
 80008f8:	1a1b      	subs	r3, r3, r0
 80008fa:	409a      	lsls	r2, r3
 80008fc:	1e53      	subs	r3, r2, #1
 80008fe:	419a      	sbcs	r2, r3
 8000900:	4317      	orrs	r7, r2
 8000902:	2400      	movs	r4, #0
 8000904:	2f00      	cmp	r7, #0
 8000906:	d00a      	beq.n	800091e <__aeabi_dadd+0x386>
 8000908:	077b      	lsls	r3, r7, #29
 800090a:	d000      	beq.n	800090e <__aeabi_dadd+0x376>
 800090c:	e6c4      	b.n	8000698 <__aeabi_dadd+0x100>
 800090e:	0026      	movs	r6, r4
 8000910:	e79e      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000912:	464b      	mov	r3, r9
 8000914:	000c      	movs	r4, r1
 8000916:	08d8      	lsrs	r0, r3, #3
 8000918:	e79b      	b.n	8000852 <__aeabi_dadd+0x2ba>
 800091a:	2700      	movs	r7, #0
 800091c:	4c01      	ldr	r4, [pc, #4]	@ (8000924 <__aeabi_dadd+0x38c>)
 800091e:	2600      	movs	r6, #0
 8000920:	e783      	b.n	800082a <__aeabi_dadd+0x292>
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	000007ff 	.word	0x000007ff
 8000928:	ff7fffff 	.word	0xff7fffff
 800092c:	000007fe 	.word	0x000007fe
 8000930:	464b      	mov	r3, r9
 8000932:	0777      	lsls	r7, r6, #29
 8000934:	08d8      	lsrs	r0, r3, #3
 8000936:	4307      	orrs	r7, r0
 8000938:	08f0      	lsrs	r0, r6, #3
 800093a:	e791      	b.n	8000860 <__aeabi_dadd+0x2c8>
 800093c:	4fcd      	ldr	r7, [pc, #820]	@ (8000c74 <__aeabi_dadd+0x6dc>)
 800093e:	1c61      	adds	r1, r4, #1
 8000940:	4239      	tst	r1, r7
 8000942:	d16b      	bne.n	8000a1c <__aeabi_dadd+0x484>
 8000944:	0031      	movs	r1, r6
 8000946:	4648      	mov	r0, r9
 8000948:	4301      	orrs	r1, r0
 800094a:	2c00      	cmp	r4, #0
 800094c:	d000      	beq.n	8000950 <__aeabi_dadd+0x3b8>
 800094e:	e14b      	b.n	8000be8 <__aeabi_dadd+0x650>
 8000950:	001f      	movs	r7, r3
 8000952:	4317      	orrs	r7, r2
 8000954:	2900      	cmp	r1, #0
 8000956:	d100      	bne.n	800095a <__aeabi_dadd+0x3c2>
 8000958:	e181      	b.n	8000c5e <__aeabi_dadd+0x6c6>
 800095a:	2f00      	cmp	r7, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_dadd+0x3c8>
 800095e:	e74c      	b.n	80007fa <__aeabi_dadd+0x262>
 8000960:	444a      	add	r2, r9
 8000962:	454a      	cmp	r2, r9
 8000964:	4180      	sbcs	r0, r0
 8000966:	18f6      	adds	r6, r6, r3
 8000968:	4240      	negs	r0, r0
 800096a:	1836      	adds	r6, r6, r0
 800096c:	0233      	lsls	r3, r6, #8
 800096e:	d500      	bpl.n	8000972 <__aeabi_dadd+0x3da>
 8000970:	e1b0      	b.n	8000cd4 <__aeabi_dadd+0x73c>
 8000972:	0017      	movs	r7, r2
 8000974:	4691      	mov	r9, r2
 8000976:	4337      	orrs	r7, r6
 8000978:	d000      	beq.n	800097c <__aeabi_dadd+0x3e4>
 800097a:	e73e      	b.n	80007fa <__aeabi_dadd+0x262>
 800097c:	2600      	movs	r6, #0
 800097e:	e754      	b.n	800082a <__aeabi_dadd+0x292>
 8000980:	4649      	mov	r1, r9
 8000982:	1a89      	subs	r1, r1, r2
 8000984:	4688      	mov	r8, r1
 8000986:	45c1      	cmp	r9, r8
 8000988:	41bf      	sbcs	r7, r7
 800098a:	1af1      	subs	r1, r6, r3
 800098c:	427f      	negs	r7, r7
 800098e:	1bc9      	subs	r1, r1, r7
 8000990:	020f      	lsls	r7, r1, #8
 8000992:	d461      	bmi.n	8000a58 <__aeabi_dadd+0x4c0>
 8000994:	4647      	mov	r7, r8
 8000996:	430f      	orrs	r7, r1
 8000998:	d100      	bne.n	800099c <__aeabi_dadd+0x404>
 800099a:	e0bd      	b.n	8000b18 <__aeabi_dadd+0x580>
 800099c:	000e      	movs	r6, r1
 800099e:	4647      	mov	r7, r8
 80009a0:	e651      	b.n	8000646 <__aeabi_dadd+0xae>
 80009a2:	4cb5      	ldr	r4, [pc, #724]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 80009a4:	45a0      	cmp	r8, r4
 80009a6:	d100      	bne.n	80009aa <__aeabi_dadd+0x412>
 80009a8:	e100      	b.n	8000bac <__aeabi_dadd+0x614>
 80009aa:	2701      	movs	r7, #1
 80009ac:	2938      	cmp	r1, #56	@ 0x38
 80009ae:	dd00      	ble.n	80009b2 <__aeabi_dadd+0x41a>
 80009b0:	e6b8      	b.n	8000724 <__aeabi_dadd+0x18c>
 80009b2:	2480      	movs	r4, #128	@ 0x80
 80009b4:	0424      	lsls	r4, r4, #16
 80009b6:	4326      	orrs	r6, r4
 80009b8:	e6a3      	b.n	8000702 <__aeabi_dadd+0x16a>
 80009ba:	4eb0      	ldr	r6, [pc, #704]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 80009bc:	1ae4      	subs	r4, r4, r3
 80009be:	4016      	ands	r6, r2
 80009c0:	077b      	lsls	r3, r7, #29
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x42e>
 80009c4:	e73f      	b.n	8000846 <__aeabi_dadd+0x2ae>
 80009c6:	e743      	b.n	8000850 <__aeabi_dadd+0x2b8>
 80009c8:	000f      	movs	r7, r1
 80009ca:	0018      	movs	r0, r3
 80009cc:	3f20      	subs	r7, #32
 80009ce:	40f8      	lsrs	r0, r7
 80009d0:	4684      	mov	ip, r0
 80009d2:	2920      	cmp	r1, #32
 80009d4:	d003      	beq.n	80009de <__aeabi_dadd+0x446>
 80009d6:	2740      	movs	r7, #64	@ 0x40
 80009d8:	1a79      	subs	r1, r7, r1
 80009da:	408b      	lsls	r3, r1
 80009dc:	431a      	orrs	r2, r3
 80009de:	1e53      	subs	r3, r2, #1
 80009e0:	419a      	sbcs	r2, r3
 80009e2:	4663      	mov	r3, ip
 80009e4:	0017      	movs	r7, r2
 80009e6:	431f      	orrs	r7, r3
 80009e8:	e622      	b.n	8000630 <__aeabi_dadd+0x98>
 80009ea:	48a4      	ldr	r0, [pc, #656]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 80009ec:	1ae1      	subs	r1, r4, r3
 80009ee:	4010      	ands	r0, r2
 80009f0:	0747      	lsls	r7, r0, #29
 80009f2:	08c0      	lsrs	r0, r0, #3
 80009f4:	e707      	b.n	8000806 <__aeabi_dadd+0x26e>
 80009f6:	0034      	movs	r4, r6
 80009f8:	4648      	mov	r0, r9
 80009fa:	4304      	orrs	r4, r0
 80009fc:	d100      	bne.n	8000a00 <__aeabi_dadd+0x468>
 80009fe:	e0fa      	b.n	8000bf6 <__aeabi_dadd+0x65e>
 8000a00:	1e4c      	subs	r4, r1, #1
 8000a02:	2901      	cmp	r1, #1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_dadd+0x470>
 8000a06:	e0d7      	b.n	8000bb8 <__aeabi_dadd+0x620>
 8000a08:	4f9b      	ldr	r7, [pc, #620]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a0a:	42b9      	cmp	r1, r7
 8000a0c:	d100      	bne.n	8000a10 <__aeabi_dadd+0x478>
 8000a0e:	e0e2      	b.n	8000bd6 <__aeabi_dadd+0x63e>
 8000a10:	2701      	movs	r7, #1
 8000a12:	2c38      	cmp	r4, #56	@ 0x38
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x480>
 8000a16:	e74f      	b.n	80008b8 <__aeabi_dadd+0x320>
 8000a18:	0021      	movs	r1, r4
 8000a1a:	e73c      	b.n	8000896 <__aeabi_dadd+0x2fe>
 8000a1c:	4c96      	ldr	r4, [pc, #600]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a1e:	42a1      	cmp	r1, r4
 8000a20:	d100      	bne.n	8000a24 <__aeabi_dadd+0x48c>
 8000a22:	e0dd      	b.n	8000be0 <__aeabi_dadd+0x648>
 8000a24:	444a      	add	r2, r9
 8000a26:	454a      	cmp	r2, r9
 8000a28:	4180      	sbcs	r0, r0
 8000a2a:	18f3      	adds	r3, r6, r3
 8000a2c:	4240      	negs	r0, r0
 8000a2e:	1818      	adds	r0, r3, r0
 8000a30:	07c7      	lsls	r7, r0, #31
 8000a32:	0852      	lsrs	r2, r2, #1
 8000a34:	4317      	orrs	r7, r2
 8000a36:	0846      	lsrs	r6, r0, #1
 8000a38:	0752      	lsls	r2, r2, #29
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x4b0>
 8000a3c:	220f      	movs	r2, #15
 8000a3e:	000c      	movs	r4, r1
 8000a40:	403a      	ands	r2, r7
 8000a42:	2a04      	cmp	r2, #4
 8000a44:	d000      	beq.n	8000a48 <__aeabi_dadd+0x4b0>
 8000a46:	e62c      	b.n	80006a2 <__aeabi_dadd+0x10a>
 8000a48:	0776      	lsls	r6, r6, #29
 8000a4a:	08ff      	lsrs	r7, r7, #3
 8000a4c:	4337      	orrs	r7, r6
 8000a4e:	0900      	lsrs	r0, r0, #4
 8000a50:	e6d9      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000a52:	2700      	movs	r7, #0
 8000a54:	2600      	movs	r6, #0
 8000a56:	e6e8      	b.n	800082a <__aeabi_dadd+0x292>
 8000a58:	4649      	mov	r1, r9
 8000a5a:	1a57      	subs	r7, r2, r1
 8000a5c:	42ba      	cmp	r2, r7
 8000a5e:	4192      	sbcs	r2, r2
 8000a60:	1b9e      	subs	r6, r3, r6
 8000a62:	4252      	negs	r2, r2
 8000a64:	4665      	mov	r5, ip
 8000a66:	1ab6      	subs	r6, r6, r2
 8000a68:	e5ed      	b.n	8000646 <__aeabi_dadd+0xae>
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d000      	beq.n	8000a70 <__aeabi_dadd+0x4d8>
 8000a6e:	e0c6      	b.n	8000bfe <__aeabi_dadd+0x666>
 8000a70:	2f00      	cmp	r7, #0
 8000a72:	d167      	bne.n	8000b44 <__aeabi_dadd+0x5ac>
 8000a74:	2680      	movs	r6, #128	@ 0x80
 8000a76:	2500      	movs	r5, #0
 8000a78:	4c7f      	ldr	r4, [pc, #508]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a7a:	0336      	lsls	r6, r6, #12
 8000a7c:	e6d5      	b.n	800082a <__aeabi_dadd+0x292>
 8000a7e:	4665      	mov	r5, ip
 8000a80:	000c      	movs	r4, r1
 8000a82:	001e      	movs	r6, r3
 8000a84:	08d0      	lsrs	r0, r2, #3
 8000a86:	e6e4      	b.n	8000852 <__aeabi_dadd+0x2ba>
 8000a88:	444a      	add	r2, r9
 8000a8a:	454a      	cmp	r2, r9
 8000a8c:	4180      	sbcs	r0, r0
 8000a8e:	18f3      	adds	r3, r6, r3
 8000a90:	4240      	negs	r0, r0
 8000a92:	1818      	adds	r0, r3, r0
 8000a94:	0011      	movs	r1, r2
 8000a96:	0203      	lsls	r3, r0, #8
 8000a98:	d400      	bmi.n	8000a9c <__aeabi_dadd+0x504>
 8000a9a:	e096      	b.n	8000bca <__aeabi_dadd+0x632>
 8000a9c:	4b77      	ldr	r3, [pc, #476]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 8000a9e:	0849      	lsrs	r1, r1, #1
 8000aa0:	4018      	ands	r0, r3
 8000aa2:	07c3      	lsls	r3, r0, #31
 8000aa4:	430b      	orrs	r3, r1
 8000aa6:	0844      	lsrs	r4, r0, #1
 8000aa8:	0749      	lsls	r1, r1, #29
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x516>
 8000aac:	e129      	b.n	8000d02 <__aeabi_dadd+0x76a>
 8000aae:	220f      	movs	r2, #15
 8000ab0:	401a      	ands	r2, r3
 8000ab2:	2a04      	cmp	r2, #4
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_dadd+0x520>
 8000ab6:	e0ea      	b.n	8000c8e <__aeabi_dadd+0x6f6>
 8000ab8:	1d1f      	adds	r7, r3, #4
 8000aba:	429f      	cmp	r7, r3
 8000abc:	41b6      	sbcs	r6, r6
 8000abe:	4276      	negs	r6, r6
 8000ac0:	1936      	adds	r6, r6, r4
 8000ac2:	2402      	movs	r4, #2
 8000ac4:	e6c4      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000ac6:	4649      	mov	r1, r9
 8000ac8:	1a8f      	subs	r7, r1, r2
 8000aca:	45b9      	cmp	r9, r7
 8000acc:	4180      	sbcs	r0, r0
 8000ace:	1af6      	subs	r6, r6, r3
 8000ad0:	4240      	negs	r0, r0
 8000ad2:	1a36      	subs	r6, r6, r0
 8000ad4:	0233      	lsls	r3, r6, #8
 8000ad6:	d406      	bmi.n	8000ae6 <__aeabi_dadd+0x54e>
 8000ad8:	0773      	lsls	r3, r6, #29
 8000ada:	08ff      	lsrs	r7, r7, #3
 8000adc:	2101      	movs	r1, #1
 8000ade:	431f      	orrs	r7, r3
 8000ae0:	08f0      	lsrs	r0, r6, #3
 8000ae2:	e690      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000ae4:	4665      	mov	r5, ip
 8000ae6:	2401      	movs	r4, #1
 8000ae8:	e5ab      	b.n	8000642 <__aeabi_dadd+0xaa>
 8000aea:	464b      	mov	r3, r9
 8000aec:	0777      	lsls	r7, r6, #29
 8000aee:	08d8      	lsrs	r0, r3, #3
 8000af0:	4307      	orrs	r7, r0
 8000af2:	08f0      	lsrs	r0, r6, #3
 8000af4:	e6b4      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000af6:	000f      	movs	r7, r1
 8000af8:	0018      	movs	r0, r3
 8000afa:	3f20      	subs	r7, #32
 8000afc:	40f8      	lsrs	r0, r7
 8000afe:	4684      	mov	ip, r0
 8000b00:	2920      	cmp	r1, #32
 8000b02:	d003      	beq.n	8000b0c <__aeabi_dadd+0x574>
 8000b04:	2740      	movs	r7, #64	@ 0x40
 8000b06:	1a79      	subs	r1, r7, r1
 8000b08:	408b      	lsls	r3, r1
 8000b0a:	431a      	orrs	r2, r3
 8000b0c:	1e53      	subs	r3, r2, #1
 8000b0e:	419a      	sbcs	r2, r3
 8000b10:	4663      	mov	r3, ip
 8000b12:	0017      	movs	r7, r2
 8000b14:	431f      	orrs	r7, r3
 8000b16:	e635      	b.n	8000784 <__aeabi_dadd+0x1ec>
 8000b18:	2500      	movs	r5, #0
 8000b1a:	2400      	movs	r4, #0
 8000b1c:	2600      	movs	r6, #0
 8000b1e:	e684      	b.n	800082a <__aeabi_dadd+0x292>
 8000b20:	000c      	movs	r4, r1
 8000b22:	0035      	movs	r5, r6
 8000b24:	3c20      	subs	r4, #32
 8000b26:	40e5      	lsrs	r5, r4
 8000b28:	2920      	cmp	r1, #32
 8000b2a:	d005      	beq.n	8000b38 <__aeabi_dadd+0x5a0>
 8000b2c:	2440      	movs	r4, #64	@ 0x40
 8000b2e:	1a61      	subs	r1, r4, r1
 8000b30:	408e      	lsls	r6, r1
 8000b32:	4649      	mov	r1, r9
 8000b34:	4331      	orrs	r1, r6
 8000b36:	4689      	mov	r9, r1
 8000b38:	4648      	mov	r0, r9
 8000b3a:	1e41      	subs	r1, r0, #1
 8000b3c:	4188      	sbcs	r0, r1
 8000b3e:	0007      	movs	r7, r0
 8000b40:	432f      	orrs	r7, r5
 8000b42:	e5ef      	b.n	8000724 <__aeabi_dadd+0x18c>
 8000b44:	08d2      	lsrs	r2, r2, #3
 8000b46:	075f      	lsls	r7, r3, #29
 8000b48:	4665      	mov	r5, ip
 8000b4a:	4317      	orrs	r7, r2
 8000b4c:	08d8      	lsrs	r0, r3, #3
 8000b4e:	e687      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000b50:	1a17      	subs	r7, r2, r0
 8000b52:	42ba      	cmp	r2, r7
 8000b54:	4192      	sbcs	r2, r2
 8000b56:	1b9e      	subs	r6, r3, r6
 8000b58:	4252      	negs	r2, r2
 8000b5a:	1ab6      	subs	r6, r6, r2
 8000b5c:	0233      	lsls	r3, r6, #8
 8000b5e:	d4c1      	bmi.n	8000ae4 <__aeabi_dadd+0x54c>
 8000b60:	0773      	lsls	r3, r6, #29
 8000b62:	08ff      	lsrs	r7, r7, #3
 8000b64:	4665      	mov	r5, ip
 8000b66:	2101      	movs	r1, #1
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	08f0      	lsrs	r0, r6, #3
 8000b6c:	e64b      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000b6e:	2f00      	cmp	r7, #0
 8000b70:	d07b      	beq.n	8000c6a <__aeabi_dadd+0x6d2>
 8000b72:	4665      	mov	r5, ip
 8000b74:	001e      	movs	r6, r3
 8000b76:	4691      	mov	r9, r2
 8000b78:	e63f      	b.n	80007fa <__aeabi_dadd+0x262>
 8000b7a:	1a81      	subs	r1, r0, r2
 8000b7c:	4688      	mov	r8, r1
 8000b7e:	45c1      	cmp	r9, r8
 8000b80:	41a4      	sbcs	r4, r4
 8000b82:	1af1      	subs	r1, r6, r3
 8000b84:	4264      	negs	r4, r4
 8000b86:	1b09      	subs	r1, r1, r4
 8000b88:	2480      	movs	r4, #128	@ 0x80
 8000b8a:	0424      	lsls	r4, r4, #16
 8000b8c:	4221      	tst	r1, r4
 8000b8e:	d077      	beq.n	8000c80 <__aeabi_dadd+0x6e8>
 8000b90:	1a10      	subs	r0, r2, r0
 8000b92:	4282      	cmp	r2, r0
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	0007      	movs	r7, r0
 8000b98:	1b9e      	subs	r6, r3, r6
 8000b9a:	4252      	negs	r2, r2
 8000b9c:	1ab6      	subs	r6, r6, r2
 8000b9e:	4337      	orrs	r7, r6
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_dadd+0x60c>
 8000ba2:	e0a0      	b.n	8000ce6 <__aeabi_dadd+0x74e>
 8000ba4:	4665      	mov	r5, ip
 8000ba6:	2400      	movs	r4, #0
 8000ba8:	2600      	movs	r6, #0
 8000baa:	e63e      	b.n	800082a <__aeabi_dadd+0x292>
 8000bac:	075f      	lsls	r7, r3, #29
 8000bae:	08d2      	lsrs	r2, r2, #3
 8000bb0:	4665      	mov	r5, ip
 8000bb2:	4317      	orrs	r7, r2
 8000bb4:	08d8      	lsrs	r0, r3, #3
 8000bb6:	e653      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000bb8:	1881      	adds	r1, r0, r2
 8000bba:	4291      	cmp	r1, r2
 8000bbc:	4192      	sbcs	r2, r2
 8000bbe:	18f0      	adds	r0, r6, r3
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	1880      	adds	r0, r0, r2
 8000bc4:	0203      	lsls	r3, r0, #8
 8000bc6:	d500      	bpl.n	8000bca <__aeabi_dadd+0x632>
 8000bc8:	e768      	b.n	8000a9c <__aeabi_dadd+0x504>
 8000bca:	0747      	lsls	r7, r0, #29
 8000bcc:	08c9      	lsrs	r1, r1, #3
 8000bce:	430f      	orrs	r7, r1
 8000bd0:	08c0      	lsrs	r0, r0, #3
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	e617      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000bd6:	08d2      	lsrs	r2, r2, #3
 8000bd8:	075f      	lsls	r7, r3, #29
 8000bda:	4317      	orrs	r7, r2
 8000bdc:	08d8      	lsrs	r0, r3, #3
 8000bde:	e63f      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000be0:	000c      	movs	r4, r1
 8000be2:	2600      	movs	r6, #0
 8000be4:	2700      	movs	r7, #0
 8000be6:	e620      	b.n	800082a <__aeabi_dadd+0x292>
 8000be8:	2900      	cmp	r1, #0
 8000bea:	d156      	bne.n	8000c9a <__aeabi_dadd+0x702>
 8000bec:	075f      	lsls	r7, r3, #29
 8000bee:	08d2      	lsrs	r2, r2, #3
 8000bf0:	4317      	orrs	r7, r2
 8000bf2:	08d8      	lsrs	r0, r3, #3
 8000bf4:	e634      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000bf6:	000c      	movs	r4, r1
 8000bf8:	001e      	movs	r6, r3
 8000bfa:	08d0      	lsrs	r0, r2, #3
 8000bfc:	e629      	b.n	8000852 <__aeabi_dadd+0x2ba>
 8000bfe:	08c1      	lsrs	r1, r0, #3
 8000c00:	0770      	lsls	r0, r6, #29
 8000c02:	4301      	orrs	r1, r0
 8000c04:	08f0      	lsrs	r0, r6, #3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d062      	beq.n	8000cd0 <__aeabi_dadd+0x738>
 8000c0a:	2480      	movs	r4, #128	@ 0x80
 8000c0c:	0324      	lsls	r4, r4, #12
 8000c0e:	4220      	tst	r0, r4
 8000c10:	d007      	beq.n	8000c22 <__aeabi_dadd+0x68a>
 8000c12:	08de      	lsrs	r6, r3, #3
 8000c14:	4226      	tst	r6, r4
 8000c16:	d104      	bne.n	8000c22 <__aeabi_dadd+0x68a>
 8000c18:	4665      	mov	r5, ip
 8000c1a:	0030      	movs	r0, r6
 8000c1c:	08d1      	lsrs	r1, r2, #3
 8000c1e:	075b      	lsls	r3, r3, #29
 8000c20:	4319      	orrs	r1, r3
 8000c22:	0f4f      	lsrs	r7, r1, #29
 8000c24:	00c9      	lsls	r1, r1, #3
 8000c26:	08c9      	lsrs	r1, r1, #3
 8000c28:	077f      	lsls	r7, r7, #29
 8000c2a:	430f      	orrs	r7, r1
 8000c2c:	e618      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000c2e:	000c      	movs	r4, r1
 8000c30:	0030      	movs	r0, r6
 8000c32:	3c20      	subs	r4, #32
 8000c34:	40e0      	lsrs	r0, r4
 8000c36:	4684      	mov	ip, r0
 8000c38:	2920      	cmp	r1, #32
 8000c3a:	d005      	beq.n	8000c48 <__aeabi_dadd+0x6b0>
 8000c3c:	2440      	movs	r4, #64	@ 0x40
 8000c3e:	1a61      	subs	r1, r4, r1
 8000c40:	408e      	lsls	r6, r1
 8000c42:	4649      	mov	r1, r9
 8000c44:	4331      	orrs	r1, r6
 8000c46:	4689      	mov	r9, r1
 8000c48:	4648      	mov	r0, r9
 8000c4a:	1e41      	subs	r1, r0, #1
 8000c4c:	4188      	sbcs	r0, r1
 8000c4e:	4661      	mov	r1, ip
 8000c50:	0007      	movs	r7, r0
 8000c52:	430f      	orrs	r7, r1
 8000c54:	e630      	b.n	80008b8 <__aeabi_dadd+0x320>
 8000c56:	2120      	movs	r1, #32
 8000c58:	2700      	movs	r7, #0
 8000c5a:	1a09      	subs	r1, r1, r0
 8000c5c:	e50e      	b.n	800067c <__aeabi_dadd+0xe4>
 8000c5e:	001e      	movs	r6, r3
 8000c60:	2f00      	cmp	r7, #0
 8000c62:	d000      	beq.n	8000c66 <__aeabi_dadd+0x6ce>
 8000c64:	e522      	b.n	80006ac <__aeabi_dadd+0x114>
 8000c66:	2400      	movs	r4, #0
 8000c68:	e758      	b.n	8000b1c <__aeabi_dadd+0x584>
 8000c6a:	2500      	movs	r5, #0
 8000c6c:	2400      	movs	r4, #0
 8000c6e:	2600      	movs	r6, #0
 8000c70:	e5db      	b.n	800082a <__aeabi_dadd+0x292>
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	000007fe 	.word	0x000007fe
 8000c78:	000007ff 	.word	0x000007ff
 8000c7c:	ff7fffff 	.word	0xff7fffff
 8000c80:	4647      	mov	r7, r8
 8000c82:	430f      	orrs	r7, r1
 8000c84:	d100      	bne.n	8000c88 <__aeabi_dadd+0x6f0>
 8000c86:	e747      	b.n	8000b18 <__aeabi_dadd+0x580>
 8000c88:	000e      	movs	r6, r1
 8000c8a:	46c1      	mov	r9, r8
 8000c8c:	e5b5      	b.n	80007fa <__aeabi_dadd+0x262>
 8000c8e:	08df      	lsrs	r7, r3, #3
 8000c90:	0764      	lsls	r4, r4, #29
 8000c92:	2102      	movs	r1, #2
 8000c94:	4327      	orrs	r7, r4
 8000c96:	0900      	lsrs	r0, r0, #4
 8000c98:	e5b5      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000c9a:	0019      	movs	r1, r3
 8000c9c:	08c0      	lsrs	r0, r0, #3
 8000c9e:	0777      	lsls	r7, r6, #29
 8000ca0:	4307      	orrs	r7, r0
 8000ca2:	4311      	orrs	r1, r2
 8000ca4:	08f0      	lsrs	r0, r6, #3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d100      	bne.n	8000cac <__aeabi_dadd+0x714>
 8000caa:	e5d9      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cac:	2180      	movs	r1, #128	@ 0x80
 8000cae:	0309      	lsls	r1, r1, #12
 8000cb0:	4208      	tst	r0, r1
 8000cb2:	d007      	beq.n	8000cc4 <__aeabi_dadd+0x72c>
 8000cb4:	08dc      	lsrs	r4, r3, #3
 8000cb6:	420c      	tst	r4, r1
 8000cb8:	d104      	bne.n	8000cc4 <__aeabi_dadd+0x72c>
 8000cba:	08d2      	lsrs	r2, r2, #3
 8000cbc:	075b      	lsls	r3, r3, #29
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	0017      	movs	r7, r2
 8000cc2:	0020      	movs	r0, r4
 8000cc4:	0f7b      	lsrs	r3, r7, #29
 8000cc6:	00ff      	lsls	r7, r7, #3
 8000cc8:	08ff      	lsrs	r7, r7, #3
 8000cca:	075b      	lsls	r3, r3, #29
 8000ccc:	431f      	orrs	r7, r3
 8000cce:	e5c7      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cd0:	000f      	movs	r7, r1
 8000cd2:	e5c5      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cd4:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <__aeabi_dadd+0x788>)
 8000cd6:	08d2      	lsrs	r2, r2, #3
 8000cd8:	4033      	ands	r3, r6
 8000cda:	075f      	lsls	r7, r3, #29
 8000cdc:	025b      	lsls	r3, r3, #9
 8000cde:	2401      	movs	r4, #1
 8000ce0:	4317      	orrs	r7, r2
 8000ce2:	0b1e      	lsrs	r6, r3, #12
 8000ce4:	e5a1      	b.n	800082a <__aeabi_dadd+0x292>
 8000ce6:	4226      	tst	r6, r4
 8000ce8:	d012      	beq.n	8000d10 <__aeabi_dadd+0x778>
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <__aeabi_dadd+0x788>)
 8000cec:	4665      	mov	r5, ip
 8000cee:	0002      	movs	r2, r0
 8000cf0:	2401      	movs	r4, #1
 8000cf2:	401e      	ands	r6, r3
 8000cf4:	e4e6      	b.n	80006c4 <__aeabi_dadd+0x12c>
 8000cf6:	0021      	movs	r1, r4
 8000cf8:	e585      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000cfa:	0017      	movs	r7, r2
 8000cfc:	e5a8      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000cfe:	003a      	movs	r2, r7
 8000d00:	e4d4      	b.n	80006ac <__aeabi_dadd+0x114>
 8000d02:	08db      	lsrs	r3, r3, #3
 8000d04:	0764      	lsls	r4, r4, #29
 8000d06:	431c      	orrs	r4, r3
 8000d08:	0027      	movs	r7, r4
 8000d0a:	2102      	movs	r1, #2
 8000d0c:	0900      	lsrs	r0, r0, #4
 8000d0e:	e57a      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000d10:	08c0      	lsrs	r0, r0, #3
 8000d12:	0777      	lsls	r7, r6, #29
 8000d14:	4307      	orrs	r7, r0
 8000d16:	4665      	mov	r5, ip
 8000d18:	2100      	movs	r1, #0
 8000d1a:	08f0      	lsrs	r0, r6, #3
 8000d1c:	e573      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	ff7fffff 	.word	0xff7fffff

08000d24 <__aeabi_ddiv>:
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	46de      	mov	lr, fp
 8000d28:	4645      	mov	r5, r8
 8000d2a:	4657      	mov	r7, sl
 8000d2c:	464e      	mov	r6, r9
 8000d2e:	b5e0      	push	{r5, r6, r7, lr}
 8000d30:	b087      	sub	sp, #28
 8000d32:	9200      	str	r2, [sp, #0]
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	030b      	lsls	r3, r1, #12
 8000d38:	0b1b      	lsrs	r3, r3, #12
 8000d3a:	469b      	mov	fp, r3
 8000d3c:	0fca      	lsrs	r2, r1, #31
 8000d3e:	004b      	lsls	r3, r1, #1
 8000d40:	0004      	movs	r4, r0
 8000d42:	4680      	mov	r8, r0
 8000d44:	0d5b      	lsrs	r3, r3, #21
 8000d46:	9202      	str	r2, [sp, #8]
 8000d48:	d100      	bne.n	8000d4c <__aeabi_ddiv+0x28>
 8000d4a:	e098      	b.n	8000e7e <__aeabi_ddiv+0x15a>
 8000d4c:	4a7c      	ldr	r2, [pc, #496]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d037      	beq.n	8000dc2 <__aeabi_ddiv+0x9e>
 8000d52:	4659      	mov	r1, fp
 8000d54:	0f42      	lsrs	r2, r0, #29
 8000d56:	00c9      	lsls	r1, r1, #3
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	2180      	movs	r1, #128	@ 0x80
 8000d5c:	0409      	lsls	r1, r1, #16
 8000d5e:	4311      	orrs	r1, r2
 8000d60:	00c2      	lsls	r2, r0, #3
 8000d62:	4690      	mov	r8, r2
 8000d64:	4a77      	ldr	r2, [pc, #476]	@ (8000f44 <__aeabi_ddiv+0x220>)
 8000d66:	4689      	mov	r9, r1
 8000d68:	4692      	mov	sl, r2
 8000d6a:	449a      	add	sl, r3
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	2400      	movs	r4, #0
 8000d70:	9303      	str	r3, [sp, #12]
 8000d72:	9e00      	ldr	r6, [sp, #0]
 8000d74:	9f01      	ldr	r7, [sp, #4]
 8000d76:	033b      	lsls	r3, r7, #12
 8000d78:	0b1b      	lsrs	r3, r3, #12
 8000d7a:	469b      	mov	fp, r3
 8000d7c:	007b      	lsls	r3, r7, #1
 8000d7e:	0030      	movs	r0, r6
 8000d80:	0d5b      	lsrs	r3, r3, #21
 8000d82:	0ffd      	lsrs	r5, r7, #31
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d059      	beq.n	8000e3c <__aeabi_ddiv+0x118>
 8000d88:	4a6d      	ldr	r2, [pc, #436]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d048      	beq.n	8000e20 <__aeabi_ddiv+0xfc>
 8000d8e:	4659      	mov	r1, fp
 8000d90:	0f72      	lsrs	r2, r6, #29
 8000d92:	00c9      	lsls	r1, r1, #3
 8000d94:	430a      	orrs	r2, r1
 8000d96:	2180      	movs	r1, #128	@ 0x80
 8000d98:	0409      	lsls	r1, r1, #16
 8000d9a:	4311      	orrs	r1, r2
 8000d9c:	468b      	mov	fp, r1
 8000d9e:	4969      	ldr	r1, [pc, #420]	@ (8000f44 <__aeabi_ddiv+0x220>)
 8000da0:	00f2      	lsls	r2, r6, #3
 8000da2:	468c      	mov	ip, r1
 8000da4:	4651      	mov	r1, sl
 8000da6:	4463      	add	r3, ip
 8000da8:	1acb      	subs	r3, r1, r3
 8000daa:	469a      	mov	sl, r3
 8000dac:	2100      	movs	r1, #0
 8000dae:	9e02      	ldr	r6, [sp, #8]
 8000db0:	406e      	eors	r6, r5
 8000db2:	b2f6      	uxtb	r6, r6
 8000db4:	2c0f      	cmp	r4, #15
 8000db6:	d900      	bls.n	8000dba <__aeabi_ddiv+0x96>
 8000db8:	e0ce      	b.n	8000f58 <__aeabi_ddiv+0x234>
 8000dba:	4b63      	ldr	r3, [pc, #396]	@ (8000f48 <__aeabi_ddiv+0x224>)
 8000dbc:	00a4      	lsls	r4, r4, #2
 8000dbe:	591b      	ldr	r3, [r3, r4]
 8000dc0:	469f      	mov	pc, r3
 8000dc2:	465a      	mov	r2, fp
 8000dc4:	4302      	orrs	r2, r0
 8000dc6:	4691      	mov	r9, r2
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_ddiv+0xa8>
 8000dca:	e090      	b.n	8000eee <__aeabi_ddiv+0x1ca>
 8000dcc:	469a      	mov	sl, r3
 8000dce:	2302      	movs	r3, #2
 8000dd0:	4690      	mov	r8, r2
 8000dd2:	2408      	movs	r4, #8
 8000dd4:	9303      	str	r3, [sp, #12]
 8000dd6:	e7cc      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000dd8:	46cb      	mov	fp, r9
 8000dda:	4642      	mov	r2, r8
 8000ddc:	9d02      	ldr	r5, [sp, #8]
 8000dde:	9903      	ldr	r1, [sp, #12]
 8000de0:	2902      	cmp	r1, #2
 8000de2:	d100      	bne.n	8000de6 <__aeabi_ddiv+0xc2>
 8000de4:	e1de      	b.n	80011a4 <__aeabi_ddiv+0x480>
 8000de6:	2903      	cmp	r1, #3
 8000de8:	d100      	bne.n	8000dec <__aeabi_ddiv+0xc8>
 8000dea:	e08d      	b.n	8000f08 <__aeabi_ddiv+0x1e4>
 8000dec:	2901      	cmp	r1, #1
 8000dee:	d000      	beq.n	8000df2 <__aeabi_ddiv+0xce>
 8000df0:	e179      	b.n	80010e6 <__aeabi_ddiv+0x3c2>
 8000df2:	002e      	movs	r6, r5
 8000df4:	2200      	movs	r2, #0
 8000df6:	2300      	movs	r3, #0
 8000df8:	2400      	movs	r4, #0
 8000dfa:	4690      	mov	r8, r2
 8000dfc:	051b      	lsls	r3, r3, #20
 8000dfe:	4323      	orrs	r3, r4
 8000e00:	07f6      	lsls	r6, r6, #31
 8000e02:	4333      	orrs	r3, r6
 8000e04:	4640      	mov	r0, r8
 8000e06:	0019      	movs	r1, r3
 8000e08:	b007      	add	sp, #28
 8000e0a:	bcf0      	pop	{r4, r5, r6, r7}
 8000e0c:	46bb      	mov	fp, r7
 8000e0e:	46b2      	mov	sl, r6
 8000e10:	46a9      	mov	r9, r5
 8000e12:	46a0      	mov	r8, r4
 8000e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e16:	2200      	movs	r2, #0
 8000e18:	2400      	movs	r4, #0
 8000e1a:	4690      	mov	r8, r2
 8000e1c:	4b48      	ldr	r3, [pc, #288]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000e1e:	e7ed      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000e20:	465a      	mov	r2, fp
 8000e22:	9b00      	ldr	r3, [sp, #0]
 8000e24:	431a      	orrs	r2, r3
 8000e26:	4b49      	ldr	r3, [pc, #292]	@ (8000f4c <__aeabi_ddiv+0x228>)
 8000e28:	469c      	mov	ip, r3
 8000e2a:	44e2      	add	sl, ip
 8000e2c:	2a00      	cmp	r2, #0
 8000e2e:	d159      	bne.n	8000ee4 <__aeabi_ddiv+0x1c0>
 8000e30:	2302      	movs	r3, #2
 8000e32:	431c      	orrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	2102      	movs	r1, #2
 8000e38:	469b      	mov	fp, r3
 8000e3a:	e7b8      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000e3c:	465a      	mov	r2, fp
 8000e3e:	9b00      	ldr	r3, [sp, #0]
 8000e40:	431a      	orrs	r2, r3
 8000e42:	d049      	beq.n	8000ed8 <__aeabi_ddiv+0x1b4>
 8000e44:	465b      	mov	r3, fp
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d100      	bne.n	8000e4c <__aeabi_ddiv+0x128>
 8000e4a:	e19c      	b.n	8001186 <__aeabi_ddiv+0x462>
 8000e4c:	4658      	mov	r0, fp
 8000e4e:	f001 fb21 	bl	8002494 <__clzsi2>
 8000e52:	0002      	movs	r2, r0
 8000e54:	0003      	movs	r3, r0
 8000e56:	3a0b      	subs	r2, #11
 8000e58:	271d      	movs	r7, #29
 8000e5a:	9e00      	ldr	r6, [sp, #0]
 8000e5c:	1aba      	subs	r2, r7, r2
 8000e5e:	0019      	movs	r1, r3
 8000e60:	4658      	mov	r0, fp
 8000e62:	40d6      	lsrs	r6, r2
 8000e64:	3908      	subs	r1, #8
 8000e66:	4088      	lsls	r0, r1
 8000e68:	0032      	movs	r2, r6
 8000e6a:	4302      	orrs	r2, r0
 8000e6c:	4693      	mov	fp, r2
 8000e6e:	9a00      	ldr	r2, [sp, #0]
 8000e70:	408a      	lsls	r2, r1
 8000e72:	4937      	ldr	r1, [pc, #220]	@ (8000f50 <__aeabi_ddiv+0x22c>)
 8000e74:	4453      	add	r3, sl
 8000e76:	468a      	mov	sl, r1
 8000e78:	2100      	movs	r1, #0
 8000e7a:	449a      	add	sl, r3
 8000e7c:	e797      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000e7e:	465b      	mov	r3, fp
 8000e80:	4303      	orrs	r3, r0
 8000e82:	4699      	mov	r9, r3
 8000e84:	d021      	beq.n	8000eca <__aeabi_ddiv+0x1a6>
 8000e86:	465b      	mov	r3, fp
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_ddiv+0x16a>
 8000e8c:	e169      	b.n	8001162 <__aeabi_ddiv+0x43e>
 8000e8e:	4658      	mov	r0, fp
 8000e90:	f001 fb00 	bl	8002494 <__clzsi2>
 8000e94:	230b      	movs	r3, #11
 8000e96:	425b      	negs	r3, r3
 8000e98:	469c      	mov	ip, r3
 8000e9a:	0002      	movs	r2, r0
 8000e9c:	4484      	add	ip, r0
 8000e9e:	4666      	mov	r6, ip
 8000ea0:	231d      	movs	r3, #29
 8000ea2:	1b9b      	subs	r3, r3, r6
 8000ea4:	0026      	movs	r6, r4
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	4658      	mov	r0, fp
 8000eaa:	40de      	lsrs	r6, r3
 8000eac:	3908      	subs	r1, #8
 8000eae:	4088      	lsls	r0, r1
 8000eb0:	0033      	movs	r3, r6
 8000eb2:	4303      	orrs	r3, r0
 8000eb4:	4699      	mov	r9, r3
 8000eb6:	0023      	movs	r3, r4
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	4698      	mov	r8, r3
 8000ebc:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <__aeabi_ddiv+0x230>)
 8000ebe:	2400      	movs	r4, #0
 8000ec0:	1a9b      	subs	r3, r3, r2
 8000ec2:	469a      	mov	sl, r3
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9303      	str	r3, [sp, #12]
 8000ec8:	e753      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	4698      	mov	r8, r3
 8000ece:	469a      	mov	sl, r3
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	2404      	movs	r4, #4
 8000ed4:	9303      	str	r3, [sp, #12]
 8000ed6:	e74c      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	431c      	orrs	r4, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	2101      	movs	r1, #1
 8000ee0:	469b      	mov	fp, r3
 8000ee2:	e764      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	2103      	movs	r1, #3
 8000eea:	431c      	orrs	r4, r3
 8000eec:	e75f      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000eee:	469a      	mov	sl, r3
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	46d9      	mov	r9, fp
 8000ef4:	240c      	movs	r4, #12
 8000ef6:	9303      	str	r3, [sp, #12]
 8000ef8:	e73b      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000efa:	2300      	movs	r3, #0
 8000efc:	2480      	movs	r4, #128	@ 0x80
 8000efe:	4698      	mov	r8, r3
 8000f00:	2600      	movs	r6, #0
 8000f02:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f04:	0324      	lsls	r4, r4, #12
 8000f06:	e779      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f08:	2480      	movs	r4, #128	@ 0x80
 8000f0a:	465b      	mov	r3, fp
 8000f0c:	0324      	lsls	r4, r4, #12
 8000f0e:	431c      	orrs	r4, r3
 8000f10:	0324      	lsls	r4, r4, #12
 8000f12:	002e      	movs	r6, r5
 8000f14:	4690      	mov	r8, r2
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f18:	0b24      	lsrs	r4, r4, #12
 8000f1a:	e76f      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f1c:	2480      	movs	r4, #128	@ 0x80
 8000f1e:	464b      	mov	r3, r9
 8000f20:	0324      	lsls	r4, r4, #12
 8000f22:	4223      	tst	r3, r4
 8000f24:	d002      	beq.n	8000f2c <__aeabi_ddiv+0x208>
 8000f26:	465b      	mov	r3, fp
 8000f28:	4223      	tst	r3, r4
 8000f2a:	d0f0      	beq.n	8000f0e <__aeabi_ddiv+0x1ea>
 8000f2c:	2480      	movs	r4, #128	@ 0x80
 8000f2e:	464b      	mov	r3, r9
 8000f30:	0324      	lsls	r4, r4, #12
 8000f32:	431c      	orrs	r4, r3
 8000f34:	0324      	lsls	r4, r4, #12
 8000f36:	9e02      	ldr	r6, [sp, #8]
 8000f38:	4b01      	ldr	r3, [pc, #4]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f3a:	0b24      	lsrs	r4, r4, #12
 8000f3c:	e75e      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	000007ff 	.word	0x000007ff
 8000f44:	fffffc01 	.word	0xfffffc01
 8000f48:	08008a00 	.word	0x08008a00
 8000f4c:	fffff801 	.word	0xfffff801
 8000f50:	000003f3 	.word	0x000003f3
 8000f54:	fffffc0d 	.word	0xfffffc0d
 8000f58:	45cb      	cmp	fp, r9
 8000f5a:	d200      	bcs.n	8000f5e <__aeabi_ddiv+0x23a>
 8000f5c:	e0f8      	b.n	8001150 <__aeabi_ddiv+0x42c>
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_ddiv+0x23e>
 8000f60:	e0f3      	b.n	800114a <__aeabi_ddiv+0x426>
 8000f62:	2301      	movs	r3, #1
 8000f64:	425b      	negs	r3, r3
 8000f66:	469c      	mov	ip, r3
 8000f68:	4644      	mov	r4, r8
 8000f6a:	4648      	mov	r0, r9
 8000f6c:	2500      	movs	r5, #0
 8000f6e:	44e2      	add	sl, ip
 8000f70:	465b      	mov	r3, fp
 8000f72:	0e17      	lsrs	r7, r2, #24
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	431f      	orrs	r7, r3
 8000f78:	0c19      	lsrs	r1, r3, #16
 8000f7a:	043b      	lsls	r3, r7, #16
 8000f7c:	0212      	lsls	r2, r2, #8
 8000f7e:	9700      	str	r7, [sp, #0]
 8000f80:	0c1f      	lsrs	r7, r3, #16
 8000f82:	4691      	mov	r9, r2
 8000f84:	9102      	str	r1, [sp, #8]
 8000f86:	9703      	str	r7, [sp, #12]
 8000f88:	f7ff f96a 	bl	8000260 <__aeabi_uidivmod>
 8000f8c:	0002      	movs	r2, r0
 8000f8e:	437a      	muls	r2, r7
 8000f90:	040b      	lsls	r3, r1, #16
 8000f92:	0c21      	lsrs	r1, r4, #16
 8000f94:	4680      	mov	r8, r0
 8000f96:	4319      	orrs	r1, r3
 8000f98:	428a      	cmp	r2, r1
 8000f9a:	d909      	bls.n	8000fb0 <__aeabi_ddiv+0x28c>
 8000f9c:	9f00      	ldr	r7, [sp, #0]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	46bc      	mov	ip, r7
 8000fa2:	425b      	negs	r3, r3
 8000fa4:	4461      	add	r1, ip
 8000fa6:	469c      	mov	ip, r3
 8000fa8:	44e0      	add	r8, ip
 8000faa:	428f      	cmp	r7, r1
 8000fac:	d800      	bhi.n	8000fb0 <__aeabi_ddiv+0x28c>
 8000fae:	e15c      	b.n	800126a <__aeabi_ddiv+0x546>
 8000fb0:	1a88      	subs	r0, r1, r2
 8000fb2:	9902      	ldr	r1, [sp, #8]
 8000fb4:	f7ff f954 	bl	8000260 <__aeabi_uidivmod>
 8000fb8:	9a03      	ldr	r2, [sp, #12]
 8000fba:	0424      	lsls	r4, r4, #16
 8000fbc:	4342      	muls	r2, r0
 8000fbe:	0409      	lsls	r1, r1, #16
 8000fc0:	0c24      	lsrs	r4, r4, #16
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	430c      	orrs	r4, r1
 8000fc6:	42a2      	cmp	r2, r4
 8000fc8:	d906      	bls.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8000fca:	9900      	ldr	r1, [sp, #0]
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	468c      	mov	ip, r1
 8000fd0:	4464      	add	r4, ip
 8000fd2:	42a1      	cmp	r1, r4
 8000fd4:	d800      	bhi.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8000fd6:	e142      	b.n	800125e <__aeabi_ddiv+0x53a>
 8000fd8:	1aa0      	subs	r0, r4, r2
 8000fda:	4642      	mov	r2, r8
 8000fdc:	0412      	lsls	r2, r2, #16
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	4693      	mov	fp, r2
 8000fe2:	464b      	mov	r3, r9
 8000fe4:	4659      	mov	r1, fp
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	001f      	movs	r7, r3
 8000fea:	9304      	str	r3, [sp, #16]
 8000fec:	040b      	lsls	r3, r1, #16
 8000fee:	4649      	mov	r1, r9
 8000ff0:	0409      	lsls	r1, r1, #16
 8000ff2:	0c09      	lsrs	r1, r1, #16
 8000ff4:	000c      	movs	r4, r1
 8000ff6:	0c1b      	lsrs	r3, r3, #16
 8000ff8:	435c      	muls	r4, r3
 8000ffa:	0c12      	lsrs	r2, r2, #16
 8000ffc:	437b      	muls	r3, r7
 8000ffe:	4688      	mov	r8, r1
 8001000:	4351      	muls	r1, r2
 8001002:	437a      	muls	r2, r7
 8001004:	0c27      	lsrs	r7, r4, #16
 8001006:	46bc      	mov	ip, r7
 8001008:	185b      	adds	r3, r3, r1
 800100a:	4463      	add	r3, ip
 800100c:	4299      	cmp	r1, r3
 800100e:	d903      	bls.n	8001018 <__aeabi_ddiv+0x2f4>
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	0249      	lsls	r1, r1, #9
 8001014:	468c      	mov	ip, r1
 8001016:	4462      	add	r2, ip
 8001018:	0c19      	lsrs	r1, r3, #16
 800101a:	0424      	lsls	r4, r4, #16
 800101c:	041b      	lsls	r3, r3, #16
 800101e:	0c24      	lsrs	r4, r4, #16
 8001020:	188a      	adds	r2, r1, r2
 8001022:	191c      	adds	r4, r3, r4
 8001024:	4290      	cmp	r0, r2
 8001026:	d302      	bcc.n	800102e <__aeabi_ddiv+0x30a>
 8001028:	d116      	bne.n	8001058 <__aeabi_ddiv+0x334>
 800102a:	42a5      	cmp	r5, r4
 800102c:	d214      	bcs.n	8001058 <__aeabi_ddiv+0x334>
 800102e:	465b      	mov	r3, fp
 8001030:	9f00      	ldr	r7, [sp, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	444d      	add	r5, r9
 8001036:	9305      	str	r3, [sp, #20]
 8001038:	454d      	cmp	r5, r9
 800103a:	419b      	sbcs	r3, r3
 800103c:	46bc      	mov	ip, r7
 800103e:	425b      	negs	r3, r3
 8001040:	4463      	add	r3, ip
 8001042:	18c0      	adds	r0, r0, r3
 8001044:	4287      	cmp	r7, r0
 8001046:	d300      	bcc.n	800104a <__aeabi_ddiv+0x326>
 8001048:	e102      	b.n	8001250 <__aeabi_ddiv+0x52c>
 800104a:	4282      	cmp	r2, r0
 800104c:	d900      	bls.n	8001050 <__aeabi_ddiv+0x32c>
 800104e:	e129      	b.n	80012a4 <__aeabi_ddiv+0x580>
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x330>
 8001052:	e124      	b.n	800129e <__aeabi_ddiv+0x57a>
 8001054:	9b05      	ldr	r3, [sp, #20]
 8001056:	469b      	mov	fp, r3
 8001058:	1b2c      	subs	r4, r5, r4
 800105a:	42a5      	cmp	r5, r4
 800105c:	41ad      	sbcs	r5, r5
 800105e:	9b00      	ldr	r3, [sp, #0]
 8001060:	1a80      	subs	r0, r0, r2
 8001062:	426d      	negs	r5, r5
 8001064:	1b40      	subs	r0, r0, r5
 8001066:	4283      	cmp	r3, r0
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x348>
 800106a:	e10f      	b.n	800128c <__aeabi_ddiv+0x568>
 800106c:	9902      	ldr	r1, [sp, #8]
 800106e:	f7ff f8f7 	bl	8000260 <__aeabi_uidivmod>
 8001072:	9a03      	ldr	r2, [sp, #12]
 8001074:	040b      	lsls	r3, r1, #16
 8001076:	4342      	muls	r2, r0
 8001078:	0c21      	lsrs	r1, r4, #16
 800107a:	0005      	movs	r5, r0
 800107c:	4319      	orrs	r1, r3
 800107e:	428a      	cmp	r2, r1
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x360>
 8001082:	e0cb      	b.n	800121c <__aeabi_ddiv+0x4f8>
 8001084:	1a88      	subs	r0, r1, r2
 8001086:	9902      	ldr	r1, [sp, #8]
 8001088:	f7ff f8ea 	bl	8000260 <__aeabi_uidivmod>
 800108c:	9a03      	ldr	r2, [sp, #12]
 800108e:	0424      	lsls	r4, r4, #16
 8001090:	4342      	muls	r2, r0
 8001092:	0409      	lsls	r1, r1, #16
 8001094:	0c24      	lsrs	r4, r4, #16
 8001096:	0003      	movs	r3, r0
 8001098:	430c      	orrs	r4, r1
 800109a:	42a2      	cmp	r2, r4
 800109c:	d900      	bls.n	80010a0 <__aeabi_ddiv+0x37c>
 800109e:	e0ca      	b.n	8001236 <__aeabi_ddiv+0x512>
 80010a0:	4641      	mov	r1, r8
 80010a2:	1aa4      	subs	r4, r4, r2
 80010a4:	042a      	lsls	r2, r5, #16
 80010a6:	431a      	orrs	r2, r3
 80010a8:	9f04      	ldr	r7, [sp, #16]
 80010aa:	0413      	lsls	r3, r2, #16
 80010ac:	0c1b      	lsrs	r3, r3, #16
 80010ae:	4359      	muls	r1, r3
 80010b0:	4640      	mov	r0, r8
 80010b2:	437b      	muls	r3, r7
 80010b4:	469c      	mov	ip, r3
 80010b6:	0c15      	lsrs	r5, r2, #16
 80010b8:	4368      	muls	r0, r5
 80010ba:	0c0b      	lsrs	r3, r1, #16
 80010bc:	4484      	add	ip, r0
 80010be:	4463      	add	r3, ip
 80010c0:	437d      	muls	r5, r7
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d903      	bls.n	80010ce <__aeabi_ddiv+0x3aa>
 80010c6:	2080      	movs	r0, #128	@ 0x80
 80010c8:	0240      	lsls	r0, r0, #9
 80010ca:	4684      	mov	ip, r0
 80010cc:	4465      	add	r5, ip
 80010ce:	0c18      	lsrs	r0, r3, #16
 80010d0:	0409      	lsls	r1, r1, #16
 80010d2:	041b      	lsls	r3, r3, #16
 80010d4:	0c09      	lsrs	r1, r1, #16
 80010d6:	1940      	adds	r0, r0, r5
 80010d8:	185b      	adds	r3, r3, r1
 80010da:	4284      	cmp	r4, r0
 80010dc:	d327      	bcc.n	800112e <__aeabi_ddiv+0x40a>
 80010de:	d023      	beq.n	8001128 <__aeabi_ddiv+0x404>
 80010e0:	2301      	movs	r3, #1
 80010e2:	0035      	movs	r5, r6
 80010e4:	431a      	orrs	r2, r3
 80010e6:	4b94      	ldr	r3, [pc, #592]	@ (8001338 <__aeabi_ddiv+0x614>)
 80010e8:	4453      	add	r3, sl
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dd60      	ble.n	80011b0 <__aeabi_ddiv+0x48c>
 80010ee:	0751      	lsls	r1, r2, #29
 80010f0:	d000      	beq.n	80010f4 <__aeabi_ddiv+0x3d0>
 80010f2:	e086      	b.n	8001202 <__aeabi_ddiv+0x4de>
 80010f4:	002e      	movs	r6, r5
 80010f6:	08d1      	lsrs	r1, r2, #3
 80010f8:	465a      	mov	r2, fp
 80010fa:	01d2      	lsls	r2, r2, #7
 80010fc:	d506      	bpl.n	800110c <__aeabi_ddiv+0x3e8>
 80010fe:	465a      	mov	r2, fp
 8001100:	4b8e      	ldr	r3, [pc, #568]	@ (800133c <__aeabi_ddiv+0x618>)
 8001102:	401a      	ands	r2, r3
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	4693      	mov	fp, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4453      	add	r3, sl
 800110c:	4a8c      	ldr	r2, [pc, #560]	@ (8001340 <__aeabi_ddiv+0x61c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	dd00      	ble.n	8001114 <__aeabi_ddiv+0x3f0>
 8001112:	e680      	b.n	8000e16 <__aeabi_ddiv+0xf2>
 8001114:	465a      	mov	r2, fp
 8001116:	0752      	lsls	r2, r2, #29
 8001118:	430a      	orrs	r2, r1
 800111a:	4690      	mov	r8, r2
 800111c:	465a      	mov	r2, fp
 800111e:	055b      	lsls	r3, r3, #21
 8001120:	0254      	lsls	r4, r2, #9
 8001122:	0b24      	lsrs	r4, r4, #12
 8001124:	0d5b      	lsrs	r3, r3, #21
 8001126:	e669      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001128:	0035      	movs	r5, r6
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0db      	beq.n	80010e6 <__aeabi_ddiv+0x3c2>
 800112e:	9d00      	ldr	r5, [sp, #0]
 8001130:	1e51      	subs	r1, r2, #1
 8001132:	46ac      	mov	ip, r5
 8001134:	4464      	add	r4, ip
 8001136:	42ac      	cmp	r4, r5
 8001138:	d200      	bcs.n	800113c <__aeabi_ddiv+0x418>
 800113a:	e09e      	b.n	800127a <__aeabi_ddiv+0x556>
 800113c:	4284      	cmp	r4, r0
 800113e:	d200      	bcs.n	8001142 <__aeabi_ddiv+0x41e>
 8001140:	e0e1      	b.n	8001306 <__aeabi_ddiv+0x5e2>
 8001142:	d100      	bne.n	8001146 <__aeabi_ddiv+0x422>
 8001144:	e0ee      	b.n	8001324 <__aeabi_ddiv+0x600>
 8001146:	000a      	movs	r2, r1
 8001148:	e7ca      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 800114a:	4542      	cmp	r2, r8
 800114c:	d900      	bls.n	8001150 <__aeabi_ddiv+0x42c>
 800114e:	e708      	b.n	8000f62 <__aeabi_ddiv+0x23e>
 8001150:	464b      	mov	r3, r9
 8001152:	07dc      	lsls	r4, r3, #31
 8001154:	0858      	lsrs	r0, r3, #1
 8001156:	4643      	mov	r3, r8
 8001158:	085b      	lsrs	r3, r3, #1
 800115a:	431c      	orrs	r4, r3
 800115c:	4643      	mov	r3, r8
 800115e:	07dd      	lsls	r5, r3, #31
 8001160:	e706      	b.n	8000f70 <__aeabi_ddiv+0x24c>
 8001162:	f001 f997 	bl	8002494 <__clzsi2>
 8001166:	2315      	movs	r3, #21
 8001168:	469c      	mov	ip, r3
 800116a:	4484      	add	ip, r0
 800116c:	0002      	movs	r2, r0
 800116e:	4663      	mov	r3, ip
 8001170:	3220      	adds	r2, #32
 8001172:	2b1c      	cmp	r3, #28
 8001174:	dc00      	bgt.n	8001178 <__aeabi_ddiv+0x454>
 8001176:	e692      	b.n	8000e9e <__aeabi_ddiv+0x17a>
 8001178:	0023      	movs	r3, r4
 800117a:	3808      	subs	r0, #8
 800117c:	4083      	lsls	r3, r0
 800117e:	4699      	mov	r9, r3
 8001180:	2300      	movs	r3, #0
 8001182:	4698      	mov	r8, r3
 8001184:	e69a      	b.n	8000ebc <__aeabi_ddiv+0x198>
 8001186:	f001 f985 	bl	8002494 <__clzsi2>
 800118a:	0002      	movs	r2, r0
 800118c:	0003      	movs	r3, r0
 800118e:	3215      	adds	r2, #21
 8001190:	3320      	adds	r3, #32
 8001192:	2a1c      	cmp	r2, #28
 8001194:	dc00      	bgt.n	8001198 <__aeabi_ddiv+0x474>
 8001196:	e65f      	b.n	8000e58 <__aeabi_ddiv+0x134>
 8001198:	9900      	ldr	r1, [sp, #0]
 800119a:	3808      	subs	r0, #8
 800119c:	4081      	lsls	r1, r0
 800119e:	2200      	movs	r2, #0
 80011a0:	468b      	mov	fp, r1
 80011a2:	e666      	b.n	8000e72 <__aeabi_ddiv+0x14e>
 80011a4:	2200      	movs	r2, #0
 80011a6:	002e      	movs	r6, r5
 80011a8:	2400      	movs	r4, #0
 80011aa:	4690      	mov	r8, r2
 80011ac:	4b65      	ldr	r3, [pc, #404]	@ (8001344 <__aeabi_ddiv+0x620>)
 80011ae:	e625      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 80011b0:	002e      	movs	r6, r5
 80011b2:	2101      	movs	r1, #1
 80011b4:	1ac9      	subs	r1, r1, r3
 80011b6:	2938      	cmp	r1, #56	@ 0x38
 80011b8:	dd00      	ble.n	80011bc <__aeabi_ddiv+0x498>
 80011ba:	e61b      	b.n	8000df4 <__aeabi_ddiv+0xd0>
 80011bc:	291f      	cmp	r1, #31
 80011be:	dc7e      	bgt.n	80012be <__aeabi_ddiv+0x59a>
 80011c0:	4861      	ldr	r0, [pc, #388]	@ (8001348 <__aeabi_ddiv+0x624>)
 80011c2:	0014      	movs	r4, r2
 80011c4:	4450      	add	r0, sl
 80011c6:	465b      	mov	r3, fp
 80011c8:	4082      	lsls	r2, r0
 80011ca:	4083      	lsls	r3, r0
 80011cc:	40cc      	lsrs	r4, r1
 80011ce:	1e50      	subs	r0, r2, #1
 80011d0:	4182      	sbcs	r2, r0
 80011d2:	4323      	orrs	r3, r4
 80011d4:	431a      	orrs	r2, r3
 80011d6:	465b      	mov	r3, fp
 80011d8:	40cb      	lsrs	r3, r1
 80011da:	0751      	lsls	r1, r2, #29
 80011dc:	d009      	beq.n	80011f2 <__aeabi_ddiv+0x4ce>
 80011de:	210f      	movs	r1, #15
 80011e0:	4011      	ands	r1, r2
 80011e2:	2904      	cmp	r1, #4
 80011e4:	d005      	beq.n	80011f2 <__aeabi_ddiv+0x4ce>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	4192      	sbcs	r2, r2
 80011ec:	4252      	negs	r2, r2
 80011ee:	189b      	adds	r3, r3, r2
 80011f0:	000a      	movs	r2, r1
 80011f2:	0219      	lsls	r1, r3, #8
 80011f4:	d400      	bmi.n	80011f8 <__aeabi_ddiv+0x4d4>
 80011f6:	e09b      	b.n	8001330 <__aeabi_ddiv+0x60c>
 80011f8:	2200      	movs	r2, #0
 80011fa:	2301      	movs	r3, #1
 80011fc:	2400      	movs	r4, #0
 80011fe:	4690      	mov	r8, r2
 8001200:	e5fc      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001202:	210f      	movs	r1, #15
 8001204:	4011      	ands	r1, r2
 8001206:	2904      	cmp	r1, #4
 8001208:	d100      	bne.n	800120c <__aeabi_ddiv+0x4e8>
 800120a:	e773      	b.n	80010f4 <__aeabi_ddiv+0x3d0>
 800120c:	1d11      	adds	r1, r2, #4
 800120e:	4291      	cmp	r1, r2
 8001210:	4192      	sbcs	r2, r2
 8001212:	4252      	negs	r2, r2
 8001214:	002e      	movs	r6, r5
 8001216:	08c9      	lsrs	r1, r1, #3
 8001218:	4493      	add	fp, r2
 800121a:	e76d      	b.n	80010f8 <__aeabi_ddiv+0x3d4>
 800121c:	9b00      	ldr	r3, [sp, #0]
 800121e:	3d01      	subs	r5, #1
 8001220:	469c      	mov	ip, r3
 8001222:	4461      	add	r1, ip
 8001224:	428b      	cmp	r3, r1
 8001226:	d900      	bls.n	800122a <__aeabi_ddiv+0x506>
 8001228:	e72c      	b.n	8001084 <__aeabi_ddiv+0x360>
 800122a:	428a      	cmp	r2, r1
 800122c:	d800      	bhi.n	8001230 <__aeabi_ddiv+0x50c>
 800122e:	e729      	b.n	8001084 <__aeabi_ddiv+0x360>
 8001230:	1e85      	subs	r5, r0, #2
 8001232:	4461      	add	r1, ip
 8001234:	e726      	b.n	8001084 <__aeabi_ddiv+0x360>
 8001236:	9900      	ldr	r1, [sp, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	468c      	mov	ip, r1
 800123c:	4464      	add	r4, ip
 800123e:	42a1      	cmp	r1, r4
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x520>
 8001242:	e72d      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 8001244:	42a2      	cmp	r2, r4
 8001246:	d800      	bhi.n	800124a <__aeabi_ddiv+0x526>
 8001248:	e72a      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 800124a:	1e83      	subs	r3, r0, #2
 800124c:	4464      	add	r4, ip
 800124e:	e727      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 8001250:	4287      	cmp	r7, r0
 8001252:	d000      	beq.n	8001256 <__aeabi_ddiv+0x532>
 8001254:	e6fe      	b.n	8001054 <__aeabi_ddiv+0x330>
 8001256:	45a9      	cmp	r9, r5
 8001258:	d900      	bls.n	800125c <__aeabi_ddiv+0x538>
 800125a:	e6fb      	b.n	8001054 <__aeabi_ddiv+0x330>
 800125c:	e6f5      	b.n	800104a <__aeabi_ddiv+0x326>
 800125e:	42a2      	cmp	r2, r4
 8001260:	d800      	bhi.n	8001264 <__aeabi_ddiv+0x540>
 8001262:	e6b9      	b.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8001264:	1e83      	subs	r3, r0, #2
 8001266:	4464      	add	r4, ip
 8001268:	e6b6      	b.n	8000fd8 <__aeabi_ddiv+0x2b4>
 800126a:	428a      	cmp	r2, r1
 800126c:	d800      	bhi.n	8001270 <__aeabi_ddiv+0x54c>
 800126e:	e69f      	b.n	8000fb0 <__aeabi_ddiv+0x28c>
 8001270:	46bc      	mov	ip, r7
 8001272:	1e83      	subs	r3, r0, #2
 8001274:	4698      	mov	r8, r3
 8001276:	4461      	add	r1, ip
 8001278:	e69a      	b.n	8000fb0 <__aeabi_ddiv+0x28c>
 800127a:	000a      	movs	r2, r1
 800127c:	4284      	cmp	r4, r0
 800127e:	d000      	beq.n	8001282 <__aeabi_ddiv+0x55e>
 8001280:	e72e      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 8001282:	454b      	cmp	r3, r9
 8001284:	d000      	beq.n	8001288 <__aeabi_ddiv+0x564>
 8001286:	e72b      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 8001288:	0035      	movs	r5, r6
 800128a:	e72c      	b.n	80010e6 <__aeabi_ddiv+0x3c2>
 800128c:	4b2a      	ldr	r3, [pc, #168]	@ (8001338 <__aeabi_ddiv+0x614>)
 800128e:	4a2f      	ldr	r2, [pc, #188]	@ (800134c <__aeabi_ddiv+0x628>)
 8001290:	4453      	add	r3, sl
 8001292:	4592      	cmp	sl, r2
 8001294:	db43      	blt.n	800131e <__aeabi_ddiv+0x5fa>
 8001296:	2201      	movs	r2, #1
 8001298:	2100      	movs	r1, #0
 800129a:	4493      	add	fp, r2
 800129c:	e72c      	b.n	80010f8 <__aeabi_ddiv+0x3d4>
 800129e:	42ac      	cmp	r4, r5
 80012a0:	d800      	bhi.n	80012a4 <__aeabi_ddiv+0x580>
 80012a2:	e6d7      	b.n	8001054 <__aeabi_ddiv+0x330>
 80012a4:	2302      	movs	r3, #2
 80012a6:	425b      	negs	r3, r3
 80012a8:	469c      	mov	ip, r3
 80012aa:	9900      	ldr	r1, [sp, #0]
 80012ac:	444d      	add	r5, r9
 80012ae:	454d      	cmp	r5, r9
 80012b0:	419b      	sbcs	r3, r3
 80012b2:	44e3      	add	fp, ip
 80012b4:	468c      	mov	ip, r1
 80012b6:	425b      	negs	r3, r3
 80012b8:	4463      	add	r3, ip
 80012ba:	18c0      	adds	r0, r0, r3
 80012bc:	e6cc      	b.n	8001058 <__aeabi_ddiv+0x334>
 80012be:	201f      	movs	r0, #31
 80012c0:	4240      	negs	r0, r0
 80012c2:	1ac3      	subs	r3, r0, r3
 80012c4:	4658      	mov	r0, fp
 80012c6:	40d8      	lsrs	r0, r3
 80012c8:	2920      	cmp	r1, #32
 80012ca:	d004      	beq.n	80012d6 <__aeabi_ddiv+0x5b2>
 80012cc:	4659      	mov	r1, fp
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <__aeabi_ddiv+0x62c>)
 80012d0:	4453      	add	r3, sl
 80012d2:	4099      	lsls	r1, r3
 80012d4:	430a      	orrs	r2, r1
 80012d6:	1e53      	subs	r3, r2, #1
 80012d8:	419a      	sbcs	r2, r3
 80012da:	2307      	movs	r3, #7
 80012dc:	0019      	movs	r1, r3
 80012de:	4302      	orrs	r2, r0
 80012e0:	2400      	movs	r4, #0
 80012e2:	4011      	ands	r1, r2
 80012e4:	4213      	tst	r3, r2
 80012e6:	d009      	beq.n	80012fc <__aeabi_ddiv+0x5d8>
 80012e8:	3308      	adds	r3, #8
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d01d      	beq.n	800132c <__aeabi_ddiv+0x608>
 80012f0:	1d13      	adds	r3, r2, #4
 80012f2:	4293      	cmp	r3, r2
 80012f4:	4189      	sbcs	r1, r1
 80012f6:	001a      	movs	r2, r3
 80012f8:	4249      	negs	r1, r1
 80012fa:	0749      	lsls	r1, r1, #29
 80012fc:	08d2      	lsrs	r2, r2, #3
 80012fe:	430a      	orrs	r2, r1
 8001300:	4690      	mov	r8, r2
 8001302:	2300      	movs	r3, #0
 8001304:	e57a      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001306:	4649      	mov	r1, r9
 8001308:	9f00      	ldr	r7, [sp, #0]
 800130a:	004d      	lsls	r5, r1, #1
 800130c:	454d      	cmp	r5, r9
 800130e:	4189      	sbcs	r1, r1
 8001310:	46bc      	mov	ip, r7
 8001312:	4249      	negs	r1, r1
 8001314:	4461      	add	r1, ip
 8001316:	46a9      	mov	r9, r5
 8001318:	3a02      	subs	r2, #2
 800131a:	1864      	adds	r4, r4, r1
 800131c:	e7ae      	b.n	800127c <__aeabi_ddiv+0x558>
 800131e:	2201      	movs	r2, #1
 8001320:	4252      	negs	r2, r2
 8001322:	e746      	b.n	80011b2 <__aeabi_ddiv+0x48e>
 8001324:	4599      	cmp	r9, r3
 8001326:	d3ee      	bcc.n	8001306 <__aeabi_ddiv+0x5e2>
 8001328:	000a      	movs	r2, r1
 800132a:	e7aa      	b.n	8001282 <__aeabi_ddiv+0x55e>
 800132c:	2100      	movs	r1, #0
 800132e:	e7e5      	b.n	80012fc <__aeabi_ddiv+0x5d8>
 8001330:	0759      	lsls	r1, r3, #29
 8001332:	025b      	lsls	r3, r3, #9
 8001334:	0b1c      	lsrs	r4, r3, #12
 8001336:	e7e1      	b.n	80012fc <__aeabi_ddiv+0x5d8>
 8001338:	000003ff 	.word	0x000003ff
 800133c:	feffffff 	.word	0xfeffffff
 8001340:	000007fe 	.word	0x000007fe
 8001344:	000007ff 	.word	0x000007ff
 8001348:	0000041e 	.word	0x0000041e
 800134c:	fffffc02 	.word	0xfffffc02
 8001350:	0000043e 	.word	0x0000043e

08001354 <__eqdf2>:
 8001354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001356:	4657      	mov	r7, sl
 8001358:	46de      	mov	lr, fp
 800135a:	464e      	mov	r6, r9
 800135c:	4645      	mov	r5, r8
 800135e:	b5e0      	push	{r5, r6, r7, lr}
 8001360:	000d      	movs	r5, r1
 8001362:	0004      	movs	r4, r0
 8001364:	0fe8      	lsrs	r0, r5, #31
 8001366:	4683      	mov	fp, r0
 8001368:	0309      	lsls	r1, r1, #12
 800136a:	0fd8      	lsrs	r0, r3, #31
 800136c:	0b09      	lsrs	r1, r1, #12
 800136e:	4682      	mov	sl, r0
 8001370:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <__eqdf2+0x84>)
 8001372:	468c      	mov	ip, r1
 8001374:	031f      	lsls	r7, r3, #12
 8001376:	0069      	lsls	r1, r5, #1
 8001378:	005e      	lsls	r6, r3, #1
 800137a:	0d49      	lsrs	r1, r1, #21
 800137c:	0b3f      	lsrs	r7, r7, #12
 800137e:	0d76      	lsrs	r6, r6, #21
 8001380:	4281      	cmp	r1, r0
 8001382:	d018      	beq.n	80013b6 <__eqdf2+0x62>
 8001384:	4286      	cmp	r6, r0
 8001386:	d00f      	beq.n	80013a8 <__eqdf2+0x54>
 8001388:	2001      	movs	r0, #1
 800138a:	42b1      	cmp	r1, r6
 800138c:	d10d      	bne.n	80013aa <__eqdf2+0x56>
 800138e:	45bc      	cmp	ip, r7
 8001390:	d10b      	bne.n	80013aa <__eqdf2+0x56>
 8001392:	4294      	cmp	r4, r2
 8001394:	d109      	bne.n	80013aa <__eqdf2+0x56>
 8001396:	45d3      	cmp	fp, sl
 8001398:	d01c      	beq.n	80013d4 <__eqdf2+0x80>
 800139a:	2900      	cmp	r1, #0
 800139c:	d105      	bne.n	80013aa <__eqdf2+0x56>
 800139e:	4660      	mov	r0, ip
 80013a0:	4320      	orrs	r0, r4
 80013a2:	1e43      	subs	r3, r0, #1
 80013a4:	4198      	sbcs	r0, r3
 80013a6:	e000      	b.n	80013aa <__eqdf2+0x56>
 80013a8:	2001      	movs	r0, #1
 80013aa:	bcf0      	pop	{r4, r5, r6, r7}
 80013ac:	46bb      	mov	fp, r7
 80013ae:	46b2      	mov	sl, r6
 80013b0:	46a9      	mov	r9, r5
 80013b2:	46a0      	mov	r8, r4
 80013b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b6:	2001      	movs	r0, #1
 80013b8:	428e      	cmp	r6, r1
 80013ba:	d1f6      	bne.n	80013aa <__eqdf2+0x56>
 80013bc:	4661      	mov	r1, ip
 80013be:	4339      	orrs	r1, r7
 80013c0:	000f      	movs	r7, r1
 80013c2:	4317      	orrs	r7, r2
 80013c4:	4327      	orrs	r7, r4
 80013c6:	d1f0      	bne.n	80013aa <__eqdf2+0x56>
 80013c8:	465b      	mov	r3, fp
 80013ca:	4652      	mov	r2, sl
 80013cc:	1a98      	subs	r0, r3, r2
 80013ce:	1e43      	subs	r3, r0, #1
 80013d0:	4198      	sbcs	r0, r3
 80013d2:	e7ea      	b.n	80013aa <__eqdf2+0x56>
 80013d4:	2000      	movs	r0, #0
 80013d6:	e7e8      	b.n	80013aa <__eqdf2+0x56>
 80013d8:	000007ff 	.word	0x000007ff

080013dc <__gedf2>:
 80013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013de:	4657      	mov	r7, sl
 80013e0:	464e      	mov	r6, r9
 80013e2:	4645      	mov	r5, r8
 80013e4:	46de      	mov	lr, fp
 80013e6:	b5e0      	push	{r5, r6, r7, lr}
 80013e8:	000d      	movs	r5, r1
 80013ea:	030e      	lsls	r6, r1, #12
 80013ec:	0049      	lsls	r1, r1, #1
 80013ee:	0d49      	lsrs	r1, r1, #21
 80013f0:	468a      	mov	sl, r1
 80013f2:	0fdf      	lsrs	r7, r3, #31
 80013f4:	0fe9      	lsrs	r1, r5, #31
 80013f6:	46bc      	mov	ip, r7
 80013f8:	b083      	sub	sp, #12
 80013fa:	4f2f      	ldr	r7, [pc, #188]	@ (80014b8 <__gedf2+0xdc>)
 80013fc:	0004      	movs	r4, r0
 80013fe:	4680      	mov	r8, r0
 8001400:	9101      	str	r1, [sp, #4]
 8001402:	0058      	lsls	r0, r3, #1
 8001404:	0319      	lsls	r1, r3, #12
 8001406:	4691      	mov	r9, r2
 8001408:	0b36      	lsrs	r6, r6, #12
 800140a:	0b09      	lsrs	r1, r1, #12
 800140c:	0d40      	lsrs	r0, r0, #21
 800140e:	45ba      	cmp	sl, r7
 8001410:	d01d      	beq.n	800144e <__gedf2+0x72>
 8001412:	42b8      	cmp	r0, r7
 8001414:	d00d      	beq.n	8001432 <__gedf2+0x56>
 8001416:	4657      	mov	r7, sl
 8001418:	2f00      	cmp	r7, #0
 800141a:	d12a      	bne.n	8001472 <__gedf2+0x96>
 800141c:	4334      	orrs	r4, r6
 800141e:	2800      	cmp	r0, #0
 8001420:	d124      	bne.n	800146c <__gedf2+0x90>
 8001422:	430a      	orrs	r2, r1
 8001424:	d036      	beq.n	8001494 <__gedf2+0xb8>
 8001426:	2c00      	cmp	r4, #0
 8001428:	d141      	bne.n	80014ae <__gedf2+0xd2>
 800142a:	4663      	mov	r3, ip
 800142c:	0058      	lsls	r0, r3, #1
 800142e:	3801      	subs	r0, #1
 8001430:	e015      	b.n	800145e <__gedf2+0x82>
 8001432:	4311      	orrs	r1, r2
 8001434:	d138      	bne.n	80014a8 <__gedf2+0xcc>
 8001436:	4653      	mov	r3, sl
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <__gedf2+0x64>
 800143c:	4326      	orrs	r6, r4
 800143e:	d0f4      	beq.n	800142a <__gedf2+0x4e>
 8001440:	9b01      	ldr	r3, [sp, #4]
 8001442:	4563      	cmp	r3, ip
 8001444:	d107      	bne.n	8001456 <__gedf2+0x7a>
 8001446:	9b01      	ldr	r3, [sp, #4]
 8001448:	0058      	lsls	r0, r3, #1
 800144a:	3801      	subs	r0, #1
 800144c:	e007      	b.n	800145e <__gedf2+0x82>
 800144e:	4326      	orrs	r6, r4
 8001450:	d12a      	bne.n	80014a8 <__gedf2+0xcc>
 8001452:	4550      	cmp	r0, sl
 8001454:	d021      	beq.n	800149a <__gedf2+0xbe>
 8001456:	2001      	movs	r0, #1
 8001458:	9b01      	ldr	r3, [sp, #4]
 800145a:	425f      	negs	r7, r3
 800145c:	4338      	orrs	r0, r7
 800145e:	b003      	add	sp, #12
 8001460:	bcf0      	pop	{r4, r5, r6, r7}
 8001462:	46bb      	mov	fp, r7
 8001464:	46b2      	mov	sl, r6
 8001466:	46a9      	mov	r9, r5
 8001468:	46a0      	mov	r8, r4
 800146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146c:	2c00      	cmp	r4, #0
 800146e:	d0dc      	beq.n	800142a <__gedf2+0x4e>
 8001470:	e7e6      	b.n	8001440 <__gedf2+0x64>
 8001472:	2800      	cmp	r0, #0
 8001474:	d0ef      	beq.n	8001456 <__gedf2+0x7a>
 8001476:	9b01      	ldr	r3, [sp, #4]
 8001478:	4563      	cmp	r3, ip
 800147a:	d1ec      	bne.n	8001456 <__gedf2+0x7a>
 800147c:	4582      	cmp	sl, r0
 800147e:	dcea      	bgt.n	8001456 <__gedf2+0x7a>
 8001480:	dbe1      	blt.n	8001446 <__gedf2+0x6a>
 8001482:	428e      	cmp	r6, r1
 8001484:	d8e7      	bhi.n	8001456 <__gedf2+0x7a>
 8001486:	d1de      	bne.n	8001446 <__gedf2+0x6a>
 8001488:	45c8      	cmp	r8, r9
 800148a:	d8e4      	bhi.n	8001456 <__gedf2+0x7a>
 800148c:	2000      	movs	r0, #0
 800148e:	45c8      	cmp	r8, r9
 8001490:	d2e5      	bcs.n	800145e <__gedf2+0x82>
 8001492:	e7d8      	b.n	8001446 <__gedf2+0x6a>
 8001494:	2c00      	cmp	r4, #0
 8001496:	d0e2      	beq.n	800145e <__gedf2+0x82>
 8001498:	e7dd      	b.n	8001456 <__gedf2+0x7a>
 800149a:	4311      	orrs	r1, r2
 800149c:	d104      	bne.n	80014a8 <__gedf2+0xcc>
 800149e:	9b01      	ldr	r3, [sp, #4]
 80014a0:	4563      	cmp	r3, ip
 80014a2:	d1d8      	bne.n	8001456 <__gedf2+0x7a>
 80014a4:	2000      	movs	r0, #0
 80014a6:	e7da      	b.n	800145e <__gedf2+0x82>
 80014a8:	2002      	movs	r0, #2
 80014aa:	4240      	negs	r0, r0
 80014ac:	e7d7      	b.n	800145e <__gedf2+0x82>
 80014ae:	9b01      	ldr	r3, [sp, #4]
 80014b0:	4563      	cmp	r3, ip
 80014b2:	d0e6      	beq.n	8001482 <__gedf2+0xa6>
 80014b4:	e7cf      	b.n	8001456 <__gedf2+0x7a>
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	000007ff 	.word	0x000007ff

080014bc <__ledf2>:
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014be:	4657      	mov	r7, sl
 80014c0:	464e      	mov	r6, r9
 80014c2:	4645      	mov	r5, r8
 80014c4:	46de      	mov	lr, fp
 80014c6:	b5e0      	push	{r5, r6, r7, lr}
 80014c8:	000d      	movs	r5, r1
 80014ca:	030e      	lsls	r6, r1, #12
 80014cc:	0049      	lsls	r1, r1, #1
 80014ce:	0d49      	lsrs	r1, r1, #21
 80014d0:	468a      	mov	sl, r1
 80014d2:	0fdf      	lsrs	r7, r3, #31
 80014d4:	0fe9      	lsrs	r1, r5, #31
 80014d6:	46bc      	mov	ip, r7
 80014d8:	b083      	sub	sp, #12
 80014da:	4f2e      	ldr	r7, [pc, #184]	@ (8001594 <__ledf2+0xd8>)
 80014dc:	0004      	movs	r4, r0
 80014de:	4680      	mov	r8, r0
 80014e0:	9101      	str	r1, [sp, #4]
 80014e2:	0058      	lsls	r0, r3, #1
 80014e4:	0319      	lsls	r1, r3, #12
 80014e6:	4691      	mov	r9, r2
 80014e8:	0b36      	lsrs	r6, r6, #12
 80014ea:	0b09      	lsrs	r1, r1, #12
 80014ec:	0d40      	lsrs	r0, r0, #21
 80014ee:	45ba      	cmp	sl, r7
 80014f0:	d01e      	beq.n	8001530 <__ledf2+0x74>
 80014f2:	42b8      	cmp	r0, r7
 80014f4:	d00d      	beq.n	8001512 <__ledf2+0x56>
 80014f6:	4657      	mov	r7, sl
 80014f8:	2f00      	cmp	r7, #0
 80014fa:	d127      	bne.n	800154c <__ledf2+0x90>
 80014fc:	4334      	orrs	r4, r6
 80014fe:	2800      	cmp	r0, #0
 8001500:	d133      	bne.n	800156a <__ledf2+0xae>
 8001502:	430a      	orrs	r2, r1
 8001504:	d034      	beq.n	8001570 <__ledf2+0xb4>
 8001506:	2c00      	cmp	r4, #0
 8001508:	d140      	bne.n	800158c <__ledf2+0xd0>
 800150a:	4663      	mov	r3, ip
 800150c:	0058      	lsls	r0, r3, #1
 800150e:	3801      	subs	r0, #1
 8001510:	e015      	b.n	800153e <__ledf2+0x82>
 8001512:	4311      	orrs	r1, r2
 8001514:	d112      	bne.n	800153c <__ledf2+0x80>
 8001516:	4653      	mov	r3, sl
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <__ledf2+0x64>
 800151c:	4326      	orrs	r6, r4
 800151e:	d0f4      	beq.n	800150a <__ledf2+0x4e>
 8001520:	9b01      	ldr	r3, [sp, #4]
 8001522:	4563      	cmp	r3, ip
 8001524:	d01d      	beq.n	8001562 <__ledf2+0xa6>
 8001526:	2001      	movs	r0, #1
 8001528:	9b01      	ldr	r3, [sp, #4]
 800152a:	425f      	negs	r7, r3
 800152c:	4338      	orrs	r0, r7
 800152e:	e006      	b.n	800153e <__ledf2+0x82>
 8001530:	4326      	orrs	r6, r4
 8001532:	d103      	bne.n	800153c <__ledf2+0x80>
 8001534:	4550      	cmp	r0, sl
 8001536:	d1f6      	bne.n	8001526 <__ledf2+0x6a>
 8001538:	4311      	orrs	r1, r2
 800153a:	d01c      	beq.n	8001576 <__ledf2+0xba>
 800153c:	2002      	movs	r0, #2
 800153e:	b003      	add	sp, #12
 8001540:	bcf0      	pop	{r4, r5, r6, r7}
 8001542:	46bb      	mov	fp, r7
 8001544:	46b2      	mov	sl, r6
 8001546:	46a9      	mov	r9, r5
 8001548:	46a0      	mov	r8, r4
 800154a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800154c:	2800      	cmp	r0, #0
 800154e:	d0ea      	beq.n	8001526 <__ledf2+0x6a>
 8001550:	9b01      	ldr	r3, [sp, #4]
 8001552:	4563      	cmp	r3, ip
 8001554:	d1e7      	bne.n	8001526 <__ledf2+0x6a>
 8001556:	4582      	cmp	sl, r0
 8001558:	dce5      	bgt.n	8001526 <__ledf2+0x6a>
 800155a:	db02      	blt.n	8001562 <__ledf2+0xa6>
 800155c:	428e      	cmp	r6, r1
 800155e:	d8e2      	bhi.n	8001526 <__ledf2+0x6a>
 8001560:	d00e      	beq.n	8001580 <__ledf2+0xc4>
 8001562:	9b01      	ldr	r3, [sp, #4]
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	3801      	subs	r0, #1
 8001568:	e7e9      	b.n	800153e <__ledf2+0x82>
 800156a:	2c00      	cmp	r4, #0
 800156c:	d0cd      	beq.n	800150a <__ledf2+0x4e>
 800156e:	e7d7      	b.n	8001520 <__ledf2+0x64>
 8001570:	2c00      	cmp	r4, #0
 8001572:	d0e4      	beq.n	800153e <__ledf2+0x82>
 8001574:	e7d7      	b.n	8001526 <__ledf2+0x6a>
 8001576:	9b01      	ldr	r3, [sp, #4]
 8001578:	2000      	movs	r0, #0
 800157a:	4563      	cmp	r3, ip
 800157c:	d0df      	beq.n	800153e <__ledf2+0x82>
 800157e:	e7d2      	b.n	8001526 <__ledf2+0x6a>
 8001580:	45c8      	cmp	r8, r9
 8001582:	d8d0      	bhi.n	8001526 <__ledf2+0x6a>
 8001584:	2000      	movs	r0, #0
 8001586:	45c8      	cmp	r8, r9
 8001588:	d2d9      	bcs.n	800153e <__ledf2+0x82>
 800158a:	e7ea      	b.n	8001562 <__ledf2+0xa6>
 800158c:	9b01      	ldr	r3, [sp, #4]
 800158e:	4563      	cmp	r3, ip
 8001590:	d0e4      	beq.n	800155c <__ledf2+0xa0>
 8001592:	e7c8      	b.n	8001526 <__ledf2+0x6a>
 8001594:	000007ff 	.word	0x000007ff

08001598 <__aeabi_dmul>:
 8001598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159a:	4657      	mov	r7, sl
 800159c:	464e      	mov	r6, r9
 800159e:	46de      	mov	lr, fp
 80015a0:	4645      	mov	r5, r8
 80015a2:	b5e0      	push	{r5, r6, r7, lr}
 80015a4:	001f      	movs	r7, r3
 80015a6:	030b      	lsls	r3, r1, #12
 80015a8:	0b1b      	lsrs	r3, r3, #12
 80015aa:	0016      	movs	r6, r2
 80015ac:	469a      	mov	sl, r3
 80015ae:	0fca      	lsrs	r2, r1, #31
 80015b0:	004b      	lsls	r3, r1, #1
 80015b2:	0004      	movs	r4, r0
 80015b4:	4691      	mov	r9, r2
 80015b6:	b085      	sub	sp, #20
 80015b8:	0d5b      	lsrs	r3, r3, #21
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x26>
 80015bc:	e1cf      	b.n	800195e <__aeabi_dmul+0x3c6>
 80015be:	4acd      	ldr	r2, [pc, #820]	@ (80018f4 <__aeabi_dmul+0x35c>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d055      	beq.n	8001670 <__aeabi_dmul+0xd8>
 80015c4:	4651      	mov	r1, sl
 80015c6:	0f42      	lsrs	r2, r0, #29
 80015c8:	00c9      	lsls	r1, r1, #3
 80015ca:	430a      	orrs	r2, r1
 80015cc:	2180      	movs	r1, #128	@ 0x80
 80015ce:	0409      	lsls	r1, r1, #16
 80015d0:	4311      	orrs	r1, r2
 80015d2:	00c2      	lsls	r2, r0, #3
 80015d4:	4690      	mov	r8, r2
 80015d6:	4ac8      	ldr	r2, [pc, #800]	@ (80018f8 <__aeabi_dmul+0x360>)
 80015d8:	468a      	mov	sl, r1
 80015da:	4693      	mov	fp, r2
 80015dc:	449b      	add	fp, r3
 80015de:	2300      	movs	r3, #0
 80015e0:	2500      	movs	r5, #0
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	033c      	lsls	r4, r7, #12
 80015e6:	007b      	lsls	r3, r7, #1
 80015e8:	0ffa      	lsrs	r2, r7, #31
 80015ea:	9601      	str	r6, [sp, #4]
 80015ec:	0b24      	lsrs	r4, r4, #12
 80015ee:	0d5b      	lsrs	r3, r3, #21
 80015f0:	9200      	str	r2, [sp, #0]
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dmul+0x5e>
 80015f4:	e188      	b.n	8001908 <__aeabi_dmul+0x370>
 80015f6:	4abf      	ldr	r2, [pc, #764]	@ (80018f4 <__aeabi_dmul+0x35c>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d100      	bne.n	80015fe <__aeabi_dmul+0x66>
 80015fc:	e092      	b.n	8001724 <__aeabi_dmul+0x18c>
 80015fe:	4abe      	ldr	r2, [pc, #760]	@ (80018f8 <__aeabi_dmul+0x360>)
 8001600:	4694      	mov	ip, r2
 8001602:	4463      	add	r3, ip
 8001604:	449b      	add	fp, r3
 8001606:	2d0a      	cmp	r5, #10
 8001608:	dc42      	bgt.n	8001690 <__aeabi_dmul+0xf8>
 800160a:	00e4      	lsls	r4, r4, #3
 800160c:	0f73      	lsrs	r3, r6, #29
 800160e:	4323      	orrs	r3, r4
 8001610:	2480      	movs	r4, #128	@ 0x80
 8001612:	4649      	mov	r1, r9
 8001614:	0424      	lsls	r4, r4, #16
 8001616:	431c      	orrs	r4, r3
 8001618:	00f3      	lsls	r3, r6, #3
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	9b00      	ldr	r3, [sp, #0]
 800161e:	2000      	movs	r0, #0
 8001620:	4059      	eors	r1, r3
 8001622:	b2cb      	uxtb	r3, r1
 8001624:	9303      	str	r3, [sp, #12]
 8001626:	2d02      	cmp	r5, #2
 8001628:	dc00      	bgt.n	800162c <__aeabi_dmul+0x94>
 800162a:	e094      	b.n	8001756 <__aeabi_dmul+0x1be>
 800162c:	2301      	movs	r3, #1
 800162e:	40ab      	lsls	r3, r5
 8001630:	001d      	movs	r5, r3
 8001632:	23a6      	movs	r3, #166	@ 0xa6
 8001634:	002a      	movs	r2, r5
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	401a      	ands	r2, r3
 800163a:	421d      	tst	r5, r3
 800163c:	d000      	beq.n	8001640 <__aeabi_dmul+0xa8>
 800163e:	e229      	b.n	8001a94 <__aeabi_dmul+0x4fc>
 8001640:	2390      	movs	r3, #144	@ 0x90
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	421d      	tst	r5, r3
 8001646:	d100      	bne.n	800164a <__aeabi_dmul+0xb2>
 8001648:	e24d      	b.n	8001ae6 <__aeabi_dmul+0x54e>
 800164a:	2300      	movs	r3, #0
 800164c:	2480      	movs	r4, #128	@ 0x80
 800164e:	4699      	mov	r9, r3
 8001650:	0324      	lsls	r4, r4, #12
 8001652:	4ba8      	ldr	r3, [pc, #672]	@ (80018f4 <__aeabi_dmul+0x35c>)
 8001654:	0010      	movs	r0, r2
 8001656:	464a      	mov	r2, r9
 8001658:	051b      	lsls	r3, r3, #20
 800165a:	4323      	orrs	r3, r4
 800165c:	07d2      	lsls	r2, r2, #31
 800165e:	4313      	orrs	r3, r2
 8001660:	0019      	movs	r1, r3
 8001662:	b005      	add	sp, #20
 8001664:	bcf0      	pop	{r4, r5, r6, r7}
 8001666:	46bb      	mov	fp, r7
 8001668:	46b2      	mov	sl, r6
 800166a:	46a9      	mov	r9, r5
 800166c:	46a0      	mov	r8, r4
 800166e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001670:	4652      	mov	r2, sl
 8001672:	4302      	orrs	r2, r0
 8001674:	4690      	mov	r8, r2
 8001676:	d000      	beq.n	800167a <__aeabi_dmul+0xe2>
 8001678:	e1ac      	b.n	80019d4 <__aeabi_dmul+0x43c>
 800167a:	469b      	mov	fp, r3
 800167c:	2302      	movs	r3, #2
 800167e:	4692      	mov	sl, r2
 8001680:	2508      	movs	r5, #8
 8001682:	9302      	str	r3, [sp, #8]
 8001684:	e7ae      	b.n	80015e4 <__aeabi_dmul+0x4c>
 8001686:	9b00      	ldr	r3, [sp, #0]
 8001688:	46a2      	mov	sl, r4
 800168a:	4699      	mov	r9, r3
 800168c:	9b01      	ldr	r3, [sp, #4]
 800168e:	4698      	mov	r8, r3
 8001690:	9b02      	ldr	r3, [sp, #8]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d100      	bne.n	8001698 <__aeabi_dmul+0x100>
 8001696:	e1ca      	b.n	8001a2e <__aeabi_dmul+0x496>
 8001698:	2b03      	cmp	r3, #3
 800169a:	d100      	bne.n	800169e <__aeabi_dmul+0x106>
 800169c:	e192      	b.n	80019c4 <__aeabi_dmul+0x42c>
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d110      	bne.n	80016c4 <__aeabi_dmul+0x12c>
 80016a2:	2300      	movs	r3, #0
 80016a4:	2400      	movs	r4, #0
 80016a6:	2200      	movs	r2, #0
 80016a8:	e7d4      	b.n	8001654 <__aeabi_dmul+0xbc>
 80016aa:	2201      	movs	r2, #1
 80016ac:	087b      	lsrs	r3, r7, #1
 80016ae:	403a      	ands	r2, r7
 80016b0:	4313      	orrs	r3, r2
 80016b2:	4652      	mov	r2, sl
 80016b4:	07d2      	lsls	r2, r2, #31
 80016b6:	4313      	orrs	r3, r2
 80016b8:	4698      	mov	r8, r3
 80016ba:	4653      	mov	r3, sl
 80016bc:	085b      	lsrs	r3, r3, #1
 80016be:	469a      	mov	sl, r3
 80016c0:	9b03      	ldr	r3, [sp, #12]
 80016c2:	4699      	mov	r9, r3
 80016c4:	465b      	mov	r3, fp
 80016c6:	1c58      	adds	r0, r3, #1
 80016c8:	2380      	movs	r3, #128	@ 0x80
 80016ca:	00db      	lsls	r3, r3, #3
 80016cc:	445b      	add	r3, fp
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	dc00      	bgt.n	80016d4 <__aeabi_dmul+0x13c>
 80016d2:	e1b1      	b.n	8001a38 <__aeabi_dmul+0x4a0>
 80016d4:	4642      	mov	r2, r8
 80016d6:	0752      	lsls	r2, r2, #29
 80016d8:	d00b      	beq.n	80016f2 <__aeabi_dmul+0x15a>
 80016da:	220f      	movs	r2, #15
 80016dc:	4641      	mov	r1, r8
 80016de:	400a      	ands	r2, r1
 80016e0:	2a04      	cmp	r2, #4
 80016e2:	d006      	beq.n	80016f2 <__aeabi_dmul+0x15a>
 80016e4:	4642      	mov	r2, r8
 80016e6:	1d11      	adds	r1, r2, #4
 80016e8:	4541      	cmp	r1, r8
 80016ea:	4192      	sbcs	r2, r2
 80016ec:	4688      	mov	r8, r1
 80016ee:	4252      	negs	r2, r2
 80016f0:	4492      	add	sl, r2
 80016f2:	4652      	mov	r2, sl
 80016f4:	01d2      	lsls	r2, r2, #7
 80016f6:	d506      	bpl.n	8001706 <__aeabi_dmul+0x16e>
 80016f8:	4652      	mov	r2, sl
 80016fa:	4b80      	ldr	r3, [pc, #512]	@ (80018fc <__aeabi_dmul+0x364>)
 80016fc:	401a      	ands	r2, r3
 80016fe:	2380      	movs	r3, #128	@ 0x80
 8001700:	4692      	mov	sl, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	18c3      	adds	r3, r0, r3
 8001706:	4a7e      	ldr	r2, [pc, #504]	@ (8001900 <__aeabi_dmul+0x368>)
 8001708:	4293      	cmp	r3, r2
 800170a:	dd00      	ble.n	800170e <__aeabi_dmul+0x176>
 800170c:	e18f      	b.n	8001a2e <__aeabi_dmul+0x496>
 800170e:	4642      	mov	r2, r8
 8001710:	08d1      	lsrs	r1, r2, #3
 8001712:	4652      	mov	r2, sl
 8001714:	0752      	lsls	r2, r2, #29
 8001716:	430a      	orrs	r2, r1
 8001718:	4651      	mov	r1, sl
 800171a:	055b      	lsls	r3, r3, #21
 800171c:	024c      	lsls	r4, r1, #9
 800171e:	0b24      	lsrs	r4, r4, #12
 8001720:	0d5b      	lsrs	r3, r3, #21
 8001722:	e797      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001724:	4b73      	ldr	r3, [pc, #460]	@ (80018f4 <__aeabi_dmul+0x35c>)
 8001726:	4326      	orrs	r6, r4
 8001728:	469c      	mov	ip, r3
 800172a:	44e3      	add	fp, ip
 800172c:	2e00      	cmp	r6, #0
 800172e:	d100      	bne.n	8001732 <__aeabi_dmul+0x19a>
 8001730:	e16f      	b.n	8001a12 <__aeabi_dmul+0x47a>
 8001732:	2303      	movs	r3, #3
 8001734:	4649      	mov	r1, r9
 8001736:	431d      	orrs	r5, r3
 8001738:	9b00      	ldr	r3, [sp, #0]
 800173a:	4059      	eors	r1, r3
 800173c:	b2cb      	uxtb	r3, r1
 800173e:	9303      	str	r3, [sp, #12]
 8001740:	2d0a      	cmp	r5, #10
 8001742:	dd00      	ble.n	8001746 <__aeabi_dmul+0x1ae>
 8001744:	e133      	b.n	80019ae <__aeabi_dmul+0x416>
 8001746:	2301      	movs	r3, #1
 8001748:	40ab      	lsls	r3, r5
 800174a:	001d      	movs	r5, r3
 800174c:	2303      	movs	r3, #3
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	2288      	movs	r2, #136	@ 0x88
 8001752:	422a      	tst	r2, r5
 8001754:	d197      	bne.n	8001686 <__aeabi_dmul+0xee>
 8001756:	4642      	mov	r2, r8
 8001758:	4643      	mov	r3, r8
 800175a:	0412      	lsls	r2, r2, #16
 800175c:	0c12      	lsrs	r2, r2, #16
 800175e:	0016      	movs	r6, r2
 8001760:	9801      	ldr	r0, [sp, #4]
 8001762:	0c1d      	lsrs	r5, r3, #16
 8001764:	0c03      	lsrs	r3, r0, #16
 8001766:	0400      	lsls	r0, r0, #16
 8001768:	0c00      	lsrs	r0, r0, #16
 800176a:	4346      	muls	r6, r0
 800176c:	46b4      	mov	ip, r6
 800176e:	001e      	movs	r6, r3
 8001770:	436e      	muls	r6, r5
 8001772:	9600      	str	r6, [sp, #0]
 8001774:	0016      	movs	r6, r2
 8001776:	0007      	movs	r7, r0
 8001778:	435e      	muls	r6, r3
 800177a:	4661      	mov	r1, ip
 800177c:	46b0      	mov	r8, r6
 800177e:	436f      	muls	r7, r5
 8001780:	0c0e      	lsrs	r6, r1, #16
 8001782:	44b8      	add	r8, r7
 8001784:	4446      	add	r6, r8
 8001786:	42b7      	cmp	r7, r6
 8001788:	d905      	bls.n	8001796 <__aeabi_dmul+0x1fe>
 800178a:	2180      	movs	r1, #128	@ 0x80
 800178c:	0249      	lsls	r1, r1, #9
 800178e:	4688      	mov	r8, r1
 8001790:	9f00      	ldr	r7, [sp, #0]
 8001792:	4447      	add	r7, r8
 8001794:	9700      	str	r7, [sp, #0]
 8001796:	4661      	mov	r1, ip
 8001798:	0409      	lsls	r1, r1, #16
 800179a:	0c09      	lsrs	r1, r1, #16
 800179c:	0c37      	lsrs	r7, r6, #16
 800179e:	0436      	lsls	r6, r6, #16
 80017a0:	468c      	mov	ip, r1
 80017a2:	0031      	movs	r1, r6
 80017a4:	4461      	add	r1, ip
 80017a6:	9101      	str	r1, [sp, #4]
 80017a8:	0011      	movs	r1, r2
 80017aa:	0c26      	lsrs	r6, r4, #16
 80017ac:	0424      	lsls	r4, r4, #16
 80017ae:	0c24      	lsrs	r4, r4, #16
 80017b0:	4361      	muls	r1, r4
 80017b2:	468c      	mov	ip, r1
 80017b4:	0021      	movs	r1, r4
 80017b6:	4369      	muls	r1, r5
 80017b8:	4689      	mov	r9, r1
 80017ba:	4661      	mov	r1, ip
 80017bc:	0c09      	lsrs	r1, r1, #16
 80017be:	4688      	mov	r8, r1
 80017c0:	4372      	muls	r2, r6
 80017c2:	444a      	add	r2, r9
 80017c4:	4442      	add	r2, r8
 80017c6:	4375      	muls	r5, r6
 80017c8:	4591      	cmp	r9, r2
 80017ca:	d903      	bls.n	80017d4 <__aeabi_dmul+0x23c>
 80017cc:	2180      	movs	r1, #128	@ 0x80
 80017ce:	0249      	lsls	r1, r1, #9
 80017d0:	4688      	mov	r8, r1
 80017d2:	4445      	add	r5, r8
 80017d4:	0c11      	lsrs	r1, r2, #16
 80017d6:	4688      	mov	r8, r1
 80017d8:	4661      	mov	r1, ip
 80017da:	0409      	lsls	r1, r1, #16
 80017dc:	0c09      	lsrs	r1, r1, #16
 80017de:	468c      	mov	ip, r1
 80017e0:	0412      	lsls	r2, r2, #16
 80017e2:	4462      	add	r2, ip
 80017e4:	18b9      	adds	r1, r7, r2
 80017e6:	9102      	str	r1, [sp, #8]
 80017e8:	4651      	mov	r1, sl
 80017ea:	0c09      	lsrs	r1, r1, #16
 80017ec:	468c      	mov	ip, r1
 80017ee:	4651      	mov	r1, sl
 80017f0:	040f      	lsls	r7, r1, #16
 80017f2:	0c3f      	lsrs	r7, r7, #16
 80017f4:	0039      	movs	r1, r7
 80017f6:	4341      	muls	r1, r0
 80017f8:	4445      	add	r5, r8
 80017fa:	4688      	mov	r8, r1
 80017fc:	4661      	mov	r1, ip
 80017fe:	4341      	muls	r1, r0
 8001800:	468a      	mov	sl, r1
 8001802:	4641      	mov	r1, r8
 8001804:	4660      	mov	r0, ip
 8001806:	0c09      	lsrs	r1, r1, #16
 8001808:	4689      	mov	r9, r1
 800180a:	4358      	muls	r0, r3
 800180c:	437b      	muls	r3, r7
 800180e:	4453      	add	r3, sl
 8001810:	444b      	add	r3, r9
 8001812:	459a      	cmp	sl, r3
 8001814:	d903      	bls.n	800181e <__aeabi_dmul+0x286>
 8001816:	2180      	movs	r1, #128	@ 0x80
 8001818:	0249      	lsls	r1, r1, #9
 800181a:	4689      	mov	r9, r1
 800181c:	4448      	add	r0, r9
 800181e:	0c19      	lsrs	r1, r3, #16
 8001820:	4689      	mov	r9, r1
 8001822:	4641      	mov	r1, r8
 8001824:	0409      	lsls	r1, r1, #16
 8001826:	0c09      	lsrs	r1, r1, #16
 8001828:	4688      	mov	r8, r1
 800182a:	0039      	movs	r1, r7
 800182c:	4361      	muls	r1, r4
 800182e:	041b      	lsls	r3, r3, #16
 8001830:	4443      	add	r3, r8
 8001832:	4688      	mov	r8, r1
 8001834:	4661      	mov	r1, ip
 8001836:	434c      	muls	r4, r1
 8001838:	4371      	muls	r1, r6
 800183a:	468c      	mov	ip, r1
 800183c:	4641      	mov	r1, r8
 800183e:	4377      	muls	r7, r6
 8001840:	0c0e      	lsrs	r6, r1, #16
 8001842:	193f      	adds	r7, r7, r4
 8001844:	19f6      	adds	r6, r6, r7
 8001846:	4448      	add	r0, r9
 8001848:	42b4      	cmp	r4, r6
 800184a:	d903      	bls.n	8001854 <__aeabi_dmul+0x2bc>
 800184c:	2180      	movs	r1, #128	@ 0x80
 800184e:	0249      	lsls	r1, r1, #9
 8001850:	4689      	mov	r9, r1
 8001852:	44cc      	add	ip, r9
 8001854:	9902      	ldr	r1, [sp, #8]
 8001856:	9f00      	ldr	r7, [sp, #0]
 8001858:	4689      	mov	r9, r1
 800185a:	0431      	lsls	r1, r6, #16
 800185c:	444f      	add	r7, r9
 800185e:	4689      	mov	r9, r1
 8001860:	4641      	mov	r1, r8
 8001862:	4297      	cmp	r7, r2
 8001864:	4192      	sbcs	r2, r2
 8001866:	040c      	lsls	r4, r1, #16
 8001868:	0c24      	lsrs	r4, r4, #16
 800186a:	444c      	add	r4, r9
 800186c:	18ff      	adds	r7, r7, r3
 800186e:	4252      	negs	r2, r2
 8001870:	1964      	adds	r4, r4, r5
 8001872:	18a1      	adds	r1, r4, r2
 8001874:	429f      	cmp	r7, r3
 8001876:	419b      	sbcs	r3, r3
 8001878:	4688      	mov	r8, r1
 800187a:	4682      	mov	sl, r0
 800187c:	425b      	negs	r3, r3
 800187e:	4699      	mov	r9, r3
 8001880:	4590      	cmp	r8, r2
 8001882:	4192      	sbcs	r2, r2
 8001884:	42ac      	cmp	r4, r5
 8001886:	41a4      	sbcs	r4, r4
 8001888:	44c2      	add	sl, r8
 800188a:	44d1      	add	r9, sl
 800188c:	4252      	negs	r2, r2
 800188e:	4264      	negs	r4, r4
 8001890:	4314      	orrs	r4, r2
 8001892:	4599      	cmp	r9, r3
 8001894:	419b      	sbcs	r3, r3
 8001896:	4582      	cmp	sl, r0
 8001898:	4192      	sbcs	r2, r2
 800189a:	425b      	negs	r3, r3
 800189c:	4252      	negs	r2, r2
 800189e:	4313      	orrs	r3, r2
 80018a0:	464a      	mov	r2, r9
 80018a2:	0c36      	lsrs	r6, r6, #16
 80018a4:	19a4      	adds	r4, r4, r6
 80018a6:	18e3      	adds	r3, r4, r3
 80018a8:	4463      	add	r3, ip
 80018aa:	025b      	lsls	r3, r3, #9
 80018ac:	0dd2      	lsrs	r2, r2, #23
 80018ae:	431a      	orrs	r2, r3
 80018b0:	9901      	ldr	r1, [sp, #4]
 80018b2:	4692      	mov	sl, r2
 80018b4:	027a      	lsls	r2, r7, #9
 80018b6:	430a      	orrs	r2, r1
 80018b8:	1e50      	subs	r0, r2, #1
 80018ba:	4182      	sbcs	r2, r0
 80018bc:	0dff      	lsrs	r7, r7, #23
 80018be:	4317      	orrs	r7, r2
 80018c0:	464a      	mov	r2, r9
 80018c2:	0252      	lsls	r2, r2, #9
 80018c4:	4317      	orrs	r7, r2
 80018c6:	46b8      	mov	r8, r7
 80018c8:	01db      	lsls	r3, r3, #7
 80018ca:	d500      	bpl.n	80018ce <__aeabi_dmul+0x336>
 80018cc:	e6ed      	b.n	80016aa <__aeabi_dmul+0x112>
 80018ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <__aeabi_dmul+0x36c>)
 80018d0:	9a03      	ldr	r2, [sp, #12]
 80018d2:	445b      	add	r3, fp
 80018d4:	4691      	mov	r9, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	dc00      	bgt.n	80018dc <__aeabi_dmul+0x344>
 80018da:	e0ac      	b.n	8001a36 <__aeabi_dmul+0x49e>
 80018dc:	003a      	movs	r2, r7
 80018de:	0752      	lsls	r2, r2, #29
 80018e0:	d100      	bne.n	80018e4 <__aeabi_dmul+0x34c>
 80018e2:	e710      	b.n	8001706 <__aeabi_dmul+0x16e>
 80018e4:	220f      	movs	r2, #15
 80018e6:	4658      	mov	r0, fp
 80018e8:	403a      	ands	r2, r7
 80018ea:	2a04      	cmp	r2, #4
 80018ec:	d000      	beq.n	80018f0 <__aeabi_dmul+0x358>
 80018ee:	e6f9      	b.n	80016e4 <__aeabi_dmul+0x14c>
 80018f0:	e709      	b.n	8001706 <__aeabi_dmul+0x16e>
 80018f2:	46c0      	nop			@ (mov r8, r8)
 80018f4:	000007ff 	.word	0x000007ff
 80018f8:	fffffc01 	.word	0xfffffc01
 80018fc:	feffffff 	.word	0xfeffffff
 8001900:	000007fe 	.word	0x000007fe
 8001904:	000003ff 	.word	0x000003ff
 8001908:	0022      	movs	r2, r4
 800190a:	4332      	orrs	r2, r6
 800190c:	d06f      	beq.n	80019ee <__aeabi_dmul+0x456>
 800190e:	2c00      	cmp	r4, #0
 8001910:	d100      	bne.n	8001914 <__aeabi_dmul+0x37c>
 8001912:	e0c2      	b.n	8001a9a <__aeabi_dmul+0x502>
 8001914:	0020      	movs	r0, r4
 8001916:	f000 fdbd 	bl	8002494 <__clzsi2>
 800191a:	0002      	movs	r2, r0
 800191c:	0003      	movs	r3, r0
 800191e:	3a0b      	subs	r2, #11
 8001920:	201d      	movs	r0, #29
 8001922:	1a82      	subs	r2, r0, r2
 8001924:	0030      	movs	r0, r6
 8001926:	0019      	movs	r1, r3
 8001928:	40d0      	lsrs	r0, r2
 800192a:	3908      	subs	r1, #8
 800192c:	408c      	lsls	r4, r1
 800192e:	0002      	movs	r2, r0
 8001930:	4322      	orrs	r2, r4
 8001932:	0034      	movs	r4, r6
 8001934:	408c      	lsls	r4, r1
 8001936:	4659      	mov	r1, fp
 8001938:	1acb      	subs	r3, r1, r3
 800193a:	4986      	ldr	r1, [pc, #536]	@ (8001b54 <__aeabi_dmul+0x5bc>)
 800193c:	468b      	mov	fp, r1
 800193e:	449b      	add	fp, r3
 8001940:	2d0a      	cmp	r5, #10
 8001942:	dd00      	ble.n	8001946 <__aeabi_dmul+0x3ae>
 8001944:	e6a4      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001946:	4649      	mov	r1, r9
 8001948:	9b00      	ldr	r3, [sp, #0]
 800194a:	9401      	str	r4, [sp, #4]
 800194c:	4059      	eors	r1, r3
 800194e:	b2cb      	uxtb	r3, r1
 8001950:	0014      	movs	r4, r2
 8001952:	2000      	movs	r0, #0
 8001954:	9303      	str	r3, [sp, #12]
 8001956:	2d02      	cmp	r5, #2
 8001958:	dd00      	ble.n	800195c <__aeabi_dmul+0x3c4>
 800195a:	e667      	b.n	800162c <__aeabi_dmul+0x94>
 800195c:	e6fb      	b.n	8001756 <__aeabi_dmul+0x1be>
 800195e:	4653      	mov	r3, sl
 8001960:	4303      	orrs	r3, r0
 8001962:	4698      	mov	r8, r3
 8001964:	d03c      	beq.n	80019e0 <__aeabi_dmul+0x448>
 8001966:	4653      	mov	r3, sl
 8001968:	2b00      	cmp	r3, #0
 800196a:	d100      	bne.n	800196e <__aeabi_dmul+0x3d6>
 800196c:	e0a3      	b.n	8001ab6 <__aeabi_dmul+0x51e>
 800196e:	4650      	mov	r0, sl
 8001970:	f000 fd90 	bl	8002494 <__clzsi2>
 8001974:	230b      	movs	r3, #11
 8001976:	425b      	negs	r3, r3
 8001978:	469c      	mov	ip, r3
 800197a:	0002      	movs	r2, r0
 800197c:	4484      	add	ip, r0
 800197e:	0011      	movs	r1, r2
 8001980:	4650      	mov	r0, sl
 8001982:	3908      	subs	r1, #8
 8001984:	4088      	lsls	r0, r1
 8001986:	231d      	movs	r3, #29
 8001988:	4680      	mov	r8, r0
 800198a:	4660      	mov	r0, ip
 800198c:	1a1b      	subs	r3, r3, r0
 800198e:	0020      	movs	r0, r4
 8001990:	40d8      	lsrs	r0, r3
 8001992:	0003      	movs	r3, r0
 8001994:	4640      	mov	r0, r8
 8001996:	4303      	orrs	r3, r0
 8001998:	469a      	mov	sl, r3
 800199a:	0023      	movs	r3, r4
 800199c:	408b      	lsls	r3, r1
 800199e:	4698      	mov	r8, r3
 80019a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001b54 <__aeabi_dmul+0x5bc>)
 80019a2:	2500      	movs	r5, #0
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	469b      	mov	fp, r3
 80019a8:	2300      	movs	r3, #0
 80019aa:	9302      	str	r3, [sp, #8]
 80019ac:	e61a      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019ae:	2d0f      	cmp	r5, #15
 80019b0:	d000      	beq.n	80019b4 <__aeabi_dmul+0x41c>
 80019b2:	e0c9      	b.n	8001b48 <__aeabi_dmul+0x5b0>
 80019b4:	2380      	movs	r3, #128	@ 0x80
 80019b6:	4652      	mov	r2, sl
 80019b8:	031b      	lsls	r3, r3, #12
 80019ba:	421a      	tst	r2, r3
 80019bc:	d002      	beq.n	80019c4 <__aeabi_dmul+0x42c>
 80019be:	421c      	tst	r4, r3
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dmul+0x42c>
 80019c2:	e092      	b.n	8001aea <__aeabi_dmul+0x552>
 80019c4:	2480      	movs	r4, #128	@ 0x80
 80019c6:	4653      	mov	r3, sl
 80019c8:	0324      	lsls	r4, r4, #12
 80019ca:	431c      	orrs	r4, r3
 80019cc:	0324      	lsls	r4, r4, #12
 80019ce:	4642      	mov	r2, r8
 80019d0:	0b24      	lsrs	r4, r4, #12
 80019d2:	e63e      	b.n	8001652 <__aeabi_dmul+0xba>
 80019d4:	469b      	mov	fp, r3
 80019d6:	2303      	movs	r3, #3
 80019d8:	4680      	mov	r8, r0
 80019da:	250c      	movs	r5, #12
 80019dc:	9302      	str	r3, [sp, #8]
 80019de:	e601      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019e0:	2300      	movs	r3, #0
 80019e2:	469a      	mov	sl, r3
 80019e4:	469b      	mov	fp, r3
 80019e6:	3301      	adds	r3, #1
 80019e8:	2504      	movs	r5, #4
 80019ea:	9302      	str	r3, [sp, #8]
 80019ec:	e5fa      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019ee:	2101      	movs	r1, #1
 80019f0:	430d      	orrs	r5, r1
 80019f2:	2d0a      	cmp	r5, #10
 80019f4:	dd00      	ble.n	80019f8 <__aeabi_dmul+0x460>
 80019f6:	e64b      	b.n	8001690 <__aeabi_dmul+0xf8>
 80019f8:	4649      	mov	r1, r9
 80019fa:	9800      	ldr	r0, [sp, #0]
 80019fc:	4041      	eors	r1, r0
 80019fe:	b2c9      	uxtb	r1, r1
 8001a00:	9103      	str	r1, [sp, #12]
 8001a02:	2d02      	cmp	r5, #2
 8001a04:	dc00      	bgt.n	8001a08 <__aeabi_dmul+0x470>
 8001a06:	e096      	b.n	8001b36 <__aeabi_dmul+0x59e>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	e60c      	b.n	800162c <__aeabi_dmul+0x94>
 8001a12:	4649      	mov	r1, r9
 8001a14:	2302      	movs	r3, #2
 8001a16:	9a00      	ldr	r2, [sp, #0]
 8001a18:	432b      	orrs	r3, r5
 8001a1a:	4051      	eors	r1, r2
 8001a1c:	b2ca      	uxtb	r2, r1
 8001a1e:	9203      	str	r2, [sp, #12]
 8001a20:	2b0a      	cmp	r3, #10
 8001a22:	dd00      	ble.n	8001a26 <__aeabi_dmul+0x48e>
 8001a24:	e634      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001a26:	2d00      	cmp	r5, #0
 8001a28:	d157      	bne.n	8001ada <__aeabi_dmul+0x542>
 8001a2a:	9b03      	ldr	r3, [sp, #12]
 8001a2c:	4699      	mov	r9, r3
 8001a2e:	2400      	movs	r4, #0
 8001a30:	2200      	movs	r2, #0
 8001a32:	4b49      	ldr	r3, [pc, #292]	@ (8001b58 <__aeabi_dmul+0x5c0>)
 8001a34:	e60e      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001a36:	4658      	mov	r0, fp
 8001a38:	2101      	movs	r1, #1
 8001a3a:	1ac9      	subs	r1, r1, r3
 8001a3c:	2938      	cmp	r1, #56	@ 0x38
 8001a3e:	dd00      	ble.n	8001a42 <__aeabi_dmul+0x4aa>
 8001a40:	e62f      	b.n	80016a2 <__aeabi_dmul+0x10a>
 8001a42:	291f      	cmp	r1, #31
 8001a44:	dd56      	ble.n	8001af4 <__aeabi_dmul+0x55c>
 8001a46:	221f      	movs	r2, #31
 8001a48:	4654      	mov	r4, sl
 8001a4a:	4252      	negs	r2, r2
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	40dc      	lsrs	r4, r3
 8001a50:	2920      	cmp	r1, #32
 8001a52:	d007      	beq.n	8001a64 <__aeabi_dmul+0x4cc>
 8001a54:	4b41      	ldr	r3, [pc, #260]	@ (8001b5c <__aeabi_dmul+0x5c4>)
 8001a56:	4642      	mov	r2, r8
 8001a58:	469c      	mov	ip, r3
 8001a5a:	4653      	mov	r3, sl
 8001a5c:	4460      	add	r0, ip
 8001a5e:	4083      	lsls	r3, r0
 8001a60:	431a      	orrs	r2, r3
 8001a62:	4690      	mov	r8, r2
 8001a64:	4642      	mov	r2, r8
 8001a66:	2107      	movs	r1, #7
 8001a68:	1e53      	subs	r3, r2, #1
 8001a6a:	419a      	sbcs	r2, r3
 8001a6c:	000b      	movs	r3, r1
 8001a6e:	4322      	orrs	r2, r4
 8001a70:	4013      	ands	r3, r2
 8001a72:	2400      	movs	r4, #0
 8001a74:	4211      	tst	r1, r2
 8001a76:	d009      	beq.n	8001a8c <__aeabi_dmul+0x4f4>
 8001a78:	230f      	movs	r3, #15
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d05d      	beq.n	8001b3c <__aeabi_dmul+0x5a4>
 8001a80:	1d11      	adds	r1, r2, #4
 8001a82:	4291      	cmp	r1, r2
 8001a84:	419b      	sbcs	r3, r3
 8001a86:	000a      	movs	r2, r1
 8001a88:	425b      	negs	r3, r3
 8001a8a:	075b      	lsls	r3, r3, #29
 8001a8c:	08d2      	lsrs	r2, r2, #3
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	e5df      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001a94:	9b03      	ldr	r3, [sp, #12]
 8001a96:	4699      	mov	r9, r3
 8001a98:	e5fa      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001a9a:	9801      	ldr	r0, [sp, #4]
 8001a9c:	f000 fcfa 	bl	8002494 <__clzsi2>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	3215      	adds	r2, #21
 8001aa6:	3320      	adds	r3, #32
 8001aa8:	2a1c      	cmp	r2, #28
 8001aaa:	dc00      	bgt.n	8001aae <__aeabi_dmul+0x516>
 8001aac:	e738      	b.n	8001920 <__aeabi_dmul+0x388>
 8001aae:	9a01      	ldr	r2, [sp, #4]
 8001ab0:	3808      	subs	r0, #8
 8001ab2:	4082      	lsls	r2, r0
 8001ab4:	e73f      	b.n	8001936 <__aeabi_dmul+0x39e>
 8001ab6:	f000 fced 	bl	8002494 <__clzsi2>
 8001aba:	2315      	movs	r3, #21
 8001abc:	469c      	mov	ip, r3
 8001abe:	4484      	add	ip, r0
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	4663      	mov	r3, ip
 8001ac4:	3220      	adds	r2, #32
 8001ac6:	2b1c      	cmp	r3, #28
 8001ac8:	dc00      	bgt.n	8001acc <__aeabi_dmul+0x534>
 8001aca:	e758      	b.n	800197e <__aeabi_dmul+0x3e6>
 8001acc:	2300      	movs	r3, #0
 8001ace:	4698      	mov	r8, r3
 8001ad0:	0023      	movs	r3, r4
 8001ad2:	3808      	subs	r0, #8
 8001ad4:	4083      	lsls	r3, r0
 8001ad6:	469a      	mov	sl, r3
 8001ad8:	e762      	b.n	80019a0 <__aeabi_dmul+0x408>
 8001ada:	001d      	movs	r5, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	2400      	movs	r4, #0
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	9301      	str	r3, [sp, #4]
 8001ae4:	e5a2      	b.n	800162c <__aeabi_dmul+0x94>
 8001ae6:	9002      	str	r0, [sp, #8]
 8001ae8:	e632      	b.n	8001750 <__aeabi_dmul+0x1b8>
 8001aea:	431c      	orrs	r4, r3
 8001aec:	9b00      	ldr	r3, [sp, #0]
 8001aee:	9a01      	ldr	r2, [sp, #4]
 8001af0:	4699      	mov	r9, r3
 8001af2:	e5ae      	b.n	8001652 <__aeabi_dmul+0xba>
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <__aeabi_dmul+0x5c8>)
 8001af6:	4652      	mov	r2, sl
 8001af8:	18c3      	adds	r3, r0, r3
 8001afa:	4640      	mov	r0, r8
 8001afc:	409a      	lsls	r2, r3
 8001afe:	40c8      	lsrs	r0, r1
 8001b00:	4302      	orrs	r2, r0
 8001b02:	4640      	mov	r0, r8
 8001b04:	4098      	lsls	r0, r3
 8001b06:	0003      	movs	r3, r0
 8001b08:	1e58      	subs	r0, r3, #1
 8001b0a:	4183      	sbcs	r3, r0
 8001b0c:	4654      	mov	r4, sl
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	40cc      	lsrs	r4, r1
 8001b12:	0753      	lsls	r3, r2, #29
 8001b14:	d009      	beq.n	8001b2a <__aeabi_dmul+0x592>
 8001b16:	230f      	movs	r3, #15
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d005      	beq.n	8001b2a <__aeabi_dmul+0x592>
 8001b1e:	1d13      	adds	r3, r2, #4
 8001b20:	4293      	cmp	r3, r2
 8001b22:	4192      	sbcs	r2, r2
 8001b24:	4252      	negs	r2, r2
 8001b26:	18a4      	adds	r4, r4, r2
 8001b28:	001a      	movs	r2, r3
 8001b2a:	0223      	lsls	r3, r4, #8
 8001b2c:	d508      	bpl.n	8001b40 <__aeabi_dmul+0x5a8>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	2400      	movs	r4, #0
 8001b32:	2200      	movs	r2, #0
 8001b34:	e58e      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001b36:	4689      	mov	r9, r1
 8001b38:	2400      	movs	r4, #0
 8001b3a:	e58b      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e7a5      	b.n	8001a8c <__aeabi_dmul+0x4f4>
 8001b40:	0763      	lsls	r3, r4, #29
 8001b42:	0264      	lsls	r4, r4, #9
 8001b44:	0b24      	lsrs	r4, r4, #12
 8001b46:	e7a1      	b.n	8001a8c <__aeabi_dmul+0x4f4>
 8001b48:	9b00      	ldr	r3, [sp, #0]
 8001b4a:	46a2      	mov	sl, r4
 8001b4c:	4699      	mov	r9, r3
 8001b4e:	9b01      	ldr	r3, [sp, #4]
 8001b50:	4698      	mov	r8, r3
 8001b52:	e737      	b.n	80019c4 <__aeabi_dmul+0x42c>
 8001b54:	fffffc0d 	.word	0xfffffc0d
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	0000043e 	.word	0x0000043e
 8001b60:	0000041e 	.word	0x0000041e

08001b64 <__aeabi_dsub>:
 8001b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b66:	4657      	mov	r7, sl
 8001b68:	464e      	mov	r6, r9
 8001b6a:	4645      	mov	r5, r8
 8001b6c:	46de      	mov	lr, fp
 8001b6e:	b5e0      	push	{r5, r6, r7, lr}
 8001b70:	b083      	sub	sp, #12
 8001b72:	9000      	str	r0, [sp, #0]
 8001b74:	9101      	str	r1, [sp, #4]
 8001b76:	030c      	lsls	r4, r1, #12
 8001b78:	004d      	lsls	r5, r1, #1
 8001b7a:	0fce      	lsrs	r6, r1, #31
 8001b7c:	0a61      	lsrs	r1, r4, #9
 8001b7e:	9c00      	ldr	r4, [sp, #0]
 8001b80:	005f      	lsls	r7, r3, #1
 8001b82:	0f64      	lsrs	r4, r4, #29
 8001b84:	430c      	orrs	r4, r1
 8001b86:	9900      	ldr	r1, [sp, #0]
 8001b88:	9200      	str	r2, [sp, #0]
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	00c8      	lsls	r0, r1, #3
 8001b8e:	0319      	lsls	r1, r3, #12
 8001b90:	0d7b      	lsrs	r3, r7, #21
 8001b92:	4699      	mov	r9, r3
 8001b94:	9b01      	ldr	r3, [sp, #4]
 8001b96:	4fcc      	ldr	r7, [pc, #816]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001b98:	0fdb      	lsrs	r3, r3, #31
 8001b9a:	469c      	mov	ip, r3
 8001b9c:	0a4b      	lsrs	r3, r1, #9
 8001b9e:	9900      	ldr	r1, [sp, #0]
 8001ba0:	4680      	mov	r8, r0
 8001ba2:	0f49      	lsrs	r1, r1, #29
 8001ba4:	4319      	orrs	r1, r3
 8001ba6:	9b00      	ldr	r3, [sp, #0]
 8001ba8:	468b      	mov	fp, r1
 8001baa:	00da      	lsls	r2, r3, #3
 8001bac:	4692      	mov	sl, r2
 8001bae:	0d6d      	lsrs	r5, r5, #21
 8001bb0:	45b9      	cmp	r9, r7
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x52>
 8001bb4:	e0bf      	b.n	8001d36 <__aeabi_dsub+0x1d2>
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	4661      	mov	r1, ip
 8001bba:	4059      	eors	r1, r3
 8001bbc:	464b      	mov	r3, r9
 8001bbe:	468c      	mov	ip, r1
 8001bc0:	1aeb      	subs	r3, r5, r3
 8001bc2:	428e      	cmp	r6, r1
 8001bc4:	d075      	beq.n	8001cb2 <__aeabi_dsub+0x14e>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dsub+0x68>
 8001bca:	e2a3      	b.n	8002114 <__aeabi_dsub+0x5b0>
 8001bcc:	4649      	mov	r1, r9
 8001bce:	2900      	cmp	r1, #0
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x70>
 8001bd2:	e0ce      	b.n	8001d72 <__aeabi_dsub+0x20e>
 8001bd4:	42bd      	cmp	r5, r7
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x76>
 8001bd8:	e200      	b.n	8001fdc <__aeabi_dsub+0x478>
 8001bda:	2701      	movs	r7, #1
 8001bdc:	2b38      	cmp	r3, #56	@ 0x38
 8001bde:	dc19      	bgt.n	8001c14 <__aeabi_dsub+0xb0>
 8001be0:	2780      	movs	r7, #128	@ 0x80
 8001be2:	4659      	mov	r1, fp
 8001be4:	043f      	lsls	r7, r7, #16
 8001be6:	4339      	orrs	r1, r7
 8001be8:	468b      	mov	fp, r1
 8001bea:	2b1f      	cmp	r3, #31
 8001bec:	dd00      	ble.n	8001bf0 <__aeabi_dsub+0x8c>
 8001bee:	e1fa      	b.n	8001fe6 <__aeabi_dsub+0x482>
 8001bf0:	2720      	movs	r7, #32
 8001bf2:	1af9      	subs	r1, r7, r3
 8001bf4:	468c      	mov	ip, r1
 8001bf6:	4659      	mov	r1, fp
 8001bf8:	4667      	mov	r7, ip
 8001bfa:	40b9      	lsls	r1, r7
 8001bfc:	000f      	movs	r7, r1
 8001bfe:	0011      	movs	r1, r2
 8001c00:	40d9      	lsrs	r1, r3
 8001c02:	430f      	orrs	r7, r1
 8001c04:	4661      	mov	r1, ip
 8001c06:	408a      	lsls	r2, r1
 8001c08:	1e51      	subs	r1, r2, #1
 8001c0a:	418a      	sbcs	r2, r1
 8001c0c:	4659      	mov	r1, fp
 8001c0e:	40d9      	lsrs	r1, r3
 8001c10:	4317      	orrs	r7, r2
 8001c12:	1a64      	subs	r4, r4, r1
 8001c14:	1bc7      	subs	r7, r0, r7
 8001c16:	42b8      	cmp	r0, r7
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	4240      	negs	r0, r0
 8001c1c:	1a24      	subs	r4, r4, r0
 8001c1e:	0223      	lsls	r3, r4, #8
 8001c20:	d400      	bmi.n	8001c24 <__aeabi_dsub+0xc0>
 8001c22:	e140      	b.n	8001ea6 <__aeabi_dsub+0x342>
 8001c24:	0264      	lsls	r4, r4, #9
 8001c26:	0a64      	lsrs	r4, r4, #9
 8001c28:	2c00      	cmp	r4, #0
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_dsub+0xca>
 8001c2c:	e154      	b.n	8001ed8 <__aeabi_dsub+0x374>
 8001c2e:	0020      	movs	r0, r4
 8001c30:	f000 fc30 	bl	8002494 <__clzsi2>
 8001c34:	0003      	movs	r3, r0
 8001c36:	3b08      	subs	r3, #8
 8001c38:	2120      	movs	r1, #32
 8001c3a:	0038      	movs	r0, r7
 8001c3c:	1aca      	subs	r2, r1, r3
 8001c3e:	40d0      	lsrs	r0, r2
 8001c40:	409c      	lsls	r4, r3
 8001c42:	0002      	movs	r2, r0
 8001c44:	409f      	lsls	r7, r3
 8001c46:	4322      	orrs	r2, r4
 8001c48:	429d      	cmp	r5, r3
 8001c4a:	dd00      	ble.n	8001c4e <__aeabi_dsub+0xea>
 8001c4c:	e1a6      	b.n	8001f9c <__aeabi_dsub+0x438>
 8001c4e:	1b58      	subs	r0, r3, r5
 8001c50:	3001      	adds	r0, #1
 8001c52:	1a09      	subs	r1, r1, r0
 8001c54:	003c      	movs	r4, r7
 8001c56:	408f      	lsls	r7, r1
 8001c58:	40c4      	lsrs	r4, r0
 8001c5a:	1e7b      	subs	r3, r7, #1
 8001c5c:	419f      	sbcs	r7, r3
 8001c5e:	0013      	movs	r3, r2
 8001c60:	408b      	lsls	r3, r1
 8001c62:	4327      	orrs	r7, r4
 8001c64:	431f      	orrs	r7, r3
 8001c66:	40c2      	lsrs	r2, r0
 8001c68:	003b      	movs	r3, r7
 8001c6a:	0014      	movs	r4, r2
 8001c6c:	2500      	movs	r5, #0
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x110>
 8001c72:	e1f7      	b.n	8002064 <__aeabi_dsub+0x500>
 8001c74:	077b      	lsls	r3, r7, #29
 8001c76:	d100      	bne.n	8001c7a <__aeabi_dsub+0x116>
 8001c78:	e377      	b.n	800236a <__aeabi_dsub+0x806>
 8001c7a:	230f      	movs	r3, #15
 8001c7c:	0038      	movs	r0, r7
 8001c7e:	403b      	ands	r3, r7
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d004      	beq.n	8001c8e <__aeabi_dsub+0x12a>
 8001c84:	1d38      	adds	r0, r7, #4
 8001c86:	42b8      	cmp	r0, r7
 8001c88:	41bf      	sbcs	r7, r7
 8001c8a:	427f      	negs	r7, r7
 8001c8c:	19e4      	adds	r4, r4, r7
 8001c8e:	0223      	lsls	r3, r4, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x130>
 8001c92:	e368      	b.n	8002366 <__aeabi_dsub+0x802>
 8001c94:	4b8c      	ldr	r3, [pc, #560]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001c96:	3501      	adds	r5, #1
 8001c98:	429d      	cmp	r5, r3
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x13a>
 8001c9c:	e0f4      	b.n	8001e88 <__aeabi_dsub+0x324>
 8001c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001ca0:	056d      	lsls	r5, r5, #21
 8001ca2:	401c      	ands	r4, r3
 8001ca4:	0d6d      	lsrs	r5, r5, #21
 8001ca6:	0767      	lsls	r7, r4, #29
 8001ca8:	08c0      	lsrs	r0, r0, #3
 8001caa:	0264      	lsls	r4, r4, #9
 8001cac:	4307      	orrs	r7, r0
 8001cae:	0b24      	lsrs	r4, r4, #12
 8001cb0:	e0ec      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	dc00      	bgt.n	8001cb8 <__aeabi_dsub+0x154>
 8001cb6:	e329      	b.n	800230c <__aeabi_dsub+0x7a8>
 8001cb8:	4649      	mov	r1, r9
 8001cba:	2900      	cmp	r1, #0
 8001cbc:	d000      	beq.n	8001cc0 <__aeabi_dsub+0x15c>
 8001cbe:	e0d6      	b.n	8001e6e <__aeabi_dsub+0x30a>
 8001cc0:	4659      	mov	r1, fp
 8001cc2:	4311      	orrs	r1, r2
 8001cc4:	d100      	bne.n	8001cc8 <__aeabi_dsub+0x164>
 8001cc6:	e12e      	b.n	8001f26 <__aeabi_dsub+0x3c2>
 8001cc8:	1e59      	subs	r1, r3, #1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x16c>
 8001cce:	e1e6      	b.n	800209e <__aeabi_dsub+0x53a>
 8001cd0:	42bb      	cmp	r3, r7
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_dsub+0x172>
 8001cd4:	e182      	b.n	8001fdc <__aeabi_dsub+0x478>
 8001cd6:	2701      	movs	r7, #1
 8001cd8:	000b      	movs	r3, r1
 8001cda:	2938      	cmp	r1, #56	@ 0x38
 8001cdc:	dc14      	bgt.n	8001d08 <__aeabi_dsub+0x1a4>
 8001cde:	2b1f      	cmp	r3, #31
 8001ce0:	dd00      	ble.n	8001ce4 <__aeabi_dsub+0x180>
 8001ce2:	e23c      	b.n	800215e <__aeabi_dsub+0x5fa>
 8001ce4:	2720      	movs	r7, #32
 8001ce6:	1af9      	subs	r1, r7, r3
 8001ce8:	468c      	mov	ip, r1
 8001cea:	4659      	mov	r1, fp
 8001cec:	4667      	mov	r7, ip
 8001cee:	40b9      	lsls	r1, r7
 8001cf0:	000f      	movs	r7, r1
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	40d9      	lsrs	r1, r3
 8001cf6:	430f      	orrs	r7, r1
 8001cf8:	4661      	mov	r1, ip
 8001cfa:	408a      	lsls	r2, r1
 8001cfc:	1e51      	subs	r1, r2, #1
 8001cfe:	418a      	sbcs	r2, r1
 8001d00:	4659      	mov	r1, fp
 8001d02:	40d9      	lsrs	r1, r3
 8001d04:	4317      	orrs	r7, r2
 8001d06:	1864      	adds	r4, r4, r1
 8001d08:	183f      	adds	r7, r7, r0
 8001d0a:	4287      	cmp	r7, r0
 8001d0c:	4180      	sbcs	r0, r0
 8001d0e:	4240      	negs	r0, r0
 8001d10:	1824      	adds	r4, r4, r0
 8001d12:	0223      	lsls	r3, r4, #8
 8001d14:	d400      	bmi.n	8001d18 <__aeabi_dsub+0x1b4>
 8001d16:	e0c6      	b.n	8001ea6 <__aeabi_dsub+0x342>
 8001d18:	4b6b      	ldr	r3, [pc, #428]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001d1a:	3501      	adds	r5, #1
 8001d1c:	429d      	cmp	r5, r3
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x1be>
 8001d20:	e0b2      	b.n	8001e88 <__aeabi_dsub+0x324>
 8001d22:	2101      	movs	r1, #1
 8001d24:	4b69      	ldr	r3, [pc, #420]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001d26:	087a      	lsrs	r2, r7, #1
 8001d28:	401c      	ands	r4, r3
 8001d2a:	4039      	ands	r1, r7
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	07e7      	lsls	r7, r4, #31
 8001d30:	4317      	orrs	r7, r2
 8001d32:	0864      	lsrs	r4, r4, #1
 8001d34:	e79e      	b.n	8001c74 <__aeabi_dsub+0x110>
 8001d36:	4b66      	ldr	r3, [pc, #408]	@ (8001ed0 <__aeabi_dsub+0x36c>)
 8001d38:	4311      	orrs	r1, r2
 8001d3a:	468a      	mov	sl, r1
 8001d3c:	18eb      	adds	r3, r5, r3
 8001d3e:	2900      	cmp	r1, #0
 8001d40:	d028      	beq.n	8001d94 <__aeabi_dsub+0x230>
 8001d42:	4566      	cmp	r6, ip
 8001d44:	d02c      	beq.n	8001da0 <__aeabi_dsub+0x23c>
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d05b      	beq.n	8001e02 <__aeabi_dsub+0x29e>
 8001d4a:	2d00      	cmp	r5, #0
 8001d4c:	d100      	bne.n	8001d50 <__aeabi_dsub+0x1ec>
 8001d4e:	e12c      	b.n	8001faa <__aeabi_dsub+0x446>
 8001d50:	465b      	mov	r3, fp
 8001d52:	4666      	mov	r6, ip
 8001d54:	075f      	lsls	r7, r3, #29
 8001d56:	08d2      	lsrs	r2, r2, #3
 8001d58:	4317      	orrs	r7, r2
 8001d5a:	08dd      	lsrs	r5, r3, #3
 8001d5c:	003b      	movs	r3, r7
 8001d5e:	432b      	orrs	r3, r5
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x200>
 8001d62:	e0e2      	b.n	8001f2a <__aeabi_dsub+0x3c6>
 8001d64:	2480      	movs	r4, #128	@ 0x80
 8001d66:	0324      	lsls	r4, r4, #12
 8001d68:	432c      	orrs	r4, r5
 8001d6a:	0324      	lsls	r4, r4, #12
 8001d6c:	4d56      	ldr	r5, [pc, #344]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001d6e:	0b24      	lsrs	r4, r4, #12
 8001d70:	e08c      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001d72:	4659      	mov	r1, fp
 8001d74:	4311      	orrs	r1, r2
 8001d76:	d100      	bne.n	8001d7a <__aeabi_dsub+0x216>
 8001d78:	e0d5      	b.n	8001f26 <__aeabi_dsub+0x3c2>
 8001d7a:	1e59      	subs	r1, r3, #1
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x21e>
 8001d80:	e1b9      	b.n	80020f6 <__aeabi_dsub+0x592>
 8001d82:	42bb      	cmp	r3, r7
 8001d84:	d100      	bne.n	8001d88 <__aeabi_dsub+0x224>
 8001d86:	e1b1      	b.n	80020ec <__aeabi_dsub+0x588>
 8001d88:	2701      	movs	r7, #1
 8001d8a:	000b      	movs	r3, r1
 8001d8c:	2938      	cmp	r1, #56	@ 0x38
 8001d8e:	dd00      	ble.n	8001d92 <__aeabi_dsub+0x22e>
 8001d90:	e740      	b.n	8001c14 <__aeabi_dsub+0xb0>
 8001d92:	e72a      	b.n	8001bea <__aeabi_dsub+0x86>
 8001d94:	4661      	mov	r1, ip
 8001d96:	2701      	movs	r7, #1
 8001d98:	4079      	eors	r1, r7
 8001d9a:	468c      	mov	ip, r1
 8001d9c:	4566      	cmp	r6, ip
 8001d9e:	d1d2      	bne.n	8001d46 <__aeabi_dsub+0x1e2>
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d100      	bne.n	8001da6 <__aeabi_dsub+0x242>
 8001da4:	e0c5      	b.n	8001f32 <__aeabi_dsub+0x3ce>
 8001da6:	2d00      	cmp	r5, #0
 8001da8:	d000      	beq.n	8001dac <__aeabi_dsub+0x248>
 8001daa:	e155      	b.n	8002058 <__aeabi_dsub+0x4f4>
 8001dac:	464b      	mov	r3, r9
 8001dae:	0025      	movs	r5, r4
 8001db0:	4305      	orrs	r5, r0
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x252>
 8001db4:	e212      	b.n	80021dc <__aeabi_dsub+0x678>
 8001db6:	1e59      	subs	r1, r3, #1
 8001db8:	468c      	mov	ip, r1
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d100      	bne.n	8001dc0 <__aeabi_dsub+0x25c>
 8001dbe:	e249      	b.n	8002254 <__aeabi_dsub+0x6f0>
 8001dc0:	4d41      	ldr	r5, [pc, #260]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001dc2:	42ab      	cmp	r3, r5
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x264>
 8001dc6:	e28f      	b.n	80022e8 <__aeabi_dsub+0x784>
 8001dc8:	2701      	movs	r7, #1
 8001dca:	2938      	cmp	r1, #56	@ 0x38
 8001dcc:	dc11      	bgt.n	8001df2 <__aeabi_dsub+0x28e>
 8001dce:	4663      	mov	r3, ip
 8001dd0:	2b1f      	cmp	r3, #31
 8001dd2:	dd00      	ble.n	8001dd6 <__aeabi_dsub+0x272>
 8001dd4:	e25b      	b.n	800228e <__aeabi_dsub+0x72a>
 8001dd6:	4661      	mov	r1, ip
 8001dd8:	2320      	movs	r3, #32
 8001dda:	0027      	movs	r7, r4
 8001ddc:	1a5b      	subs	r3, r3, r1
 8001dde:	0005      	movs	r5, r0
 8001de0:	4098      	lsls	r0, r3
 8001de2:	409f      	lsls	r7, r3
 8001de4:	40cd      	lsrs	r5, r1
 8001de6:	1e43      	subs	r3, r0, #1
 8001de8:	4198      	sbcs	r0, r3
 8001dea:	40cc      	lsrs	r4, r1
 8001dec:	432f      	orrs	r7, r5
 8001dee:	4307      	orrs	r7, r0
 8001df0:	44a3      	add	fp, r4
 8001df2:	18bf      	adds	r7, r7, r2
 8001df4:	4297      	cmp	r7, r2
 8001df6:	4192      	sbcs	r2, r2
 8001df8:	4252      	negs	r2, r2
 8001dfa:	445a      	add	r2, fp
 8001dfc:	0014      	movs	r4, r2
 8001dfe:	464d      	mov	r5, r9
 8001e00:	e787      	b.n	8001d12 <__aeabi_dsub+0x1ae>
 8001e02:	4f34      	ldr	r7, [pc, #208]	@ (8001ed4 <__aeabi_dsub+0x370>)
 8001e04:	1c6b      	adds	r3, r5, #1
 8001e06:	423b      	tst	r3, r7
 8001e08:	d000      	beq.n	8001e0c <__aeabi_dsub+0x2a8>
 8001e0a:	e0b6      	b.n	8001f7a <__aeabi_dsub+0x416>
 8001e0c:	4659      	mov	r1, fp
 8001e0e:	0023      	movs	r3, r4
 8001e10:	4311      	orrs	r1, r2
 8001e12:	000f      	movs	r7, r1
 8001e14:	4303      	orrs	r3, r0
 8001e16:	2d00      	cmp	r5, #0
 8001e18:	d000      	beq.n	8001e1c <__aeabi_dsub+0x2b8>
 8001e1a:	e126      	b.n	800206a <__aeabi_dsub+0x506>
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x2be>
 8001e20:	e1c0      	b.n	80021a4 <__aeabi_dsub+0x640>
 8001e22:	2900      	cmp	r1, #0
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x2c4>
 8001e26:	e0a1      	b.n	8001f6c <__aeabi_dsub+0x408>
 8001e28:	1a83      	subs	r3, r0, r2
 8001e2a:	4698      	mov	r8, r3
 8001e2c:	465b      	mov	r3, fp
 8001e2e:	4540      	cmp	r0, r8
 8001e30:	41ad      	sbcs	r5, r5
 8001e32:	1ae3      	subs	r3, r4, r3
 8001e34:	426d      	negs	r5, r5
 8001e36:	1b5b      	subs	r3, r3, r5
 8001e38:	2580      	movs	r5, #128	@ 0x80
 8001e3a:	042d      	lsls	r5, r5, #16
 8001e3c:	422b      	tst	r3, r5
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dsub+0x2de>
 8001e40:	e14b      	b.n	80020da <__aeabi_dsub+0x576>
 8001e42:	465b      	mov	r3, fp
 8001e44:	1a10      	subs	r0, r2, r0
 8001e46:	4282      	cmp	r2, r0
 8001e48:	4192      	sbcs	r2, r2
 8001e4a:	1b1c      	subs	r4, r3, r4
 8001e4c:	0007      	movs	r7, r0
 8001e4e:	2601      	movs	r6, #1
 8001e50:	4663      	mov	r3, ip
 8001e52:	4252      	negs	r2, r2
 8001e54:	1aa4      	subs	r4, r4, r2
 8001e56:	4327      	orrs	r7, r4
 8001e58:	401e      	ands	r6, r3
 8001e5a:	2f00      	cmp	r7, #0
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x2fc>
 8001e5e:	e142      	b.n	80020e6 <__aeabi_dsub+0x582>
 8001e60:	422c      	tst	r4, r5
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dsub+0x302>
 8001e64:	e26d      	b.n	8002342 <__aeabi_dsub+0x7de>
 8001e66:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001e68:	2501      	movs	r5, #1
 8001e6a:	401c      	ands	r4, r3
 8001e6c:	e71b      	b.n	8001ca6 <__aeabi_dsub+0x142>
 8001e6e:	42bd      	cmp	r5, r7
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dsub+0x310>
 8001e72:	e13b      	b.n	80020ec <__aeabi_dsub+0x588>
 8001e74:	2701      	movs	r7, #1
 8001e76:	2b38      	cmp	r3, #56	@ 0x38
 8001e78:	dd00      	ble.n	8001e7c <__aeabi_dsub+0x318>
 8001e7a:	e745      	b.n	8001d08 <__aeabi_dsub+0x1a4>
 8001e7c:	2780      	movs	r7, #128	@ 0x80
 8001e7e:	4659      	mov	r1, fp
 8001e80:	043f      	lsls	r7, r7, #16
 8001e82:	4339      	orrs	r1, r7
 8001e84:	468b      	mov	fp, r1
 8001e86:	e72a      	b.n	8001cde <__aeabi_dsub+0x17a>
 8001e88:	2400      	movs	r4, #0
 8001e8a:	2700      	movs	r7, #0
 8001e8c:	052d      	lsls	r5, r5, #20
 8001e8e:	4325      	orrs	r5, r4
 8001e90:	07f6      	lsls	r6, r6, #31
 8001e92:	4335      	orrs	r5, r6
 8001e94:	0038      	movs	r0, r7
 8001e96:	0029      	movs	r1, r5
 8001e98:	b003      	add	sp, #12
 8001e9a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e9c:	46bb      	mov	fp, r7
 8001e9e:	46b2      	mov	sl, r6
 8001ea0:	46a9      	mov	r9, r5
 8001ea2:	46a0      	mov	r8, r4
 8001ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea6:	077b      	lsls	r3, r7, #29
 8001ea8:	d004      	beq.n	8001eb4 <__aeabi_dsub+0x350>
 8001eaa:	230f      	movs	r3, #15
 8001eac:	403b      	ands	r3, r7
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d000      	beq.n	8001eb4 <__aeabi_dsub+0x350>
 8001eb2:	e6e7      	b.n	8001c84 <__aeabi_dsub+0x120>
 8001eb4:	002b      	movs	r3, r5
 8001eb6:	08f8      	lsrs	r0, r7, #3
 8001eb8:	4a03      	ldr	r2, [pc, #12]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001eba:	0767      	lsls	r7, r4, #29
 8001ebc:	4307      	orrs	r7, r0
 8001ebe:	08e5      	lsrs	r5, r4, #3
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_dsub+0x362>
 8001ec4:	e74a      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8001ec6:	e0a5      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8001ec8:	000007ff 	.word	0x000007ff
 8001ecc:	ff7fffff 	.word	0xff7fffff
 8001ed0:	fffff801 	.word	0xfffff801
 8001ed4:	000007fe 	.word	0x000007fe
 8001ed8:	0038      	movs	r0, r7
 8001eda:	f000 fadb 	bl	8002494 <__clzsi2>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	3318      	adds	r3, #24
 8001ee2:	2b1f      	cmp	r3, #31
 8001ee4:	dc00      	bgt.n	8001ee8 <__aeabi_dsub+0x384>
 8001ee6:	e6a7      	b.n	8001c38 <__aeabi_dsub+0xd4>
 8001ee8:	003a      	movs	r2, r7
 8001eea:	3808      	subs	r0, #8
 8001eec:	4082      	lsls	r2, r0
 8001eee:	429d      	cmp	r5, r3
 8001ef0:	dd00      	ble.n	8001ef4 <__aeabi_dsub+0x390>
 8001ef2:	e08a      	b.n	800200a <__aeabi_dsub+0x4a6>
 8001ef4:	1b5b      	subs	r3, r3, r5
 8001ef6:	1c58      	adds	r0, r3, #1
 8001ef8:	281f      	cmp	r0, #31
 8001efa:	dc00      	bgt.n	8001efe <__aeabi_dsub+0x39a>
 8001efc:	e1d8      	b.n	80022b0 <__aeabi_dsub+0x74c>
 8001efe:	0017      	movs	r7, r2
 8001f00:	3b1f      	subs	r3, #31
 8001f02:	40df      	lsrs	r7, r3
 8001f04:	2820      	cmp	r0, #32
 8001f06:	d005      	beq.n	8001f14 <__aeabi_dsub+0x3b0>
 8001f08:	2340      	movs	r3, #64	@ 0x40
 8001f0a:	1a1b      	subs	r3, r3, r0
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	1e53      	subs	r3, r2, #1
 8001f10:	419a      	sbcs	r2, r3
 8001f12:	4317      	orrs	r7, r2
 8001f14:	2500      	movs	r5, #0
 8001f16:	2f00      	cmp	r7, #0
 8001f18:	d100      	bne.n	8001f1c <__aeabi_dsub+0x3b8>
 8001f1a:	e0e5      	b.n	80020e8 <__aeabi_dsub+0x584>
 8001f1c:	077b      	lsls	r3, r7, #29
 8001f1e:	d000      	beq.n	8001f22 <__aeabi_dsub+0x3be>
 8001f20:	e6ab      	b.n	8001c7a <__aeabi_dsub+0x116>
 8001f22:	002c      	movs	r4, r5
 8001f24:	e7c6      	b.n	8001eb4 <__aeabi_dsub+0x350>
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	e7c6      	b.n	8001eb8 <__aeabi_dsub+0x354>
 8001f2a:	2700      	movs	r7, #0
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	4dd1      	ldr	r5, [pc, #836]	@ (8002274 <__aeabi_dsub+0x710>)
 8001f30:	e7ac      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001f32:	4fd1      	ldr	r7, [pc, #836]	@ (8002278 <__aeabi_dsub+0x714>)
 8001f34:	1c6b      	adds	r3, r5, #1
 8001f36:	423b      	tst	r3, r7
 8001f38:	d171      	bne.n	800201e <__aeabi_dsub+0x4ba>
 8001f3a:	0023      	movs	r3, r4
 8001f3c:	4303      	orrs	r3, r0
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dsub+0x3e0>
 8001f42:	e14e      	b.n	80021e2 <__aeabi_dsub+0x67e>
 8001f44:	4657      	mov	r7, sl
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x3e8>
 8001f4a:	e1b5      	b.n	80022b8 <__aeabi_dsub+0x754>
 8001f4c:	2f00      	cmp	r7, #0
 8001f4e:	d00d      	beq.n	8001f6c <__aeabi_dsub+0x408>
 8001f50:	1883      	adds	r3, r0, r2
 8001f52:	4283      	cmp	r3, r0
 8001f54:	4180      	sbcs	r0, r0
 8001f56:	445c      	add	r4, fp
 8001f58:	4240      	negs	r0, r0
 8001f5a:	1824      	adds	r4, r4, r0
 8001f5c:	0222      	lsls	r2, r4, #8
 8001f5e:	d500      	bpl.n	8001f62 <__aeabi_dsub+0x3fe>
 8001f60:	e1c8      	b.n	80022f4 <__aeabi_dsub+0x790>
 8001f62:	001f      	movs	r7, r3
 8001f64:	4698      	mov	r8, r3
 8001f66:	4327      	orrs	r7, r4
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x408>
 8001f6a:	e0bc      	b.n	80020e6 <__aeabi_dsub+0x582>
 8001f6c:	4643      	mov	r3, r8
 8001f6e:	0767      	lsls	r7, r4, #29
 8001f70:	08db      	lsrs	r3, r3, #3
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08e5      	lsrs	r5, r4, #3
 8001f76:	2300      	movs	r3, #0
 8001f78:	e04c      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8001f7a:	1a83      	subs	r3, r0, r2
 8001f7c:	4698      	mov	r8, r3
 8001f7e:	465b      	mov	r3, fp
 8001f80:	4540      	cmp	r0, r8
 8001f82:	41bf      	sbcs	r7, r7
 8001f84:	1ae3      	subs	r3, r4, r3
 8001f86:	427f      	negs	r7, r7
 8001f88:	1bdb      	subs	r3, r3, r7
 8001f8a:	021f      	lsls	r7, r3, #8
 8001f8c:	d47c      	bmi.n	8002088 <__aeabi_dsub+0x524>
 8001f8e:	4647      	mov	r7, r8
 8001f90:	431f      	orrs	r7, r3
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x432>
 8001f94:	e0a6      	b.n	80020e4 <__aeabi_dsub+0x580>
 8001f96:	001c      	movs	r4, r3
 8001f98:	4647      	mov	r7, r8
 8001f9a:	e645      	b.n	8001c28 <__aeabi_dsub+0xc4>
 8001f9c:	4cb7      	ldr	r4, [pc, #732]	@ (800227c <__aeabi_dsub+0x718>)
 8001f9e:	1aed      	subs	r5, r5, r3
 8001fa0:	4014      	ands	r4, r2
 8001fa2:	077b      	lsls	r3, r7, #29
 8001fa4:	d000      	beq.n	8001fa8 <__aeabi_dsub+0x444>
 8001fa6:	e780      	b.n	8001eaa <__aeabi_dsub+0x346>
 8001fa8:	e784      	b.n	8001eb4 <__aeabi_dsub+0x350>
 8001faa:	464b      	mov	r3, r9
 8001fac:	0025      	movs	r5, r4
 8001fae:	4305      	orrs	r5, r0
 8001fb0:	d066      	beq.n	8002080 <__aeabi_dsub+0x51c>
 8001fb2:	1e5f      	subs	r7, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x456>
 8001fb8:	e0fc      	b.n	80021b4 <__aeabi_dsub+0x650>
 8001fba:	4dae      	ldr	r5, [pc, #696]	@ (8002274 <__aeabi_dsub+0x710>)
 8001fbc:	42ab      	cmp	r3, r5
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dsub+0x45e>
 8001fc0:	e15e      	b.n	8002280 <__aeabi_dsub+0x71c>
 8001fc2:	4666      	mov	r6, ip
 8001fc4:	2f38      	cmp	r7, #56	@ 0x38
 8001fc6:	dc00      	bgt.n	8001fca <__aeabi_dsub+0x466>
 8001fc8:	e0b4      	b.n	8002134 <__aeabi_dsub+0x5d0>
 8001fca:	2001      	movs	r0, #1
 8001fcc:	1a17      	subs	r7, r2, r0
 8001fce:	42ba      	cmp	r2, r7
 8001fd0:	4192      	sbcs	r2, r2
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	4252      	negs	r2, r2
 8001fd6:	464d      	mov	r5, r9
 8001fd8:	1a9c      	subs	r4, r3, r2
 8001fda:	e620      	b.n	8001c1e <__aeabi_dsub+0xba>
 8001fdc:	0767      	lsls	r7, r4, #29
 8001fde:	08c0      	lsrs	r0, r0, #3
 8001fe0:	4307      	orrs	r7, r0
 8001fe2:	08e5      	lsrs	r5, r4, #3
 8001fe4:	e6ba      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8001fe6:	001f      	movs	r7, r3
 8001fe8:	4659      	mov	r1, fp
 8001fea:	3f20      	subs	r7, #32
 8001fec:	40f9      	lsrs	r1, r7
 8001fee:	000f      	movs	r7, r1
 8001ff0:	2b20      	cmp	r3, #32
 8001ff2:	d005      	beq.n	8002000 <__aeabi_dsub+0x49c>
 8001ff4:	2140      	movs	r1, #64	@ 0x40
 8001ff6:	1acb      	subs	r3, r1, r3
 8001ff8:	4659      	mov	r1, fp
 8001ffa:	4099      	lsls	r1, r3
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	4692      	mov	sl, r2
 8002000:	4653      	mov	r3, sl
 8002002:	1e5a      	subs	r2, r3, #1
 8002004:	4193      	sbcs	r3, r2
 8002006:	431f      	orrs	r7, r3
 8002008:	e604      	b.n	8001c14 <__aeabi_dsub+0xb0>
 800200a:	1aeb      	subs	r3, r5, r3
 800200c:	4d9b      	ldr	r5, [pc, #620]	@ (800227c <__aeabi_dsub+0x718>)
 800200e:	4015      	ands	r5, r2
 8002010:	076f      	lsls	r7, r5, #29
 8002012:	08ed      	lsrs	r5, r5, #3
 8002014:	032c      	lsls	r4, r5, #12
 8002016:	055d      	lsls	r5, r3, #21
 8002018:	0b24      	lsrs	r4, r4, #12
 800201a:	0d6d      	lsrs	r5, r5, #21
 800201c:	e736      	b.n	8001e8c <__aeabi_dsub+0x328>
 800201e:	4d95      	ldr	r5, [pc, #596]	@ (8002274 <__aeabi_dsub+0x710>)
 8002020:	42ab      	cmp	r3, r5
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0x4c2>
 8002024:	e0d6      	b.n	80021d4 <__aeabi_dsub+0x670>
 8002026:	1882      	adds	r2, r0, r2
 8002028:	0021      	movs	r1, r4
 800202a:	4282      	cmp	r2, r0
 800202c:	4180      	sbcs	r0, r0
 800202e:	4459      	add	r1, fp
 8002030:	4240      	negs	r0, r0
 8002032:	1808      	adds	r0, r1, r0
 8002034:	07c7      	lsls	r7, r0, #31
 8002036:	0852      	lsrs	r2, r2, #1
 8002038:	4317      	orrs	r7, r2
 800203a:	0844      	lsrs	r4, r0, #1
 800203c:	0752      	lsls	r2, r2, #29
 800203e:	d400      	bmi.n	8002042 <__aeabi_dsub+0x4de>
 8002040:	e185      	b.n	800234e <__aeabi_dsub+0x7ea>
 8002042:	220f      	movs	r2, #15
 8002044:	001d      	movs	r5, r3
 8002046:	403a      	ands	r2, r7
 8002048:	2a04      	cmp	r2, #4
 800204a:	d000      	beq.n	800204e <__aeabi_dsub+0x4ea>
 800204c:	e61a      	b.n	8001c84 <__aeabi_dsub+0x120>
 800204e:	08ff      	lsrs	r7, r7, #3
 8002050:	0764      	lsls	r4, r4, #29
 8002052:	4327      	orrs	r7, r4
 8002054:	0905      	lsrs	r5, r0, #4
 8002056:	e7dd      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002058:	465b      	mov	r3, fp
 800205a:	08d2      	lsrs	r2, r2, #3
 800205c:	075f      	lsls	r7, r3, #29
 800205e:	4317      	orrs	r7, r2
 8002060:	08dd      	lsrs	r5, r3, #3
 8002062:	e67b      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8002064:	2700      	movs	r7, #0
 8002066:	2400      	movs	r4, #0
 8002068:	e710      	b.n	8001e8c <__aeabi_dsub+0x328>
 800206a:	2b00      	cmp	r3, #0
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x50c>
 800206e:	e0d6      	b.n	800221e <__aeabi_dsub+0x6ba>
 8002070:	2900      	cmp	r1, #0
 8002072:	d000      	beq.n	8002076 <__aeabi_dsub+0x512>
 8002074:	e12f      	b.n	80022d6 <__aeabi_dsub+0x772>
 8002076:	2480      	movs	r4, #128	@ 0x80
 8002078:	2600      	movs	r6, #0
 800207a:	4d7e      	ldr	r5, [pc, #504]	@ (8002274 <__aeabi_dsub+0x710>)
 800207c:	0324      	lsls	r4, r4, #12
 800207e:	e705      	b.n	8001e8c <__aeabi_dsub+0x328>
 8002080:	4666      	mov	r6, ip
 8002082:	465c      	mov	r4, fp
 8002084:	08d0      	lsrs	r0, r2, #3
 8002086:	e717      	b.n	8001eb8 <__aeabi_dsub+0x354>
 8002088:	465b      	mov	r3, fp
 800208a:	1a17      	subs	r7, r2, r0
 800208c:	42ba      	cmp	r2, r7
 800208e:	4192      	sbcs	r2, r2
 8002090:	1b1c      	subs	r4, r3, r4
 8002092:	2601      	movs	r6, #1
 8002094:	4663      	mov	r3, ip
 8002096:	4252      	negs	r2, r2
 8002098:	1aa4      	subs	r4, r4, r2
 800209a:	401e      	ands	r6, r3
 800209c:	e5c4      	b.n	8001c28 <__aeabi_dsub+0xc4>
 800209e:	1883      	adds	r3, r0, r2
 80020a0:	4283      	cmp	r3, r0
 80020a2:	4180      	sbcs	r0, r0
 80020a4:	445c      	add	r4, fp
 80020a6:	4240      	negs	r0, r0
 80020a8:	1825      	adds	r5, r4, r0
 80020aa:	022a      	lsls	r2, r5, #8
 80020ac:	d400      	bmi.n	80020b0 <__aeabi_dsub+0x54c>
 80020ae:	e0da      	b.n	8002266 <__aeabi_dsub+0x702>
 80020b0:	4a72      	ldr	r2, [pc, #456]	@ (800227c <__aeabi_dsub+0x718>)
 80020b2:	085b      	lsrs	r3, r3, #1
 80020b4:	4015      	ands	r5, r2
 80020b6:	07ea      	lsls	r2, r5, #31
 80020b8:	431a      	orrs	r2, r3
 80020ba:	0869      	lsrs	r1, r5, #1
 80020bc:	075b      	lsls	r3, r3, #29
 80020be:	d400      	bmi.n	80020c2 <__aeabi_dsub+0x55e>
 80020c0:	e14a      	b.n	8002358 <__aeabi_dsub+0x7f4>
 80020c2:	230f      	movs	r3, #15
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d100      	bne.n	80020cc <__aeabi_dsub+0x568>
 80020ca:	e0fc      	b.n	80022c6 <__aeabi_dsub+0x762>
 80020cc:	1d17      	adds	r7, r2, #4
 80020ce:	4297      	cmp	r7, r2
 80020d0:	41a4      	sbcs	r4, r4
 80020d2:	4264      	negs	r4, r4
 80020d4:	2502      	movs	r5, #2
 80020d6:	1864      	adds	r4, r4, r1
 80020d8:	e6ec      	b.n	8001eb4 <__aeabi_dsub+0x350>
 80020da:	4647      	mov	r7, r8
 80020dc:	001c      	movs	r4, r3
 80020de:	431f      	orrs	r7, r3
 80020e0:	d000      	beq.n	80020e4 <__aeabi_dsub+0x580>
 80020e2:	e743      	b.n	8001f6c <__aeabi_dsub+0x408>
 80020e4:	2600      	movs	r6, #0
 80020e6:	2500      	movs	r5, #0
 80020e8:	2400      	movs	r4, #0
 80020ea:	e6cf      	b.n	8001e8c <__aeabi_dsub+0x328>
 80020ec:	08c0      	lsrs	r0, r0, #3
 80020ee:	0767      	lsls	r7, r4, #29
 80020f0:	4307      	orrs	r7, r0
 80020f2:	08e5      	lsrs	r5, r4, #3
 80020f4:	e632      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80020f6:	1a87      	subs	r7, r0, r2
 80020f8:	465b      	mov	r3, fp
 80020fa:	42b8      	cmp	r0, r7
 80020fc:	4180      	sbcs	r0, r0
 80020fe:	1ae4      	subs	r4, r4, r3
 8002100:	4240      	negs	r0, r0
 8002102:	1a24      	subs	r4, r4, r0
 8002104:	0223      	lsls	r3, r4, #8
 8002106:	d428      	bmi.n	800215a <__aeabi_dsub+0x5f6>
 8002108:	0763      	lsls	r3, r4, #29
 800210a:	08ff      	lsrs	r7, r7, #3
 800210c:	431f      	orrs	r7, r3
 800210e:	08e5      	lsrs	r5, r4, #3
 8002110:	2301      	movs	r3, #1
 8002112:	e77f      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002114:	2b00      	cmp	r3, #0
 8002116:	d100      	bne.n	800211a <__aeabi_dsub+0x5b6>
 8002118:	e673      	b.n	8001e02 <__aeabi_dsub+0x29e>
 800211a:	464b      	mov	r3, r9
 800211c:	1b5f      	subs	r7, r3, r5
 800211e:	003b      	movs	r3, r7
 8002120:	2d00      	cmp	r5, #0
 8002122:	d100      	bne.n	8002126 <__aeabi_dsub+0x5c2>
 8002124:	e742      	b.n	8001fac <__aeabi_dsub+0x448>
 8002126:	2f38      	cmp	r7, #56	@ 0x38
 8002128:	dd00      	ble.n	800212c <__aeabi_dsub+0x5c8>
 800212a:	e0ec      	b.n	8002306 <__aeabi_dsub+0x7a2>
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	000e      	movs	r6, r1
 8002130:	041b      	lsls	r3, r3, #16
 8002132:	431c      	orrs	r4, r3
 8002134:	2f1f      	cmp	r7, #31
 8002136:	dc25      	bgt.n	8002184 <__aeabi_dsub+0x620>
 8002138:	2520      	movs	r5, #32
 800213a:	0023      	movs	r3, r4
 800213c:	1bed      	subs	r5, r5, r7
 800213e:	0001      	movs	r1, r0
 8002140:	40a8      	lsls	r0, r5
 8002142:	40ab      	lsls	r3, r5
 8002144:	40f9      	lsrs	r1, r7
 8002146:	1e45      	subs	r5, r0, #1
 8002148:	41a8      	sbcs	r0, r5
 800214a:	430b      	orrs	r3, r1
 800214c:	40fc      	lsrs	r4, r7
 800214e:	4318      	orrs	r0, r3
 8002150:	465b      	mov	r3, fp
 8002152:	1b1b      	subs	r3, r3, r4
 8002154:	469b      	mov	fp, r3
 8002156:	e739      	b.n	8001fcc <__aeabi_dsub+0x468>
 8002158:	4666      	mov	r6, ip
 800215a:	2501      	movs	r5, #1
 800215c:	e562      	b.n	8001c24 <__aeabi_dsub+0xc0>
 800215e:	001f      	movs	r7, r3
 8002160:	4659      	mov	r1, fp
 8002162:	3f20      	subs	r7, #32
 8002164:	40f9      	lsrs	r1, r7
 8002166:	468c      	mov	ip, r1
 8002168:	2b20      	cmp	r3, #32
 800216a:	d005      	beq.n	8002178 <__aeabi_dsub+0x614>
 800216c:	2740      	movs	r7, #64	@ 0x40
 800216e:	4659      	mov	r1, fp
 8002170:	1afb      	subs	r3, r7, r3
 8002172:	4099      	lsls	r1, r3
 8002174:	430a      	orrs	r2, r1
 8002176:	4692      	mov	sl, r2
 8002178:	4657      	mov	r7, sl
 800217a:	1e7b      	subs	r3, r7, #1
 800217c:	419f      	sbcs	r7, r3
 800217e:	4663      	mov	r3, ip
 8002180:	431f      	orrs	r7, r3
 8002182:	e5c1      	b.n	8001d08 <__aeabi_dsub+0x1a4>
 8002184:	003b      	movs	r3, r7
 8002186:	0025      	movs	r5, r4
 8002188:	3b20      	subs	r3, #32
 800218a:	40dd      	lsrs	r5, r3
 800218c:	2f20      	cmp	r7, #32
 800218e:	d004      	beq.n	800219a <__aeabi_dsub+0x636>
 8002190:	2340      	movs	r3, #64	@ 0x40
 8002192:	1bdb      	subs	r3, r3, r7
 8002194:	409c      	lsls	r4, r3
 8002196:	4320      	orrs	r0, r4
 8002198:	4680      	mov	r8, r0
 800219a:	4640      	mov	r0, r8
 800219c:	1e43      	subs	r3, r0, #1
 800219e:	4198      	sbcs	r0, r3
 80021a0:	4328      	orrs	r0, r5
 80021a2:	e713      	b.n	8001fcc <__aeabi_dsub+0x468>
 80021a4:	2900      	cmp	r1, #0
 80021a6:	d09d      	beq.n	80020e4 <__aeabi_dsub+0x580>
 80021a8:	2601      	movs	r6, #1
 80021aa:	4663      	mov	r3, ip
 80021ac:	465c      	mov	r4, fp
 80021ae:	4690      	mov	r8, r2
 80021b0:	401e      	ands	r6, r3
 80021b2:	e6db      	b.n	8001f6c <__aeabi_dsub+0x408>
 80021b4:	1a17      	subs	r7, r2, r0
 80021b6:	465b      	mov	r3, fp
 80021b8:	42ba      	cmp	r2, r7
 80021ba:	4192      	sbcs	r2, r2
 80021bc:	1b1c      	subs	r4, r3, r4
 80021be:	4252      	negs	r2, r2
 80021c0:	1aa4      	subs	r4, r4, r2
 80021c2:	0223      	lsls	r3, r4, #8
 80021c4:	d4c8      	bmi.n	8002158 <__aeabi_dsub+0x5f4>
 80021c6:	0763      	lsls	r3, r4, #29
 80021c8:	08ff      	lsrs	r7, r7, #3
 80021ca:	431f      	orrs	r7, r3
 80021cc:	4666      	mov	r6, ip
 80021ce:	2301      	movs	r3, #1
 80021d0:	08e5      	lsrs	r5, r4, #3
 80021d2:	e71f      	b.n	8002014 <__aeabi_dsub+0x4b0>
 80021d4:	001d      	movs	r5, r3
 80021d6:	2400      	movs	r4, #0
 80021d8:	2700      	movs	r7, #0
 80021da:	e657      	b.n	8001e8c <__aeabi_dsub+0x328>
 80021dc:	465c      	mov	r4, fp
 80021de:	08d0      	lsrs	r0, r2, #3
 80021e0:	e66a      	b.n	8001eb8 <__aeabi_dsub+0x354>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x684>
 80021e6:	e737      	b.n	8002058 <__aeabi_dsub+0x4f4>
 80021e8:	4653      	mov	r3, sl
 80021ea:	08c0      	lsrs	r0, r0, #3
 80021ec:	0767      	lsls	r7, r4, #29
 80021ee:	4307      	orrs	r7, r0
 80021f0:	08e5      	lsrs	r5, r4, #3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x694>
 80021f6:	e5b1      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80021f8:	2380      	movs	r3, #128	@ 0x80
 80021fa:	031b      	lsls	r3, r3, #12
 80021fc:	421d      	tst	r5, r3
 80021fe:	d008      	beq.n	8002212 <__aeabi_dsub+0x6ae>
 8002200:	4659      	mov	r1, fp
 8002202:	08c8      	lsrs	r0, r1, #3
 8002204:	4218      	tst	r0, r3
 8002206:	d104      	bne.n	8002212 <__aeabi_dsub+0x6ae>
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	0749      	lsls	r1, r1, #29
 800220c:	430a      	orrs	r2, r1
 800220e:	0017      	movs	r7, r2
 8002210:	0005      	movs	r5, r0
 8002212:	0f7b      	lsrs	r3, r7, #29
 8002214:	00ff      	lsls	r7, r7, #3
 8002216:	08ff      	lsrs	r7, r7, #3
 8002218:	075b      	lsls	r3, r3, #29
 800221a:	431f      	orrs	r7, r3
 800221c:	e59e      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 800221e:	08c0      	lsrs	r0, r0, #3
 8002220:	0763      	lsls	r3, r4, #29
 8002222:	4318      	orrs	r0, r3
 8002224:	08e5      	lsrs	r5, r4, #3
 8002226:	2900      	cmp	r1, #0
 8002228:	d053      	beq.n	80022d2 <__aeabi_dsub+0x76e>
 800222a:	2380      	movs	r3, #128	@ 0x80
 800222c:	031b      	lsls	r3, r3, #12
 800222e:	421d      	tst	r5, r3
 8002230:	d00a      	beq.n	8002248 <__aeabi_dsub+0x6e4>
 8002232:	4659      	mov	r1, fp
 8002234:	08cc      	lsrs	r4, r1, #3
 8002236:	421c      	tst	r4, r3
 8002238:	d106      	bne.n	8002248 <__aeabi_dsub+0x6e4>
 800223a:	2601      	movs	r6, #1
 800223c:	4663      	mov	r3, ip
 800223e:	0025      	movs	r5, r4
 8002240:	08d0      	lsrs	r0, r2, #3
 8002242:	0749      	lsls	r1, r1, #29
 8002244:	4308      	orrs	r0, r1
 8002246:	401e      	ands	r6, r3
 8002248:	0f47      	lsrs	r7, r0, #29
 800224a:	00c0      	lsls	r0, r0, #3
 800224c:	08c0      	lsrs	r0, r0, #3
 800224e:	077f      	lsls	r7, r7, #29
 8002250:	4307      	orrs	r7, r0
 8002252:	e583      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8002254:	1883      	adds	r3, r0, r2
 8002256:	4293      	cmp	r3, r2
 8002258:	4192      	sbcs	r2, r2
 800225a:	445c      	add	r4, fp
 800225c:	4252      	negs	r2, r2
 800225e:	18a5      	adds	r5, r4, r2
 8002260:	022a      	lsls	r2, r5, #8
 8002262:	d500      	bpl.n	8002266 <__aeabi_dsub+0x702>
 8002264:	e724      	b.n	80020b0 <__aeabi_dsub+0x54c>
 8002266:	076f      	lsls	r7, r5, #29
 8002268:	08db      	lsrs	r3, r3, #3
 800226a:	431f      	orrs	r7, r3
 800226c:	08ed      	lsrs	r5, r5, #3
 800226e:	2301      	movs	r3, #1
 8002270:	e6d0      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	000007ff 	.word	0x000007ff
 8002278:	000007fe 	.word	0x000007fe
 800227c:	ff7fffff 	.word	0xff7fffff
 8002280:	465b      	mov	r3, fp
 8002282:	08d2      	lsrs	r2, r2, #3
 8002284:	075f      	lsls	r7, r3, #29
 8002286:	4666      	mov	r6, ip
 8002288:	4317      	orrs	r7, r2
 800228a:	08dd      	lsrs	r5, r3, #3
 800228c:	e566      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 800228e:	0025      	movs	r5, r4
 8002290:	3b20      	subs	r3, #32
 8002292:	40dd      	lsrs	r5, r3
 8002294:	4663      	mov	r3, ip
 8002296:	2b20      	cmp	r3, #32
 8002298:	d005      	beq.n	80022a6 <__aeabi_dsub+0x742>
 800229a:	2340      	movs	r3, #64	@ 0x40
 800229c:	4661      	mov	r1, ip
 800229e:	1a5b      	subs	r3, r3, r1
 80022a0:	409c      	lsls	r4, r3
 80022a2:	4320      	orrs	r0, r4
 80022a4:	4680      	mov	r8, r0
 80022a6:	4647      	mov	r7, r8
 80022a8:	1e7b      	subs	r3, r7, #1
 80022aa:	419f      	sbcs	r7, r3
 80022ac:	432f      	orrs	r7, r5
 80022ae:	e5a0      	b.n	8001df2 <__aeabi_dsub+0x28e>
 80022b0:	2120      	movs	r1, #32
 80022b2:	2700      	movs	r7, #0
 80022b4:	1a09      	subs	r1, r1, r0
 80022b6:	e4d2      	b.n	8001c5e <__aeabi_dsub+0xfa>
 80022b8:	2f00      	cmp	r7, #0
 80022ba:	d100      	bne.n	80022be <__aeabi_dsub+0x75a>
 80022bc:	e713      	b.n	80020e6 <__aeabi_dsub+0x582>
 80022be:	465c      	mov	r4, fp
 80022c0:	0017      	movs	r7, r2
 80022c2:	2500      	movs	r5, #0
 80022c4:	e5f6      	b.n	8001eb4 <__aeabi_dsub+0x350>
 80022c6:	08d7      	lsrs	r7, r2, #3
 80022c8:	0749      	lsls	r1, r1, #29
 80022ca:	2302      	movs	r3, #2
 80022cc:	430f      	orrs	r7, r1
 80022ce:	092d      	lsrs	r5, r5, #4
 80022d0:	e6a0      	b.n	8002014 <__aeabi_dsub+0x4b0>
 80022d2:	0007      	movs	r7, r0
 80022d4:	e542      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022d6:	465b      	mov	r3, fp
 80022d8:	2601      	movs	r6, #1
 80022da:	075f      	lsls	r7, r3, #29
 80022dc:	08dd      	lsrs	r5, r3, #3
 80022de:	4663      	mov	r3, ip
 80022e0:	08d2      	lsrs	r2, r2, #3
 80022e2:	4317      	orrs	r7, r2
 80022e4:	401e      	ands	r6, r3
 80022e6:	e539      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022e8:	465b      	mov	r3, fp
 80022ea:	08d2      	lsrs	r2, r2, #3
 80022ec:	075f      	lsls	r7, r3, #29
 80022ee:	4317      	orrs	r7, r2
 80022f0:	08dd      	lsrs	r5, r3, #3
 80022f2:	e533      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002370 <__aeabi_dsub+0x80c>)
 80022f6:	08db      	lsrs	r3, r3, #3
 80022f8:	4022      	ands	r2, r4
 80022fa:	0757      	lsls	r7, r2, #29
 80022fc:	0252      	lsls	r2, r2, #9
 80022fe:	2501      	movs	r5, #1
 8002300:	431f      	orrs	r7, r3
 8002302:	0b14      	lsrs	r4, r2, #12
 8002304:	e5c2      	b.n	8001e8c <__aeabi_dsub+0x328>
 8002306:	000e      	movs	r6, r1
 8002308:	2001      	movs	r0, #1
 800230a:	e65f      	b.n	8001fcc <__aeabi_dsub+0x468>
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00d      	beq.n	800232c <__aeabi_dsub+0x7c8>
 8002310:	464b      	mov	r3, r9
 8002312:	1b5b      	subs	r3, r3, r5
 8002314:	469c      	mov	ip, r3
 8002316:	2d00      	cmp	r5, #0
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x7b8>
 800231a:	e548      	b.n	8001dae <__aeabi_dsub+0x24a>
 800231c:	2701      	movs	r7, #1
 800231e:	2b38      	cmp	r3, #56	@ 0x38
 8002320:	dd00      	ble.n	8002324 <__aeabi_dsub+0x7c0>
 8002322:	e566      	b.n	8001df2 <__aeabi_dsub+0x28e>
 8002324:	2380      	movs	r3, #128	@ 0x80
 8002326:	041b      	lsls	r3, r3, #16
 8002328:	431c      	orrs	r4, r3
 800232a:	e550      	b.n	8001dce <__aeabi_dsub+0x26a>
 800232c:	1c6b      	adds	r3, r5, #1
 800232e:	4d11      	ldr	r5, [pc, #68]	@ (8002374 <__aeabi_dsub+0x810>)
 8002330:	422b      	tst	r3, r5
 8002332:	d000      	beq.n	8002336 <__aeabi_dsub+0x7d2>
 8002334:	e673      	b.n	800201e <__aeabi_dsub+0x4ba>
 8002336:	4659      	mov	r1, fp
 8002338:	0023      	movs	r3, r4
 800233a:	4311      	orrs	r1, r2
 800233c:	468a      	mov	sl, r1
 800233e:	4303      	orrs	r3, r0
 8002340:	e600      	b.n	8001f44 <__aeabi_dsub+0x3e0>
 8002342:	0767      	lsls	r7, r4, #29
 8002344:	08c0      	lsrs	r0, r0, #3
 8002346:	2300      	movs	r3, #0
 8002348:	4307      	orrs	r7, r0
 800234a:	08e5      	lsrs	r5, r4, #3
 800234c:	e662      	b.n	8002014 <__aeabi_dsub+0x4b0>
 800234e:	0764      	lsls	r4, r4, #29
 8002350:	08ff      	lsrs	r7, r7, #3
 8002352:	4327      	orrs	r7, r4
 8002354:	0905      	lsrs	r5, r0, #4
 8002356:	e65d      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002358:	08d2      	lsrs	r2, r2, #3
 800235a:	0749      	lsls	r1, r1, #29
 800235c:	4311      	orrs	r1, r2
 800235e:	000f      	movs	r7, r1
 8002360:	2302      	movs	r3, #2
 8002362:	092d      	lsrs	r5, r5, #4
 8002364:	e656      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002366:	0007      	movs	r7, r0
 8002368:	e5a4      	b.n	8001eb4 <__aeabi_dsub+0x350>
 800236a:	0038      	movs	r0, r7
 800236c:	e48f      	b.n	8001c8e <__aeabi_dsub+0x12a>
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	ff7fffff 	.word	0xff7fffff
 8002374:	000007fe 	.word	0x000007fe

08002378 <__aeabi_d2iz>:
 8002378:	000b      	movs	r3, r1
 800237a:	0002      	movs	r2, r0
 800237c:	b570      	push	{r4, r5, r6, lr}
 800237e:	4d16      	ldr	r5, [pc, #88]	@ (80023d8 <__aeabi_d2iz+0x60>)
 8002380:	030c      	lsls	r4, r1, #12
 8002382:	b082      	sub	sp, #8
 8002384:	0049      	lsls	r1, r1, #1
 8002386:	2000      	movs	r0, #0
 8002388:	9200      	str	r2, [sp, #0]
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	0b24      	lsrs	r4, r4, #12
 800238e:	0d49      	lsrs	r1, r1, #21
 8002390:	0fde      	lsrs	r6, r3, #31
 8002392:	42a9      	cmp	r1, r5
 8002394:	dd04      	ble.n	80023a0 <__aeabi_d2iz+0x28>
 8002396:	4811      	ldr	r0, [pc, #68]	@ (80023dc <__aeabi_d2iz+0x64>)
 8002398:	4281      	cmp	r1, r0
 800239a:	dd03      	ble.n	80023a4 <__aeabi_d2iz+0x2c>
 800239c:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <__aeabi_d2iz+0x68>)
 800239e:	18f0      	adds	r0, r6, r3
 80023a0:	b002      	add	sp, #8
 80023a2:	bd70      	pop	{r4, r5, r6, pc}
 80023a4:	2080      	movs	r0, #128	@ 0x80
 80023a6:	0340      	lsls	r0, r0, #13
 80023a8:	4320      	orrs	r0, r4
 80023aa:	4c0e      	ldr	r4, [pc, #56]	@ (80023e4 <__aeabi_d2iz+0x6c>)
 80023ac:	1a64      	subs	r4, r4, r1
 80023ae:	2c1f      	cmp	r4, #31
 80023b0:	dd08      	ble.n	80023c4 <__aeabi_d2iz+0x4c>
 80023b2:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <__aeabi_d2iz+0x70>)
 80023b4:	1a5b      	subs	r3, r3, r1
 80023b6:	40d8      	lsrs	r0, r3
 80023b8:	0003      	movs	r3, r0
 80023ba:	4258      	negs	r0, r3
 80023bc:	2e00      	cmp	r6, #0
 80023be:	d1ef      	bne.n	80023a0 <__aeabi_d2iz+0x28>
 80023c0:	0018      	movs	r0, r3
 80023c2:	e7ed      	b.n	80023a0 <__aeabi_d2iz+0x28>
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <__aeabi_d2iz+0x74>)
 80023c6:	9a00      	ldr	r2, [sp, #0]
 80023c8:	469c      	mov	ip, r3
 80023ca:	0003      	movs	r3, r0
 80023cc:	4461      	add	r1, ip
 80023ce:	408b      	lsls	r3, r1
 80023d0:	40e2      	lsrs	r2, r4
 80023d2:	4313      	orrs	r3, r2
 80023d4:	e7f1      	b.n	80023ba <__aeabi_d2iz+0x42>
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	000003fe 	.word	0x000003fe
 80023dc:	0000041d 	.word	0x0000041d
 80023e0:	7fffffff 	.word	0x7fffffff
 80023e4:	00000433 	.word	0x00000433
 80023e8:	00000413 	.word	0x00000413
 80023ec:	fffffbed 	.word	0xfffffbed

080023f0 <__aeabi_i2d>:
 80023f0:	b570      	push	{r4, r5, r6, lr}
 80023f2:	2800      	cmp	r0, #0
 80023f4:	d016      	beq.n	8002424 <__aeabi_i2d+0x34>
 80023f6:	17c3      	asrs	r3, r0, #31
 80023f8:	18c5      	adds	r5, r0, r3
 80023fa:	405d      	eors	r5, r3
 80023fc:	0fc4      	lsrs	r4, r0, #31
 80023fe:	0028      	movs	r0, r5
 8002400:	f000 f848 	bl	8002494 <__clzsi2>
 8002404:	4b10      	ldr	r3, [pc, #64]	@ (8002448 <__aeabi_i2d+0x58>)
 8002406:	1a1b      	subs	r3, r3, r0
 8002408:	055b      	lsls	r3, r3, #21
 800240a:	0d5b      	lsrs	r3, r3, #21
 800240c:	280a      	cmp	r0, #10
 800240e:	dc14      	bgt.n	800243a <__aeabi_i2d+0x4a>
 8002410:	0002      	movs	r2, r0
 8002412:	002e      	movs	r6, r5
 8002414:	3215      	adds	r2, #21
 8002416:	4096      	lsls	r6, r2
 8002418:	220b      	movs	r2, #11
 800241a:	1a12      	subs	r2, r2, r0
 800241c:	40d5      	lsrs	r5, r2
 800241e:	032d      	lsls	r5, r5, #12
 8002420:	0b2d      	lsrs	r5, r5, #12
 8002422:	e003      	b.n	800242c <__aeabi_i2d+0x3c>
 8002424:	2400      	movs	r4, #0
 8002426:	2300      	movs	r3, #0
 8002428:	2500      	movs	r5, #0
 800242a:	2600      	movs	r6, #0
 800242c:	051b      	lsls	r3, r3, #20
 800242e:	432b      	orrs	r3, r5
 8002430:	07e4      	lsls	r4, r4, #31
 8002432:	4323      	orrs	r3, r4
 8002434:	0030      	movs	r0, r6
 8002436:	0019      	movs	r1, r3
 8002438:	bd70      	pop	{r4, r5, r6, pc}
 800243a:	380b      	subs	r0, #11
 800243c:	4085      	lsls	r5, r0
 800243e:	032d      	lsls	r5, r5, #12
 8002440:	2600      	movs	r6, #0
 8002442:	0b2d      	lsrs	r5, r5, #12
 8002444:	e7f2      	b.n	800242c <__aeabi_i2d+0x3c>
 8002446:	46c0      	nop			@ (mov r8, r8)
 8002448:	0000041e 	.word	0x0000041e

0800244c <__aeabi_ui2d>:
 800244c:	b510      	push	{r4, lr}
 800244e:	1e04      	subs	r4, r0, #0
 8002450:	d010      	beq.n	8002474 <__aeabi_ui2d+0x28>
 8002452:	f000 f81f 	bl	8002494 <__clzsi2>
 8002456:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <__aeabi_ui2d+0x44>)
 8002458:	1a1b      	subs	r3, r3, r0
 800245a:	055b      	lsls	r3, r3, #21
 800245c:	0d5b      	lsrs	r3, r3, #21
 800245e:	280a      	cmp	r0, #10
 8002460:	dc0f      	bgt.n	8002482 <__aeabi_ui2d+0x36>
 8002462:	220b      	movs	r2, #11
 8002464:	0021      	movs	r1, r4
 8002466:	1a12      	subs	r2, r2, r0
 8002468:	40d1      	lsrs	r1, r2
 800246a:	3015      	adds	r0, #21
 800246c:	030a      	lsls	r2, r1, #12
 800246e:	4084      	lsls	r4, r0
 8002470:	0b12      	lsrs	r2, r2, #12
 8002472:	e001      	b.n	8002478 <__aeabi_ui2d+0x2c>
 8002474:	2300      	movs	r3, #0
 8002476:	2200      	movs	r2, #0
 8002478:	051b      	lsls	r3, r3, #20
 800247a:	4313      	orrs	r3, r2
 800247c:	0020      	movs	r0, r4
 800247e:	0019      	movs	r1, r3
 8002480:	bd10      	pop	{r4, pc}
 8002482:	0022      	movs	r2, r4
 8002484:	380b      	subs	r0, #11
 8002486:	4082      	lsls	r2, r0
 8002488:	0312      	lsls	r2, r2, #12
 800248a:	2400      	movs	r4, #0
 800248c:	0b12      	lsrs	r2, r2, #12
 800248e:	e7f3      	b.n	8002478 <__aeabi_ui2d+0x2c>
 8002490:	0000041e 	.word	0x0000041e

08002494 <__clzsi2>:
 8002494:	211c      	movs	r1, #28
 8002496:	2301      	movs	r3, #1
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	4298      	cmp	r0, r3
 800249c:	d301      	bcc.n	80024a2 <__clzsi2+0xe>
 800249e:	0c00      	lsrs	r0, r0, #16
 80024a0:	3910      	subs	r1, #16
 80024a2:	0a1b      	lsrs	r3, r3, #8
 80024a4:	4298      	cmp	r0, r3
 80024a6:	d301      	bcc.n	80024ac <__clzsi2+0x18>
 80024a8:	0a00      	lsrs	r0, r0, #8
 80024aa:	3908      	subs	r1, #8
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	4298      	cmp	r0, r3
 80024b0:	d301      	bcc.n	80024b6 <__clzsi2+0x22>
 80024b2:	0900      	lsrs	r0, r0, #4
 80024b4:	3904      	subs	r1, #4
 80024b6:	a202      	add	r2, pc, #8	@ (adr r2, 80024c0 <__clzsi2+0x2c>)
 80024b8:	5c10      	ldrb	r0, [r2, r0]
 80024ba:	1840      	adds	r0, r0, r1
 80024bc:	4770      	bx	lr
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	02020304 	.word	0x02020304
 80024c4:	01010101 	.word	0x01010101
	...

080024d0 <nmea_to_decimal>:
#include <string.h>
#include <stdlib.h>

/* Helper: convert ddmm.mmmm (NMEA) + N/S or E/W to decimal degrees */
static double nmea_to_decimal(const char *field, char hemi)
{
 80024d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024d2:	b091      	sub	sp, #68	@ 0x44
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	000a      	movs	r2, r1
 80024da:	1cfb      	adds	r3, r7, #3
 80024dc:	701a      	strb	r2, [r3, #0]
    if (field == NULL || *field == '\0') {
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <nmea_to_decimal+0x1c>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d102      	bne.n	80024f2 <nmea_to_decimal+0x22>
        return 0.0;
 80024ec:	2200      	movs	r2, #0
 80024ee:	2300      	movs	r3, #0
 80024f0:	e073      	b.n	80025da <nmea_to_decimal+0x10a>
    }

    /* Find decimal point to split degrees and minutes */
    const char *dot = strchr(field, '.');
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	212e      	movs	r1, #46	@ 0x2e
 80024f6:	0018      	movs	r0, r3
 80024f8:	f004 f978 	bl	80067ec <strchr>
 80024fc:	0003      	movs	r3, r0
 80024fe:	637b      	str	r3, [r7, #52]	@ 0x34
    if (dot == NULL || dot - field < 2) {
 8002500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002502:	2b00      	cmp	r3, #0
 8002504:	d004      	beq.n	8002510 <nmea_to_decimal+0x40>
 8002506:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b01      	cmp	r3, #1
 800250e:	dc02      	bgt.n	8002516 <nmea_to_decimal+0x46>
        return 0.0;
 8002510:	2200      	movs	r2, #0
 8002512:	2300      	movs	r3, #0
 8002514:	e061      	b.n	80025da <nmea_to_decimal+0x10a>
    }

    int deg_digits = (int)(dot - field) - 2;
 8002516:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	3b02      	subs	r3, #2
 800251e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (deg_digits <= 0) {
 8002520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002522:	2b00      	cmp	r3, #0
 8002524:	dc02      	bgt.n	800252c <nmea_to_decimal+0x5c>
        return 0.0;
 8002526:	2200      	movs	r2, #0
 8002528:	2300      	movs	r3, #0
 800252a:	e056      	b.n	80025da <nmea_to_decimal+0x10a>
    }

    char deg_str[4] = {0};
 800252c:	261c      	movs	r6, #28
 800252e:	19bb      	adds	r3, r7, r6
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
    char min_str[16] = {0};
 8002534:	230c      	movs	r3, #12
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	0018      	movs	r0, r3
 800253a:	2310      	movs	r3, #16
 800253c:	001a      	movs	r2, r3
 800253e:	2100      	movs	r1, #0
 8002540:	f004 f94c 	bl	80067dc <memset>

    memcpy(deg_str, field, (size_t)deg_digits);
 8002544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	19bb      	adds	r3, r7, r6
 800254a:	0018      	movs	r0, r3
 800254c:	f004 fa1b 	bl	8006986 <memcpy>
    strcpy(min_str, field + deg_digits);
 8002550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	18d2      	adds	r2, r2, r3
 8002556:	230c      	movs	r3, #12
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	0011      	movs	r1, r2
 800255c:	0018      	movs	r0, r3
 800255e:	f004 fa0a 	bl	8006976 <strcpy>

    double deg = atof(deg_str);
 8002562:	19bb      	adds	r3, r7, r6
 8002564:	0018      	movs	r0, r3
 8002566:	f003 f8f0 	bl	800574a <atof>
 800256a:	0002      	movs	r2, r0
 800256c:	000b      	movs	r3, r1
 800256e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    double minutes = atof(min_str);
 8002572:	230c      	movs	r3, #12
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	0018      	movs	r0, r3
 8002578:	f003 f8e7 	bl	800574a <atof>
 800257c:	0002      	movs	r2, r0
 800257e:	000b      	movs	r3, r1
 8002580:	623a      	str	r2, [r7, #32]
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24

    double dec = deg + minutes / 60.0;
 8002584:	2200      	movs	r2, #0
 8002586:	4b17      	ldr	r3, [pc, #92]	@ (80025e4 <nmea_to_decimal+0x114>)
 8002588:	6a38      	ldr	r0, [r7, #32]
 800258a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800258c:	f7fe fbca 	bl	8000d24 <__aeabi_ddiv>
 8002590:	0002      	movs	r2, r0
 8002592:	000b      	movs	r3, r1
 8002594:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002596:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002598:	f7fd fffe 	bl	8000598 <__aeabi_dadd>
 800259c:	0002      	movs	r2, r0
 800259e:	000b      	movs	r3, r1
 80025a0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80025a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (hemi == 'S' || hemi == 's' || hemi == 'W' || hemi == 'w') {
 80025a4:	1cfb      	adds	r3, r7, #3
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b53      	cmp	r3, #83	@ 0x53
 80025aa:	d00b      	beq.n	80025c4 <nmea_to_decimal+0xf4>
 80025ac:	1cfb      	adds	r3, r7, #3
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b73      	cmp	r3, #115	@ 0x73
 80025b2:	d007      	beq.n	80025c4 <nmea_to_decimal+0xf4>
 80025b4:	1cfb      	adds	r3, r7, #3
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b57      	cmp	r3, #87	@ 0x57
 80025ba:	d003      	beq.n	80025c4 <nmea_to_decimal+0xf4>
 80025bc:	1cfb      	adds	r3, r7, #3
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b77      	cmp	r3, #119	@ 0x77
 80025c2:	d108      	bne.n	80025d6 <nmea_to_decimal+0x106>
        dec = -dec;
 80025c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025c6:	001c      	movs	r4, r3
 80025c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025ca:	2280      	movs	r2, #128	@ 0x80
 80025cc:	0612      	lsls	r2, r2, #24
 80025ce:	405a      	eors	r2, r3
 80025d0:	0015      	movs	r5, r2
 80025d2:	63bc      	str	r4, [r7, #56]	@ 0x38
 80025d4:	63fd      	str	r5, [r7, #60]	@ 0x3c
    }

    return dec;
 80025d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80025d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80025da:	0010      	movs	r0, r2
 80025dc:	0019      	movs	r1, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	b011      	add	sp, #68	@ 0x44
 80025e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025e4:	404e0000 	.word	0x404e0000

080025e8 <split_fields>:

/* Split line into commaseparated fields in-place */
static int split_fields(char *line, char *fields[], int max_fields)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
    int count = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
    char *p = line;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	613b      	str	r3, [r7, #16]

    if (*p == '$') {
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b24      	cmp	r3, #36	@ 0x24
 8002602:	d102      	bne.n	800260a <split_fields+0x22>
        p++; /* skip leading $ */
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	3301      	adds	r3, #1
 8002608:	613b      	str	r3, [r7, #16]
    }

    fields[count++] = p;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	617a      	str	r2, [r7, #20]
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	18d3      	adds	r3, r2, r3
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	601a      	str	r2, [r3, #0]

    while (*p != '\0' && count < max_fields) {
 800261a:	e01b      	b.n	8002654 <split_fields+0x6c>
        if (*p == ',') {
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b2c      	cmp	r3, #44	@ 0x2c
 8002622:	d10c      	bne.n	800263e <split_fields+0x56>
            *p = '\0';
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	2200      	movs	r2, #0
 8002628:	701a      	strb	r2, [r3, #0]
            fields[count++] = p + 1;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	617a      	str	r2, [r7, #20]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	18d3      	adds	r3, r2, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	3201      	adds	r2, #1
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e007      	b.n	800264e <split_fields+0x66>
        } else if (*p == '*') {
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b2a      	cmp	r3, #42	@ 0x2a
 8002644:	d103      	bne.n	800264e <split_fields+0x66>
            *p = '\0';
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
            break;
 800264c:	e00a      	b.n	8002664 <split_fields+0x7c>
        }
        p++;
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	3301      	adds	r3, #1
 8002652:	613b      	str	r3, [r7, #16]
    while (*p != '\0' && count < max_fields) {
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <split_fields+0x7c>
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	429a      	cmp	r2, r3
 8002662:	dbdb      	blt.n	800261c <split_fields+0x34>
    }

    return count;
 8002664:	697b      	ldr	r3, [r7, #20]
}
 8002666:	0018      	movs	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	b006      	add	sp, #24
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <gps_parse_nmea>:

int gps_parse_nmea(const char *line_in, gps_fix_t *out)
{
 8002670:	b5b0      	push	{r4, r5, r7, lr}
 8002672:	b0be      	sub	sp, #248	@ 0xf8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
    if (line_in == NULL || out == NULL) {
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d002      	beq.n	8002686 <gps_parse_nmea+0x16>
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <gps_parse_nmea+0x1a>
        return 0;
 8002686:	2300      	movs	r3, #0
 8002688:	e0b8      	b.n	80027fc <gps_parse_nmea+0x18c>
    }

    /* Make a local modifiable copy */
    char buf[128];
    size_t len = strlen(line_in);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	0018      	movs	r0, r3
 800268e:	f7fd fd45 	bl	800011c <strlen>
 8002692:	0003      	movs	r3, r0
 8002694:	22f4      	movs	r2, #244	@ 0xf4
 8002696:	18b9      	adds	r1, r7, r2
 8002698:	600b      	str	r3, [r1, #0]
    if (len >= sizeof(buf)) {
 800269a:	18bb      	adds	r3, r7, r2
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2b7f      	cmp	r3, #127	@ 0x7f
 80026a0:	d901      	bls.n	80026a6 <gps_parse_nmea+0x36>
        return 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	e0aa      	b.n	80027fc <gps_parse_nmea+0x18c>
    }
    strcpy(buf, line_in);
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	2448      	movs	r4, #72	@ 0x48
 80026aa:	193b      	adds	r3, r7, r4
 80026ac:	0011      	movs	r1, r2
 80026ae:	0018      	movs	r0, r3
 80026b0:	f004 f961 	bl	8006976 <strcpy>

    /* Quick check for GPRMC */
    if (strstr(buf, "GPRMC,") != buf + 1) {
 80026b4:	4a53      	ldr	r2, [pc, #332]	@ (8002804 <gps_parse_nmea+0x194>)
 80026b6:	193b      	adds	r3, r7, r4
 80026b8:	0011      	movs	r1, r2
 80026ba:	0018      	movs	r0, r3
 80026bc:	f004 f8c9 	bl	8006852 <strstr>
 80026c0:	0002      	movs	r2, r0
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	3301      	adds	r3, #1
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d001      	beq.n	80026ce <gps_parse_nmea+0x5e>
        /* Not a $GPRMC sentence */
        return 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	e096      	b.n	80027fc <gps_parse_nmea+0x18c>
    }

    /* Split into fields */
    char *fields[16] = {0};
 80026ce:	2408      	movs	r4, #8
 80026d0:	193b      	adds	r3, r7, r4
 80026d2:	0018      	movs	r0, r3
 80026d4:	2340      	movs	r3, #64	@ 0x40
 80026d6:	001a      	movs	r2, r3
 80026d8:	2100      	movs	r1, #0
 80026da:	f004 f87f 	bl	80067dc <memset>
    int n = split_fields(buf, fields, 16);
 80026de:	1939      	adds	r1, r7, r4
 80026e0:	2348      	movs	r3, #72	@ 0x48
 80026e2:	18fb      	adds	r3, r7, r3
 80026e4:	2210      	movs	r2, #16
 80026e6:	0018      	movs	r0, r3
 80026e8:	f7ff ff7e 	bl	80025e8 <split_fields>
 80026ec:	0003      	movs	r3, r0
 80026ee:	22f0      	movs	r2, #240	@ 0xf0
 80026f0:	18b9      	adds	r1, r7, r2
 80026f2:	600b      	str	r3, [r1, #0]
    if (n < 10) {
 80026f4:	18bb      	adds	r3, r7, r2
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b09      	cmp	r3, #9
 80026fa:	dc01      	bgt.n	8002700 <gps_parse_nmea+0x90>
        return 0;
 80026fc:	2300      	movs	r3, #0
 80026fe:	e07d      	b.n	80027fc <gps_parse_nmea+0x18c>
       5: longitude
       6: E/W
       ... (we only need 2,3,4,5,6 for now)
    */

    const char status = (fields[2] && fields[2][0]) ? fields[2][0] : 'V';
 8002700:	2208      	movs	r2, #8
 8002702:	18bb      	adds	r3, r7, r2
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d008      	beq.n	800271c <gps_parse_nmea+0xac>
 800270a:	18bb      	adds	r3, r7, r2
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <gps_parse_nmea+0xac>
 8002714:	18bb      	adds	r3, r7, r2
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	781a      	ldrb	r2, [r3, #0]
 800271a:	e000      	b.n	800271e <gps_parse_nmea+0xae>
 800271c:	2256      	movs	r2, #86	@ 0x56
 800271e:	21ef      	movs	r1, #239	@ 0xef
 8002720:	187b      	adds	r3, r7, r1
 8002722:	701a      	strb	r2, [r3, #0]
    if (status != 'A') {
 8002724:	187b      	adds	r3, r7, r1
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b41      	cmp	r3, #65	@ 0x41
 800272a:	d004      	beq.n	8002736 <gps_parse_nmea+0xc6>
        out->valid_fix = 0;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
        return 1; /* Parsed but no valid fix */
 8002732:	2301      	movs	r3, #1
 8002734:	e062      	b.n	80027fc <gps_parse_nmea+0x18c>
    }

    const char *lat_str = fields[3];
 8002736:	2208      	movs	r2, #8
 8002738:	18bb      	adds	r3, r7, r2
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	21e8      	movs	r1, #232	@ 0xe8
 800273e:	1878      	adds	r0, r7, r1
 8002740:	6003      	str	r3, [r0, #0]
    const char *lat_hemi_str = fields[4];
 8002742:	18bb      	adds	r3, r7, r2
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	20e4      	movs	r0, #228	@ 0xe4
 8002748:	183c      	adds	r4, r7, r0
 800274a:	6023      	str	r3, [r4, #0]
    const char *lon_str = fields[5];
 800274c:	18bb      	adds	r3, r7, r2
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	24e0      	movs	r4, #224	@ 0xe0
 8002752:	193d      	adds	r5, r7, r4
 8002754:	602b      	str	r3, [r5, #0]
    const char *lon_hemi_str = fields[6];
 8002756:	18bb      	adds	r3, r7, r2
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	22dc      	movs	r2, #220	@ 0xdc
 800275c:	18bd      	adds	r5, r7, r2
 800275e:	602b      	str	r3, [r5, #0]

    if (!lat_str || !lat_hemi_str || !lon_str || !lon_hemi_str) {
 8002760:	187b      	adds	r3, r7, r1
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00b      	beq.n	8002780 <gps_parse_nmea+0x110>
 8002768:	183b      	adds	r3, r7, r0
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <gps_parse_nmea+0x110>
 8002770:	193b      	adds	r3, r7, r4
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <gps_parse_nmea+0x110>
 8002778:	18bb      	adds	r3, r7, r2
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <gps_parse_nmea+0x114>
        return 0;
 8002780:	2300      	movs	r3, #0
 8002782:	e03b      	b.n	80027fc <gps_parse_nmea+0x18c>
    }

    char lat_hemi = lat_hemi_str[0];
 8002784:	21db      	movs	r1, #219	@ 0xdb
 8002786:	187b      	adds	r3, r7, r1
 8002788:	22e4      	movs	r2, #228	@ 0xe4
 800278a:	18ba      	adds	r2, r7, r2
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	7812      	ldrb	r2, [r2, #0]
 8002790:	701a      	strb	r2, [r3, #0]
    char lon_hemi = lon_hemi_str[0];
 8002792:	24da      	movs	r4, #218	@ 0xda
 8002794:	193b      	adds	r3, r7, r4
 8002796:	22dc      	movs	r2, #220	@ 0xdc
 8002798:	18ba      	adds	r2, r7, r2
 800279a:	6812      	ldr	r2, [r2, #0]
 800279c:	7812      	ldrb	r2, [r2, #0]
 800279e:	701a      	strb	r2, [r3, #0]

    double lat = nmea_to_decimal(lat_str, lat_hemi);
 80027a0:	187b      	adds	r3, r7, r1
 80027a2:	781a      	ldrb	r2, [r3, #0]
 80027a4:	23e8      	movs	r3, #232	@ 0xe8
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	0011      	movs	r1, r2
 80027ac:	0018      	movs	r0, r3
 80027ae:	f7ff fe8f 	bl	80024d0 <nmea_to_decimal>
 80027b2:	0002      	movs	r2, r0
 80027b4:	000b      	movs	r3, r1
 80027b6:	25d0      	movs	r5, #208	@ 0xd0
 80027b8:	1979      	adds	r1, r7, r5
 80027ba:	600a      	str	r2, [r1, #0]
 80027bc:	604b      	str	r3, [r1, #4]
    double lon = nmea_to_decimal(lon_str, lon_hemi);
 80027be:	193b      	adds	r3, r7, r4
 80027c0:	781a      	ldrb	r2, [r3, #0]
 80027c2:	23e0      	movs	r3, #224	@ 0xe0
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	0011      	movs	r1, r2
 80027ca:	0018      	movs	r0, r3
 80027cc:	f7ff fe80 	bl	80024d0 <nmea_to_decimal>
 80027d0:	0002      	movs	r2, r0
 80027d2:	000b      	movs	r3, r1
 80027d4:	20c8      	movs	r0, #200	@ 0xc8
 80027d6:	1839      	adds	r1, r7, r0
 80027d8:	600a      	str	r2, [r1, #0]
 80027da:	604b      	str	r3, [r1, #4]

    out->valid_fix = 1;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	2201      	movs	r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
    out->latitude  = lat;
 80027e2:	6839      	ldr	r1, [r7, #0]
 80027e4:	197b      	adds	r3, r7, r5
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	608a      	str	r2, [r1, #8]
 80027ec:	60cb      	str	r3, [r1, #12]
    out->longitude = lon;
 80027ee:	6839      	ldr	r1, [r7, #0]
 80027f0:	183b      	adds	r3, r7, r0
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	610a      	str	r2, [r1, #16]
 80027f8:	614b      	str	r3, [r1, #20]

    return 1;
 80027fa:	2301      	movs	r3, #1
}
 80027fc:	0018      	movs	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	b03e      	add	sp, #248	@ 0xf8
 8002802:	bdb0      	pop	{r4, r5, r7, pc}
 8002804:	08008668 	.word	0x08008668

08002808 <gps_uart_rx_byte>:

static uint8_t rx_byte; /* singlebyte buffer for HAL UART IT */

/* Push a byte into ring buffer */
void gps_uart_rx_byte(uint8_t byte)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	0002      	movs	r2, r0
 8002810:	1dfb      	adds	r3, r7, #7
 8002812:	701a      	strb	r2, [r3, #0]
    uint16_t next = (uint16_t)((rx_head + 1U) % GPS_RX_BUFFER_SIZE);
 8002814:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <gps_uart_rx_byte+0x50>)
 8002816:	881b      	ldrh	r3, [r3, #0]
 8002818:	b29b      	uxth	r3, r3
 800281a:	3301      	adds	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	200e      	movs	r0, #14
 8002820:	183b      	adds	r3, r7, r0
 8002822:	21ff      	movs	r1, #255	@ 0xff
 8002824:	400a      	ands	r2, r1
 8002826:	801a      	strh	r2, [r3, #0]
    if (next != rx_tail) {
 8002828:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <gps_uart_rx_byte+0x54>)
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	b29b      	uxth	r3, r3
 800282e:	183a      	adds	r2, r7, r0
 8002830:	8812      	ldrh	r2, [r2, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d00b      	beq.n	800284e <gps_uart_rx_byte+0x46>
        rx_buf[rx_head] = byte;
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <gps_uart_rx_byte+0x50>)
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	0019      	movs	r1, r3
 800283e:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <gps_uart_rx_byte+0x58>)
 8002840:	1dfa      	adds	r2, r7, #7
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	545a      	strb	r2, [r3, r1]
        rx_head = next;
 8002846:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <gps_uart_rx_byte+0x50>)
 8002848:	183a      	adds	r2, r7, r0
 800284a:	8812      	ldrh	r2, [r2, #0]
 800284c:	801a      	strh	r2, [r3, #0]
    }
    /* else: buffer overflow, byte is dropped */
}
 800284e:	46c0      	nop			@ (mov r8, r8)
 8002850:	46bd      	mov	sp, r7
 8002852:	b004      	add	sp, #16
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	20000304 	.word	0x20000304
 800285c:	20000306 	.word	0x20000306
 8002860:	20000204 	.word	0x20000204

08002864 <gps_uart_init>:

/* Initialize UART2 reception in interrupt mode */
void gps_uart_init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
    /* Start first interruptdriven receive */
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8002868:	4904      	ldr	r1, [pc, #16]	@ (800287c <gps_uart_init+0x18>)
 800286a:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <gps_uart_init+0x1c>)
 800286c:	2201      	movs	r2, #1
 800286e:	0018      	movs	r0, r3
 8002870:	f001 fde7 	bl	8004442 <HAL_UART_Receive_IT>
}
 8002874:	46c0      	nop			@ (mov r8, r8)
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			@ (mov r8, r8)
 800287c:	20000308 	.word	0x20000308
 8002880:	20000390 	.word	0x20000390

08002884 <gps_uart_on_rx_complete>:

/* Called from HAL UART RX complete callback (see main.c) */
void gps_uart_on_rx_complete(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
    gps_uart_rx_byte(rx_byte);
 8002888:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <gps_uart_on_rx_complete+0x20>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	0018      	movs	r0, r3
 800288e:	f7ff ffbb 	bl	8002808 <gps_uart_rx_byte>
    /* Restart reception for next byte */
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8002892:	4904      	ldr	r1, [pc, #16]	@ (80028a4 <gps_uart_on_rx_complete+0x20>)
 8002894:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <gps_uart_on_rx_complete+0x24>)
 8002896:	2201      	movs	r2, #1
 8002898:	0018      	movs	r0, r3
 800289a:	f001 fdd2 	bl	8004442 <HAL_UART_Receive_IT>
}
 800289e:	46c0      	nop			@ (mov r8, r8)
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000308 	.word	0x20000308
 80028a8:	20000390 	.word	0x20000390

080028ac <rb_get_char>:

/* Get one byte from ring buffer, return -1 if empty */
static int rb_get_char(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
    if (rx_head == rx_tail) {
 80028b2:	4b11      	ldr	r3, [pc, #68]	@ (80028f8 <rb_get_char+0x4c>)
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <rb_get_char+0x50>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	429a      	cmp	r2, r3
 80028c0:	d102      	bne.n	80028c8 <rb_get_char+0x1c>
        return -1; /* empty */
 80028c2:	2301      	movs	r3, #1
 80028c4:	425b      	negs	r3, r3
 80028c6:	e013      	b.n	80028f0 <rb_get_char+0x44>
    }
    uint8_t c = rx_buf[rx_tail];
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <rb_get_char+0x50>)
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	0019      	movs	r1, r3
 80028d0:	1dfb      	adds	r3, r7, #7
 80028d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002900 <rb_get_char+0x54>)
 80028d4:	5c52      	ldrb	r2, [r2, r1]
 80028d6:	701a      	strb	r2, [r3, #0]
    rx_tail = (uint16_t)((rx_tail + 1U) % GPS_RX_BUFFER_SIZE);
 80028d8:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <rb_get_char+0x50>)
 80028da:	881b      	ldrh	r3, [r3, #0]
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3301      	adds	r3, #1
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	22ff      	movs	r2, #255	@ 0xff
 80028e4:	4013      	ands	r3, r2
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	4b04      	ldr	r3, [pc, #16]	@ (80028fc <rb_get_char+0x50>)
 80028ea:	801a      	strh	r2, [r3, #0]
    return (int)c;
 80028ec:	1dfb      	adds	r3, r7, #7
 80028ee:	781b      	ldrb	r3, [r3, #0]
}
 80028f0:	0018      	movs	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b002      	add	sp, #8
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000304 	.word	0x20000304
 80028fc:	20000306 	.word	0x20000306
 8002900:	20000204 	.word	0x20000204

08002904 <gps_uart_get_line>:

/* Assemble a full NMEA line ending with \n. Returns 1 if a line is copied. */
int gps_uart_get_line(char *out, int max_len)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
    static char line[GPS_LINE_BUFFER_SIZE];
    static int  idx = 0;

    if (out == NULL || max_len <= 0) {
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <gps_uart_get_line+0x16>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	dc01      	bgt.n	800291e <gps_uart_get_line+0x1a>
        return 0;
 800291a:	2300      	movs	r3, #0
 800291c:	e04c      	b.n	80029b8 <gps_uart_get_line+0xb4>
    }

    while (1) {
        int ch = rb_get_char();
 800291e:	f7ff ffc5 	bl	80028ac <rb_get_char>
 8002922:	0003      	movs	r3, r0
 8002924:	60fb      	str	r3, [r7, #12]
        if (ch < 0) {
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	da01      	bge.n	8002930 <gps_uart_get_line+0x2c>
            /* no more data */
            return 0;
 800292c:	2300      	movs	r3, #0
 800292e:	e043      	b.n	80029b8 <gps_uart_get_line+0xb4>
        }

        char c = (char)ch;
 8002930:	210b      	movs	r1, #11
 8002932:	187b      	adds	r3, r7, r1
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	701a      	strb	r2, [r3, #0]
        if (c == '\r') {
 8002938:	000a      	movs	r2, r1
 800293a:	18bb      	adds	r3, r7, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b0d      	cmp	r3, #13
 8002940:	d038      	beq.n	80029b4 <gps_uart_get_line+0xb0>
            /* skip */
            continue;
        }

        if (c == '\n') {
 8002942:	18bb      	adds	r3, r7, r2
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b0a      	cmp	r3, #10
 8002948:	d121      	bne.n	800298e <gps_uart_get_line+0x8a>
            /* end of line */
            line[idx] = '\0';
 800294a:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <gps_uart_get_line+0xbc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a1d      	ldr	r2, [pc, #116]	@ (80029c4 <gps_uart_get_line+0xc0>)
 8002950:	2100      	movs	r1, #0
 8002952:	54d1      	strb	r1, [r2, r3]
            if (idx > 0) {
 8002954:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <gps_uart_get_line+0xbc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	dd14      	ble.n	8002986 <gps_uart_get_line+0x82>
                /* copy to user buffer */
                if (idx >= max_len) {
 800295c:	4b18      	ldr	r3, [pc, #96]	@ (80029c0 <gps_uart_get_line+0xbc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	dc04      	bgt.n	8002970 <gps_uart_get_line+0x6c>
                    idx = 0;
 8002966:	4b16      	ldr	r3, [pc, #88]	@ (80029c0 <gps_uart_get_line+0xbc>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
                    return 0; /* line too long; drop */
 800296c:	2300      	movs	r3, #0
 800296e:	e023      	b.n	80029b8 <gps_uart_get_line+0xb4>
                }
                strcpy(out, line);
 8002970:	4a14      	ldr	r2, [pc, #80]	@ (80029c4 <gps_uart_get_line+0xc0>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	0011      	movs	r1, r2
 8002976:	0018      	movs	r0, r3
 8002978:	f003 fffd 	bl	8006976 <strcpy>
                idx = 0;
 800297c:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <gps_uart_get_line+0xbc>)
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
                return 1;
 8002982:	2301      	movs	r3, #1
 8002984:	e018      	b.n	80029b8 <gps_uart_get_line+0xb4>
            } else {
                /* empty line; ignore */
                idx = 0;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <gps_uart_get_line+0xbc>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
                continue;
 800298c:	e013      	b.n	80029b6 <gps_uart_get_line+0xb2>
            }
        }

        if (idx < (GPS_LINE_BUFFER_SIZE - 1)) {
 800298e:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <gps_uart_get_line+0xbc>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b7e      	cmp	r3, #126	@ 0x7e
 8002994:	dc0a      	bgt.n	80029ac <gps_uart_get_line+0xa8>
            line[idx++] = c;
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <gps_uart_get_line+0xbc>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	1c59      	adds	r1, r3, #1
 800299c:	4a08      	ldr	r2, [pc, #32]	@ (80029c0 <gps_uart_get_line+0xbc>)
 800299e:	6011      	str	r1, [r2, #0]
 80029a0:	4a08      	ldr	r2, [pc, #32]	@ (80029c4 <gps_uart_get_line+0xc0>)
 80029a2:	210b      	movs	r1, #11
 80029a4:	1879      	adds	r1, r7, r1
 80029a6:	7809      	ldrb	r1, [r1, #0]
 80029a8:	54d1      	strb	r1, [r2, r3]
 80029aa:	e7b8      	b.n	800291e <gps_uart_get_line+0x1a>
        } else {
            /* overflow in line buffer; reset */
            idx = 0;
 80029ac:	4b04      	ldr	r3, [pc, #16]	@ (80029c0 <gps_uart_get_line+0xbc>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	e7b4      	b.n	800291e <gps_uart_get_line+0x1a>
            continue;
 80029b4:	46c0      	nop			@ (mov r8, r8)
    while (1) {
 80029b6:	e7b2      	b.n	800291e <gps_uart_get_line+0x1a>
        }
    }
}
 80029b8:	0018      	movs	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b004      	add	sp, #16
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	2000030c 	.word	0x2000030c
 80029c4:	20000310 	.word	0x20000310

080029c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029c8:	b590      	push	{r4, r7, lr}
 80029ca:	b0a9      	sub	sp, #164	@ 0xa4
 80029cc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration */
  HAL_Init();
 80029ce:	f000 fca9 	bl	8003324 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  SystemClock_Config();
 80029d2:	f000 f88f 	bl	8002af4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029d6:	f000 f905 	bl	8002be4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80029da:	f000 f8d3 	bl	8002b84 <MX_USART2_UART_Init>
  gps_uart_init();
 80029de:	f7ff ff41 	bl	8002864 <gps_uart_init>

  /* USER CODE BEGIN 2 */
  sim808_init();
 80029e2:	f000 fa23 	bl	8002e2c <sim808_init>
  /* Welcome message */
  printf("\r\n");
 80029e6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <main+0x108>)
 80029e8:	0018      	movs	r0, r3
 80029ea:	f003 fe01 	bl	80065f0 <puts>
  printf("=============================================\r\n");
 80029ee:	4b39      	ldr	r3, [pc, #228]	@ (8002ad4 <main+0x10c>)
 80029f0:	0018      	movs	r0, r3
 80029f2:	f003 fdfd 	bl	80065f0 <puts>
  printf("  STM32F030C8 GPS Tracker - Phase 3 Demo\r\n");
 80029f6:	4b38      	ldr	r3, [pc, #224]	@ (8002ad8 <main+0x110>)
 80029f8:	0018      	movs	r0, r3
 80029fa:	f003 fdf9 	bl	80065f0 <puts>
  printf("  Hardware-Free Testing Mode\r\n");
 80029fe:	4b37      	ldr	r3, [pc, #220]	@ (8002adc <main+0x114>)
 8002a00:	0018      	movs	r0, r3
 8002a02:	f003 fdf5 	bl	80065f0 <puts>
  printf("=============================================\r\n");
 8002a06:	4b33      	ldr	r3, [pc, #204]	@ (8002ad4 <main+0x10c>)
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f003 fdf1 	bl	80065f0 <puts>
  printf("\r\n");
 8002a0e:	4b30      	ldr	r3, [pc, #192]	@ (8002ad0 <main+0x108>)
 8002a10:	0018      	movs	r0, r3
 8002a12:	f003 fded 	bl	80065f0 <puts>

  /* Run demo parser */
  demo_gps_parser();
 8002a16:	f000 f975 	bl	8002d04 <demo_gps_parser>

  printf("Press button or wait for real GPS data...\r\n");
 8002a1a:	4b31      	ldr	r3, [pc, #196]	@ (8002ae0 <main+0x118>)
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f003 fde7 	bl	80065f0 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	 sim808_task();
 8002a22:	f000 fa19 	bl	8002e58 <sim808_task>
    /* In demo mode: just wait or blink LED */
    /* If real hardware: this would poll UART for GPS data */

    static uint32_t last_blink = 0;
    if (HAL_GetTick() - last_blink >= 500) {
 8002a26:	f000 fcd7 	bl	80033d8 <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ae4 <main+0x11c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	1ad2      	subs	r2, r2, r3
 8002a32:	23fa      	movs	r3, #250	@ 0xfa
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d30a      	bcc.n	8002a50 <main+0x88>
        last_blink = HAL_GetTick();
 8002a3a:	f000 fccd 	bl	80033d8 <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	4b28      	ldr	r3, [pc, #160]	@ (8002ae4 <main+0x11c>)
 8002a42:	601a      	str	r2, [r3, #0]
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);  /* Blink LED */
 8002a44:	2390      	movs	r3, #144	@ 0x90
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	2110      	movs	r1, #16
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 ff8d 	bl	800396a <HAL_GPIO_TogglePin>
    }

    /* If UART data arrives, process it */
    char nmea_line[GPS_LINE_BUFFER_SIZE];
    if (gps_uart_get_line(nmea_line, sizeof(nmea_line))) {
 8002a50:	003b      	movs	r3, r7
 8002a52:	2180      	movs	r1, #128	@ 0x80
 8002a54:	0018      	movs	r0, r3
 8002a56:	f7ff ff55 	bl	8002904 <gps_uart_get_line>
 8002a5a:	1e03      	subs	r3, r0, #0
 8002a5c:	d0e1      	beq.n	8002a22 <main+0x5a>
        gps_fix_t fix;
        if (gps_parse_nmea(nmea_line, &fix)) {
 8002a5e:	2480      	movs	r4, #128	@ 0x80
 8002a60:	193a      	adds	r2, r7, r4
 8002a62:	003b      	movs	r3, r7
 8002a64:	0011      	movs	r1, r2
 8002a66:	0018      	movs	r0, r3
 8002a68:	f7ff fe02 	bl	8002670 <gps_parse_nmea>
 8002a6c:	1e03      	subs	r3, r0, #0
 8002a6e:	d0d8      	beq.n	8002a22 <main+0x5a>
            if (fix.valid_fix) {
 8002a70:	0021      	movs	r1, r4
 8002a72:	187b      	adds	r3, r7, r1
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d01d      	beq.n	8002ab6 <main+0xee>
                g_gps_fix = fix;
 8002a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae8 <main+0x120>)
 8002a7c:	187b      	adds	r3, r7, r1
 8002a7e:	0010      	movs	r0, r2
 8002a80:	0019      	movs	r1, r3
 8002a82:	2318      	movs	r3, #24
 8002a84:	001a      	movs	r2, r3
 8002a86:	f003 ff7e 	bl	8006986 <memcpy>
                printf("[LIVE GPS] Lat: %.6f  Lon: %.6f\r\n",
 8002a8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ae8 <main+0x120>)
 8002a8c:	6898      	ldr	r0, [r3, #8]
 8002a8e:	68d9      	ldr	r1, [r3, #12]
 8002a90:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <main+0x120>)
 8002a92:	691a      	ldr	r2, [r3, #16]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	4c15      	ldr	r4, [pc, #84]	@ (8002aec <main+0x124>)
 8002a98:	9200      	str	r2, [sp, #0]
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	0002      	movs	r2, r0
 8002a9e:	000b      	movs	r3, r1
 8002aa0:	0020      	movs	r0, r4
 8002aa2:	f003 fd3f 	bl	8006524 <iprintf>
                       g_gps_fix.latitude, g_gps_fix.longitude);
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002aa6:	2390      	movs	r3, #144	@ 0x90
 8002aa8:	05db      	lsls	r3, r3, #23
 8002aaa:	2201      	movs	r2, #1
 8002aac:	2110      	movs	r1, #16
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f000 ff3e 	bl	8003930 <HAL_GPIO_WritePin>
 8002ab4:	e7b5      	b.n	8002a22 <main+0x5a>
            } else {
                printf("[NO FIX]\r\n");
 8002ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <main+0x128>)
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f003 fd99 	bl	80065f0 <puts>
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002abe:	2390      	movs	r3, #144	@ 0x90
 8002ac0:	05db      	lsls	r3, r3, #23
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2110      	movs	r1, #16
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 ff32 	bl	8003930 <HAL_GPIO_WritePin>
  {
 8002acc:	e7a9      	b.n	8002a22 <main+0x5a>
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	0800878c 	.word	0x0800878c
 8002ad4:	08008790 	.word	0x08008790
 8002ad8:	080087c0 	.word	0x080087c0
 8002adc:	080087ec 	.word	0x080087ec
 8002ae0:	0800880c 	.word	0x0800880c
 8002ae4:	200004b8 	.word	0x200004b8
 8002ae8:	200004a0 	.word	0x200004a0
 8002aec:	08008838 	.word	0x08008838
 8002af0:	0800885c 	.word	0x0800885c

08002af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b091      	sub	sp, #68	@ 0x44
 8002af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002afa:	2410      	movs	r4, #16
 8002afc:	193b      	adds	r3, r7, r4
 8002afe:	0018      	movs	r0, r3
 8002b00:	2330      	movs	r3, #48	@ 0x30
 8002b02:	001a      	movs	r2, r3
 8002b04:	2100      	movs	r1, #0
 8002b06:	f003 fe69 	bl	80067dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b0a:	003b      	movs	r3, r7
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	2310      	movs	r3, #16
 8002b10:	001a      	movs	r2, r3
 8002b12:	2100      	movs	r1, #0
 8002b14:	f003 fe62 	bl	80067dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b18:	0021      	movs	r1, r4
 8002b1a:	187b      	adds	r3, r7, r1
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b20:	187b      	adds	r3, r7, r1
 8002b22:	2201      	movs	r2, #1
 8002b24:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	2202      	movs	r2, #2
 8002b2a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b2c:	187b      	adds	r3, r7, r1
 8002b2e:	2280      	movs	r2, #128	@ 0x80
 8002b30:	0252      	lsls	r2, r2, #9
 8002b32:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002b34:	187b      	adds	r3, r7, r1
 8002b36:	2280      	movs	r2, #128	@ 0x80
 8002b38:	0352      	lsls	r2, r2, #13
 8002b3a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002b3c:	187b      	adds	r3, r7, r1
 8002b3e:	2200      	movs	r2, #0
 8002b40:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b42:	187b      	adds	r3, r7, r1
 8002b44:	0018      	movs	r0, r3
 8002b46:	f000 ff2b 	bl	80039a0 <HAL_RCC_OscConfig>
 8002b4a:	1e03      	subs	r3, r0, #0
 8002b4c:	d001      	beq.n	8002b52 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002b4e:	f000 f955 	bl	8002dfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b52:	003b      	movs	r3, r7
 8002b54:	2207      	movs	r2, #7
 8002b56:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b58:	003b      	movs	r3, r7
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b5e:	003b      	movs	r3, r7
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b64:	003b      	movs	r3, r7
 8002b66:	2200      	movs	r2, #0
 8002b68:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b6a:	003b      	movs	r3, r7
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f001 fa30 	bl	8003fd4 <HAL_RCC_ClockConfig>
 8002b74:	1e03      	subs	r3, r0, #0
 8002b76:	d001      	beq.n	8002b7c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002b78:	f000 f940 	bl	8002dfc <Error_Handler>
  }
}
 8002b7c:	46c0      	nop			@ (mov r8, r8)
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b011      	add	sp, #68	@ 0x44
 8002b82:	bd90      	pop	{r4, r7, pc}

08002b84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b88:	4b14      	ldr	r3, [pc, #80]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002b8a:	4a15      	ldr	r2, [pc, #84]	@ (8002be0 <MX_USART2_UART_Init+0x5c>)
 8002b8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b8e:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002b90:	22e1      	movs	r2, #225	@ 0xe1
 8002b92:	0252      	lsls	r2, r2, #9
 8002b94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b96:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002baa:	220c      	movs	r2, #12
 8002bac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bae:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bb4:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bba:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bc0:	4b06      	ldr	r3, [pc, #24]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bc6:	4b05      	ldr	r3, [pc, #20]	@ (8002bdc <MX_USART2_UART_Init+0x58>)
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f001 fb47 	bl	800425c <HAL_UART_Init>
 8002bce:	1e03      	subs	r3, r0, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002bd2:	f000 f913 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000390 	.word	0x20000390
 8002be0:	40004400 	.word	0x40004400

08002be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002be4:	b590      	push	{r4, r7, lr}
 8002be6:	b089      	sub	sp, #36	@ 0x24
 8002be8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bea:	240c      	movs	r4, #12
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	0018      	movs	r0, r3
 8002bf0:	2314      	movs	r3, #20
 8002bf2:	001a      	movs	r2, r3
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	f003 fdf1 	bl	80067dc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bfa:	4b40      	ldr	r3, [pc, #256]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002bfc:	695a      	ldr	r2, [r3, #20]
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c00:	2180      	movs	r1, #128	@ 0x80
 8002c02:	0309      	lsls	r1, r1, #12
 8002c04:	430a      	orrs	r2, r1
 8002c06:	615a      	str	r2, [r3, #20]
 8002c08:	4b3c      	ldr	r3, [pc, #240]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	2380      	movs	r3, #128	@ 0x80
 8002c0e:	031b      	lsls	r3, r3, #12
 8002c10:	4013      	ands	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c16:	4b39      	ldr	r3, [pc, #228]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c18:	695a      	ldr	r2, [r3, #20]
 8002c1a:	4b38      	ldr	r3, [pc, #224]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c1c:	2180      	movs	r1, #128	@ 0x80
 8002c1e:	03c9      	lsls	r1, r1, #15
 8002c20:	430a      	orrs	r2, r1
 8002c22:	615a      	str	r2, [r3, #20]
 8002c24:	4b35      	ldr	r3, [pc, #212]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	03db      	lsls	r3, r3, #15
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	607b      	str	r3, [r7, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c32:	4b32      	ldr	r3, [pc, #200]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c38:	2180      	movs	r1, #128	@ 0x80
 8002c3a:	0289      	lsls	r1, r1, #10
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	615a      	str	r2, [r3, #20]
 8002c40:	4b2e      	ldr	r3, [pc, #184]	@ (8002cfc <MX_GPIO_Init+0x118>)
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	029b      	lsls	r3, r3, #10
 8002c48:	4013      	ands	r3, r2
 8002c4a:	603b      	str	r3, [r7, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002c4e:	2390      	movs	r3, #144	@ 0x90
 8002c50:	05db      	lsls	r3, r3, #23
 8002c52:	2200      	movs	r2, #0
 8002c54:	2110      	movs	r1, #16
 8002c56:	0018      	movs	r0, r3
 8002c58:	f000 fe6a 	bl	8003930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 8002c5c:	193b      	adds	r3, r7, r4
 8002c5e:	2280      	movs	r2, #128	@ 0x80
 8002c60:	0192      	lsls	r2, r2, #6
 8002c62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c64:	193b      	adds	r3, r7, r4
 8002c66:	2200      	movs	r2, #0
 8002c68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8002c70:	193b      	adds	r3, r7, r4
 8002c72:	4a23      	ldr	r2, [pc, #140]	@ (8002d00 <MX_GPIO_Init+0x11c>)
 8002c74:	0019      	movs	r1, r3
 8002c76:	0010      	movs	r0, r2
 8002c78:	f000 fcea 	bl	8003650 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 8002c7c:	193b      	adds	r3, r7, r4
 8002c7e:	2201      	movs	r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c82:	193b      	adds	r3, r7, r4
 8002c84:	2200      	movs	r2, #0
 8002c86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	193b      	adds	r3, r7, r4
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 8002c8e:	193a      	adds	r2, r7, r4
 8002c90:	2390      	movs	r3, #144	@ 0x90
 8002c92:	05db      	lsls	r3, r3, #23
 8002c94:	0011      	movs	r1, r2
 8002c96:	0018      	movs	r0, r3
 8002c98:	f000 fcda 	bl	8003650 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002c9c:	193b      	adds	r3, r7, r4
 8002c9e:	2210      	movs	r2, #16
 8002ca0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	193b      	adds	r3, r7, r4
 8002caa:	2200      	movs	r2, #0
 8002cac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002cb4:	193a      	adds	r2, r7, r4
 8002cb6:	2390      	movs	r3, #144	@ 0x90
 8002cb8:	05db      	lsls	r3, r3, #23
 8002cba:	0011      	movs	r1, r2
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 fcc7 	bl	8003650 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pins for USART1 (PA9=TX, PA10=RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;  /* PA9, PA10 */
 8002cc2:	0021      	movs	r1, r4
 8002cc4:	187b      	adds	r3, r7, r1
 8002cc6:	22c0      	movs	r2, #192	@ 0xc0
 8002cc8:	00d2      	lsls	r2, r2, #3
 8002cca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ccc:	187b      	adds	r3, r7, r1
 8002cce:	2202      	movs	r2, #2
 8002cd0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	187b      	adds	r3, r7, r1
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cd8:	187b      	adds	r3, r7, r1
 8002cda:	2203      	movs	r2, #3
 8002cdc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART1;     /* AF1 for USART1 on STM32F0 */
 8002cde:	187b      	adds	r3, r7, r1
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce4:	187a      	adds	r2, r7, r1
 8002ce6:	2390      	movs	r3, #144	@ 0x90
 8002ce8:	05db      	lsls	r3, r3, #23
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f000 fcaf 	bl	8003650 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b009      	add	sp, #36	@ 0x24
 8002cf8:	bd90      	pop	{r4, r7, pc}
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	48000800 	.word	0x48000800

08002d04 <demo_gps_parser>:
  * @brief Demo mode: test GPS parser with sample NMEA sentences
  * @param None
  * @retval None
  */
static void demo_gps_parser(void)
{
 8002d04:	b590      	push	{r4, r7, lr}
 8002d06:	b08b      	sub	sp, #44	@ 0x2c
 8002d08:	af02      	add	r7, sp, #8
    printf("\n=== GPS Parser Demo Mode ===\n");
 8002d0a:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <demo_gps_parser+0x9c>)
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	f003 fc6f 	bl	80065f0 <puts>
    printf("Testing %d NMEA sentences...\n\n", DEMO_NMEA_COUNT);
 8002d12:	4b24      	ldr	r3, [pc, #144]	@ (8002da4 <demo_gps_parser+0xa0>)
 8002d14:	2104      	movs	r1, #4
 8002d16:	0018      	movs	r0, r3
 8002d18:	f003 fc04 	bl	8006524 <iprintf>

    gps_fix_t fix;

    for (int i = 0; i < DEMO_NMEA_COUNT; i++) {
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	e033      	b.n	8002d8a <demo_gps_parser+0x86>
        printf("Sentence %d: %s\n", i + 1, demo_nmea_sentences[i]);
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	1c59      	adds	r1, r3, #1
 8002d26:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <demo_gps_parser+0xa4>)
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	0092      	lsls	r2, r2, #2
 8002d2c:	58d2      	ldr	r2, [r2, r3]
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dac <demo_gps_parser+0xa8>)
 8002d30:	0018      	movs	r0, r3
 8002d32:	f003 fbf7 	bl	8006524 <iprintf>

        if (gps_parse_nmea(demo_nmea_sentences[i], &fix)) {
 8002d36:	4b1c      	ldr	r3, [pc, #112]	@ (8002da8 <demo_gps_parser+0xa4>)
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	0092      	lsls	r2, r2, #2
 8002d3c:	58d3      	ldr	r3, [r2, r3]
 8002d3e:	003a      	movs	r2, r7
 8002d40:	0011      	movs	r1, r2
 8002d42:	0018      	movs	r0, r3
 8002d44:	f7ff fc94 	bl	8002670 <gps_parse_nmea>
 8002d48:	1e03      	subs	r3, r0, #0
 8002d4a:	d017      	beq.n	8002d7c <demo_gps_parser+0x78>
            if (fix.valid_fix) {
 8002d4c:	003b      	movs	r3, r7
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00e      	beq.n	8002d72 <demo_gps_parser+0x6e>
                printf("  [VALID] Lat: %.6f  Lon: %.6f\n\n",
 8002d54:	003b      	movs	r3, r7
 8002d56:	6898      	ldr	r0, [r3, #8]
 8002d58:	68d9      	ldr	r1, [r3, #12]
 8002d5a:	003b      	movs	r3, r7
 8002d5c:	691a      	ldr	r2, [r3, #16]
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	4c13      	ldr	r4, [pc, #76]	@ (8002db0 <demo_gps_parser+0xac>)
 8002d62:	9200      	str	r2, [sp, #0]
 8002d64:	9301      	str	r3, [sp, #4]
 8002d66:	0002      	movs	r2, r0
 8002d68:	000b      	movs	r3, r1
 8002d6a:	0020      	movs	r0, r4
 8002d6c:	f003 fbda 	bl	8006524 <iprintf>
 8002d70:	e008      	b.n	8002d84 <demo_gps_parser+0x80>
                       fix.latitude, fix.longitude);
            } else {
                printf("  [INVALID FIX] No GPS lock in this sentence\n\n");
 8002d72:	4b10      	ldr	r3, [pc, #64]	@ (8002db4 <demo_gps_parser+0xb0>)
 8002d74:	0018      	movs	r0, r3
 8002d76:	f003 fc3b 	bl	80065f0 <puts>
 8002d7a:	e003      	b.n	8002d84 <demo_gps_parser+0x80>
            }
        } else {
            printf("  [PARSE ERROR] Failed to parse sentence\n\n");
 8002d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <demo_gps_parser+0xb4>)
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f003 fc36 	bl	80065f0 <puts>
    for (int i = 0; i < DEMO_NMEA_COUNT; i++) {
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	3301      	adds	r3, #1
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	2b03      	cmp	r3, #3
 8002d8e:	d9c8      	bls.n	8002d22 <demo_gps_parser+0x1e>
        }
    }

    printf("=== Demo Complete ===\n\n");
 8002d90:	4b0a      	ldr	r3, [pc, #40]	@ (8002dbc <demo_gps_parser+0xb8>)
 8002d92:	0018      	movs	r0, r3
 8002d94:	f003 fc2c 	bl	80065f0 <puts>
}
 8002d98:	46c0      	nop			@ (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b009      	add	sp, #36	@ 0x24
 8002d9e:	bd90      	pop	{r4, r7, pc}
 8002da0:	08008868 	.word	0x08008868
 8002da4:	08008888 	.word	0x08008888
 8002da8:	20000000 	.word	0x20000000
 8002dac:	080088a8 	.word	0x080088a8
 8002db0:	080088bc 	.word	0x080088bc
 8002db4:	080088e4 	.word	0x080088e4
 8002db8:	08008914 	.word	0x08008914
 8002dbc:	08008940 	.word	0x08008940

08002dc0 <_write>:

/* USER CODE BEGIN 4 */
/* Override newlib _write for printf redirection */
int _write(int file, char *ptr, int len)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
    if (file == STDOUT_FILENO || file == STDERR_FILENO) {
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d002      	beq.n	8002dd8 <_write+0x18>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d109      	bne.n	8002dec <_write+0x2c>
        HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	23fa      	movs	r3, #250	@ 0xfa
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	68b9      	ldr	r1, [r7, #8]
 8002de2:	4805      	ldr	r0, [pc, #20]	@ (8002df8 <_write+0x38>)
 8002de4:	f001 fa8e 	bl	8004304 <HAL_UART_Transmit>
        return len;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	e001      	b.n	8002df0 <_write+0x30>
    }
    return -1;
 8002dec:	2301      	movs	r3, #1
 8002dee:	425b      	negs	r3, r3
}
 8002df0:	0018      	movs	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b004      	add	sp, #16
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000418 	.word	0x20000418

08002dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e00:	b672      	cpsid	i
}
 8002e02:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e04:	46c0      	nop			@ (mov r8, r8)
 8002e06:	e7fd      	b.n	8002e04 <Error_Handler+0x8>

08002e08 <HAL_UART_RxCpltCallback>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a04      	ldr	r2, [pc, #16]	@ (8002e28 <HAL_UART_RxCpltCallback+0x20>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d101      	bne.n	8002e1e <HAL_UART_RxCpltCallback+0x16>
        gps_uart_on_rx_complete();
 8002e1a:	f7ff fd33 	bl	8002884 <gps_uart_on_rx_complete>
    }
}
 8002e1e:	46c0      	nop			@ (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b002      	add	sp, #8
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	46c0      	nop			@ (mov r8, r8)
 8002e28:	40004400 	.word	0x40004400

08002e2c <sim808_init>:

/* Forwarddecl */
static void sim808_process_mock_responses(void);

void sim808_init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
#if SIM808_USE_MOCK
    sim808_mock_init();
 8002e30:	f000 f8dc 	bl	8002fec <sim808_mock_init>
#endif
    g_state = SIM808_STATE_INIT;
 8002e34:	4b05      	ldr	r3, [pc, #20]	@ (8002e4c <sim808_init+0x20>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	701a      	strb	r2, [r3, #0]
    g_last_tick = 0;
 8002e3a:	4b05      	ldr	r3, [pc, #20]	@ (8002e50 <sim808_init+0x24>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
    g_step = 0;
 8002e40:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <sim808_init+0x28>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	200004bc 	.word	0x200004bc
 8002e50:	200004c0 	.word	0x200004c0
 8002e54:	200004c4 	.word	0x200004c4

08002e58 <sim808_task>:
{
    return g_state;
}

void sim808_task(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
#if SIM808_USE_MOCK
    sim808_mock_task();
 8002e5c:	f000 f93c 	bl	80030d8 <sim808_mock_task>
    sim808_process_mock_responses();
 8002e60:	f000 f804 	bl	8002e6c <sim808_process_mock_responses>
#endif
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <sim808_process_mock_responses>:
   step 1: wait OK, then send "AT+CGATT?"
   step 2: wait +CGATT:1 and OK, then send "AT+CGNSPWR=1"
   step 3: wait OK, then consider GPS ON and go to READY
*/
static void sim808_process_mock_responses(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
    static char line[64];

    /* If still initializing, drive the sequence */
    if (g_state == SIM808_STATE_INIT) {
 8002e70:	4b31      	ldr	r3, [pc, #196]	@ (8002f38 <sim808_process_mock_responses+0xcc>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d153      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
        if (g_step == 0) {
 8002e78:	4b30      	ldr	r3, [pc, #192]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d14f      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
            sim808_mock_send_command("AT");
 8002e80:	4b2f      	ldr	r3, [pc, #188]	@ (8002f40 <sim808_process_mock_responses+0xd4>)
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 f8c6 	bl	8003014 <sim808_mock_send_command>
            g_step = 1;
 8002e88:	4b2c      	ldr	r3, [pc, #176]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	701a      	strb	r2, [r3, #0]
        }
    }

    while (sim808_mock_get_line(line, sizeof(line))) {
 8002e8e:	e047      	b.n	8002f20 <sim808_process_mock_responses+0xb4>
        if (g_step == 1) {
 8002e90:	4b2a      	ldr	r3, [pc, #168]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d112      	bne.n	8002ebe <sim808_process_mock_responses+0x52>
            if (strcmp(line, "OK") == 0) {
 8002e98:	4a2a      	ldr	r2, [pc, #168]	@ (8002f44 <sim808_process_mock_responses+0xd8>)
 8002e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002f48 <sim808_process_mock_responses+0xdc>)
 8002e9c:	0011      	movs	r1, r2
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f7fd f932 	bl	8000108 <strcmp>
 8002ea4:	1e03      	subs	r3, r0, #0
 8002ea6:	d13b      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
                sim808_mock_send_command("AT+CGATT?");
 8002ea8:	4b28      	ldr	r3, [pc, #160]	@ (8002f4c <sim808_process_mock_responses+0xe0>)
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f000 f8b2 	bl	8003014 <sim808_mock_send_command>
                g_state = SIM808_STATE_GPRS_ATTACH;
 8002eb0:	4b21      	ldr	r3, [pc, #132]	@ (8002f38 <sim808_process_mock_responses+0xcc>)
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	701a      	strb	r2, [r3, #0]
                g_step = 2;
 8002eb6:	4b21      	ldr	r3, [pc, #132]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002eb8:	2202      	movs	r2, #2
 8002eba:	701a      	strb	r2, [r3, #0]
 8002ebc:	e030      	b.n	8002f20 <sim808_process_mock_responses+0xb4>
            }
        } else if (g_step == 2) {
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d11a      	bne.n	8002efc <sim808_process_mock_responses+0x90>
            if (strncmp(line, "+CGATT: 1", 9) == 0) {
 8002ec6:	4922      	ldr	r1, [pc, #136]	@ (8002f50 <sim808_process_mock_responses+0xe4>)
 8002ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8002f48 <sim808_process_mock_responses+0xdc>)
 8002eca:	2209      	movs	r2, #9
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f003 fc9b 	bl	8006808 <strncmp>
 8002ed2:	1e03      	subs	r3, r0, #0
 8002ed4:	d024      	beq.n	8002f20 <sim808_process_mock_responses+0xb4>
                /* attached, wait for OK */
            } else if (strcmp(line, "OK") == 0) {
 8002ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8002f44 <sim808_process_mock_responses+0xd8>)
 8002ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f48 <sim808_process_mock_responses+0xdc>)
 8002eda:	0011      	movs	r1, r2
 8002edc:	0018      	movs	r0, r3
 8002ede:	f7fd f913 	bl	8000108 <strcmp>
 8002ee2:	1e03      	subs	r3, r0, #0
 8002ee4:	d11c      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
                sim808_mock_send_command("AT+CGNSPWR=1");
 8002ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8002f54 <sim808_process_mock_responses+0xe8>)
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 f893 	bl	8003014 <sim808_mock_send_command>
                g_state = SIM808_STATE_GPS_ON;
 8002eee:	4b12      	ldr	r3, [pc, #72]	@ (8002f38 <sim808_process_mock_responses+0xcc>)
 8002ef0:	2203      	movs	r2, #3
 8002ef2:	701a      	strb	r2, [r3, #0]
                g_step = 3;
 8002ef4:	4b11      	ldr	r3, [pc, #68]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	701a      	strb	r2, [r3, #0]
 8002efa:	e011      	b.n	8002f20 <sim808_process_mock_responses+0xb4>
            }
        } else if (g_step == 3) {
 8002efc:	4b0f      	ldr	r3, [pc, #60]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	d10d      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
            if (strcmp(line, "OK") == 0) {
 8002f04:	4a0f      	ldr	r2, [pc, #60]	@ (8002f44 <sim808_process_mock_responses+0xd8>)
 8002f06:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <sim808_process_mock_responses+0xdc>)
 8002f08:	0011      	movs	r1, r2
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7fd f8fc 	bl	8000108 <strcmp>
 8002f10:	1e03      	subs	r3, r0, #0
 8002f12:	d105      	bne.n	8002f20 <sim808_process_mock_responses+0xb4>
                g_state = SIM808_STATE_READY;
 8002f14:	4b08      	ldr	r3, [pc, #32]	@ (8002f38 <sim808_process_mock_responses+0xcc>)
 8002f16:	2204      	movs	r2, #4
 8002f18:	701a      	strb	r2, [r3, #0]
                g_step = 4;
 8002f1a:	4b08      	ldr	r3, [pc, #32]	@ (8002f3c <sim808_process_mock_responses+0xd0>)
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	701a      	strb	r2, [r3, #0]
    while (sim808_mock_get_line(line, sizeof(line))) {
 8002f20:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <sim808_process_mock_responses+0xdc>)
 8002f22:	2140      	movs	r1, #64	@ 0x40
 8002f24:	0018      	movs	r0, r3
 8002f26:	f000 f8dd 	bl	80030e4 <sim808_mock_get_line>
 8002f2a:	1e03      	subs	r3, r0, #0
 8002f2c:	d1b0      	bne.n	8002e90 <sim808_process_mock_responses+0x24>
            }
        }
    }
}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	200004bc 	.word	0x200004bc
 8002f3c:	200004c4 	.word	0x200004c4
 8002f40:	08008958 	.word	0x08008958
 8002f44:	0800895c 	.word	0x0800895c
 8002f48:	200004c8 	.word	0x200004c8
 8002f4c:	08008960 	.word	0x08008960
 8002f50:	0800896c 	.word	0x0800896c
 8002f54:	08008978 	.word	0x08008978

08002f58 <mock_push_line>:
static int   mock_head = 0;
static int   mock_tail = 0;
static int   initialized = 0;

static void mock_push_line(const char *s)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d035      	beq.n	8002fd2 <mock_push_line+0x7a>
    strncpy(mock_lines[mock_head], s, MOCK_MAX_LINE_LEN - 1);
 8002f66:	4b1d      	ldr	r3, [pc, #116]	@ (8002fdc <mock_push_line+0x84>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	019a      	lsls	r2, r3, #6
 8002f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe0 <mock_push_line+0x88>)
 8002f6e:	18d3      	adds	r3, r2, r3
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	223f      	movs	r2, #63	@ 0x3f
 8002f74:	0018      	movs	r0, r3
 8002f76:	f003 fc58 	bl	800682a <strncpy>
    mock_lines[mock_head][MOCK_MAX_LINE_LEN - 1] = '\0';
 8002f7a:	4b18      	ldr	r3, [pc, #96]	@ (8002fdc <mock_push_line+0x84>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a18      	ldr	r2, [pc, #96]	@ (8002fe0 <mock_push_line+0x88>)
 8002f80:	213f      	movs	r1, #63	@ 0x3f
 8002f82:	019b      	lsls	r3, r3, #6
 8002f84:	18d3      	adds	r3, r2, r3
 8002f86:	185b      	adds	r3, r3, r1
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
    mock_head = (mock_head + 1) % MOCK_MAX_LINES;
 8002f8c:	4b13      	ldr	r3, [pc, #76]	@ (8002fdc <mock_push_line+0x84>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	3301      	adds	r3, #1
 8002f92:	4a14      	ldr	r2, [pc, #80]	@ (8002fe4 <mock_push_line+0x8c>)
 8002f94:	4013      	ands	r3, r2
 8002f96:	d504      	bpl.n	8002fa2 <mock_push_line+0x4a>
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	2208      	movs	r2, #8
 8002f9c:	4252      	negs	r2, r2
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8002fdc <mock_push_line+0x84>)
 8002fa6:	601a      	str	r2, [r3, #0]
    if (mock_head == mock_tail) {
 8002fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fdc <mock_push_line+0x84>)
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe8 <mock_push_line+0x90>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d10f      	bne.n	8002fd4 <mock_push_line+0x7c>
        mock_tail = (mock_tail + 1) % MOCK_MAX_LINES; /* overwrite oldest */
 8002fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe8 <mock_push_line+0x90>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe4 <mock_push_line+0x8c>)
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d504      	bpl.n	8002fca <mock_push_line+0x72>
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	2208      	movs	r2, #8
 8002fc4:	4252      	negs	r2, r2
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	3301      	adds	r3, #1
 8002fca:	001a      	movs	r2, r3
 8002fcc:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <mock_push_line+0x90>)
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	e000      	b.n	8002fd4 <mock_push_line+0x7c>
    if (!s) return;
 8002fd2:	46c0      	nop			@ (mov r8, r8)
    }
}
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	b002      	add	sp, #8
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	46c0      	nop			@ (mov r8, r8)
 8002fdc:	20000708 	.word	0x20000708
 8002fe0:	20000508 	.word	0x20000508
 8002fe4:	80000007 	.word	0x80000007
 8002fe8:	2000070c 	.word	0x2000070c

08002fec <sim808_mock_init>:

void sim808_mock_init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
    mock_head = 0;
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <sim808_mock_init+0x1c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
    mock_tail = 0;
 8002ff6:	4b05      	ldr	r3, [pc, #20]	@ (800300c <sim808_mock_init+0x20>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
    initialized = 1;
 8002ffc:	4b04      	ldr	r3, [pc, #16]	@ (8003010 <sim808_mock_init+0x24>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]
    /* On power-up, SIM808 typically responds "OK" to basic AT */
}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000708 	.word	0x20000708
 800300c:	2000070c 	.word	0x2000070c
 8003010:	20000710 	.word	0x20000710

08003014 <sim808_mock_send_command>:

void sim808_mock_send_command(const char *cmd)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
    if (!initialized || !cmd) return;
 800301c:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <sim808_mock_send_command+0xa0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d043      	beq.n	80030ac <sim808_mock_send_command+0x98>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d040      	beq.n	80030ac <sim808_mock_send_command+0x98>

    if (strcmp(cmd, "AT") == 0) {
 800302a:	4a23      	ldr	r2, [pc, #140]	@ (80030b8 <sim808_mock_send_command+0xa4>)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0011      	movs	r1, r2
 8003030:	0018      	movs	r0, r3
 8003032:	f7fd f869 	bl	8000108 <strcmp>
 8003036:	1e03      	subs	r3, r0, #0
 8003038:	d104      	bne.n	8003044 <sim808_mock_send_command+0x30>
        mock_push_line("OK");
 800303a:	4b20      	ldr	r3, [pc, #128]	@ (80030bc <sim808_mock_send_command+0xa8>)
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff ff8b 	bl	8002f58 <mock_push_line>
 8003042:	e034      	b.n	80030ae <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGATT?") == 0) {
 8003044:	4a1e      	ldr	r2, [pc, #120]	@ (80030c0 <sim808_mock_send_command+0xac>)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	0011      	movs	r1, r2
 800304a:	0018      	movs	r0, r3
 800304c:	f7fd f85c 	bl	8000108 <strcmp>
 8003050:	1e03      	subs	r3, r0, #0
 8003052:	d108      	bne.n	8003066 <sim808_mock_send_command+0x52>
        mock_push_line("+CGATT: 1");
 8003054:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <sim808_mock_send_command+0xb0>)
 8003056:	0018      	movs	r0, r3
 8003058:	f7ff ff7e 	bl	8002f58 <mock_push_line>
        mock_push_line("OK");
 800305c:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <sim808_mock_send_command+0xa8>)
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff ff7a 	bl	8002f58 <mock_push_line>
 8003064:	e023      	b.n	80030ae <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGNSPWR=1") == 0) {
 8003066:	4a18      	ldr	r2, [pc, #96]	@ (80030c8 <sim808_mock_send_command+0xb4>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	0011      	movs	r1, r2
 800306c:	0018      	movs	r0, r3
 800306e:	f7fd f84b 	bl	8000108 <strcmp>
 8003072:	1e03      	subs	r3, r0, #0
 8003074:	d104      	bne.n	8003080 <sim808_mock_send_command+0x6c>
        mock_push_line("OK");
 8003076:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <sim808_mock_send_command+0xa8>)
 8003078:	0018      	movs	r0, r3
 800307a:	f7ff ff6d 	bl	8002f58 <mock_push_line>
 800307e:	e016      	b.n	80030ae <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGNSINF") == 0) {
 8003080:	4a12      	ldr	r2, [pc, #72]	@ (80030cc <sim808_mock_send_command+0xb8>)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	0011      	movs	r1, r2
 8003086:	0018      	movs	r0, r3
 8003088:	f7fd f83e 	bl	8000108 <strcmp>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d108      	bne.n	80030a2 <sim808_mock_send_command+0x8e>
        /* Fake GPS info: 1,1,20250101...,lat,lon,... */
        mock_push_line("+CGNSINF: 1,1,20250101,4807.038,N,01131.000,E,0.0");
 8003090:	4b0f      	ldr	r3, [pc, #60]	@ (80030d0 <sim808_mock_send_command+0xbc>)
 8003092:	0018      	movs	r0, r3
 8003094:	f7ff ff60 	bl	8002f58 <mock_push_line>
        mock_push_line("OK");
 8003098:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <sim808_mock_send_command+0xa8>)
 800309a:	0018      	movs	r0, r3
 800309c:	f7ff ff5c 	bl	8002f58 <mock_push_line>
 80030a0:	e005      	b.n	80030ae <sim808_mock_send_command+0x9a>
    } else {
        mock_push_line("ERROR");
 80030a2:	4b0c      	ldr	r3, [pc, #48]	@ (80030d4 <sim808_mock_send_command+0xc0>)
 80030a4:	0018      	movs	r0, r3
 80030a6:	f7ff ff57 	bl	8002f58 <mock_push_line>
 80030aa:	e000      	b.n	80030ae <sim808_mock_send_command+0x9a>
    if (!initialized || !cmd) return;
 80030ac:	46c0      	nop			@ (mov r8, r8)
    }
}
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000710 	.word	0x20000710
 80030b8:	08008988 	.word	0x08008988
 80030bc:	0800898c 	.word	0x0800898c
 80030c0:	08008990 	.word	0x08008990
 80030c4:	0800899c 	.word	0x0800899c
 80030c8:	080089a8 	.word	0x080089a8
 80030cc:	080089b8 	.word	0x080089b8
 80030d0:	080089c4 	.word	0x080089c4
 80030d4:	080089f8 	.word	0x080089f8

080030d8 <sim808_mock_task>:

void sim808_mock_task(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
    /* For now, nothing time-based; could simulate delays later */
}
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <sim808_mock_get_line>:

int sim808_mock_get_line(char *out, int max_len)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
    if (!initialized || !out || max_len <= 0) return 0;
 80030ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003160 <sim808_mock_get_line+0x7c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <sim808_mock_get_line+0x1e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d002      	beq.n	8003102 <sim808_mock_get_line+0x1e>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	dc01      	bgt.n	8003106 <sim808_mock_get_line+0x22>
 8003102:	2300      	movs	r3, #0
 8003104:	e028      	b.n	8003158 <sim808_mock_get_line+0x74>
    if (mock_head == mock_tail) return 0; /* no data */
 8003106:	4b17      	ldr	r3, [pc, #92]	@ (8003164 <sim808_mock_get_line+0x80>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <sim808_mock_get_line+0x84>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d101      	bne.n	8003116 <sim808_mock_get_line+0x32>
 8003112:	2300      	movs	r3, #0
 8003114:	e020      	b.n	8003158 <sim808_mock_get_line+0x74>

    strncpy(out, mock_lines[mock_tail], max_len - 1);
 8003116:	4b14      	ldr	r3, [pc, #80]	@ (8003168 <sim808_mock_get_line+0x84>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	019a      	lsls	r2, r3, #6
 800311c:	4b13      	ldr	r3, [pc, #76]	@ (800316c <sim808_mock_get_line+0x88>)
 800311e:	18d1      	adds	r1, r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	3b01      	subs	r3, #1
 8003124:	001a      	movs	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0018      	movs	r0, r3
 800312a:	f003 fb7e 	bl	800682a <strncpy>
    out[max_len - 1] = '\0';
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	3b01      	subs	r3, #1
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	18d3      	adds	r3, r2, r3
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
    mock_tail = (mock_tail + 1) % MOCK_MAX_LINES;
 800313a:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <sim808_mock_get_line+0x84>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3301      	adds	r3, #1
 8003140:	4a0b      	ldr	r2, [pc, #44]	@ (8003170 <sim808_mock_get_line+0x8c>)
 8003142:	4013      	ands	r3, r2
 8003144:	d504      	bpl.n	8003150 <sim808_mock_get_line+0x6c>
 8003146:	3b01      	subs	r3, #1
 8003148:	2208      	movs	r2, #8
 800314a:	4252      	negs	r2, r2
 800314c:	4313      	orrs	r3, r2
 800314e:	3301      	adds	r3, #1
 8003150:	001a      	movs	r2, r3
 8003152:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <sim808_mock_get_line+0x84>)
 8003154:	601a      	str	r2, [r3, #0]
    return 1;
 8003156:	2301      	movs	r3, #1
}
 8003158:	0018      	movs	r0, r3
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}
 8003160:	20000710 	.word	0x20000710
 8003164:	20000708 	.word	0x20000708
 8003168:	2000070c 	.word	0x2000070c
 800316c:	20000508 	.word	0x20000508
 8003170:	80000007 	.word	0x80000007

08003174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317a:	4b0f      	ldr	r3, [pc, #60]	@ (80031b8 <HAL_MspInit+0x44>)
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <HAL_MspInit+0x44>)
 8003180:	2101      	movs	r1, #1
 8003182:	430a      	orrs	r2, r1
 8003184:	619a      	str	r2, [r3, #24]
 8003186:	4b0c      	ldr	r3, [pc, #48]	@ (80031b8 <HAL_MspInit+0x44>)
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2201      	movs	r2, #1
 800318c:	4013      	ands	r3, r2
 800318e:	607b      	str	r3, [r7, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <HAL_MspInit+0x44>)
 8003194:	69da      	ldr	r2, [r3, #28]
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <HAL_MspInit+0x44>)
 8003198:	2180      	movs	r1, #128	@ 0x80
 800319a:	0549      	lsls	r1, r1, #21
 800319c:	430a      	orrs	r2, r1
 800319e:	61da      	str	r2, [r3, #28]
 80031a0:	4b05      	ldr	r3, [pc, #20]	@ (80031b8 <HAL_MspInit+0x44>)
 80031a2:	69da      	ldr	r2, [r3, #28]
 80031a4:	2380      	movs	r3, #128	@ 0x80
 80031a6:	055b      	lsls	r3, r3, #21
 80031a8:	4013      	ands	r3, r2
 80031aa:	603b      	str	r3, [r7, #0]
 80031ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	46bd      	mov	sp, r7
 80031b2:	b002      	add	sp, #8
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	46c0      	nop			@ (mov r8, r8)
 80031b8:	40021000 	.word	0x40021000

080031bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b08d      	sub	sp, #52	@ 0x34
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c4:	241c      	movs	r4, #28
 80031c6:	193b      	adds	r3, r7, r4
 80031c8:	0018      	movs	r0, r3
 80031ca:	2314      	movs	r3, #20
 80031cc:	001a      	movs	r2, r3
 80031ce:	2100      	movs	r1, #0
 80031d0:	f003 fb04 	bl	80067dc <memset>
  if(huart->Instance==USART1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a39      	ldr	r2, [pc, #228]	@ (80032c0 <HAL_UART_MspInit+0x104>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d134      	bne.n	8003248 <HAL_UART_MspInit+0x8c>
  {
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031de:	4b39      	ldr	r3, [pc, #228]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 80031e0:	699a      	ldr	r2, [r3, #24]
 80031e2:	4b38      	ldr	r3, [pc, #224]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 80031e4:	2180      	movs	r1, #128	@ 0x80
 80031e6:	01c9      	lsls	r1, r1, #7
 80031e8:	430a      	orrs	r2, r1
 80031ea:	619a      	str	r2, [r3, #24]
 80031ec:	4b35      	ldr	r3, [pc, #212]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 80031ee:	699a      	ldr	r2, [r3, #24]
 80031f0:	2380      	movs	r3, #128	@ 0x80
 80031f2:	01db      	lsls	r3, r3, #7
 80031f4:	4013      	ands	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
 80031f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fa:	4b32      	ldr	r3, [pc, #200]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 80031fc:	695a      	ldr	r2, [r3, #20]
 80031fe:	4b31      	ldr	r3, [pc, #196]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003200:	2180      	movs	r1, #128	@ 0x80
 8003202:	0289      	lsls	r1, r1, #10
 8003204:	430a      	orrs	r2, r1
 8003206:	615a      	str	r2, [r3, #20]
 8003208:	4b2e      	ldr	r3, [pc, #184]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	2380      	movs	r3, #128	@ 0x80
 800320e:	029b      	lsls	r3, r3, #10
 8003210:	4013      	ands	r3, r2
 8003212:	617b      	str	r3, [r7, #20]
 8003214:	697b      	ldr	r3, [r7, #20]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10    ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003216:	193b      	adds	r3, r7, r4
 8003218:	22c0      	movs	r2, #192	@ 0xc0
 800321a:	00d2      	lsls	r2, r2, #3
 800321c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321e:	0021      	movs	r1, r4
 8003220:	187b      	adds	r3, r7, r1
 8003222:	2202      	movs	r2, #2
 8003224:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003226:	187b      	adds	r3, r7, r1
 8003228:	2200      	movs	r2, #0
 800322a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800322c:	187b      	adds	r3, r7, r1
 800322e:	2203      	movs	r2, #3
 8003230:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003232:	187b      	adds	r3, r7, r1
 8003234:	2201      	movs	r2, #1
 8003236:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003238:	187a      	adds	r2, r7, r1
 800323a:	2390      	movs	r3, #144	@ 0x90
 800323c:	05db      	lsls	r3, r3, #23
 800323e:	0011      	movs	r1, r2
 8003240:	0018      	movs	r0, r3
 8003242:	f000 fa05 	bl	8003650 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 8003246:	e037      	b.n	80032b8 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1e      	ldr	r2, [pc, #120]	@ (80032c8 <HAL_UART_MspInit+0x10c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d132      	bne.n	80032b8 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003252:	4b1c      	ldr	r3, [pc, #112]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	4b1b      	ldr	r3, [pc, #108]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003258:	2180      	movs	r1, #128	@ 0x80
 800325a:	0289      	lsls	r1, r1, #10
 800325c:	430a      	orrs	r2, r1
 800325e:	61da      	str	r2, [r3, #28]
 8003260:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	2380      	movs	r3, #128	@ 0x80
 8003266:	029b      	lsls	r3, r3, #10
 8003268:	4013      	ands	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
 800326c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003270:	695a      	ldr	r2, [r3, #20]
 8003272:	4b14      	ldr	r3, [pc, #80]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 8003274:	2180      	movs	r1, #128	@ 0x80
 8003276:	0289      	lsls	r1, r1, #10
 8003278:	430a      	orrs	r2, r1
 800327a:	615a      	str	r2, [r3, #20]
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <HAL_UART_MspInit+0x108>)
 800327e:	695a      	ldr	r2, [r3, #20]
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	029b      	lsls	r3, r3, #10
 8003284:	4013      	ands	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800328a:	211c      	movs	r1, #28
 800328c:	187b      	adds	r3, r7, r1
 800328e:	220c      	movs	r2, #12
 8003290:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003292:	187b      	adds	r3, r7, r1
 8003294:	2202      	movs	r2, #2
 8003296:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003298:	187b      	adds	r3, r7, r1
 800329a:	2200      	movs	r2, #0
 800329c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800329e:	187b      	adds	r3, r7, r1
 80032a0:	2203      	movs	r2, #3
 80032a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80032a4:	187b      	adds	r3, r7, r1
 80032a6:	2201      	movs	r2, #1
 80032a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032aa:	187a      	adds	r2, r7, r1
 80032ac:	2390      	movs	r3, #144	@ 0x90
 80032ae:	05db      	lsls	r3, r3, #23
 80032b0:	0011      	movs	r1, r2
 80032b2:	0018      	movs	r0, r3
 80032b4:	f000 f9cc 	bl	8003650 <HAL_GPIO_Init>
}
 80032b8:	46c0      	nop			@ (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b00d      	add	sp, #52	@ 0x34
 80032be:	bd90      	pop	{r4, r7, pc}
 80032c0:	40013800 	.word	0x40013800
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40004400 	.word	0x40004400

080032cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032d0:	46c0      	nop			@ (mov r8, r8)
 80032d2:	e7fd      	b.n	80032d0 <NMI_Handler+0x4>

080032d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d8:	46c0      	nop			@ (mov r8, r8)
 80032da:	e7fd      	b.n	80032d8 <HardFault_Handler+0x4>

080032dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80032e0:	46c0      	nop			@ (mov r8, r8)
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032f4:	f000 f85e 	bl	80033b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032f8:	46c0      	nop			@ (mov r8, r8)
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003304:	4b03      	ldr	r3, [pc, #12]	@ (8003314 <USART2_IRQHandler+0x14>)
 8003306:	0018      	movs	r0, r3
 8003308:	f001 f8f2 	bl	80044f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800330c:	46c0      	nop			@ (mov r8, r8)
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	20000390 	.word	0x20000390

08003318 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
	...

08003324 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003328:	4b07      	ldr	r3, [pc, #28]	@ (8003348 <HAL_Init+0x24>)
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	4b06      	ldr	r3, [pc, #24]	@ (8003348 <HAL_Init+0x24>)
 800332e:	2110      	movs	r1, #16
 8003330:	430a      	orrs	r2, r1
 8003332:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003334:	2003      	movs	r0, #3
 8003336:	f000 f809 	bl	800334c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800333a:	f7ff ff1b 	bl	8003174 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	0018      	movs	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	40022000 	.word	0x40022000

0800334c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800334c:	b590      	push	{r4, r7, lr}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003354:	4b14      	ldr	r3, [pc, #80]	@ (80033a8 <HAL_InitTick+0x5c>)
 8003356:	681c      	ldr	r4, [r3, #0]
 8003358:	4b14      	ldr	r3, [pc, #80]	@ (80033ac <HAL_InitTick+0x60>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	0019      	movs	r1, r3
 800335e:	23fa      	movs	r3, #250	@ 0xfa
 8003360:	0098      	lsls	r0, r3, #2
 8003362:	f7fc fef7 	bl	8000154 <__udivsi3>
 8003366:	0003      	movs	r3, r0
 8003368:	0019      	movs	r1, r3
 800336a:	0020      	movs	r0, r4
 800336c:	f7fc fef2 	bl	8000154 <__udivsi3>
 8003370:	0003      	movs	r3, r0
 8003372:	0018      	movs	r0, r3
 8003374:	f000 f8e1 	bl	800353a <HAL_SYSTICK_Config>
 8003378:	1e03      	subs	r3, r0, #0
 800337a:	d001      	beq.n	8003380 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e00f      	b.n	80033a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b03      	cmp	r3, #3
 8003384:	d80b      	bhi.n	800339e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	2301      	movs	r3, #1
 800338a:	425b      	negs	r3, r3
 800338c:	2200      	movs	r2, #0
 800338e:	0018      	movs	r0, r3
 8003390:	f000 f8be 	bl	8003510 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003394:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <HAL_InitTick+0x64>)
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800339a:	2300      	movs	r3, #0
 800339c:	e000      	b.n	80033a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b003      	add	sp, #12
 80033a6:	bd90      	pop	{r4, r7, pc}
 80033a8:	20000010 	.word	0x20000010
 80033ac:	20000018 	.word	0x20000018
 80033b0:	20000014 	.word	0x20000014

080033b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_IncTick+0x1c>)
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	001a      	movs	r2, r3
 80033be:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <HAL_IncTick+0x20>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	18d2      	adds	r2, r2, r3
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_IncTick+0x20>)
 80033c6:	601a      	str	r2, [r3, #0]
}
 80033c8:	46c0      	nop			@ (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	46c0      	nop			@ (mov r8, r8)
 80033d0:	20000018 	.word	0x20000018
 80033d4:	20000714 	.word	0x20000714

080033d8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  return uwTick;
 80033dc:	4b02      	ldr	r3, [pc, #8]	@ (80033e8 <HAL_GetTick+0x10>)
 80033de:	681b      	ldr	r3, [r3, #0]
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	20000714 	.word	0x20000714

080033ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	0002      	movs	r2, r0
 80033f4:	6039      	str	r1, [r7, #0]
 80033f6:	1dfb      	adds	r3, r7, #7
 80033f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033fa:	1dfb      	adds	r3, r7, #7
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8003400:	d828      	bhi.n	8003454 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003402:	4a2f      	ldr	r2, [pc, #188]	@ (80034c0 <__NVIC_SetPriority+0xd4>)
 8003404:	1dfb      	adds	r3, r7, #7
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	b25b      	sxtb	r3, r3
 800340a:	089b      	lsrs	r3, r3, #2
 800340c:	33c0      	adds	r3, #192	@ 0xc0
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	589b      	ldr	r3, [r3, r2]
 8003412:	1dfa      	adds	r2, r7, #7
 8003414:	7812      	ldrb	r2, [r2, #0]
 8003416:	0011      	movs	r1, r2
 8003418:	2203      	movs	r2, #3
 800341a:	400a      	ands	r2, r1
 800341c:	00d2      	lsls	r2, r2, #3
 800341e:	21ff      	movs	r1, #255	@ 0xff
 8003420:	4091      	lsls	r1, r2
 8003422:	000a      	movs	r2, r1
 8003424:	43d2      	mvns	r2, r2
 8003426:	401a      	ands	r2, r3
 8003428:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	019b      	lsls	r3, r3, #6
 800342e:	22ff      	movs	r2, #255	@ 0xff
 8003430:	401a      	ands	r2, r3
 8003432:	1dfb      	adds	r3, r7, #7
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	0018      	movs	r0, r3
 8003438:	2303      	movs	r3, #3
 800343a:	4003      	ands	r3, r0
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003440:	481f      	ldr	r0, [pc, #124]	@ (80034c0 <__NVIC_SetPriority+0xd4>)
 8003442:	1dfb      	adds	r3, r7, #7
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b25b      	sxtb	r3, r3
 8003448:	089b      	lsrs	r3, r3, #2
 800344a:	430a      	orrs	r2, r1
 800344c:	33c0      	adds	r3, #192	@ 0xc0
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003452:	e031      	b.n	80034b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003454:	4a1b      	ldr	r2, [pc, #108]	@ (80034c4 <__NVIC_SetPriority+0xd8>)
 8003456:	1dfb      	adds	r3, r7, #7
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	0019      	movs	r1, r3
 800345c:	230f      	movs	r3, #15
 800345e:	400b      	ands	r3, r1
 8003460:	3b08      	subs	r3, #8
 8003462:	089b      	lsrs	r3, r3, #2
 8003464:	3306      	adds	r3, #6
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	18d3      	adds	r3, r2, r3
 800346a:	3304      	adds	r3, #4
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	1dfa      	adds	r2, r7, #7
 8003470:	7812      	ldrb	r2, [r2, #0]
 8003472:	0011      	movs	r1, r2
 8003474:	2203      	movs	r2, #3
 8003476:	400a      	ands	r2, r1
 8003478:	00d2      	lsls	r2, r2, #3
 800347a:	21ff      	movs	r1, #255	@ 0xff
 800347c:	4091      	lsls	r1, r2
 800347e:	000a      	movs	r2, r1
 8003480:	43d2      	mvns	r2, r2
 8003482:	401a      	ands	r2, r3
 8003484:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	019b      	lsls	r3, r3, #6
 800348a:	22ff      	movs	r2, #255	@ 0xff
 800348c:	401a      	ands	r2, r3
 800348e:	1dfb      	adds	r3, r7, #7
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	0018      	movs	r0, r3
 8003494:	2303      	movs	r3, #3
 8003496:	4003      	ands	r3, r0
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800349c:	4809      	ldr	r0, [pc, #36]	@ (80034c4 <__NVIC_SetPriority+0xd8>)
 800349e:	1dfb      	adds	r3, r7, #7
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	001c      	movs	r4, r3
 80034a4:	230f      	movs	r3, #15
 80034a6:	4023      	ands	r3, r4
 80034a8:	3b08      	subs	r3, #8
 80034aa:	089b      	lsrs	r3, r3, #2
 80034ac:	430a      	orrs	r2, r1
 80034ae:	3306      	adds	r3, #6
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	18c3      	adds	r3, r0, r3
 80034b4:	3304      	adds	r3, #4
 80034b6:	601a      	str	r2, [r3, #0]
}
 80034b8:	46c0      	nop			@ (mov r8, r8)
 80034ba:	46bd      	mov	sp, r7
 80034bc:	b003      	add	sp, #12
 80034be:	bd90      	pop	{r4, r7, pc}
 80034c0:	e000e100 	.word	0xe000e100
 80034c4:	e000ed00 	.word	0xe000ed00

080034c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	1e5a      	subs	r2, r3, #1
 80034d4:	2380      	movs	r3, #128	@ 0x80
 80034d6:	045b      	lsls	r3, r3, #17
 80034d8:	429a      	cmp	r2, r3
 80034da:	d301      	bcc.n	80034e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034dc:	2301      	movs	r3, #1
 80034de:	e010      	b.n	8003502 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <SysTick_Config+0x44>)
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	3a01      	subs	r2, #1
 80034e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034e8:	2301      	movs	r3, #1
 80034ea:	425b      	negs	r3, r3
 80034ec:	2103      	movs	r1, #3
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7ff ff7c 	bl	80033ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <SysTick_Config+0x44>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034fa:	4b04      	ldr	r3, [pc, #16]	@ (800350c <SysTick_Config+0x44>)
 80034fc:	2207      	movs	r2, #7
 80034fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003500:	2300      	movs	r3, #0
}
 8003502:	0018      	movs	r0, r3
 8003504:	46bd      	mov	sp, r7
 8003506:	b002      	add	sp, #8
 8003508:	bd80      	pop	{r7, pc}
 800350a:	46c0      	nop			@ (mov r8, r8)
 800350c:	e000e010 	.word	0xe000e010

08003510 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	210f      	movs	r1, #15
 800351c:	187b      	adds	r3, r7, r1
 800351e:	1c02      	adds	r2, r0, #0
 8003520:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	187b      	adds	r3, r7, r1
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	b25b      	sxtb	r3, r3
 800352a:	0011      	movs	r1, r2
 800352c:	0018      	movs	r0, r3
 800352e:	f7ff ff5d 	bl	80033ec <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8003532:	46c0      	nop			@ (mov r8, r8)
 8003534:	46bd      	mov	sp, r7
 8003536:	b004      	add	sp, #16
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b082      	sub	sp, #8
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0018      	movs	r0, r3
 8003546:	f7ff ffbf 	bl	80034c8 <SysTick_Config>
 800354a:	0003      	movs	r3, r0
}
 800354c:	0018      	movs	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	b002      	add	sp, #8
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2221      	movs	r2, #33	@ 0x21
 8003560:	5c9b      	ldrb	r3, [r3, r2]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d008      	beq.n	800357a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2204      	movs	r2, #4
 800356c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	2100      	movs	r1, #0
 8003574:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e020      	b.n	80035bc <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	210e      	movs	r1, #14
 8003586:	438a      	bics	r2, r1
 8003588:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2101      	movs	r1, #1
 8003596:	438a      	bics	r2, r1
 8003598:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a2:	2101      	movs	r1, #1
 80035a4:	4091      	lsls	r1, r2
 80035a6:	000a      	movs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2221      	movs	r2, #33	@ 0x21
 80035ae:	2101      	movs	r1, #1
 80035b0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2220      	movs	r2, #32
 80035b6:	2100      	movs	r1, #0
 80035b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	0018      	movs	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035cc:	210f      	movs	r1, #15
 80035ce:	187b      	adds	r3, r7, r1
 80035d0:	2200      	movs	r2, #0
 80035d2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2221      	movs	r2, #33	@ 0x21
 80035d8:	5c9b      	ldrb	r3, [r3, r2]
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d006      	beq.n	80035ee <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2204      	movs	r2, #4
 80035e4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80035e6:	187b      	adds	r3, r7, r1
 80035e8:	2201      	movs	r2, #1
 80035ea:	701a      	strb	r2, [r3, #0]
 80035ec:	e028      	b.n	8003640 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	210e      	movs	r1, #14
 80035fa:	438a      	bics	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2101      	movs	r1, #1
 800360a:	438a      	bics	r2, r1
 800360c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003616:	2101      	movs	r1, #1
 8003618:	4091      	lsls	r1, r2
 800361a:	000a      	movs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2221      	movs	r2, #33	@ 0x21
 8003622:	2101      	movs	r1, #1
 8003624:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2220      	movs	r2, #32
 800362a:	2100      	movs	r1, #0
 800362c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003632:	2b00      	cmp	r3, #0
 8003634:	d004      	beq.n	8003640 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	0010      	movs	r0, r2
 800363e:	4798      	blx	r3
    }
  }
  return status;
 8003640:	230f      	movs	r3, #15
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	781b      	ldrb	r3, [r3, #0]
}
 8003646:	0018      	movs	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	b004      	add	sp, #16
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800365e:	e14f      	b.n	8003900 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2101      	movs	r1, #1
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	4091      	lsls	r1, r2
 800366a:	000a      	movs	r2, r1
 800366c:	4013      	ands	r3, r2
 800366e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d100      	bne.n	8003678 <HAL_GPIO_Init+0x28>
 8003676:	e140      	b.n	80038fa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2203      	movs	r2, #3
 800367e:	4013      	ands	r3, r2
 8003680:	2b01      	cmp	r3, #1
 8003682:	d005      	beq.n	8003690 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2203      	movs	r2, #3
 800368a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800368c:	2b02      	cmp	r3, #2
 800368e:	d130      	bne.n	80036f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	2203      	movs	r2, #3
 800369c:	409a      	lsls	r2, r3
 800369e:	0013      	movs	r3, r2
 80036a0:	43da      	mvns	r2, r3
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4013      	ands	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	68da      	ldr	r2, [r3, #12]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	409a      	lsls	r2, r3
 80036b2:	0013      	movs	r3, r2
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036c6:	2201      	movs	r2, #1
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	409a      	lsls	r2, r3
 80036cc:	0013      	movs	r3, r2
 80036ce:	43da      	mvns	r2, r3
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	4013      	ands	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	091b      	lsrs	r3, r3, #4
 80036dc:	2201      	movs	r2, #1
 80036de:	401a      	ands	r2, r3
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	409a      	lsls	r2, r3
 80036e4:	0013      	movs	r3, r2
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2203      	movs	r2, #3
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d017      	beq.n	800372e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	409a      	lsls	r2, r3
 800370c:	0013      	movs	r3, r2
 800370e:	43da      	mvns	r2, r3
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	409a      	lsls	r2, r3
 8003720:	0013      	movs	r3, r2
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	4313      	orrs	r3, r2
 8003726:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2203      	movs	r2, #3
 8003734:	4013      	ands	r3, r2
 8003736:	2b02      	cmp	r3, #2
 8003738:	d123      	bne.n	8003782 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	08da      	lsrs	r2, r3, #3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3208      	adds	r2, #8
 8003742:	0092      	lsls	r2, r2, #2
 8003744:	58d3      	ldr	r3, [r2, r3]
 8003746:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	2207      	movs	r2, #7
 800374c:	4013      	ands	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	220f      	movs	r2, #15
 8003752:	409a      	lsls	r2, r3
 8003754:	0013      	movs	r3, r2
 8003756:	43da      	mvns	r2, r3
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2107      	movs	r1, #7
 8003766:	400b      	ands	r3, r1
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	409a      	lsls	r2, r3
 800376c:	0013      	movs	r3, r2
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	08da      	lsrs	r2, r3, #3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3208      	adds	r2, #8
 800377c:	0092      	lsls	r2, r2, #2
 800377e:	6939      	ldr	r1, [r7, #16]
 8003780:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	2203      	movs	r2, #3
 800378e:	409a      	lsls	r2, r3
 8003790:	0013      	movs	r3, r2
 8003792:	43da      	mvns	r2, r3
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2203      	movs	r2, #3
 80037a0:	401a      	ands	r2, r3
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	409a      	lsls	r2, r3
 80037a8:	0013      	movs	r3, r2
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	23c0      	movs	r3, #192	@ 0xc0
 80037bc:	029b      	lsls	r3, r3, #10
 80037be:	4013      	ands	r3, r2
 80037c0:	d100      	bne.n	80037c4 <HAL_GPIO_Init+0x174>
 80037c2:	e09a      	b.n	80038fa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c4:	4b54      	ldr	r3, [pc, #336]	@ (8003918 <HAL_GPIO_Init+0x2c8>)
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	4b53      	ldr	r3, [pc, #332]	@ (8003918 <HAL_GPIO_Init+0x2c8>)
 80037ca:	2101      	movs	r1, #1
 80037cc:	430a      	orrs	r2, r1
 80037ce:	619a      	str	r2, [r3, #24]
 80037d0:	4b51      	ldr	r3, [pc, #324]	@ (8003918 <HAL_GPIO_Init+0x2c8>)
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	2201      	movs	r2, #1
 80037d6:	4013      	ands	r3, r2
 80037d8:	60bb      	str	r3, [r7, #8]
 80037da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037dc:	4a4f      	ldr	r2, [pc, #316]	@ (800391c <HAL_GPIO_Init+0x2cc>)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	089b      	lsrs	r3, r3, #2
 80037e2:	3302      	adds	r3, #2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	589b      	ldr	r3, [r3, r2]
 80037e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2203      	movs	r2, #3
 80037ee:	4013      	ands	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	220f      	movs	r2, #15
 80037f4:	409a      	lsls	r2, r3
 80037f6:	0013      	movs	r3, r2
 80037f8:	43da      	mvns	r2, r3
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	2390      	movs	r3, #144	@ 0x90
 8003804:	05db      	lsls	r3, r3, #23
 8003806:	429a      	cmp	r2, r3
 8003808:	d013      	beq.n	8003832 <HAL_GPIO_Init+0x1e2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a44      	ldr	r2, [pc, #272]	@ (8003920 <HAL_GPIO_Init+0x2d0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d00d      	beq.n	800382e <HAL_GPIO_Init+0x1de>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a43      	ldr	r2, [pc, #268]	@ (8003924 <HAL_GPIO_Init+0x2d4>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d007      	beq.n	800382a <HAL_GPIO_Init+0x1da>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a42      	ldr	r2, [pc, #264]	@ (8003928 <HAL_GPIO_Init+0x2d8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d101      	bne.n	8003826 <HAL_GPIO_Init+0x1d6>
 8003822:	2303      	movs	r3, #3
 8003824:	e006      	b.n	8003834 <HAL_GPIO_Init+0x1e4>
 8003826:	2305      	movs	r3, #5
 8003828:	e004      	b.n	8003834 <HAL_GPIO_Init+0x1e4>
 800382a:	2302      	movs	r3, #2
 800382c:	e002      	b.n	8003834 <HAL_GPIO_Init+0x1e4>
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <HAL_GPIO_Init+0x1e4>
 8003832:	2300      	movs	r3, #0
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	2103      	movs	r1, #3
 8003838:	400a      	ands	r2, r1
 800383a:	0092      	lsls	r2, r2, #2
 800383c:	4093      	lsls	r3, r2
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	4313      	orrs	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003844:	4935      	ldr	r1, [pc, #212]	@ (800391c <HAL_GPIO_Init+0x2cc>)
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	089b      	lsrs	r3, r3, #2
 800384a:	3302      	adds	r3, #2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003852:	4b36      	ldr	r3, [pc, #216]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	43da      	mvns	r2, r3
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	4013      	ands	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	2380      	movs	r3, #128	@ 0x80
 8003868:	035b      	lsls	r3, r3, #13
 800386a:	4013      	ands	r3, r2
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4313      	orrs	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003876:	4b2d      	ldr	r3, [pc, #180]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800387c:	4b2b      	ldr	r3, [pc, #172]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	43da      	mvns	r2, r3
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	2380      	movs	r3, #128	@ 0x80
 8003892:	039b      	lsls	r3, r3, #14
 8003894:	4013      	ands	r3, r2
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80038a0:	4b22      	ldr	r3, [pc, #136]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80038a6:	4b21      	ldr	r3, [pc, #132]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	43da      	mvns	r2, r3
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	4013      	ands	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	2380      	movs	r3, #128	@ 0x80
 80038bc:	029b      	lsls	r3, r3, #10
 80038be:	4013      	ands	r3, r2
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038ca:	4b18      	ldr	r3, [pc, #96]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80038d0:	4b16      	ldr	r3, [pc, #88]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	43da      	mvns	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	2380      	movs	r3, #128	@ 0x80
 80038e6:	025b      	lsls	r3, r3, #9
 80038e8:	4013      	ands	r3, r2
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80038f4:	4b0d      	ldr	r3, [pc, #52]	@ (800392c <HAL_GPIO_Init+0x2dc>)
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	3301      	adds	r3, #1
 80038fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	40da      	lsrs	r2, r3
 8003908:	1e13      	subs	r3, r2, #0
 800390a:	d000      	beq.n	800390e <HAL_GPIO_Init+0x2be>
 800390c:	e6a8      	b.n	8003660 <HAL_GPIO_Init+0x10>
  } 
}
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	46c0      	nop			@ (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	b006      	add	sp, #24
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40021000 	.word	0x40021000
 800391c:	40010000 	.word	0x40010000
 8003920:	48000400 	.word	0x48000400
 8003924:	48000800 	.word	0x48000800
 8003928:	48000c00 	.word	0x48000c00
 800392c:	40010400 	.word	0x40010400

08003930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	0008      	movs	r0, r1
 800393a:	0011      	movs	r1, r2
 800393c:	1cbb      	adds	r3, r7, #2
 800393e:	1c02      	adds	r2, r0, #0
 8003940:	801a      	strh	r2, [r3, #0]
 8003942:	1c7b      	adds	r3, r7, #1
 8003944:	1c0a      	adds	r2, r1, #0
 8003946:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003948:	1c7b      	adds	r3, r7, #1
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003950:	1cbb      	adds	r3, r7, #2
 8003952:	881a      	ldrh	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003958:	e003      	b.n	8003962 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800395a:	1cbb      	adds	r3, r7, #2
 800395c:	881a      	ldrh	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	46bd      	mov	sp, r7
 8003966:	b002      	add	sp, #8
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b084      	sub	sp, #16
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
 8003972:	000a      	movs	r2, r1
 8003974:	1cbb      	adds	r3, r7, #2
 8003976:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800397e:	1cbb      	adds	r3, r7, #2
 8003980:	881b      	ldrh	r3, [r3, #0]
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	4013      	ands	r3, r2
 8003986:	041a      	lsls	r2, r3, #16
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	1cb9      	adds	r1, r7, #2
 800398e:	8809      	ldrh	r1, [r1, #0]
 8003990:	400b      	ands	r3, r1
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	619a      	str	r2, [r3, #24]
}
 8003998:	46c0      	nop			@ (mov r8, r8)
 800399a:	46bd      	mov	sp, r7
 800399c:	b004      	add	sp, #16
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b088      	sub	sp, #32
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e301      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2201      	movs	r2, #1
 80039b8:	4013      	ands	r3, r2
 80039ba:	d100      	bne.n	80039be <HAL_RCC_OscConfig+0x1e>
 80039bc:	e08d      	b.n	8003ada <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80039be:	4bc3      	ldr	r3, [pc, #780]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	220c      	movs	r2, #12
 80039c4:	4013      	ands	r3, r2
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d00e      	beq.n	80039e8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039ca:	4bc0      	ldr	r3, [pc, #768]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	220c      	movs	r2, #12
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d116      	bne.n	8003a04 <HAL_RCC_OscConfig+0x64>
 80039d6:	4bbd      	ldr	r3, [pc, #756]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	2380      	movs	r3, #128	@ 0x80
 80039dc:	025b      	lsls	r3, r3, #9
 80039de:	401a      	ands	r2, r3
 80039e0:	2380      	movs	r3, #128	@ 0x80
 80039e2:	025b      	lsls	r3, r3, #9
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d10d      	bne.n	8003a04 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e8:	4bb8      	ldr	r3, [pc, #736]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	2380      	movs	r3, #128	@ 0x80
 80039ee:	029b      	lsls	r3, r3, #10
 80039f0:	4013      	ands	r3, r2
 80039f2:	d100      	bne.n	80039f6 <HAL_RCC_OscConfig+0x56>
 80039f4:	e070      	b.n	8003ad8 <HAL_RCC_OscConfig+0x138>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d000      	beq.n	8003a00 <HAL_RCC_OscConfig+0x60>
 80039fe:	e06b      	b.n	8003ad8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e2d8      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d107      	bne.n	8003a1c <HAL_RCC_OscConfig+0x7c>
 8003a0c:	4baf      	ldr	r3, [pc, #700]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	4bae      	ldr	r3, [pc, #696]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a12:	2180      	movs	r1, #128	@ 0x80
 8003a14:	0249      	lsls	r1, r1, #9
 8003a16:	430a      	orrs	r2, r1
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	e02f      	b.n	8003a7c <HAL_RCC_OscConfig+0xdc>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10c      	bne.n	8003a3e <HAL_RCC_OscConfig+0x9e>
 8003a24:	4ba9      	ldr	r3, [pc, #676]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4ba8      	ldr	r3, [pc, #672]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a2a:	49a9      	ldr	r1, [pc, #676]	@ (8003cd0 <HAL_RCC_OscConfig+0x330>)
 8003a2c:	400a      	ands	r2, r1
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	4ba6      	ldr	r3, [pc, #664]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	4ba5      	ldr	r3, [pc, #660]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a36:	49a7      	ldr	r1, [pc, #668]	@ (8003cd4 <HAL_RCC_OscConfig+0x334>)
 8003a38:	400a      	ands	r2, r1
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	e01e      	b.n	8003a7c <HAL_RCC_OscConfig+0xdc>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b05      	cmp	r3, #5
 8003a44:	d10e      	bne.n	8003a64 <HAL_RCC_OscConfig+0xc4>
 8003a46:	4ba1      	ldr	r3, [pc, #644]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4ba0      	ldr	r3, [pc, #640]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a4c:	2180      	movs	r1, #128	@ 0x80
 8003a4e:	02c9      	lsls	r1, r1, #11
 8003a50:	430a      	orrs	r2, r1
 8003a52:	601a      	str	r2, [r3, #0]
 8003a54:	4b9d      	ldr	r3, [pc, #628]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b9c      	ldr	r3, [pc, #624]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a5a:	2180      	movs	r1, #128	@ 0x80
 8003a5c:	0249      	lsls	r1, r1, #9
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	e00b      	b.n	8003a7c <HAL_RCC_OscConfig+0xdc>
 8003a64:	4b99      	ldr	r3, [pc, #612]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	4b98      	ldr	r3, [pc, #608]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a6a:	4999      	ldr	r1, [pc, #612]	@ (8003cd0 <HAL_RCC_OscConfig+0x330>)
 8003a6c:	400a      	ands	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	4b96      	ldr	r3, [pc, #600]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	4b95      	ldr	r3, [pc, #596]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003a76:	4997      	ldr	r1, [pc, #604]	@ (8003cd4 <HAL_RCC_OscConfig+0x334>)
 8003a78:	400a      	ands	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d014      	beq.n	8003aae <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7ff fca8 	bl	80033d8 <HAL_GetTick>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a8e:	f7ff fca3 	bl	80033d8 <HAL_GetTick>
 8003a92:	0002      	movs	r2, r0
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b64      	cmp	r3, #100	@ 0x64
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e28a      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa0:	4b8a      	ldr	r3, [pc, #552]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	029b      	lsls	r3, r3, #10
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d0f0      	beq.n	8003a8e <HAL_RCC_OscConfig+0xee>
 8003aac:	e015      	b.n	8003ada <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aae:	f7ff fc93 	bl	80033d8 <HAL_GetTick>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ab8:	f7ff fc8e 	bl	80033d8 <HAL_GetTick>
 8003abc:	0002      	movs	r2, r0
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	@ 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e275      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aca:	4b80      	ldr	r3, [pc, #512]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	2380      	movs	r3, #128	@ 0x80
 8003ad0:	029b      	lsls	r3, r3, #10
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x118>
 8003ad6:	e000      	b.n	8003ada <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	d100      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x146>
 8003ae4:	e069      	b.n	8003bba <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ae6:	4b79      	ldr	r3, [pc, #484]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	220c      	movs	r2, #12
 8003aec:	4013      	ands	r3, r2
 8003aee:	d00b      	beq.n	8003b08 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003af0:	4b76      	ldr	r3, [pc, #472]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	220c      	movs	r2, #12
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d11c      	bne.n	8003b36 <HAL_RCC_OscConfig+0x196>
 8003afc:	4b73      	ldr	r3, [pc, #460]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	2380      	movs	r3, #128	@ 0x80
 8003b02:	025b      	lsls	r3, r3, #9
 8003b04:	4013      	ands	r3, r2
 8003b06:	d116      	bne.n	8003b36 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b08:	4b70      	ldr	r3, [pc, #448]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d005      	beq.n	8003b1e <HAL_RCC_OscConfig+0x17e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d001      	beq.n	8003b1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e24b      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b1e:	4b6b      	ldr	r3, [pc, #428]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	22f8      	movs	r2, #248	@ 0xf8
 8003b24:	4393      	bics	r3, r2
 8003b26:	0019      	movs	r1, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	00da      	lsls	r2, r3, #3
 8003b2e:	4b67      	ldr	r3, [pc, #412]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b30:	430a      	orrs	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b34:	e041      	b.n	8003bba <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d024      	beq.n	8003b88 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b3e:	4b63      	ldr	r3, [pc, #396]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	4b62      	ldr	r3, [pc, #392]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b44:	2101      	movs	r1, #1
 8003b46:	430a      	orrs	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4a:	f7ff fc45 	bl	80033d8 <HAL_GetTick>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b54:	f7ff fc40 	bl	80033d8 <HAL_GetTick>
 8003b58:	0002      	movs	r2, r0
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e227      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b66:	4b59      	ldr	r3, [pc, #356]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d0f1      	beq.n	8003b54 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b70:	4b56      	ldr	r3, [pc, #344]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	22f8      	movs	r2, #248	@ 0xf8
 8003b76:	4393      	bics	r3, r2
 8003b78:	0019      	movs	r1, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00da      	lsls	r2, r3, #3
 8003b80:	4b52      	ldr	r3, [pc, #328]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b82:	430a      	orrs	r2, r1
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	e018      	b.n	8003bba <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b88:	4b50      	ldr	r3, [pc, #320]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4b4f      	ldr	r3, [pc, #316]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003b8e:	2101      	movs	r1, #1
 8003b90:	438a      	bics	r2, r1
 8003b92:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7ff fc20 	bl	80033d8 <HAL_GetTick>
 8003b98:	0003      	movs	r3, r0
 8003b9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7ff fc1b 	bl	80033d8 <HAL_GetTick>
 8003ba2:	0002      	movs	r2, r0
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e202      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb0:	4b46      	ldr	r3, [pc, #280]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	d1f1      	bne.n	8003b9e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2208      	movs	r2, #8
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d036      	beq.n	8003c32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d019      	beq.n	8003c00 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bcc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003bce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bd0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd8:	f7ff fbfe 	bl	80033d8 <HAL_GetTick>
 8003bdc:	0003      	movs	r3, r0
 8003bde:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be2:	f7ff fbf9 	bl	80033d8 <HAL_GetTick>
 8003be6:	0002      	movs	r2, r0
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e1e0      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf4:	4b35      	ldr	r3, [pc, #212]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d0f1      	beq.n	8003be2 <HAL_RCC_OscConfig+0x242>
 8003bfe:	e018      	b.n	8003c32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c00:	4b32      	ldr	r3, [pc, #200]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c04:	4b31      	ldr	r3, [pc, #196]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c06:	2101      	movs	r1, #1
 8003c08:	438a      	bics	r2, r1
 8003c0a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c0c:	f7ff fbe4 	bl	80033d8 <HAL_GetTick>
 8003c10:	0003      	movs	r3, r0
 8003c12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c14:	e008      	b.n	8003c28 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c16:	f7ff fbdf 	bl	80033d8 <HAL_GetTick>
 8003c1a:	0002      	movs	r2, r0
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d901      	bls.n	8003c28 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e1c6      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c28:	4b28      	ldr	r3, [pc, #160]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d1f1      	bne.n	8003c16 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2204      	movs	r2, #4
 8003c38:	4013      	ands	r3, r2
 8003c3a:	d100      	bne.n	8003c3e <HAL_RCC_OscConfig+0x29e>
 8003c3c:	e0b4      	b.n	8003da8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c3e:	201f      	movs	r0, #31
 8003c40:	183b      	adds	r3, r7, r0
 8003c42:	2200      	movs	r2, #0
 8003c44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c46:	4b21      	ldr	r3, [pc, #132]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c48:	69da      	ldr	r2, [r3, #28]
 8003c4a:	2380      	movs	r3, #128	@ 0x80
 8003c4c:	055b      	lsls	r3, r3, #21
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d110      	bne.n	8003c74 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c54:	69da      	ldr	r2, [r3, #28]
 8003c56:	4b1d      	ldr	r3, [pc, #116]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c58:	2180      	movs	r1, #128	@ 0x80
 8003c5a:	0549      	lsls	r1, r1, #21
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	61da      	str	r2, [r3, #28]
 8003c60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	2380      	movs	r3, #128	@ 0x80
 8003c66:	055b      	lsls	r3, r3, #21
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c6e:	183b      	adds	r3, r7, r0
 8003c70:	2201      	movs	r2, #1
 8003c72:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c74:	4b18      	ldr	r3, [pc, #96]	@ (8003cd8 <HAL_RCC_OscConfig+0x338>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	d11a      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c80:	4b15      	ldr	r3, [pc, #84]	@ (8003cd8 <HAL_RCC_OscConfig+0x338>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <HAL_RCC_OscConfig+0x338>)
 8003c86:	2180      	movs	r1, #128	@ 0x80
 8003c88:	0049      	lsls	r1, r1, #1
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8e:	f7ff fba3 	bl	80033d8 <HAL_GetTick>
 8003c92:	0003      	movs	r3, r0
 8003c94:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c98:	f7ff fb9e 	bl	80033d8 <HAL_GetTick>
 8003c9c:	0002      	movs	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b64      	cmp	r3, #100	@ 0x64
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e185      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003caa:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_RCC_OscConfig+0x338>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	2380      	movs	r3, #128	@ 0x80
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d0f0      	beq.n	8003c98 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d10e      	bne.n	8003cdc <HAL_RCC_OscConfig+0x33c>
 8003cbe:	4b03      	ldr	r3, [pc, #12]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003cc0:	6a1a      	ldr	r2, [r3, #32]
 8003cc2:	4b02      	ldr	r3, [pc, #8]	@ (8003ccc <HAL_RCC_OscConfig+0x32c>)
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	621a      	str	r2, [r3, #32]
 8003cca:	e035      	b.n	8003d38 <HAL_RCC_OscConfig+0x398>
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	fffeffff 	.word	0xfffeffff
 8003cd4:	fffbffff 	.word	0xfffbffff
 8003cd8:	40007000 	.word	0x40007000
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10c      	bne.n	8003cfe <HAL_RCC_OscConfig+0x35e>
 8003ce4:	4bb6      	ldr	r3, [pc, #728]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ce6:	6a1a      	ldr	r2, [r3, #32]
 8003ce8:	4bb5      	ldr	r3, [pc, #724]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003cea:	2101      	movs	r1, #1
 8003cec:	438a      	bics	r2, r1
 8003cee:	621a      	str	r2, [r3, #32]
 8003cf0:	4bb3      	ldr	r3, [pc, #716]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003cf2:	6a1a      	ldr	r2, [r3, #32]
 8003cf4:	4bb2      	ldr	r3, [pc, #712]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003cf6:	2104      	movs	r1, #4
 8003cf8:	438a      	bics	r2, r1
 8003cfa:	621a      	str	r2, [r3, #32]
 8003cfc:	e01c      	b.n	8003d38 <HAL_RCC_OscConfig+0x398>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b05      	cmp	r3, #5
 8003d04:	d10c      	bne.n	8003d20 <HAL_RCC_OscConfig+0x380>
 8003d06:	4bae      	ldr	r3, [pc, #696]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d08:	6a1a      	ldr	r2, [r3, #32]
 8003d0a:	4bad      	ldr	r3, [pc, #692]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d0c:	2104      	movs	r1, #4
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	621a      	str	r2, [r3, #32]
 8003d12:	4bab      	ldr	r3, [pc, #684]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d14:	6a1a      	ldr	r2, [r3, #32]
 8003d16:	4baa      	ldr	r3, [pc, #680]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d18:	2101      	movs	r1, #1
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	621a      	str	r2, [r3, #32]
 8003d1e:	e00b      	b.n	8003d38 <HAL_RCC_OscConfig+0x398>
 8003d20:	4ba7      	ldr	r3, [pc, #668]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d22:	6a1a      	ldr	r2, [r3, #32]
 8003d24:	4ba6      	ldr	r3, [pc, #664]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d26:	2101      	movs	r1, #1
 8003d28:	438a      	bics	r2, r1
 8003d2a:	621a      	str	r2, [r3, #32]
 8003d2c:	4ba4      	ldr	r3, [pc, #656]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d2e:	6a1a      	ldr	r2, [r3, #32]
 8003d30:	4ba3      	ldr	r3, [pc, #652]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d32:	2104      	movs	r1, #4
 8003d34:	438a      	bics	r2, r1
 8003d36:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d014      	beq.n	8003d6a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d40:	f7ff fb4a 	bl	80033d8 <HAL_GetTick>
 8003d44:	0003      	movs	r3, r0
 8003d46:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d48:	e009      	b.n	8003d5e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d4a:	f7ff fb45 	bl	80033d8 <HAL_GetTick>
 8003d4e:	0002      	movs	r2, r0
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	4a9b      	ldr	r2, [pc, #620]	@ (8003fc4 <HAL_RCC_OscConfig+0x624>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e12b      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	4b98      	ldr	r3, [pc, #608]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	2202      	movs	r2, #2
 8003d64:	4013      	ands	r3, r2
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x3aa>
 8003d68:	e013      	b.n	8003d92 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6a:	f7ff fb35 	bl	80033d8 <HAL_GetTick>
 8003d6e:	0003      	movs	r3, r0
 8003d70:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d72:	e009      	b.n	8003d88 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d74:	f7ff fb30 	bl	80033d8 <HAL_GetTick>
 8003d78:	0002      	movs	r2, r0
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	4a91      	ldr	r2, [pc, #580]	@ (8003fc4 <HAL_RCC_OscConfig+0x624>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e116      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d88:	4b8d      	ldr	r3, [pc, #564]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d1f0      	bne.n	8003d74 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d92:	231f      	movs	r3, #31
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d105      	bne.n	8003da8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d9c:	4b88      	ldr	r3, [pc, #544]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003d9e:	69da      	ldr	r2, [r3, #28]
 8003da0:	4b87      	ldr	r3, [pc, #540]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003da2:	4989      	ldr	r1, [pc, #548]	@ (8003fc8 <HAL_RCC_OscConfig+0x628>)
 8003da4:	400a      	ands	r2, r1
 8003da6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2210      	movs	r2, #16
 8003dae:	4013      	ands	r3, r2
 8003db0:	d063      	beq.n	8003e7a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d12a      	bne.n	8003e10 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003dba:	4b81      	ldr	r3, [pc, #516]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dbe:	4b80      	ldr	r3, [pc, #512]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003dc0:	2104      	movs	r1, #4
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003dc6:	4b7e      	ldr	r3, [pc, #504]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003dc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dca:	4b7d      	ldr	r3, [pc, #500]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003dcc:	2101      	movs	r1, #1
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd2:	f7ff fb01 	bl	80033d8 <HAL_GetTick>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ddc:	f7ff fafc 	bl	80033d8 <HAL_GetTick>
 8003de0:	0002      	movs	r2, r0
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e0e3      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003dee:	4b74      	ldr	r3, [pc, #464]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df2:	2202      	movs	r2, #2
 8003df4:	4013      	ands	r3, r2
 8003df6:	d0f1      	beq.n	8003ddc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003df8:	4b71      	ldr	r3, [pc, #452]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfc:	22f8      	movs	r2, #248	@ 0xf8
 8003dfe:	4393      	bics	r3, r2
 8003e00:	0019      	movs	r1, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	00da      	lsls	r2, r3, #3
 8003e08:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e0e:	e034      	b.n	8003e7a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	3305      	adds	r3, #5
 8003e16:	d111      	bne.n	8003e3c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003e18:	4b69      	ldr	r3, [pc, #420]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e1c:	4b68      	ldr	r3, [pc, #416]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e1e:	2104      	movs	r1, #4
 8003e20:	438a      	bics	r2, r1
 8003e22:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003e24:	4b66      	ldr	r3, [pc, #408]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e28:	22f8      	movs	r2, #248	@ 0xf8
 8003e2a:	4393      	bics	r3, r2
 8003e2c:	0019      	movs	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	00da      	lsls	r2, r3, #3
 8003e34:	4b62      	ldr	r3, [pc, #392]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e36:	430a      	orrs	r2, r1
 8003e38:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e3a:	e01e      	b.n	8003e7a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003e3c:	4b60      	ldr	r3, [pc, #384]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e40:	4b5f      	ldr	r3, [pc, #380]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e42:	2104      	movs	r1, #4
 8003e44:	430a      	orrs	r2, r1
 8003e46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003e48:	4b5d      	ldr	r3, [pc, #372]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e4c:	4b5c      	ldr	r3, [pc, #368]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e4e:	2101      	movs	r1, #1
 8003e50:	438a      	bics	r2, r1
 8003e52:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e54:	f7ff fac0 	bl	80033d8 <HAL_GetTick>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003e5e:	f7ff fabb 	bl	80033d8 <HAL_GetTick>
 8003e62:	0002      	movs	r2, r0
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e0a2      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003e70:	4b53      	ldr	r3, [pc, #332]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e74:	2202      	movs	r2, #2
 8003e76:	4013      	ands	r3, r2
 8003e78:	d1f1      	bne.n	8003e5e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d100      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4e4>
 8003e82:	e097      	b.n	8003fb4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e84:	4b4e      	ldr	r3, [pc, #312]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	220c      	movs	r2, #12
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d100      	bne.n	8003e92 <HAL_RCC_OscConfig+0x4f2>
 8003e90:	e06b      	b.n	8003f6a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d14c      	bne.n	8003f34 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9a:	4b49      	ldr	r3, [pc, #292]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	4b48      	ldr	r3, [pc, #288]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ea0:	494a      	ldr	r1, [pc, #296]	@ (8003fcc <HAL_RCC_OscConfig+0x62c>)
 8003ea2:	400a      	ands	r2, r1
 8003ea4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea6:	f7ff fa97 	bl	80033d8 <HAL_GetTick>
 8003eaa:	0003      	movs	r3, r0
 8003eac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb0:	f7ff fa92 	bl	80033d8 <HAL_GetTick>
 8003eb4:	0002      	movs	r2, r0
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e079      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	2380      	movs	r3, #128	@ 0x80
 8003ec8:	049b      	lsls	r3, r3, #18
 8003eca:	4013      	ands	r3, r2
 8003ecc:	d1f0      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ece:	4b3c      	ldr	r3, [pc, #240]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed2:	220f      	movs	r2, #15
 8003ed4:	4393      	bics	r3, r2
 8003ed6:	0019      	movs	r1, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003edc:	4b38      	ldr	r3, [pc, #224]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ee2:	4b37      	ldr	r3, [pc, #220]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	4a3a      	ldr	r2, [pc, #232]	@ (8003fd0 <HAL_RCC_OscConfig+0x630>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	4b32      	ldr	r3, [pc, #200]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003efc:	4b30      	ldr	r3, [pc, #192]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4b2f      	ldr	r3, [pc, #188]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f02:	2180      	movs	r1, #128	@ 0x80
 8003f04:	0449      	lsls	r1, r1, #17
 8003f06:	430a      	orrs	r2, r1
 8003f08:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0a:	f7ff fa65 	bl	80033d8 <HAL_GetTick>
 8003f0e:	0003      	movs	r3, r0
 8003f10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f14:	f7ff fa60 	bl	80033d8 <HAL_GetTick>
 8003f18:	0002      	movs	r2, r0
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e047      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f26:	4b26      	ldr	r3, [pc, #152]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	2380      	movs	r3, #128	@ 0x80
 8003f2c:	049b      	lsls	r3, r3, #18
 8003f2e:	4013      	ands	r3, r2
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0x574>
 8003f32:	e03f      	b.n	8003fb4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f34:	4b22      	ldr	r3, [pc, #136]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	4b21      	ldr	r3, [pc, #132]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f3a:	4924      	ldr	r1, [pc, #144]	@ (8003fcc <HAL_RCC_OscConfig+0x62c>)
 8003f3c:	400a      	ands	r2, r1
 8003f3e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7ff fa4a 	bl	80033d8 <HAL_GetTick>
 8003f44:	0003      	movs	r3, r0
 8003f46:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f4a:	f7ff fa45 	bl	80033d8 <HAL_GetTick>
 8003f4e:	0002      	movs	r2, r0
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e02c      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5c:	4b18      	ldr	r3, [pc, #96]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	2380      	movs	r3, #128	@ 0x80
 8003f62:	049b      	lsls	r3, r3, #18
 8003f64:	4013      	ands	r3, r2
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCC_OscConfig+0x5aa>
 8003f68:	e024      	b.n	8003fb4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e01f      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003f76:	4b12      	ldr	r3, [pc, #72]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003f7c:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <HAL_RCC_OscConfig+0x620>)
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	2380      	movs	r3, #128	@ 0x80
 8003f86:	025b      	lsls	r3, r3, #9
 8003f88:	401a      	ands	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d10e      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	220f      	movs	r2, #15
 8003f96:	401a      	ands	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d107      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	23f0      	movs	r3, #240	@ 0xf0
 8003fa4:	039b      	lsls	r3, r3, #14
 8003fa6:	401a      	ands	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e000      	b.n	8003fb6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	0018      	movs	r0, r3
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b008      	add	sp, #32
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	00001388 	.word	0x00001388
 8003fc8:	efffffff 	.word	0xefffffff
 8003fcc:	feffffff 	.word	0xfeffffff
 8003fd0:	ffc2ffff 	.word	0xffc2ffff

08003fd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0b3      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe8:	4b5b      	ldr	r3, [pc, #364]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2201      	movs	r2, #1
 8003fee:	4013      	ands	r3, r2
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d911      	bls.n	800401a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff6:	4b58      	ldr	r3, [pc, #352]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	4393      	bics	r3, r2
 8003ffe:	0019      	movs	r1, r3
 8004000:	4b55      	ldr	r3, [pc, #340]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004008:	4b53      	ldr	r3, [pc, #332]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2201      	movs	r2, #1
 800400e:	4013      	ands	r3, r2
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d001      	beq.n	800401a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e09a      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2202      	movs	r2, #2
 8004020:	4013      	ands	r3, r2
 8004022:	d015      	beq.n	8004050 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2204      	movs	r2, #4
 800402a:	4013      	ands	r3, r2
 800402c:	d006      	beq.n	800403c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800402e:	4b4b      	ldr	r3, [pc, #300]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	4b4a      	ldr	r3, [pc, #296]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 8004034:	21e0      	movs	r1, #224	@ 0xe0
 8004036:	00c9      	lsls	r1, r1, #3
 8004038:	430a      	orrs	r2, r1
 800403a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800403c:	4b47      	ldr	r3, [pc, #284]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	22f0      	movs	r2, #240	@ 0xf0
 8004042:	4393      	bics	r3, r2
 8004044:	0019      	movs	r1, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	4b44      	ldr	r3, [pc, #272]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800404c:	430a      	orrs	r2, r1
 800404e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2201      	movs	r2, #1
 8004056:	4013      	ands	r3, r2
 8004058:	d040      	beq.n	80040dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d107      	bne.n	8004072 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004062:	4b3e      	ldr	r3, [pc, #248]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	2380      	movs	r3, #128	@ 0x80
 8004068:	029b      	lsls	r3, r3, #10
 800406a:	4013      	ands	r3, r2
 800406c:	d114      	bne.n	8004098 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06e      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d107      	bne.n	800408a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407a:	4b38      	ldr	r3, [pc, #224]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	2380      	movs	r3, #128	@ 0x80
 8004080:	049b      	lsls	r3, r3, #18
 8004082:	4013      	ands	r3, r2
 8004084:	d108      	bne.n	8004098 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e062      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408a:	4b34      	ldr	r3, [pc, #208]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2202      	movs	r2, #2
 8004090:	4013      	ands	r3, r2
 8004092:	d101      	bne.n	8004098 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e05b      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004098:	4b30      	ldr	r3, [pc, #192]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	2203      	movs	r2, #3
 800409e:	4393      	bics	r3, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	4b2d      	ldr	r3, [pc, #180]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 80040a8:	430a      	orrs	r2, r1
 80040aa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040ac:	f7ff f994 	bl	80033d8 <HAL_GetTick>
 80040b0:	0003      	movs	r3, r0
 80040b2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b4:	e009      	b.n	80040ca <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040b6:	f7ff f98f 	bl	80033d8 <HAL_GetTick>
 80040ba:	0002      	movs	r2, r0
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	4a27      	ldr	r2, [pc, #156]	@ (8004160 <HAL_RCC_ClockConfig+0x18c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e042      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ca:	4b24      	ldr	r3, [pc, #144]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	220c      	movs	r2, #12
 80040d0:	401a      	ands	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	429a      	cmp	r2, r3
 80040da:	d1ec      	bne.n	80040b6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2201      	movs	r2, #1
 80040e2:	4013      	ands	r3, r2
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d211      	bcs.n	800410e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2201      	movs	r2, #1
 80040f0:	4393      	bics	r3, r2
 80040f2:	0019      	movs	r1, r3
 80040f4:	4b18      	ldr	r3, [pc, #96]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040fc:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <HAL_RCC_ClockConfig+0x184>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2201      	movs	r2, #1
 8004102:	4013      	ands	r3, r2
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d001      	beq.n	800410e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e020      	b.n	8004150 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2204      	movs	r2, #4
 8004114:	4013      	ands	r3, r2
 8004116:	d009      	beq.n	800412c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004118:	4b10      	ldr	r3, [pc, #64]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4a11      	ldr	r2, [pc, #68]	@ (8004164 <HAL_RCC_ClockConfig+0x190>)
 800411e:	4013      	ands	r3, r2
 8004120:	0019      	movs	r1, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 8004128:	430a      	orrs	r2, r1
 800412a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800412c:	f000 f820 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8004130:	0001      	movs	r1, r0
 8004132:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <HAL_RCC_ClockConfig+0x188>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	091b      	lsrs	r3, r3, #4
 8004138:	220f      	movs	r2, #15
 800413a:	4013      	ands	r3, r2
 800413c:	4a0a      	ldr	r2, [pc, #40]	@ (8004168 <HAL_RCC_ClockConfig+0x194>)
 800413e:	5cd3      	ldrb	r3, [r2, r3]
 8004140:	000a      	movs	r2, r1
 8004142:	40da      	lsrs	r2, r3
 8004144:	4b09      	ldr	r3, [pc, #36]	@ (800416c <HAL_RCC_ClockConfig+0x198>)
 8004146:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004148:	2003      	movs	r0, #3
 800414a:	f7ff f8ff 	bl	800334c <HAL_InitTick>
  
  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	b004      	add	sp, #16
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40022000 	.word	0x40022000
 800415c:	40021000 	.word	0x40021000
 8004160:	00001388 	.word	0x00001388
 8004164:	fffff8ff 	.word	0xfffff8ff
 8004168:	08008a40 	.word	0x08008a40
 800416c:	20000010 	.word	0x20000010

08004170 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	2300      	movs	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800418a:	4b20      	ldr	r3, [pc, #128]	@ (800420c <HAL_RCC_GetSysClockFreq+0x9c>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	220c      	movs	r2, #12
 8004194:	4013      	ands	r3, r2
 8004196:	2b04      	cmp	r3, #4
 8004198:	d002      	beq.n	80041a0 <HAL_RCC_GetSysClockFreq+0x30>
 800419a:	2b08      	cmp	r3, #8
 800419c:	d003      	beq.n	80041a6 <HAL_RCC_GetSysClockFreq+0x36>
 800419e:	e02c      	b.n	80041fa <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004210 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041a2:	613b      	str	r3, [r7, #16]
      break;
 80041a4:	e02c      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	0c9b      	lsrs	r3, r3, #18
 80041aa:	220f      	movs	r2, #15
 80041ac:	4013      	ands	r3, r2
 80041ae:	4a19      	ldr	r2, [pc, #100]	@ (8004214 <HAL_RCC_GetSysClockFreq+0xa4>)
 80041b0:	5cd3      	ldrb	r3, [r2, r3]
 80041b2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80041b4:	4b15      	ldr	r3, [pc, #84]	@ (800420c <HAL_RCC_GetSysClockFreq+0x9c>)
 80041b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b8:	220f      	movs	r2, #15
 80041ba:	4013      	ands	r3, r2
 80041bc:	4a16      	ldr	r2, [pc, #88]	@ (8004218 <HAL_RCC_GetSysClockFreq+0xa8>)
 80041be:	5cd3      	ldrb	r3, [r2, r3]
 80041c0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	2380      	movs	r3, #128	@ 0x80
 80041c6:	025b      	lsls	r3, r3, #9
 80041c8:	4013      	ands	r3, r2
 80041ca:	d009      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80041cc:	68b9      	ldr	r1, [r7, #8]
 80041ce:	4810      	ldr	r0, [pc, #64]	@ (8004210 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041d0:	f7fb ffc0 	bl	8000154 <__udivsi3>
 80041d4:	0003      	movs	r3, r0
 80041d6:	001a      	movs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4353      	muls	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]
 80041de:	e009      	b.n	80041f4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	000a      	movs	r2, r1
 80041e4:	0152      	lsls	r2, r2, #5
 80041e6:	1a52      	subs	r2, r2, r1
 80041e8:	0193      	lsls	r3, r2, #6
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	185b      	adds	r3, r3, r1
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	613b      	str	r3, [r7, #16]
      break;
 80041f8:	e002      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041fa:	4b05      	ldr	r3, [pc, #20]	@ (8004210 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041fc:	613b      	str	r3, [r7, #16]
      break;
 80041fe:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004200:	693b      	ldr	r3, [r7, #16]
}
 8004202:	0018      	movs	r0, r3
 8004204:	46bd      	mov	sp, r7
 8004206:	b006      	add	sp, #24
 8004208:	bd80      	pop	{r7, pc}
 800420a:	46c0      	nop			@ (mov r8, r8)
 800420c:	40021000 	.word	0x40021000
 8004210:	007a1200 	.word	0x007a1200
 8004214:	08008a58 	.word	0x08008a58
 8004218:	08008a68 	.word	0x08008a68

0800421c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004220:	4b02      	ldr	r3, [pc, #8]	@ (800422c <HAL_RCC_GetHCLKFreq+0x10>)
 8004222:	681b      	ldr	r3, [r3, #0]
}
 8004224:	0018      	movs	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	20000010 	.word	0x20000010

08004230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004234:	f7ff fff2 	bl	800421c <HAL_RCC_GetHCLKFreq>
 8004238:	0001      	movs	r1, r0
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <HAL_RCC_GetPCLK1Freq+0x24>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	0a1b      	lsrs	r3, r3, #8
 8004240:	2207      	movs	r2, #7
 8004242:	4013      	ands	r3, r2
 8004244:	4a04      	ldr	r2, [pc, #16]	@ (8004258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004246:	5cd3      	ldrb	r3, [r2, r3]
 8004248:	40d9      	lsrs	r1, r3
 800424a:	000b      	movs	r3, r1
}    
 800424c:	0018      	movs	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	46c0      	nop			@ (mov r8, r8)
 8004254:	40021000 	.word	0x40021000
 8004258:	08008a50 	.word	0x08008a50

0800425c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e044      	b.n	80042f8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d107      	bne.n	8004286 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2278      	movs	r2, #120	@ 0x78
 800427a:	2100      	movs	r1, #0
 800427c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	0018      	movs	r0, r3
 8004282:	f7fe ff9b 	bl	80031bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2224      	movs	r2, #36	@ 0x24
 800428a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2101      	movs	r1, #1
 8004298:	438a      	bics	r2, r1
 800429a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d003      	beq.n	80042ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	0018      	movs	r0, r3
 80042a8:	f000 fd46 	bl	8004d38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	0018      	movs	r0, r3
 80042b0:	f000 fc02 	bl	8004ab8 <UART_SetConfig>
 80042b4:	0003      	movs	r3, r0
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d101      	bne.n	80042be <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e01c      	b.n	80042f8 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	490d      	ldr	r1, [pc, #52]	@ (8004300 <HAL_UART_Init+0xa4>)
 80042ca:	400a      	ands	r2, r1
 80042cc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2108      	movs	r1, #8
 80042da:	438a      	bics	r2, r1
 80042dc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2101      	movs	r1, #1
 80042ea:	430a      	orrs	r2, r1
 80042ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	0018      	movs	r0, r3
 80042f2:	f000 fdd5 	bl	8004ea0 <UART_CheckIdleState>
 80042f6:	0003      	movs	r3, r0
}
 80042f8:	0018      	movs	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b002      	add	sp, #8
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	fffff7ff 	.word	0xfffff7ff

08004304 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	@ 0x28
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	1dbb      	adds	r3, r7, #6
 8004312:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004318:	2b20      	cmp	r3, #32
 800431a:	d000      	beq.n	800431e <HAL_UART_Transmit+0x1a>
 800431c:	e08c      	b.n	8004438 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d003      	beq.n	800432c <HAL_UART_Transmit+0x28>
 8004324:	1dbb      	adds	r3, r7, #6
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e084      	b.n	800443a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	689a      	ldr	r2, [r3, #8]
 8004334:	2380      	movs	r3, #128	@ 0x80
 8004336:	015b      	lsls	r3, r3, #5
 8004338:	429a      	cmp	r2, r3
 800433a:	d109      	bne.n	8004350 <HAL_UART_Transmit+0x4c>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d105      	bne.n	8004350 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2201      	movs	r2, #1
 8004348:	4013      	ands	r3, r2
 800434a:	d001      	beq.n	8004350 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e074      	b.n	800443a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2284      	movs	r2, #132	@ 0x84
 8004354:	2100      	movs	r1, #0
 8004356:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2221      	movs	r2, #33	@ 0x21
 800435c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800435e:	f7ff f83b 	bl	80033d8 <HAL_GetTick>
 8004362:	0003      	movs	r3, r0
 8004364:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	1dba      	adds	r2, r7, #6
 800436a:	2150      	movs	r1, #80	@ 0x50
 800436c:	8812      	ldrh	r2, [r2, #0]
 800436e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	1dba      	adds	r2, r7, #6
 8004374:	2152      	movs	r1, #82	@ 0x52
 8004376:	8812      	ldrh	r2, [r2, #0]
 8004378:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	2380      	movs	r3, #128	@ 0x80
 8004380:	015b      	lsls	r3, r3, #5
 8004382:	429a      	cmp	r2, r3
 8004384:	d108      	bne.n	8004398 <HAL_UART_Transmit+0x94>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d104      	bne.n	8004398 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	61bb      	str	r3, [r7, #24]
 8004396:	e003      	b.n	80043a0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800439c:	2300      	movs	r3, #0
 800439e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043a0:	e02f      	b.n	8004402 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	0013      	movs	r3, r2
 80043ac:	2200      	movs	r2, #0
 80043ae:	2180      	movs	r1, #128	@ 0x80
 80043b0:	f000 fe1e 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 80043b4:	1e03      	subs	r3, r0, #0
 80043b6:	d004      	beq.n	80043c2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2220      	movs	r2, #32
 80043bc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e03b      	b.n	800443a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10b      	bne.n	80043e0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	881a      	ldrh	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	05d2      	lsls	r2, r2, #23
 80043d2:	0dd2      	lsrs	r2, r2, #23
 80043d4:	b292      	uxth	r2, r2
 80043d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	3302      	adds	r3, #2
 80043dc:	61bb      	str	r3, [r7, #24]
 80043de:	e007      	b.n	80043f0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	781a      	ldrb	r2, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	3301      	adds	r3, #1
 80043ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2252      	movs	r2, #82	@ 0x52
 80043f4:	5a9b      	ldrh	r3, [r3, r2]
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	3b01      	subs	r3, #1
 80043fa:	b299      	uxth	r1, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2252      	movs	r2, #82	@ 0x52
 8004400:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2252      	movs	r2, #82	@ 0x52
 8004406:	5a9b      	ldrh	r3, [r3, r2]
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1c9      	bne.n	80043a2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	0013      	movs	r3, r2
 8004418:	2200      	movs	r2, #0
 800441a:	2140      	movs	r1, #64	@ 0x40
 800441c:	f000 fde8 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 8004420:	1e03      	subs	r3, r0, #0
 8004422:	d004      	beq.n	800442e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2220      	movs	r2, #32
 8004428:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e005      	b.n	800443a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004434:	2300      	movs	r3, #0
 8004436:	e000      	b.n	800443a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004438:	2302      	movs	r3, #2
  }
}
 800443a:	0018      	movs	r0, r3
 800443c:	46bd      	mov	sp, r7
 800443e:	b008      	add	sp, #32
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b088      	sub	sp, #32
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	1dbb      	adds	r3, r7, #6
 800444e:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2280      	movs	r2, #128	@ 0x80
 8004454:	589b      	ldr	r3, [r3, r2]
 8004456:	2b20      	cmp	r3, #32
 8004458:	d145      	bne.n	80044e6 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_UART_Receive_IT+0x26>
 8004460:	1dbb      	adds	r3, r7, #6
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e03d      	b.n	80044e8 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	2380      	movs	r3, #128	@ 0x80
 8004472:	015b      	lsls	r3, r3, #5
 8004474:	429a      	cmp	r2, r3
 8004476:	d109      	bne.n	800448c <HAL_UART_Receive_IT+0x4a>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d105      	bne.n	800448c <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2201      	movs	r2, #1
 8004484:	4013      	ands	r3, r2
 8004486:	d001      	beq.n	800448c <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e02d      	b.n	80044e8 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	2380      	movs	r3, #128	@ 0x80
 800449a:	041b      	lsls	r3, r3, #16
 800449c:	4013      	ands	r3, r2
 800449e:	d019      	beq.n	80044d4 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a0:	f3ef 8310 	mrs	r3, PRIMASK
 80044a4:	613b      	str	r3, [r7, #16]
  return(result);
 80044a6:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80044a8:	61fb      	str	r3, [r7, #28]
 80044aa:	2301      	movs	r3, #1
 80044ac:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f383 8810 	msr	PRIMASK, r3
}
 80044b4:	46c0      	nop			@ (mov r8, r8)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2180      	movs	r1, #128	@ 0x80
 80044c2:	04c9      	lsls	r1, r1, #19
 80044c4:	430a      	orrs	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	f383 8810 	msr	PRIMASK, r3
}
 80044d2:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80044d4:	1dbb      	adds	r3, r7, #6
 80044d6:	881a      	ldrh	r2, [r3, #0]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	0018      	movs	r0, r3
 80044de:	f000 fdf7 	bl	80050d0 <UART_Start_Receive_IT>
 80044e2:	0003      	movs	r3, r0
 80044e4:	e000      	b.n	80044e8 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80044e6:	2302      	movs	r3, #2
  }
}
 80044e8:	0018      	movs	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b008      	add	sp, #32
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044f0:	b590      	push	{r4, r7, lr}
 80044f2:	b0ab      	sub	sp, #172	@ 0xac
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	22a4      	movs	r2, #164	@ 0xa4
 8004500:	18b9      	adds	r1, r7, r2
 8004502:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	20a0      	movs	r0, #160	@ 0xa0
 800450c:	1839      	adds	r1, r7, r0
 800450e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	219c      	movs	r1, #156	@ 0x9c
 8004518:	1879      	adds	r1, r7, r1
 800451a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800451c:	0011      	movs	r1, r2
 800451e:	18bb      	adds	r3, r7, r2
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a99      	ldr	r2, [pc, #612]	@ (8004788 <HAL_UART_IRQHandler+0x298>)
 8004524:	4013      	ands	r3, r2
 8004526:	2298      	movs	r2, #152	@ 0x98
 8004528:	18bc      	adds	r4, r7, r2
 800452a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800452c:	18bb      	adds	r3, r7, r2
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d114      	bne.n	800455e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004534:	187b      	adds	r3, r7, r1
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2220      	movs	r2, #32
 800453a:	4013      	ands	r3, r2
 800453c:	d00f      	beq.n	800455e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800453e:	183b      	adds	r3, r7, r0
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2220      	movs	r2, #32
 8004544:	4013      	ands	r3, r2
 8004546:	d00a      	beq.n	800455e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800454c:	2b00      	cmp	r3, #0
 800454e:	d100      	bne.n	8004552 <HAL_UART_IRQHandler+0x62>
 8004550:	e286      	b.n	8004a60 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	0010      	movs	r0, r2
 800455a:	4798      	blx	r3
      }
      return;
 800455c:	e280      	b.n	8004a60 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800455e:	2398      	movs	r3, #152	@ 0x98
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d100      	bne.n	800456a <HAL_UART_IRQHandler+0x7a>
 8004568:	e114      	b.n	8004794 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800456a:	239c      	movs	r3, #156	@ 0x9c
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2201      	movs	r2, #1
 8004572:	4013      	ands	r3, r2
 8004574:	d106      	bne.n	8004584 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004576:	23a0      	movs	r3, #160	@ 0xa0
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a83      	ldr	r2, [pc, #524]	@ (800478c <HAL_UART_IRQHandler+0x29c>)
 800457e:	4013      	ands	r3, r2
 8004580:	d100      	bne.n	8004584 <HAL_UART_IRQHandler+0x94>
 8004582:	e107      	b.n	8004794 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004584:	23a4      	movs	r3, #164	@ 0xa4
 8004586:	18fb      	adds	r3, r7, r3
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2201      	movs	r2, #1
 800458c:	4013      	ands	r3, r2
 800458e:	d012      	beq.n	80045b6 <HAL_UART_IRQHandler+0xc6>
 8004590:	23a0      	movs	r3, #160	@ 0xa0
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	2380      	movs	r3, #128	@ 0x80
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4013      	ands	r3, r2
 800459c:	d00b      	beq.n	80045b6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2201      	movs	r2, #1
 80045a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2284      	movs	r2, #132	@ 0x84
 80045aa:	589b      	ldr	r3, [r3, r2]
 80045ac:	2201      	movs	r2, #1
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2184      	movs	r1, #132	@ 0x84
 80045b4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045b6:	23a4      	movs	r3, #164	@ 0xa4
 80045b8:	18fb      	adds	r3, r7, r3
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2202      	movs	r2, #2
 80045be:	4013      	ands	r3, r2
 80045c0:	d011      	beq.n	80045e6 <HAL_UART_IRQHandler+0xf6>
 80045c2:	239c      	movs	r3, #156	@ 0x9c
 80045c4:	18fb      	adds	r3, r7, r3
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2201      	movs	r2, #1
 80045ca:	4013      	ands	r3, r2
 80045cc:	d00b      	beq.n	80045e6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2202      	movs	r2, #2
 80045d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2284      	movs	r2, #132	@ 0x84
 80045da:	589b      	ldr	r3, [r3, r2]
 80045dc:	2204      	movs	r2, #4
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2184      	movs	r1, #132	@ 0x84
 80045e4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045e6:	23a4      	movs	r3, #164	@ 0xa4
 80045e8:	18fb      	adds	r3, r7, r3
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2204      	movs	r2, #4
 80045ee:	4013      	ands	r3, r2
 80045f0:	d011      	beq.n	8004616 <HAL_UART_IRQHandler+0x126>
 80045f2:	239c      	movs	r3, #156	@ 0x9c
 80045f4:	18fb      	adds	r3, r7, r3
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2201      	movs	r2, #1
 80045fa:	4013      	ands	r3, r2
 80045fc:	d00b      	beq.n	8004616 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2204      	movs	r2, #4
 8004604:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2284      	movs	r2, #132	@ 0x84
 800460a:	589b      	ldr	r3, [r3, r2]
 800460c:	2202      	movs	r2, #2
 800460e:	431a      	orrs	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2184      	movs	r1, #132	@ 0x84
 8004614:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004616:	23a4      	movs	r3, #164	@ 0xa4
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2208      	movs	r2, #8
 800461e:	4013      	ands	r3, r2
 8004620:	d017      	beq.n	8004652 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004622:	23a0      	movs	r3, #160	@ 0xa0
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2220      	movs	r2, #32
 800462a:	4013      	ands	r3, r2
 800462c:	d105      	bne.n	800463a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800462e:	239c      	movs	r3, #156	@ 0x9c
 8004630:	18fb      	adds	r3, r7, r3
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2201      	movs	r2, #1
 8004636:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004638:	d00b      	beq.n	8004652 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2208      	movs	r2, #8
 8004640:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2284      	movs	r2, #132	@ 0x84
 8004646:	589b      	ldr	r3, [r3, r2]
 8004648:	2208      	movs	r2, #8
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2184      	movs	r1, #132	@ 0x84
 8004650:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004652:	23a4      	movs	r3, #164	@ 0xa4
 8004654:	18fb      	adds	r3, r7, r3
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	2380      	movs	r3, #128	@ 0x80
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	4013      	ands	r3, r2
 800465e:	d013      	beq.n	8004688 <HAL_UART_IRQHandler+0x198>
 8004660:	23a0      	movs	r3, #160	@ 0xa0
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	2380      	movs	r3, #128	@ 0x80
 8004668:	04db      	lsls	r3, r3, #19
 800466a:	4013      	ands	r3, r2
 800466c:	d00c      	beq.n	8004688 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2280      	movs	r2, #128	@ 0x80
 8004674:	0112      	lsls	r2, r2, #4
 8004676:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2284      	movs	r2, #132	@ 0x84
 800467c:	589b      	ldr	r3, [r3, r2]
 800467e:	2220      	movs	r2, #32
 8004680:	431a      	orrs	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2184      	movs	r1, #132	@ 0x84
 8004686:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2284      	movs	r2, #132	@ 0x84
 800468c:	589b      	ldr	r3, [r3, r2]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d100      	bne.n	8004694 <HAL_UART_IRQHandler+0x1a4>
 8004692:	e1e7      	b.n	8004a64 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004694:	23a4      	movs	r3, #164	@ 0xa4
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2220      	movs	r2, #32
 800469c:	4013      	ands	r3, r2
 800469e:	d00e      	beq.n	80046be <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046a0:	23a0      	movs	r3, #160	@ 0xa0
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2220      	movs	r2, #32
 80046a8:	4013      	ands	r3, r2
 80046aa:	d008      	beq.n	80046be <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d004      	beq.n	80046be <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	0010      	movs	r0, r2
 80046bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2284      	movs	r2, #132	@ 0x84
 80046c2:	589b      	ldr	r3, [r3, r2]
 80046c4:	2194      	movs	r1, #148	@ 0x94
 80046c6:	187a      	adds	r2, r7, r1
 80046c8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	2240      	movs	r2, #64	@ 0x40
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b40      	cmp	r3, #64	@ 0x40
 80046d6:	d004      	beq.n	80046e2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80046d8:	187b      	adds	r3, r7, r1
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2228      	movs	r2, #40	@ 0x28
 80046de:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046e0:	d047      	beq.n	8004772 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	0018      	movs	r0, r3
 80046e6:	f000 fda9 	bl	800523c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2240      	movs	r2, #64	@ 0x40
 80046f2:	4013      	ands	r3, r2
 80046f4:	2b40      	cmp	r3, #64	@ 0x40
 80046f6:	d137      	bne.n	8004768 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f8:	f3ef 8310 	mrs	r3, PRIMASK
 80046fc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80046fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004700:	2090      	movs	r0, #144	@ 0x90
 8004702:	183a      	adds	r2, r7, r0
 8004704:	6013      	str	r3, [r2, #0]
 8004706:	2301      	movs	r3, #1
 8004708:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800470a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800470c:	f383 8810 	msr	PRIMASK, r3
}
 8004710:	46c0      	nop			@ (mov r8, r8)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2140      	movs	r1, #64	@ 0x40
 800471e:	438a      	bics	r2, r1
 8004720:	609a      	str	r2, [r3, #8]
 8004722:	183b      	adds	r3, r7, r0
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004728:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800472a:	f383 8810 	msr	PRIMASK, r3
}
 800472e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004734:	2b00      	cmp	r3, #0
 8004736:	d012      	beq.n	800475e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800473c:	4a14      	ldr	r2, [pc, #80]	@ (8004790 <HAL_UART_IRQHandler+0x2a0>)
 800473e:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004744:	0018      	movs	r0, r3
 8004746:	f7fe ff3d 	bl	80035c4 <HAL_DMA_Abort_IT>
 800474a:	1e03      	subs	r3, r0, #0
 800474c:	d01a      	beq.n	8004784 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004758:	0018      	movs	r0, r3
 800475a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800475c:	e012      	b.n	8004784 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	0018      	movs	r0, r3
 8004762:	f000 f995 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004766:	e00d      	b.n	8004784 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	0018      	movs	r0, r3
 800476c:	f000 f990 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004770:	e008      	b.n	8004784 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	0018      	movs	r0, r3
 8004776:	f000 f98b 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2284      	movs	r2, #132	@ 0x84
 800477e:	2100      	movs	r1, #0
 8004780:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004782:	e16f      	b.n	8004a64 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004784:	46c0      	nop			@ (mov r8, r8)
    return;
 8004786:	e16d      	b.n	8004a64 <HAL_UART_IRQHandler+0x574>
 8004788:	0000080f 	.word	0x0000080f
 800478c:	04000120 	.word	0x04000120
 8004790:	08005305 	.word	0x08005305

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004798:	2b01      	cmp	r3, #1
 800479a:	d000      	beq.n	800479e <HAL_UART_IRQHandler+0x2ae>
 800479c:	e139      	b.n	8004a12 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800479e:	23a4      	movs	r3, #164	@ 0xa4
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2210      	movs	r2, #16
 80047a6:	4013      	ands	r3, r2
 80047a8:	d100      	bne.n	80047ac <HAL_UART_IRQHandler+0x2bc>
 80047aa:	e132      	b.n	8004a12 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80047ac:	23a0      	movs	r3, #160	@ 0xa0
 80047ae:	18fb      	adds	r3, r7, r3
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2210      	movs	r2, #16
 80047b4:	4013      	ands	r3, r2
 80047b6:	d100      	bne.n	80047ba <HAL_UART_IRQHandler+0x2ca>
 80047b8:	e12b      	b.n	8004a12 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2210      	movs	r2, #16
 80047c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2240      	movs	r2, #64	@ 0x40
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b40      	cmp	r3, #64	@ 0x40
 80047ce:	d000      	beq.n	80047d2 <HAL_UART_IRQHandler+0x2e2>
 80047d0:	e09f      	b.n	8004912 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	217e      	movs	r1, #126	@ 0x7e
 80047dc:	187b      	adds	r3, r7, r1
 80047de:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80047e0:	187b      	adds	r3, r7, r1
 80047e2:	881b      	ldrh	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d100      	bne.n	80047ea <HAL_UART_IRQHandler+0x2fa>
 80047e8:	e13e      	b.n	8004a68 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2258      	movs	r2, #88	@ 0x58
 80047ee:	5a9b      	ldrh	r3, [r3, r2]
 80047f0:	187a      	adds	r2, r7, r1
 80047f2:	8812      	ldrh	r2, [r2, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d300      	bcc.n	80047fa <HAL_UART_IRQHandler+0x30a>
 80047f8:	e136      	b.n	8004a68 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	187a      	adds	r2, r7, r1
 80047fe:	215a      	movs	r1, #90	@ 0x5a
 8004800:	8812      	ldrh	r2, [r2, #0]
 8004802:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2b20      	cmp	r3, #32
 800480c:	d06f      	beq.n	80048ee <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480e:	f3ef 8310 	mrs	r3, PRIMASK
 8004812:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004816:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004818:	2301      	movs	r3, #1
 800481a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800481c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800481e:	f383 8810 	msr	PRIMASK, r3
}
 8004822:	46c0      	nop			@ (mov r8, r8)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4992      	ldr	r1, [pc, #584]	@ (8004a78 <HAL_UART_IRQHandler+0x588>)
 8004830:	400a      	ands	r2, r1
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004836:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800483a:	f383 8810 	msr	PRIMASK, r3
}
 800483e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004840:	f3ef 8310 	mrs	r3, PRIMASK
 8004844:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004848:	677b      	str	r3, [r7, #116]	@ 0x74
 800484a:	2301      	movs	r3, #1
 800484c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004850:	f383 8810 	msr	PRIMASK, r3
}
 8004854:	46c0      	nop			@ (mov r8, r8)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2101      	movs	r1, #1
 8004862:	438a      	bics	r2, r1
 8004864:	609a      	str	r2, [r3, #8]
 8004866:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004868:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800486a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800486c:	f383 8810 	msr	PRIMASK, r3
}
 8004870:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004872:	f3ef 8310 	mrs	r3, PRIMASK
 8004876:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487a:	673b      	str	r3, [r7, #112]	@ 0x70
 800487c:	2301      	movs	r3, #1
 800487e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004882:	f383 8810 	msr	PRIMASK, r3
}
 8004886:	46c0      	nop			@ (mov r8, r8)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689a      	ldr	r2, [r3, #8]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2140      	movs	r1, #64	@ 0x40
 8004894:	438a      	bics	r2, r1
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800489a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800489c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800489e:	f383 8810 	msr	PRIMASK, r3
}
 80048a2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2280      	movs	r2, #128	@ 0x80
 80048a8:	2120      	movs	r1, #32
 80048aa:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b2:	f3ef 8310 	mrs	r3, PRIMASK
 80048b6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80048b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048bc:	2301      	movs	r3, #1
 80048be:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048c2:	f383 8810 	msr	PRIMASK, r3
}
 80048c6:	46c0      	nop			@ (mov r8, r8)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2110      	movs	r1, #16
 80048d4:	438a      	bics	r2, r1
 80048d6:	601a      	str	r2, [r3, #0]
 80048d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048de:	f383 8810 	msr	PRIMASK, r3
}
 80048e2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7fe fe33 	bl	8003554 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2258      	movs	r2, #88	@ 0x58
 80048f8:	5a9a      	ldrh	r2, [r3, r2]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	215a      	movs	r1, #90	@ 0x5a
 80048fe:	5a5b      	ldrh	r3, [r3, r1]
 8004900:	b29b      	uxth	r3, r3
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	b29a      	uxth	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	0011      	movs	r1, r2
 800490a:	0018      	movs	r0, r3
 800490c:	f000 f8c8 	bl	8004aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004910:	e0aa      	b.n	8004a68 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2258      	movs	r2, #88	@ 0x58
 8004916:	5a99      	ldrh	r1, [r3, r2]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	225a      	movs	r2, #90	@ 0x5a
 800491c:	5a9b      	ldrh	r3, [r3, r2]
 800491e:	b29a      	uxth	r2, r3
 8004920:	208e      	movs	r0, #142	@ 0x8e
 8004922:	183b      	adds	r3, r7, r0
 8004924:	1a8a      	subs	r2, r1, r2
 8004926:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	225a      	movs	r2, #90	@ 0x5a
 800492c:	5a9b      	ldrh	r3, [r3, r2]
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d100      	bne.n	8004936 <HAL_UART_IRQHandler+0x446>
 8004934:	e09a      	b.n	8004a6c <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8004936:	183b      	adds	r3, r7, r0
 8004938:	881b      	ldrh	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d100      	bne.n	8004940 <HAL_UART_IRQHandler+0x450>
 800493e:	e095      	b.n	8004a6c <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004940:	f3ef 8310 	mrs	r3, PRIMASK
 8004944:	60fb      	str	r3, [r7, #12]
  return(result);
 8004946:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004948:	2488      	movs	r4, #136	@ 0x88
 800494a:	193a      	adds	r2, r7, r4
 800494c:	6013      	str	r3, [r2, #0]
 800494e:	2301      	movs	r3, #1
 8004950:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f383 8810 	msr	PRIMASK, r3
}
 8004958:	46c0      	nop			@ (mov r8, r8)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4945      	ldr	r1, [pc, #276]	@ (8004a7c <HAL_UART_IRQHandler+0x58c>)
 8004966:	400a      	ands	r2, r1
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	193b      	adds	r3, r7, r4
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f383 8810 	msr	PRIMASK, r3
}
 8004976:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004978:	f3ef 8310 	mrs	r3, PRIMASK
 800497c:	61bb      	str	r3, [r7, #24]
  return(result);
 800497e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004980:	2484      	movs	r4, #132	@ 0x84
 8004982:	193a      	adds	r2, r7, r4
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	2301      	movs	r3, #1
 8004988:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f383 8810 	msr	PRIMASK, r3
}
 8004990:	46c0      	nop			@ (mov r8, r8)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2101      	movs	r1, #1
 800499e:	438a      	bics	r2, r1
 80049a0:	609a      	str	r2, [r3, #8]
 80049a2:	193b      	adds	r3, r7, r4
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a8:	6a3b      	ldr	r3, [r7, #32]
 80049aa:	f383 8810 	msr	PRIMASK, r3
}
 80049ae:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2280      	movs	r2, #128	@ 0x80
 80049b4:	2120      	movs	r1, #32
 80049b6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049c4:	f3ef 8310 	mrs	r3, PRIMASK
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80049ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049cc:	2480      	movs	r4, #128	@ 0x80
 80049ce:	193a      	adds	r2, r7, r4
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	2301      	movs	r3, #1
 80049d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d8:	f383 8810 	msr	PRIMASK, r3
}
 80049dc:	46c0      	nop			@ (mov r8, r8)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2110      	movs	r1, #16
 80049ea:	438a      	bics	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	193b      	adds	r3, r7, r4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f6:	f383 8810 	msr	PRIMASK, r3
}
 80049fa:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a02:	183b      	adds	r3, r7, r0
 8004a04:	881a      	ldrh	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	0011      	movs	r1, r2
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f000 f848 	bl	8004aa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a10:	e02c      	b.n	8004a6c <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004a12:	23a4      	movs	r3, #164	@ 0xa4
 8004a14:	18fb      	adds	r3, r7, r3
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2280      	movs	r2, #128	@ 0x80
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	d00f      	beq.n	8004a3e <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004a1e:	23a0      	movs	r3, #160	@ 0xa0
 8004a20:	18fb      	adds	r3, r7, r3
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2280      	movs	r2, #128	@ 0x80
 8004a26:	4013      	ands	r3, r2
 8004a28:	d009      	beq.n	8004a3e <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d01e      	beq.n	8004a70 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	0010      	movs	r0, r2
 8004a3a:	4798      	blx	r3
    }
    return;
 8004a3c:	e018      	b.n	8004a70 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004a3e:	23a4      	movs	r3, #164	@ 0xa4
 8004a40:	18fb      	adds	r3, r7, r3
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2240      	movs	r2, #64	@ 0x40
 8004a46:	4013      	ands	r3, r2
 8004a48:	d013      	beq.n	8004a72 <HAL_UART_IRQHandler+0x582>
 8004a4a:	23a0      	movs	r3, #160	@ 0xa0
 8004a4c:	18fb      	adds	r3, r7, r3
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2240      	movs	r2, #64	@ 0x40
 8004a52:	4013      	ands	r3, r2
 8004a54:	d00d      	beq.n	8004a72 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f000 fc6a 	bl	8005332 <UART_EndTransmit_IT>
    return;
 8004a5e:	e008      	b.n	8004a72 <HAL_UART_IRQHandler+0x582>
      return;
 8004a60:	46c0      	nop			@ (mov r8, r8)
 8004a62:	e006      	b.n	8004a72 <HAL_UART_IRQHandler+0x582>
    return;
 8004a64:	46c0      	nop			@ (mov r8, r8)
 8004a66:	e004      	b.n	8004a72 <HAL_UART_IRQHandler+0x582>
      return;
 8004a68:	46c0      	nop			@ (mov r8, r8)
 8004a6a:	e002      	b.n	8004a72 <HAL_UART_IRQHandler+0x582>
      return;
 8004a6c:	46c0      	nop			@ (mov r8, r8)
 8004a6e:	e000      	b.n	8004a72 <HAL_UART_IRQHandler+0x582>
    return;
 8004a70:	46c0      	nop			@ (mov r8, r8)
  }

}
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b02b      	add	sp, #172	@ 0xac
 8004a76:	bd90      	pop	{r4, r7, pc}
 8004a78:	fffffeff 	.word	0xfffffeff
 8004a7c:	fffffedf 	.word	0xfffffedf

08004a80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004a88:	46c0      	nop			@ (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b002      	add	sp, #8
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a98:	46c0      	nop			@ (mov r8, r8)
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	000a      	movs	r2, r1
 8004aaa:	1cbb      	adds	r3, r7, #2
 8004aac:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004aae:	46c0      	nop			@ (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b002      	add	sp, #8
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ac0:	231e      	movs	r3, #30
 8004ac2:	18fb      	adds	r3, r7, r3
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a8d      	ldr	r2, [pc, #564]	@ (8004d1c <UART_SetConfig+0x264>)
 8004ae8:	4013      	ands	r3, r2
 8004aea:	0019      	movs	r1, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4a88      	ldr	r2, [pc, #544]	@ (8004d20 <UART_SetConfig+0x268>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	0019      	movs	r1, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	4a7f      	ldr	r2, [pc, #508]	@ (8004d24 <UART_SetConfig+0x26c>)
 8004b26:	4013      	ands	r3, r2
 8004b28:	0019      	movs	r1, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a7b      	ldr	r2, [pc, #492]	@ (8004d28 <UART_SetConfig+0x270>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d127      	bne.n	8004b8e <UART_SetConfig+0xd6>
 8004b3e:	4b7b      	ldr	r3, [pc, #492]	@ (8004d2c <UART_SetConfig+0x274>)
 8004b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b42:	2203      	movs	r2, #3
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	d00d      	beq.n	8004b66 <UART_SetConfig+0xae>
 8004b4a:	d81b      	bhi.n	8004b84 <UART_SetConfig+0xcc>
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d014      	beq.n	8004b7a <UART_SetConfig+0xc2>
 8004b50:	d818      	bhi.n	8004b84 <UART_SetConfig+0xcc>
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <UART_SetConfig+0xa4>
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d00a      	beq.n	8004b70 <UART_SetConfig+0xb8>
 8004b5a:	e013      	b.n	8004b84 <UART_SetConfig+0xcc>
 8004b5c:	231f      	movs	r3, #31
 8004b5e:	18fb      	adds	r3, r7, r3
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]
 8004b64:	e021      	b.n	8004baa <UART_SetConfig+0xf2>
 8004b66:	231f      	movs	r3, #31
 8004b68:	18fb      	adds	r3, r7, r3
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	701a      	strb	r2, [r3, #0]
 8004b6e:	e01c      	b.n	8004baa <UART_SetConfig+0xf2>
 8004b70:	231f      	movs	r3, #31
 8004b72:	18fb      	adds	r3, r7, r3
 8004b74:	2204      	movs	r2, #4
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	e017      	b.n	8004baa <UART_SetConfig+0xf2>
 8004b7a:	231f      	movs	r3, #31
 8004b7c:	18fb      	adds	r3, r7, r3
 8004b7e:	2208      	movs	r2, #8
 8004b80:	701a      	strb	r2, [r3, #0]
 8004b82:	e012      	b.n	8004baa <UART_SetConfig+0xf2>
 8004b84:	231f      	movs	r3, #31
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	2210      	movs	r2, #16
 8004b8a:	701a      	strb	r2, [r3, #0]
 8004b8c:	e00d      	b.n	8004baa <UART_SetConfig+0xf2>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a67      	ldr	r2, [pc, #412]	@ (8004d30 <UART_SetConfig+0x278>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d104      	bne.n	8004ba2 <UART_SetConfig+0xea>
 8004b98:	231f      	movs	r3, #31
 8004b9a:	18fb      	adds	r3, r7, r3
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	701a      	strb	r2, [r3, #0]
 8004ba0:	e003      	b.n	8004baa <UART_SetConfig+0xf2>
 8004ba2:	231f      	movs	r3, #31
 8004ba4:	18fb      	adds	r3, r7, r3
 8004ba6:	2210      	movs	r2, #16
 8004ba8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69da      	ldr	r2, [r3, #28]
 8004bae:	2380      	movs	r3, #128	@ 0x80
 8004bb0:	021b      	lsls	r3, r3, #8
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d15c      	bne.n	8004c70 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004bb6:	231f      	movs	r3, #31
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d015      	beq.n	8004bec <UART_SetConfig+0x134>
 8004bc0:	dc18      	bgt.n	8004bf4 <UART_SetConfig+0x13c>
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d00d      	beq.n	8004be2 <UART_SetConfig+0x12a>
 8004bc6:	dc15      	bgt.n	8004bf4 <UART_SetConfig+0x13c>
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d002      	beq.n	8004bd2 <UART_SetConfig+0x11a>
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d005      	beq.n	8004bdc <UART_SetConfig+0x124>
 8004bd0:	e010      	b.n	8004bf4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bd2:	f7ff fb2d 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8004bd6:	0003      	movs	r3, r0
 8004bd8:	61bb      	str	r3, [r7, #24]
        break;
 8004bda:	e012      	b.n	8004c02 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bdc:	4b55      	ldr	r3, [pc, #340]	@ (8004d34 <UART_SetConfig+0x27c>)
 8004bde:	61bb      	str	r3, [r7, #24]
        break;
 8004be0:	e00f      	b.n	8004c02 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004be2:	f7ff fac5 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8004be6:	0003      	movs	r3, r0
 8004be8:	61bb      	str	r3, [r7, #24]
        break;
 8004bea:	e00a      	b.n	8004c02 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bec:	2380      	movs	r3, #128	@ 0x80
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	61bb      	str	r3, [r7, #24]
        break;
 8004bf2:	e006      	b.n	8004c02 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bf8:	231e      	movs	r3, #30
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	701a      	strb	r2, [r3, #0]
        break;
 8004c00:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d100      	bne.n	8004c0a <UART_SetConfig+0x152>
 8004c08:	e07a      	b.n	8004d00 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	005a      	lsls	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	085b      	lsrs	r3, r3, #1
 8004c14:	18d2      	adds	r2, r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	0019      	movs	r1, r3
 8004c1c:	0010      	movs	r0, r2
 8004c1e:	f7fb fa99 	bl	8000154 <__udivsi3>
 8004c22:	0003      	movs	r3, r0
 8004c24:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b0f      	cmp	r3, #15
 8004c2a:	d91c      	bls.n	8004c66 <UART_SetConfig+0x1ae>
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	2380      	movs	r3, #128	@ 0x80
 8004c30:	025b      	lsls	r3, r3, #9
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d217      	bcs.n	8004c66 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	200e      	movs	r0, #14
 8004c3c:	183b      	adds	r3, r7, r0
 8004c3e:	210f      	movs	r1, #15
 8004c40:	438a      	bics	r2, r1
 8004c42:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	085b      	lsrs	r3, r3, #1
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	2207      	movs	r2, #7
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	b299      	uxth	r1, r3
 8004c50:	183b      	adds	r3, r7, r0
 8004c52:	183a      	adds	r2, r7, r0
 8004c54:	8812      	ldrh	r2, [r2, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	183a      	adds	r2, r7, r0
 8004c60:	8812      	ldrh	r2, [r2, #0]
 8004c62:	60da      	str	r2, [r3, #12]
 8004c64:	e04c      	b.n	8004d00 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004c66:	231e      	movs	r3, #30
 8004c68:	18fb      	adds	r3, r7, r3
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	e047      	b.n	8004d00 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c70:	231f      	movs	r3, #31
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d015      	beq.n	8004ca6 <UART_SetConfig+0x1ee>
 8004c7a:	dc18      	bgt.n	8004cae <UART_SetConfig+0x1f6>
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d00d      	beq.n	8004c9c <UART_SetConfig+0x1e4>
 8004c80:	dc15      	bgt.n	8004cae <UART_SetConfig+0x1f6>
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <UART_SetConfig+0x1d4>
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d005      	beq.n	8004c96 <UART_SetConfig+0x1de>
 8004c8a:	e010      	b.n	8004cae <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f7ff fad0 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8004c90:	0003      	movs	r3, r0
 8004c92:	61bb      	str	r3, [r7, #24]
        break;
 8004c94:	e012      	b.n	8004cbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c96:	4b27      	ldr	r3, [pc, #156]	@ (8004d34 <UART_SetConfig+0x27c>)
 8004c98:	61bb      	str	r3, [r7, #24]
        break;
 8004c9a:	e00f      	b.n	8004cbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c9c:	f7ff fa68 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8004ca0:	0003      	movs	r3, r0
 8004ca2:	61bb      	str	r3, [r7, #24]
        break;
 8004ca4:	e00a      	b.n	8004cbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ca6:	2380      	movs	r3, #128	@ 0x80
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	61bb      	str	r3, [r7, #24]
        break;
 8004cac:	e006      	b.n	8004cbc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cb2:	231e      	movs	r3, #30
 8004cb4:	18fb      	adds	r3, r7, r3
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
        break;
 8004cba:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d01e      	beq.n	8004d00 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	085a      	lsrs	r2, r3, #1
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	18d2      	adds	r2, r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	0019      	movs	r1, r3
 8004cd2:	0010      	movs	r0, r2
 8004cd4:	f7fb fa3e 	bl	8000154 <__udivsi3>
 8004cd8:	0003      	movs	r3, r0
 8004cda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	2b0f      	cmp	r3, #15
 8004ce0:	d90a      	bls.n	8004cf8 <UART_SetConfig+0x240>
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	2380      	movs	r3, #128	@ 0x80
 8004ce6:	025b      	lsls	r3, r3, #9
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d205      	bcs.n	8004cf8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60da      	str	r2, [r3, #12]
 8004cf6:	e003      	b.n	8004d00 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004cf8:	231e      	movs	r3, #30
 8004cfa:	18fb      	adds	r3, r7, r3
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d0c:	231e      	movs	r3, #30
 8004d0e:	18fb      	adds	r3, r7, r3
 8004d10:	781b      	ldrb	r3, [r3, #0]
}
 8004d12:	0018      	movs	r0, r3
 8004d14:	46bd      	mov	sp, r7
 8004d16:	b008      	add	sp, #32
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	46c0      	nop			@ (mov r8, r8)
 8004d1c:	ffff69f3 	.word	0xffff69f3
 8004d20:	ffffcfff 	.word	0xffffcfff
 8004d24:	fffff4ff 	.word	0xfffff4ff
 8004d28:	40013800 	.word	0x40013800
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	40004400 	.word	0x40004400
 8004d34:	007a1200 	.word	0x007a1200

08004d38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d44:	2208      	movs	r2, #8
 8004d46:	4013      	ands	r3, r2
 8004d48:	d00b      	beq.n	8004d62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	4a4a      	ldr	r2, [pc, #296]	@ (8004e7c <UART_AdvFeatureConfig+0x144>)
 8004d52:	4013      	ands	r3, r2
 8004d54:	0019      	movs	r1, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	2201      	movs	r2, #1
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d00b      	beq.n	8004d84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	4a43      	ldr	r2, [pc, #268]	@ (8004e80 <UART_AdvFeatureConfig+0x148>)
 8004d74:	4013      	ands	r3, r2
 8004d76:	0019      	movs	r1, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d88:	2202      	movs	r2, #2
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	d00b      	beq.n	8004da6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	4a3b      	ldr	r2, [pc, #236]	@ (8004e84 <UART_AdvFeatureConfig+0x14c>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	0019      	movs	r1, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	2204      	movs	r2, #4
 8004dac:	4013      	ands	r3, r2
 8004dae:	d00b      	beq.n	8004dc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	4a34      	ldr	r2, [pc, #208]	@ (8004e88 <UART_AdvFeatureConfig+0x150>)
 8004db8:	4013      	ands	r3, r2
 8004dba:	0019      	movs	r1, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dcc:	2210      	movs	r2, #16
 8004dce:	4013      	ands	r3, r2
 8004dd0:	d00b      	beq.n	8004dea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <UART_AdvFeatureConfig+0x154>)
 8004dda:	4013      	ands	r3, r2
 8004ddc:	0019      	movs	r1, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dee:	2220      	movs	r2, #32
 8004df0:	4013      	ands	r3, r2
 8004df2:	d00b      	beq.n	8004e0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	4a25      	ldr	r2, [pc, #148]	@ (8004e90 <UART_AdvFeatureConfig+0x158>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	0019      	movs	r1, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e10:	2240      	movs	r2, #64	@ 0x40
 8004e12:	4013      	ands	r3, r2
 8004e14:	d01d      	beq.n	8004e52 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e94 <UART_AdvFeatureConfig+0x15c>)
 8004e1e:	4013      	ands	r3, r2
 8004e20:	0019      	movs	r1, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e32:	2380      	movs	r3, #128	@ 0x80
 8004e34:	035b      	lsls	r3, r3, #13
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d10b      	bne.n	8004e52 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4a15      	ldr	r2, [pc, #84]	@ (8004e98 <UART_AdvFeatureConfig+0x160>)
 8004e42:	4013      	ands	r3, r2
 8004e44:	0019      	movs	r1, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e56:	2280      	movs	r2, #128	@ 0x80
 8004e58:	4013      	ands	r3, r2
 8004e5a:	d00b      	beq.n	8004e74 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4a0e      	ldr	r2, [pc, #56]	@ (8004e9c <UART_AdvFeatureConfig+0x164>)
 8004e64:	4013      	ands	r3, r2
 8004e66:	0019      	movs	r1, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	605a      	str	r2, [r3, #4]
  }
}
 8004e74:	46c0      	nop			@ (mov r8, r8)
 8004e76:	46bd      	mov	sp, r7
 8004e78:	b002      	add	sp, #8
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	ffff7fff 	.word	0xffff7fff
 8004e80:	fffdffff 	.word	0xfffdffff
 8004e84:	fffeffff 	.word	0xfffeffff
 8004e88:	fffbffff 	.word	0xfffbffff
 8004e8c:	ffffefff 	.word	0xffffefff
 8004e90:	ffffdfff 	.word	0xffffdfff
 8004e94:	ffefffff 	.word	0xffefffff
 8004e98:	ff9fffff 	.word	0xff9fffff
 8004e9c:	fff7ffff 	.word	0xfff7ffff

08004ea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b092      	sub	sp, #72	@ 0x48
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2284      	movs	r2, #132	@ 0x84
 8004eac:	2100      	movs	r1, #0
 8004eae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004eb0:	f7fe fa92 	bl	80033d8 <HAL_GetTick>
 8004eb4:	0003      	movs	r3, r0
 8004eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2208      	movs	r2, #8
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b08      	cmp	r3, #8
 8004ec4:	d12c      	bne.n	8004f20 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec8:	2280      	movs	r2, #128	@ 0x80
 8004eca:	0391      	lsls	r1, r2, #14
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	4a46      	ldr	r2, [pc, #280]	@ (8004fe8 <UART_CheckIdleState+0x148>)
 8004ed0:	9200      	str	r2, [sp, #0]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f000 f88c 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 8004ed8:	1e03      	subs	r3, r0, #0
 8004eda:	d021      	beq.n	8004f20 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004edc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	f383 8810 	msr	PRIMASK, r3
}
 8004ef0:	46c0      	nop			@ (mov r8, r8)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2180      	movs	r1, #128	@ 0x80
 8004efe:	438a      	bics	r2, r1
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f08:	f383 8810 	msr	PRIMASK, r3
}
 8004f0c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2220      	movs	r2, #32
 8004f12:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2278      	movs	r2, #120	@ 0x78
 8004f18:	2100      	movs	r1, #0
 8004f1a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e05f      	b.n	8004fe0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2204      	movs	r2, #4
 8004f28:	4013      	ands	r3, r2
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d146      	bne.n	8004fbc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f30:	2280      	movs	r2, #128	@ 0x80
 8004f32:	03d1      	lsls	r1, r2, #15
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	4a2c      	ldr	r2, [pc, #176]	@ (8004fe8 <UART_CheckIdleState+0x148>)
 8004f38:	9200      	str	r2, [sp, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f000 f858 	bl	8004ff0 <UART_WaitOnFlagUntilTimeout>
 8004f40:	1e03      	subs	r3, r0, #0
 8004f42:	d03b      	beq.n	8004fbc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f44:	f3ef 8310 	mrs	r3, PRIMASK
 8004f48:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f4e:	2301      	movs	r3, #1
 8004f50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f383 8810 	msr	PRIMASK, r3
}
 8004f58:	46c0      	nop			@ (mov r8, r8)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4921      	ldr	r1, [pc, #132]	@ (8004fec <UART_CheckIdleState+0x14c>)
 8004f66:	400a      	ands	r2, r1
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f383 8810 	msr	PRIMASK, r3
}
 8004f74:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f76:	f3ef 8310 	mrs	r3, PRIMASK
 8004f7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f7c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f80:	2301      	movs	r3, #1
 8004f82:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	f383 8810 	msr	PRIMASK, r3
}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2101      	movs	r1, #1
 8004f98:	438a      	bics	r2, r1
 8004f9a:	609a      	str	r2, [r3, #8]
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	f383 8810 	msr	PRIMASK, r3
}
 8004fa6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2280      	movs	r2, #128	@ 0x80
 8004fac:	2120      	movs	r1, #32
 8004fae:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2278      	movs	r2, #120	@ 0x78
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e011      	b.n	8004fe0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2280      	movs	r2, #128	@ 0x80
 8004fc6:	2120      	movs	r1, #32
 8004fc8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2278      	movs	r2, #120	@ 0x78
 8004fda:	2100      	movs	r1, #0
 8004fdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	b010      	add	sp, #64	@ 0x40
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	01ffffff 	.word	0x01ffffff
 8004fec:	fffffedf 	.word	0xfffffedf

08004ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	603b      	str	r3, [r7, #0]
 8004ffc:	1dfb      	adds	r3, r7, #7
 8004ffe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005000:	e051      	b.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	3301      	adds	r3, #1
 8005006:	d04e      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005008:	f7fe f9e6 	bl	80033d8 <HAL_GetTick>
 800500c:	0002      	movs	r2, r0
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	69ba      	ldr	r2, [r7, #24]
 8005014:	429a      	cmp	r2, r3
 8005016:	d302      	bcc.n	800501e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e051      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2204      	movs	r2, #4
 800502a:	4013      	ands	r3, r2
 800502c:	d03b      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b80      	cmp	r3, #128	@ 0x80
 8005032:	d038      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b40      	cmp	r3, #64	@ 0x40
 8005038:	d035      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69db      	ldr	r3, [r3, #28]
 8005040:	2208      	movs	r2, #8
 8005042:	4013      	ands	r3, r2
 8005044:	2b08      	cmp	r3, #8
 8005046:	d111      	bne.n	800506c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2208      	movs	r2, #8
 800504e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f8f2 	bl	800523c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2284      	movs	r2, #132	@ 0x84
 800505c:	2108      	movs	r1, #8
 800505e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2278      	movs	r2, #120	@ 0x78
 8005064:	2100      	movs	r1, #0
 8005066:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e02c      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	69da      	ldr	r2, [r3, #28]
 8005072:	2380      	movs	r3, #128	@ 0x80
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	401a      	ands	r2, r3
 8005078:	2380      	movs	r3, #128	@ 0x80
 800507a:	011b      	lsls	r3, r3, #4
 800507c:	429a      	cmp	r2, r3
 800507e:	d112      	bne.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2280      	movs	r2, #128	@ 0x80
 8005086:	0112      	lsls	r2, r2, #4
 8005088:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	0018      	movs	r0, r3
 800508e:	f000 f8d5 	bl	800523c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2284      	movs	r2, #132	@ 0x84
 8005096:	2120      	movs	r1, #32
 8005098:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2278      	movs	r2, #120	@ 0x78
 800509e:	2100      	movs	r1, #0
 80050a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e00f      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	425a      	negs	r2, r3
 80050b6:	4153      	adcs	r3, r2
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	001a      	movs	r2, r3
 80050bc:	1dfb      	adds	r3, r7, #7
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d09e      	beq.n	8005002 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	0018      	movs	r0, r3
 80050c8:	46bd      	mov	sp, r7
 80050ca:	b004      	add	sp, #16
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b090      	sub	sp, #64	@ 0x40
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	1dbb      	adds	r3, r7, #6
 80050dc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	1dba      	adds	r2, r7, #6
 80050e8:	2158      	movs	r1, #88	@ 0x58
 80050ea:	8812      	ldrh	r2, [r2, #0]
 80050ec:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1dba      	adds	r2, r7, #6
 80050f2:	215a      	movs	r1, #90	@ 0x5a
 80050f4:	8812      	ldrh	r2, [r2, #0]
 80050f6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	2380      	movs	r3, #128	@ 0x80
 8005104:	015b      	lsls	r3, r3, #5
 8005106:	429a      	cmp	r2, r3
 8005108:	d10d      	bne.n	8005126 <UART_Start_Receive_IT+0x56>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d104      	bne.n	800511c <UART_Start_Receive_IT+0x4c>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	225c      	movs	r2, #92	@ 0x5c
 8005116:	4946      	ldr	r1, [pc, #280]	@ (8005230 <UART_Start_Receive_IT+0x160>)
 8005118:	5299      	strh	r1, [r3, r2]
 800511a:	e01a      	b.n	8005152 <UART_Start_Receive_IT+0x82>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	225c      	movs	r2, #92	@ 0x5c
 8005120:	21ff      	movs	r1, #255	@ 0xff
 8005122:	5299      	strh	r1, [r3, r2]
 8005124:	e015      	b.n	8005152 <UART_Start_Receive_IT+0x82>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10d      	bne.n	800514a <UART_Start_Receive_IT+0x7a>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d104      	bne.n	8005140 <UART_Start_Receive_IT+0x70>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	225c      	movs	r2, #92	@ 0x5c
 800513a:	21ff      	movs	r1, #255	@ 0xff
 800513c:	5299      	strh	r1, [r3, r2]
 800513e:	e008      	b.n	8005152 <UART_Start_Receive_IT+0x82>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	225c      	movs	r2, #92	@ 0x5c
 8005144:	217f      	movs	r1, #127	@ 0x7f
 8005146:	5299      	strh	r1, [r3, r2]
 8005148:	e003      	b.n	8005152 <UART_Start_Receive_IT+0x82>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	225c      	movs	r2, #92	@ 0x5c
 800514e:	2100      	movs	r1, #0
 8005150:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2284      	movs	r2, #132	@ 0x84
 8005156:	2100      	movs	r1, #0
 8005158:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2280      	movs	r2, #128	@ 0x80
 800515e:	2122      	movs	r1, #34	@ 0x22
 8005160:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005162:	f3ef 8310 	mrs	r3, PRIMASK
 8005166:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005168:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800516c:	2301      	movs	r3, #1
 800516e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005172:	f383 8810 	msr	PRIMASK, r3
}
 8005176:	46c0      	nop			@ (mov r8, r8)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2101      	movs	r1, #1
 8005184:	430a      	orrs	r2, r1
 8005186:	609a      	str	r2, [r3, #8]
 8005188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800518a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800518c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518e:	f383 8810 	msr	PRIMASK, r3
}
 8005192:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	2380      	movs	r3, #128	@ 0x80
 800519a:	015b      	lsls	r3, r3, #5
 800519c:	429a      	cmp	r2, r3
 800519e:	d107      	bne.n	80051b0 <UART_Start_Receive_IT+0xe0>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d103      	bne.n	80051b0 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4a22      	ldr	r2, [pc, #136]	@ (8005234 <UART_Start_Receive_IT+0x164>)
 80051ac:	669a      	str	r2, [r3, #104]	@ 0x68
 80051ae:	e002      	b.n	80051b6 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4a21      	ldr	r2, [pc, #132]	@ (8005238 <UART_Start_Receive_IT+0x168>)
 80051b4:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d019      	beq.n	80051f2 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051be:	f3ef 8310 	mrs	r3, PRIMASK
 80051c2:	61fb      	str	r3, [r7, #28]
  return(result);
 80051c4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80051c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80051c8:	2301      	movs	r3, #1
 80051ca:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	f383 8810 	msr	PRIMASK, r3
}
 80051d2:	46c0      	nop			@ (mov r8, r8)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2190      	movs	r1, #144	@ 0x90
 80051e0:	0049      	lsls	r1, r1, #1
 80051e2:	430a      	orrs	r2, r1
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	f383 8810 	msr	PRIMASK, r3
}
 80051f0:	e018      	b.n	8005224 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f2:	f3ef 8310 	mrs	r3, PRIMASK
 80051f6:	613b      	str	r3, [r7, #16]
  return(result);
 80051f8:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80051fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051fc:	2301      	movs	r3, #1
 80051fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f383 8810 	msr	PRIMASK, r3
}
 8005206:	46c0      	nop			@ (mov r8, r8)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2120      	movs	r1, #32
 8005214:	430a      	orrs	r2, r1
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	f383 8810 	msr	PRIMASK, r3
}
 8005222:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	0018      	movs	r0, r3
 8005228:	46bd      	mov	sp, r7
 800522a:	b010      	add	sp, #64	@ 0x40
 800522c:	bd80      	pop	{r7, pc}
 800522e:	46c0      	nop			@ (mov r8, r8)
 8005230:	000001ff 	.word	0x000001ff
 8005234:	08005541 	.word	0x08005541
 8005238:	08005389 	.word	0x08005389

0800523c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08e      	sub	sp, #56	@ 0x38
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005244:	f3ef 8310 	mrs	r3, PRIMASK
 8005248:	617b      	str	r3, [r7, #20]
  return(result);
 800524a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800524c:	637b      	str	r3, [r7, #52]	@ 0x34
 800524e:	2301      	movs	r3, #1
 8005250:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f383 8810 	msr	PRIMASK, r3
}
 8005258:	46c0      	nop			@ (mov r8, r8)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4926      	ldr	r1, [pc, #152]	@ (8005300 <UART_EndRxTransfer+0xc4>)
 8005266:	400a      	ands	r2, r1
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f383 8810 	msr	PRIMASK, r3
}
 8005274:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005276:	f3ef 8310 	mrs	r3, PRIMASK
 800527a:	623b      	str	r3, [r7, #32]
  return(result);
 800527c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005280:	2301      	movs	r3, #1
 8005282:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	f383 8810 	msr	PRIMASK, r3
}
 800528a:	46c0      	nop			@ (mov r8, r8)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2101      	movs	r1, #1
 8005298:	438a      	bics	r2, r1
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a2:	f383 8810 	msr	PRIMASK, r3
}
 80052a6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d118      	bne.n	80052e2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052b0:	f3ef 8310 	mrs	r3, PRIMASK
 80052b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80052b6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052ba:	2301      	movs	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f383 8810 	msr	PRIMASK, r3
}
 80052c4:	46c0      	nop			@ (mov r8, r8)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2110      	movs	r1, #16
 80052d2:	438a      	bics	r2, r1
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	f383 8810 	msr	PRIMASK, r3
}
 80052e0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2280      	movs	r2, #128	@ 0x80
 80052e6:	2120      	movs	r1, #32
 80052e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80052f6:	46c0      	nop			@ (mov r8, r8)
 80052f8:	46bd      	mov	sp, r7
 80052fa:	b00e      	add	sp, #56	@ 0x38
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	46c0      	nop			@ (mov r8, r8)
 8005300:	fffffedf 	.word	0xfffffedf

08005304 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	225a      	movs	r2, #90	@ 0x5a
 8005316:	2100      	movs	r1, #0
 8005318:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2252      	movs	r2, #82	@ 0x52
 800531e:	2100      	movs	r1, #0
 8005320:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	0018      	movs	r0, r3
 8005326:	f7ff fbb3 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	46bd      	mov	sp, r7
 800532e:	b004      	add	sp, #16
 8005330:	bd80      	pop	{r7, pc}

08005332 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b086      	sub	sp, #24
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800533a:	f3ef 8310 	mrs	r3, PRIMASK
 800533e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005340:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005342:	617b      	str	r3, [r7, #20]
 8005344:	2301      	movs	r3, #1
 8005346:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f383 8810 	msr	PRIMASK, r3
}
 800534e:	46c0      	nop			@ (mov r8, r8)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2140      	movs	r1, #64	@ 0x40
 800535c:	438a      	bics	r2, r1
 800535e:	601a      	str	r2, [r3, #0]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	f383 8810 	msr	PRIMASK, r3
}
 800536a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2220      	movs	r2, #32
 8005370:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	0018      	movs	r0, r3
 800537c:	f7ff fb80 	bl	8004a80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005380:	46c0      	nop			@ (mov r8, r8)
 8005382:	46bd      	mov	sp, r7
 8005384:	b006      	add	sp, #24
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b094      	sub	sp, #80	@ 0x50
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005390:	204e      	movs	r0, #78	@ 0x4e
 8005392:	183b      	adds	r3, r7, r0
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	215c      	movs	r1, #92	@ 0x5c
 8005398:	5a52      	ldrh	r2, [r2, r1]
 800539a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2280      	movs	r2, #128	@ 0x80
 80053a0:	589b      	ldr	r3, [r3, r2]
 80053a2:	2b22      	cmp	r3, #34	@ 0x22
 80053a4:	d000      	beq.n	80053a8 <UART_RxISR_8BIT+0x20>
 80053a6:	e0ba      	b.n	800551e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	214c      	movs	r1, #76	@ 0x4c
 80053ae:	187b      	adds	r3, r7, r1
 80053b0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80053b2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80053b4:	187b      	adds	r3, r7, r1
 80053b6:	881b      	ldrh	r3, [r3, #0]
 80053b8:	b2da      	uxtb	r2, r3
 80053ba:	183b      	adds	r3, r7, r0
 80053bc:	881b      	ldrh	r3, [r3, #0]
 80053be:	b2d9      	uxtb	r1, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c4:	400a      	ands	r2, r1
 80053c6:	b2d2      	uxtb	r2, r2
 80053c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	1c5a      	adds	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	225a      	movs	r2, #90	@ 0x5a
 80053d8:	5a9b      	ldrh	r3, [r3, r2]
 80053da:	b29b      	uxth	r3, r3
 80053dc:	3b01      	subs	r3, #1
 80053de:	b299      	uxth	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	225a      	movs	r2, #90	@ 0x5a
 80053e4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	225a      	movs	r2, #90	@ 0x5a
 80053ea:	5a9b      	ldrh	r3, [r3, r2]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d000      	beq.n	80053f4 <UART_RxISR_8BIT+0x6c>
 80053f2:	e09c      	b.n	800552e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053f4:	f3ef 8310 	mrs	r3, PRIMASK
 80053f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053fe:	2301      	movs	r3, #1
 8005400:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005404:	f383 8810 	msr	PRIMASK, r3
}
 8005408:	46c0      	nop			@ (mov r8, r8)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4948      	ldr	r1, [pc, #288]	@ (8005538 <UART_RxISR_8BIT+0x1b0>)
 8005416:	400a      	ands	r2, r1
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800541c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800541e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005420:	f383 8810 	msr	PRIMASK, r3
}
 8005424:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005426:	f3ef 8310 	mrs	r3, PRIMASK
 800542a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800542c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005430:	2301      	movs	r3, #1
 8005432:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005436:	f383 8810 	msr	PRIMASK, r3
}
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2101      	movs	r1, #1
 8005448:	438a      	bics	r2, r1
 800544a:	609a      	str	r2, [r3, #8]
 800544c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800544e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005452:	f383 8810 	msr	PRIMASK, r3
}
 8005456:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2280      	movs	r2, #128	@ 0x80
 800545c:	2120      	movs	r1, #32
 800545e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	2380      	movs	r3, #128	@ 0x80
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	4013      	ands	r3, r2
 8005478:	d018      	beq.n	80054ac <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800547a:	f3ef 8310 	mrs	r3, PRIMASK
 800547e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005480:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005482:	643b      	str	r3, [r7, #64]	@ 0x40
 8005484:	2301      	movs	r3, #1
 8005486:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	f383 8810 	msr	PRIMASK, r3
}
 800548e:	46c0      	nop			@ (mov r8, r8)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4928      	ldr	r1, [pc, #160]	@ (800553c <UART_RxISR_8BIT+0x1b4>)
 800549c:	400a      	ands	r2, r1
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	f383 8810 	msr	PRIMASK, r3
}
 80054aa:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d12f      	bne.n	8005514 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054ba:	f3ef 8310 	mrs	r3, PRIMASK
 80054be:	60fb      	str	r3, [r7, #12]
  return(result);
 80054c0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054c4:	2301      	movs	r3, #1
 80054c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	f383 8810 	msr	PRIMASK, r3
}
 80054ce:	46c0      	nop			@ (mov r8, r8)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2110      	movs	r1, #16
 80054dc:	438a      	bics	r2, r1
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f383 8810 	msr	PRIMASK, r3
}
 80054ea:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	2210      	movs	r2, #16
 80054f4:	4013      	ands	r3, r2
 80054f6:	2b10      	cmp	r3, #16
 80054f8:	d103      	bne.n	8005502 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2210      	movs	r2, #16
 8005500:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2258      	movs	r2, #88	@ 0x58
 8005506:	5a9a      	ldrh	r2, [r3, r2]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	0011      	movs	r1, r2
 800550c:	0018      	movs	r0, r3
 800550e:	f7ff fac7 	bl	8004aa0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005512:	e00c      	b.n	800552e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	0018      	movs	r0, r3
 8005518:	f7fd fc76 	bl	8002e08 <HAL_UART_RxCpltCallback>
}
 800551c:	e007      	b.n	800552e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699a      	ldr	r2, [r3, #24]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2108      	movs	r1, #8
 800552a:	430a      	orrs	r2, r1
 800552c:	619a      	str	r2, [r3, #24]
}
 800552e:	46c0      	nop			@ (mov r8, r8)
 8005530:	46bd      	mov	sp, r7
 8005532:	b014      	add	sp, #80	@ 0x50
 8005534:	bd80      	pop	{r7, pc}
 8005536:	46c0      	nop			@ (mov r8, r8)
 8005538:	fffffedf 	.word	0xfffffedf
 800553c:	fbffffff 	.word	0xfbffffff

08005540 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b094      	sub	sp, #80	@ 0x50
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005548:	204e      	movs	r0, #78	@ 0x4e
 800554a:	183b      	adds	r3, r7, r0
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	215c      	movs	r1, #92	@ 0x5c
 8005550:	5a52      	ldrh	r2, [r2, r1]
 8005552:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2280      	movs	r2, #128	@ 0x80
 8005558:	589b      	ldr	r3, [r3, r2]
 800555a:	2b22      	cmp	r3, #34	@ 0x22
 800555c:	d000      	beq.n	8005560 <UART_RxISR_16BIT+0x20>
 800555e:	e0ba      	b.n	80056d6 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	214c      	movs	r1, #76	@ 0x4c
 8005566:	187b      	adds	r3, r7, r1
 8005568:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800556a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005570:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8005572:	187b      	adds	r3, r7, r1
 8005574:	183a      	adds	r2, r7, r0
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	8812      	ldrh	r2, [r2, #0]
 800557a:	4013      	ands	r3, r2
 800557c:	b29a      	uxth	r2, r3
 800557e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005580:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005586:	1c9a      	adds	r2, r3, #2
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	225a      	movs	r2, #90	@ 0x5a
 8005590:	5a9b      	ldrh	r3, [r3, r2]
 8005592:	b29b      	uxth	r3, r3
 8005594:	3b01      	subs	r3, #1
 8005596:	b299      	uxth	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	225a      	movs	r2, #90	@ 0x5a
 800559c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	225a      	movs	r2, #90	@ 0x5a
 80055a2:	5a9b      	ldrh	r3, [r3, r2]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d000      	beq.n	80055ac <UART_RxISR_16BIT+0x6c>
 80055aa:	e09c      	b.n	80056e6 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ac:	f3ef 8310 	mrs	r3, PRIMASK
 80055b0:	623b      	str	r3, [r7, #32]
  return(result);
 80055b2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80055b6:	2301      	movs	r3, #1
 80055b8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	f383 8810 	msr	PRIMASK, r3
}
 80055c0:	46c0      	nop			@ (mov r8, r8)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4948      	ldr	r1, [pc, #288]	@ (80056f0 <UART_RxISR_16BIT+0x1b0>)
 80055ce:	400a      	ands	r2, r1
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d8:	f383 8810 	msr	PRIMASK, r3
}
 80055dc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055de:	f3ef 8310 	mrs	r3, PRIMASK
 80055e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80055e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80055e8:	2301      	movs	r3, #1
 80055ea:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	f383 8810 	msr	PRIMASK, r3
}
 80055f2:	46c0      	nop			@ (mov r8, r8)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2101      	movs	r1, #1
 8005600:	438a      	bics	r2, r1
 8005602:	609a      	str	r2, [r3, #8]
 8005604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005606:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560a:	f383 8810 	msr	PRIMASK, r3
}
 800560e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2280      	movs	r2, #128	@ 0x80
 8005614:	2120      	movs	r1, #32
 8005616:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	2380      	movs	r3, #128	@ 0x80
 800562c:	041b      	lsls	r3, r3, #16
 800562e:	4013      	ands	r3, r2
 8005630:	d018      	beq.n	8005664 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005632:	f3ef 8310 	mrs	r3, PRIMASK
 8005636:	617b      	str	r3, [r7, #20]
  return(result);
 8005638:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800563a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800563c:	2301      	movs	r3, #1
 800563e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	f383 8810 	msr	PRIMASK, r3
}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4928      	ldr	r1, [pc, #160]	@ (80056f4 <UART_RxISR_16BIT+0x1b4>)
 8005654:	400a      	ands	r2, r1
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800565a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	f383 8810 	msr	PRIMASK, r3
}
 8005662:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005668:	2b01      	cmp	r3, #1
 800566a:	d12f      	bne.n	80056cc <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005672:	f3ef 8310 	mrs	r3, PRIMASK
 8005676:	60bb      	str	r3, [r7, #8]
  return(result);
 8005678:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800567a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800567c:	2301      	movs	r3, #1
 800567e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f383 8810 	msr	PRIMASK, r3
}
 8005686:	46c0      	nop			@ (mov r8, r8)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2110      	movs	r1, #16
 8005694:	438a      	bics	r2, r1
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f383 8810 	msr	PRIMASK, r3
}
 80056a2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	2210      	movs	r2, #16
 80056ac:	4013      	ands	r3, r2
 80056ae:	2b10      	cmp	r3, #16
 80056b0:	d103      	bne.n	80056ba <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2210      	movs	r2, #16
 80056b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2258      	movs	r2, #88	@ 0x58
 80056be:	5a9a      	ldrh	r2, [r3, r2]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	0011      	movs	r1, r2
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7ff f9eb 	bl	8004aa0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80056ca:	e00c      	b.n	80056e6 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f7fd fb9a 	bl	8002e08 <HAL_UART_RxCpltCallback>
}
 80056d4:	e007      	b.n	80056e6 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	699a      	ldr	r2, [r3, #24]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2108      	movs	r1, #8
 80056e2:	430a      	orrs	r2, r1
 80056e4:	619a      	str	r2, [r3, #24]
}
 80056e6:	46c0      	nop			@ (mov r8, r8)
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b014      	add	sp, #80	@ 0x50
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			@ (mov r8, r8)
 80056f0:	fffffedf 	.word	0xfffffedf
 80056f4:	fbffffff 	.word	0xfbffffff

080056f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80056f8:	480d      	ldr	r0, [pc, #52]	@ (8005730 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80056fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80056fc:	f7fd fe0c 	bl	8003318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005700:	480c      	ldr	r0, [pc, #48]	@ (8005734 <LoopForever+0x6>)
  ldr r1, =_edata
 8005702:	490d      	ldr	r1, [pc, #52]	@ (8005738 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005704:	4a0d      	ldr	r2, [pc, #52]	@ (800573c <LoopForever+0xe>)
  movs r3, #0
 8005706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005708:	e002      	b.n	8005710 <LoopCopyDataInit>

0800570a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800570a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800570c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800570e:	3304      	adds	r3, #4

08005710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005714:	d3f9      	bcc.n	800570a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005716:	4a0a      	ldr	r2, [pc, #40]	@ (8005740 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005718:	4c0a      	ldr	r4, [pc, #40]	@ (8005744 <LoopForever+0x16>)
  movs r3, #0
 800571a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800571c:	e001      	b.n	8005722 <LoopFillZerobss>

0800571e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800571e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005720:	3204      	adds	r2, #4

08005722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005724:	d3fb      	bcc.n	800571e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8005726:	f001 f8ff 	bl	8006928 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800572a:	f7fd f94d 	bl	80029c8 <main>

0800572e <LoopForever>:

LoopForever:
  b LoopForever
 800572e:	e7fe      	b.n	800572e <LoopForever>
  ldr   r0, =_estack
 8005730:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005738:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800573c:	08008e3c 	.word	0x08008e3c
  ldr r2, =_sbss
 8005740:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8005744:	20000868 	.word	0x20000868

08005748 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005748:	e7fe      	b.n	8005748 <ADC_IRQHandler>

0800574a <atof>:
 800574a:	b510      	push	{r4, lr}
 800574c:	2100      	movs	r1, #0
 800574e:	f000 fe17 	bl	8006380 <strtod>
 8005752:	bd10      	pop	{r4, pc}

08005754 <sulp>:
 8005754:	b570      	push	{r4, r5, r6, lr}
 8005756:	0016      	movs	r6, r2
 8005758:	000d      	movs	r5, r1
 800575a:	f002 f913 	bl	8007984 <__ulp>
 800575e:	2e00      	cmp	r6, #0
 8005760:	d00d      	beq.n	800577e <sulp+0x2a>
 8005762:	236b      	movs	r3, #107	@ 0x6b
 8005764:	006a      	lsls	r2, r5, #1
 8005766:	0d52      	lsrs	r2, r2, #21
 8005768:	1a9b      	subs	r3, r3, r2
 800576a:	2b00      	cmp	r3, #0
 800576c:	dd07      	ble.n	800577e <sulp+0x2a>
 800576e:	2400      	movs	r4, #0
 8005770:	4a03      	ldr	r2, [pc, #12]	@ (8005780 <sulp+0x2c>)
 8005772:	051b      	lsls	r3, r3, #20
 8005774:	189d      	adds	r5, r3, r2
 8005776:	002b      	movs	r3, r5
 8005778:	0022      	movs	r2, r4
 800577a:	f7fb ff0d 	bl	8001598 <__aeabi_dmul>
 800577e:	bd70      	pop	{r4, r5, r6, pc}
 8005780:	3ff00000 	.word	0x3ff00000

08005784 <_strtod_l>:
 8005784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005786:	b0a3      	sub	sp, #140	@ 0x8c
 8005788:	921b      	str	r2, [sp, #108]	@ 0x6c
 800578a:	2200      	movs	r2, #0
 800578c:	2600      	movs	r6, #0
 800578e:	2700      	movs	r7, #0
 8005790:	9005      	str	r0, [sp, #20]
 8005792:	9109      	str	r1, [sp, #36]	@ 0x24
 8005794:	921e      	str	r2, [sp, #120]	@ 0x78
 8005796:	911d      	str	r1, [sp, #116]	@ 0x74
 8005798:	780a      	ldrb	r2, [r1, #0]
 800579a:	2a2b      	cmp	r2, #43	@ 0x2b
 800579c:	d053      	beq.n	8005846 <_strtod_l+0xc2>
 800579e:	d83f      	bhi.n	8005820 <_strtod_l+0x9c>
 80057a0:	2a0d      	cmp	r2, #13
 80057a2:	d839      	bhi.n	8005818 <_strtod_l+0x94>
 80057a4:	2a08      	cmp	r2, #8
 80057a6:	d839      	bhi.n	800581c <_strtod_l+0x98>
 80057a8:	2a00      	cmp	r2, #0
 80057aa:	d042      	beq.n	8005832 <_strtod_l+0xae>
 80057ac:	2200      	movs	r2, #0
 80057ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80057b0:	2100      	movs	r1, #0
 80057b2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80057b4:	910c      	str	r1, [sp, #48]	@ 0x30
 80057b6:	782a      	ldrb	r2, [r5, #0]
 80057b8:	2a30      	cmp	r2, #48	@ 0x30
 80057ba:	d000      	beq.n	80057be <_strtod_l+0x3a>
 80057bc:	e083      	b.n	80058c6 <_strtod_l+0x142>
 80057be:	786a      	ldrb	r2, [r5, #1]
 80057c0:	3120      	adds	r1, #32
 80057c2:	438a      	bics	r2, r1
 80057c4:	2a58      	cmp	r2, #88	@ 0x58
 80057c6:	d000      	beq.n	80057ca <_strtod_l+0x46>
 80057c8:	e073      	b.n	80058b2 <_strtod_l+0x12e>
 80057ca:	9302      	str	r3, [sp, #8]
 80057cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057ce:	4a9b      	ldr	r2, [pc, #620]	@ (8005a3c <_strtod_l+0x2b8>)
 80057d0:	9301      	str	r3, [sp, #4]
 80057d2:	ab1e      	add	r3, sp, #120	@ 0x78
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	9805      	ldr	r0, [sp, #20]
 80057d8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80057da:	a91d      	add	r1, sp, #116	@ 0x74
 80057dc:	f001 f994 	bl	8006b08 <__gethex>
 80057e0:	230f      	movs	r3, #15
 80057e2:	0002      	movs	r2, r0
 80057e4:	401a      	ands	r2, r3
 80057e6:	0004      	movs	r4, r0
 80057e8:	9206      	str	r2, [sp, #24]
 80057ea:	4218      	tst	r0, r3
 80057ec:	d005      	beq.n	80057fa <_strtod_l+0x76>
 80057ee:	2a06      	cmp	r2, #6
 80057f0:	d12b      	bne.n	800584a <_strtod_l+0xc6>
 80057f2:	2300      	movs	r3, #0
 80057f4:	3501      	adds	r5, #1
 80057f6:	951d      	str	r5, [sp, #116]	@ 0x74
 80057f8:	9312      	str	r3, [sp, #72]	@ 0x48
 80057fa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d002      	beq.n	8005806 <_strtod_l+0x82>
 8005800:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005802:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005808:	2b00      	cmp	r3, #0
 800580a:	d019      	beq.n	8005840 <_strtod_l+0xbc>
 800580c:	2380      	movs	r3, #128	@ 0x80
 800580e:	0030      	movs	r0, r6
 8005810:	061b      	lsls	r3, r3, #24
 8005812:	18f9      	adds	r1, r7, r3
 8005814:	b023      	add	sp, #140	@ 0x8c
 8005816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005818:	2a20      	cmp	r2, #32
 800581a:	d1c7      	bne.n	80057ac <_strtod_l+0x28>
 800581c:	3101      	adds	r1, #1
 800581e:	e7ba      	b.n	8005796 <_strtod_l+0x12>
 8005820:	2a2d      	cmp	r2, #45	@ 0x2d
 8005822:	d1c3      	bne.n	80057ac <_strtod_l+0x28>
 8005824:	3a2c      	subs	r2, #44	@ 0x2c
 8005826:	9212      	str	r2, [sp, #72]	@ 0x48
 8005828:	1c4a      	adds	r2, r1, #1
 800582a:	921d      	str	r2, [sp, #116]	@ 0x74
 800582c:	784a      	ldrb	r2, [r1, #1]
 800582e:	2a00      	cmp	r2, #0
 8005830:	d1be      	bne.n	80057b0 <_strtod_l+0x2c>
 8005832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005834:	931d      	str	r3, [sp, #116]	@ 0x74
 8005836:	2300      	movs	r3, #0
 8005838:	9312      	str	r3, [sp, #72]	@ 0x48
 800583a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1df      	bne.n	8005800 <_strtod_l+0x7c>
 8005840:	0030      	movs	r0, r6
 8005842:	0039      	movs	r1, r7
 8005844:	e7e6      	b.n	8005814 <_strtod_l+0x90>
 8005846:	2200      	movs	r2, #0
 8005848:	e7ed      	b.n	8005826 <_strtod_l+0xa2>
 800584a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800584c:	2a00      	cmp	r2, #0
 800584e:	d007      	beq.n	8005860 <_strtod_l+0xdc>
 8005850:	2135      	movs	r1, #53	@ 0x35
 8005852:	a820      	add	r0, sp, #128	@ 0x80
 8005854:	f002 f98c 	bl	8007b70 <__copybits>
 8005858:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800585a:	9805      	ldr	r0, [sp, #20]
 800585c:	f001 fd4e 	bl	80072fc <_Bfree>
 8005860:	9806      	ldr	r0, [sp, #24]
 8005862:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8005864:	3801      	subs	r0, #1
 8005866:	2804      	cmp	r0, #4
 8005868:	d806      	bhi.n	8005878 <_strtod_l+0xf4>
 800586a:	f7fa fc5f 	bl	800012c <__gnu_thumb1_case_uqi>
 800586e:	0312      	.short	0x0312
 8005870:	1e1c      	.short	0x1e1c
 8005872:	12          	.byte	0x12
 8005873:	00          	.byte	0x00
 8005874:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005876:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8005878:	05e4      	lsls	r4, r4, #23
 800587a:	d502      	bpl.n	8005882 <_strtod_l+0xfe>
 800587c:	2380      	movs	r3, #128	@ 0x80
 800587e:	061b      	lsls	r3, r3, #24
 8005880:	431f      	orrs	r7, r3
 8005882:	4b6f      	ldr	r3, [pc, #444]	@ (8005a40 <_strtod_l+0x2bc>)
 8005884:	423b      	tst	r3, r7
 8005886:	d1b8      	bne.n	80057fa <_strtod_l+0x76>
 8005888:	f001 f848 	bl	800691c <__errno>
 800588c:	2322      	movs	r3, #34	@ 0x22
 800588e:	6003      	str	r3, [r0, #0]
 8005890:	e7b3      	b.n	80057fa <_strtod_l+0x76>
 8005892:	496c      	ldr	r1, [pc, #432]	@ (8005a44 <_strtod_l+0x2c0>)
 8005894:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005896:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005898:	400a      	ands	r2, r1
 800589a:	496b      	ldr	r1, [pc, #428]	@ (8005a48 <_strtod_l+0x2c4>)
 800589c:	185b      	adds	r3, r3, r1
 800589e:	051b      	lsls	r3, r3, #20
 80058a0:	431a      	orrs	r2, r3
 80058a2:	0017      	movs	r7, r2
 80058a4:	e7e8      	b.n	8005878 <_strtod_l+0xf4>
 80058a6:	4f66      	ldr	r7, [pc, #408]	@ (8005a40 <_strtod_l+0x2bc>)
 80058a8:	e7e6      	b.n	8005878 <_strtod_l+0xf4>
 80058aa:	2601      	movs	r6, #1
 80058ac:	4f67      	ldr	r7, [pc, #412]	@ (8005a4c <_strtod_l+0x2c8>)
 80058ae:	4276      	negs	r6, r6
 80058b0:	e7e2      	b.n	8005878 <_strtod_l+0xf4>
 80058b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80058b4:	1c5a      	adds	r2, r3, #1
 80058b6:	921d      	str	r2, [sp, #116]	@ 0x74
 80058b8:	785b      	ldrb	r3, [r3, #1]
 80058ba:	2b30      	cmp	r3, #48	@ 0x30
 80058bc:	d0f9      	beq.n	80058b2 <_strtod_l+0x12e>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d09b      	beq.n	80057fa <_strtod_l+0x76>
 80058c2:	2301      	movs	r3, #1
 80058c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80058c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80058c8:	220a      	movs	r2, #10
 80058ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058cc:	2300      	movs	r3, #0
 80058ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80058d0:	930d      	str	r3, [sp, #52]	@ 0x34
 80058d2:	9308      	str	r3, [sp, #32]
 80058d4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80058d6:	7804      	ldrb	r4, [r0, #0]
 80058d8:	0023      	movs	r3, r4
 80058da:	3b30      	subs	r3, #48	@ 0x30
 80058dc:	b2d9      	uxtb	r1, r3
 80058de:	2909      	cmp	r1, #9
 80058e0:	d927      	bls.n	8005932 <_strtod_l+0x1ae>
 80058e2:	2201      	movs	r2, #1
 80058e4:	495a      	ldr	r1, [pc, #360]	@ (8005a50 <_strtod_l+0x2cc>)
 80058e6:	f000 ff8f 	bl	8006808 <strncmp>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d033      	beq.n	8005956 <_strtod_l+0x1d2>
 80058ee:	2000      	movs	r0, #0
 80058f0:	0023      	movs	r3, r4
 80058f2:	4684      	mov	ip, r0
 80058f4:	9a08      	ldr	r2, [sp, #32]
 80058f6:	900e      	str	r0, [sp, #56]	@ 0x38
 80058f8:	9206      	str	r2, [sp, #24]
 80058fa:	2220      	movs	r2, #32
 80058fc:	0019      	movs	r1, r3
 80058fe:	4391      	bics	r1, r2
 8005900:	000a      	movs	r2, r1
 8005902:	2100      	movs	r1, #0
 8005904:	9107      	str	r1, [sp, #28]
 8005906:	2a45      	cmp	r2, #69	@ 0x45
 8005908:	d000      	beq.n	800590c <_strtod_l+0x188>
 800590a:	e0cb      	b.n	8005aa4 <_strtod_l+0x320>
 800590c:	9b06      	ldr	r3, [sp, #24]
 800590e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005910:	4303      	orrs	r3, r0
 8005912:	4313      	orrs	r3, r2
 8005914:	428b      	cmp	r3, r1
 8005916:	d08c      	beq.n	8005832 <_strtod_l+0xae>
 8005918:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800591a:	9309      	str	r3, [sp, #36]	@ 0x24
 800591c:	3301      	adds	r3, #1
 800591e:	931d      	str	r3, [sp, #116]	@ 0x74
 8005920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005922:	785b      	ldrb	r3, [r3, #1]
 8005924:	2b2b      	cmp	r3, #43	@ 0x2b
 8005926:	d07b      	beq.n	8005a20 <_strtod_l+0x29c>
 8005928:	000c      	movs	r4, r1
 800592a:	2b2d      	cmp	r3, #45	@ 0x2d
 800592c:	d17e      	bne.n	8005a2c <_strtod_l+0x2a8>
 800592e:	2401      	movs	r4, #1
 8005930:	e077      	b.n	8005a22 <_strtod_l+0x29e>
 8005932:	9908      	ldr	r1, [sp, #32]
 8005934:	2908      	cmp	r1, #8
 8005936:	dc09      	bgt.n	800594c <_strtod_l+0x1c8>
 8005938:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800593a:	4351      	muls	r1, r2
 800593c:	185b      	adds	r3, r3, r1
 800593e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005940:	9b08      	ldr	r3, [sp, #32]
 8005942:	3001      	adds	r0, #1
 8005944:	3301      	adds	r3, #1
 8005946:	9308      	str	r3, [sp, #32]
 8005948:	901d      	str	r0, [sp, #116]	@ 0x74
 800594a:	e7c3      	b.n	80058d4 <_strtod_l+0x150>
 800594c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800594e:	4355      	muls	r5, r2
 8005950:	195b      	adds	r3, r3, r5
 8005952:	9310      	str	r3, [sp, #64]	@ 0x40
 8005954:	e7f4      	b.n	8005940 <_strtod_l+0x1bc>
 8005956:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	921d      	str	r2, [sp, #116]	@ 0x74
 800595c:	9a08      	ldr	r2, [sp, #32]
 800595e:	785b      	ldrb	r3, [r3, #1]
 8005960:	2a00      	cmp	r2, #0
 8005962:	d03e      	beq.n	80059e2 <_strtod_l+0x25e>
 8005964:	900e      	str	r0, [sp, #56]	@ 0x38
 8005966:	9206      	str	r2, [sp, #24]
 8005968:	001a      	movs	r2, r3
 800596a:	3a30      	subs	r2, #48	@ 0x30
 800596c:	2a09      	cmp	r2, #9
 800596e:	d912      	bls.n	8005996 <_strtod_l+0x212>
 8005970:	2201      	movs	r2, #1
 8005972:	4694      	mov	ip, r2
 8005974:	e7c1      	b.n	80058fa <_strtod_l+0x176>
 8005976:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005978:	3001      	adds	r0, #1
 800597a:	1c5a      	adds	r2, r3, #1
 800597c:	921d      	str	r2, [sp, #116]	@ 0x74
 800597e:	785b      	ldrb	r3, [r3, #1]
 8005980:	2b30      	cmp	r3, #48	@ 0x30
 8005982:	d0f8      	beq.n	8005976 <_strtod_l+0x1f2>
 8005984:	001a      	movs	r2, r3
 8005986:	3a31      	subs	r2, #49	@ 0x31
 8005988:	2a08      	cmp	r2, #8
 800598a:	d844      	bhi.n	8005a16 <_strtod_l+0x292>
 800598c:	900e      	str	r0, [sp, #56]	@ 0x38
 800598e:	2000      	movs	r0, #0
 8005990:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005992:	9006      	str	r0, [sp, #24]
 8005994:	9213      	str	r2, [sp, #76]	@ 0x4c
 8005996:	001c      	movs	r4, r3
 8005998:	1c42      	adds	r2, r0, #1
 800599a:	3c30      	subs	r4, #48	@ 0x30
 800599c:	2b30      	cmp	r3, #48	@ 0x30
 800599e:	d01a      	beq.n	80059d6 <_strtod_l+0x252>
 80059a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059a2:	9906      	ldr	r1, [sp, #24]
 80059a4:	189b      	adds	r3, r3, r2
 80059a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80059a8:	230a      	movs	r3, #10
 80059aa:	469c      	mov	ip, r3
 80059ac:	9d06      	ldr	r5, [sp, #24]
 80059ae:	1c4b      	adds	r3, r1, #1
 80059b0:	1b5d      	subs	r5, r3, r5
 80059b2:	42aa      	cmp	r2, r5
 80059b4:	dc17      	bgt.n	80059e6 <_strtod_l+0x262>
 80059b6:	43c3      	mvns	r3, r0
 80059b8:	9a06      	ldr	r2, [sp, #24]
 80059ba:	17db      	asrs	r3, r3, #31
 80059bc:	4003      	ands	r3, r0
 80059be:	18d1      	adds	r1, r2, r3
 80059c0:	3201      	adds	r2, #1
 80059c2:	18d3      	adds	r3, r2, r3
 80059c4:	9306      	str	r3, [sp, #24]
 80059c6:	2908      	cmp	r1, #8
 80059c8:	dc1c      	bgt.n	8005a04 <_strtod_l+0x280>
 80059ca:	230a      	movs	r3, #10
 80059cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80059ce:	4353      	muls	r3, r2
 80059d0:	2200      	movs	r2, #0
 80059d2:	18e3      	adds	r3, r4, r3
 80059d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80059d6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80059d8:	0010      	movs	r0, r2
 80059da:	1c59      	adds	r1, r3, #1
 80059dc:	911d      	str	r1, [sp, #116]	@ 0x74
 80059de:	785b      	ldrb	r3, [r3, #1]
 80059e0:	e7c2      	b.n	8005968 <_strtod_l+0x1e4>
 80059e2:	9808      	ldr	r0, [sp, #32]
 80059e4:	e7cc      	b.n	8005980 <_strtod_l+0x1fc>
 80059e6:	2908      	cmp	r1, #8
 80059e8:	dc05      	bgt.n	80059f6 <_strtod_l+0x272>
 80059ea:	4665      	mov	r5, ip
 80059ec:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80059ee:	4369      	muls	r1, r5
 80059f0:	910d      	str	r1, [sp, #52]	@ 0x34
 80059f2:	0019      	movs	r1, r3
 80059f4:	e7da      	b.n	80059ac <_strtod_l+0x228>
 80059f6:	2b10      	cmp	r3, #16
 80059f8:	dcfb      	bgt.n	80059f2 <_strtod_l+0x26e>
 80059fa:	4661      	mov	r1, ip
 80059fc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80059fe:	434d      	muls	r5, r1
 8005a00:	9510      	str	r5, [sp, #64]	@ 0x40
 8005a02:	e7f6      	b.n	80059f2 <_strtod_l+0x26e>
 8005a04:	2200      	movs	r2, #0
 8005a06:	290f      	cmp	r1, #15
 8005a08:	dce5      	bgt.n	80059d6 <_strtod_l+0x252>
 8005a0a:	230a      	movs	r3, #10
 8005a0c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8005a0e:	435d      	muls	r5, r3
 8005a10:	1963      	adds	r3, r4, r5
 8005a12:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a14:	e7df      	b.n	80059d6 <_strtod_l+0x252>
 8005a16:	2200      	movs	r2, #0
 8005a18:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a1a:	9206      	str	r2, [sp, #24]
 8005a1c:	3201      	adds	r2, #1
 8005a1e:	e7a8      	b.n	8005972 <_strtod_l+0x1ee>
 8005a20:	2400      	movs	r4, #0
 8005a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a24:	3302      	adds	r3, #2
 8005a26:	931d      	str	r3, [sp, #116]	@ 0x74
 8005a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a2a:	789b      	ldrb	r3, [r3, #2]
 8005a2c:	001a      	movs	r2, r3
 8005a2e:	3a30      	subs	r2, #48	@ 0x30
 8005a30:	2a09      	cmp	r2, #9
 8005a32:	d913      	bls.n	8005a5c <_strtod_l+0x2d8>
 8005a34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a36:	921d      	str	r2, [sp, #116]	@ 0x74
 8005a38:	2200      	movs	r2, #0
 8005a3a:	e032      	b.n	8005aa2 <_strtod_l+0x31e>
 8005a3c:	08008bf4 	.word	0x08008bf4
 8005a40:	7ff00000 	.word	0x7ff00000
 8005a44:	ffefffff 	.word	0xffefffff
 8005a48:	00000433 	.word	0x00000433
 8005a4c:	7fffffff 	.word	0x7fffffff
 8005a50:	08008a78 	.word	0x08008a78
 8005a54:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	921d      	str	r2, [sp, #116]	@ 0x74
 8005a5a:	785b      	ldrb	r3, [r3, #1]
 8005a5c:	2b30      	cmp	r3, #48	@ 0x30
 8005a5e:	d0f9      	beq.n	8005a54 <_strtod_l+0x2d0>
 8005a60:	2200      	movs	r2, #0
 8005a62:	9207      	str	r2, [sp, #28]
 8005a64:	001a      	movs	r2, r3
 8005a66:	3a31      	subs	r2, #49	@ 0x31
 8005a68:	2a08      	cmp	r2, #8
 8005a6a:	d81b      	bhi.n	8005aa4 <_strtod_l+0x320>
 8005a6c:	3b30      	subs	r3, #48	@ 0x30
 8005a6e:	001a      	movs	r2, r3
 8005a70:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005a72:	9307      	str	r3, [sp, #28]
 8005a74:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005a76:	1c59      	adds	r1, r3, #1
 8005a78:	911d      	str	r1, [sp, #116]	@ 0x74
 8005a7a:	785b      	ldrb	r3, [r3, #1]
 8005a7c:	001d      	movs	r5, r3
 8005a7e:	3d30      	subs	r5, #48	@ 0x30
 8005a80:	2d09      	cmp	r5, #9
 8005a82:	d93a      	bls.n	8005afa <_strtod_l+0x376>
 8005a84:	9d07      	ldr	r5, [sp, #28]
 8005a86:	1b49      	subs	r1, r1, r5
 8005a88:	000d      	movs	r5, r1
 8005a8a:	49b3      	ldr	r1, [pc, #716]	@ (8005d58 <_strtod_l+0x5d4>)
 8005a8c:	9107      	str	r1, [sp, #28]
 8005a8e:	2d08      	cmp	r5, #8
 8005a90:	dc03      	bgt.n	8005a9a <_strtod_l+0x316>
 8005a92:	9207      	str	r2, [sp, #28]
 8005a94:	428a      	cmp	r2, r1
 8005a96:	dd00      	ble.n	8005a9a <_strtod_l+0x316>
 8005a98:	9107      	str	r1, [sp, #28]
 8005a9a:	2c00      	cmp	r4, #0
 8005a9c:	d002      	beq.n	8005aa4 <_strtod_l+0x320>
 8005a9e:	9a07      	ldr	r2, [sp, #28]
 8005aa0:	4252      	negs	r2, r2
 8005aa2:	9207      	str	r2, [sp, #28]
 8005aa4:	9a06      	ldr	r2, [sp, #24]
 8005aa6:	2a00      	cmp	r2, #0
 8005aa8:	d14b      	bne.n	8005b42 <_strtod_l+0x3be>
 8005aaa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005aac:	4310      	orrs	r0, r2
 8005aae:	d000      	beq.n	8005ab2 <_strtod_l+0x32e>
 8005ab0:	e6a3      	b.n	80057fa <_strtod_l+0x76>
 8005ab2:	4662      	mov	r2, ip
 8005ab4:	2a00      	cmp	r2, #0
 8005ab6:	d000      	beq.n	8005aba <_strtod_l+0x336>
 8005ab8:	e6bb      	b.n	8005832 <_strtod_l+0xae>
 8005aba:	2b69      	cmp	r3, #105	@ 0x69
 8005abc:	d025      	beq.n	8005b0a <_strtod_l+0x386>
 8005abe:	dc21      	bgt.n	8005b04 <_strtod_l+0x380>
 8005ac0:	2b49      	cmp	r3, #73	@ 0x49
 8005ac2:	d022      	beq.n	8005b0a <_strtod_l+0x386>
 8005ac4:	2b4e      	cmp	r3, #78	@ 0x4e
 8005ac6:	d000      	beq.n	8005aca <_strtod_l+0x346>
 8005ac8:	e6b3      	b.n	8005832 <_strtod_l+0xae>
 8005aca:	49a4      	ldr	r1, [pc, #656]	@ (8005d5c <_strtod_l+0x5d8>)
 8005acc:	a81d      	add	r0, sp, #116	@ 0x74
 8005ace:	f001 fa51 	bl	8006f74 <__match>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d100      	bne.n	8005ad8 <_strtod_l+0x354>
 8005ad6:	e6ac      	b.n	8005832 <_strtod_l+0xae>
 8005ad8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	2b28      	cmp	r3, #40	@ 0x28
 8005ade:	d12a      	bne.n	8005b36 <_strtod_l+0x3b2>
 8005ae0:	499f      	ldr	r1, [pc, #636]	@ (8005d60 <_strtod_l+0x5dc>)
 8005ae2:	aa20      	add	r2, sp, #128	@ 0x80
 8005ae4:	a81d      	add	r0, sp, #116	@ 0x74
 8005ae6:	f001 fa59 	bl	8006f9c <__hexnan>
 8005aea:	2805      	cmp	r0, #5
 8005aec:	d123      	bne.n	8005b36 <_strtod_l+0x3b2>
 8005aee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005af0:	4a9c      	ldr	r2, [pc, #624]	@ (8005d64 <_strtod_l+0x5e0>)
 8005af2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005af4:	431a      	orrs	r2, r3
 8005af6:	0017      	movs	r7, r2
 8005af8:	e67f      	b.n	80057fa <_strtod_l+0x76>
 8005afa:	210a      	movs	r1, #10
 8005afc:	434a      	muls	r2, r1
 8005afe:	18d2      	adds	r2, r2, r3
 8005b00:	3a30      	subs	r2, #48	@ 0x30
 8005b02:	e7b7      	b.n	8005a74 <_strtod_l+0x2f0>
 8005b04:	2b6e      	cmp	r3, #110	@ 0x6e
 8005b06:	d0e0      	beq.n	8005aca <_strtod_l+0x346>
 8005b08:	e693      	b.n	8005832 <_strtod_l+0xae>
 8005b0a:	4997      	ldr	r1, [pc, #604]	@ (8005d68 <_strtod_l+0x5e4>)
 8005b0c:	a81d      	add	r0, sp, #116	@ 0x74
 8005b0e:	f001 fa31 	bl	8006f74 <__match>
 8005b12:	2800      	cmp	r0, #0
 8005b14:	d100      	bne.n	8005b18 <_strtod_l+0x394>
 8005b16:	e68c      	b.n	8005832 <_strtod_l+0xae>
 8005b18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005b1a:	4994      	ldr	r1, [pc, #592]	@ (8005d6c <_strtod_l+0x5e8>)
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	a81d      	add	r0, sp, #116	@ 0x74
 8005b20:	931d      	str	r3, [sp, #116]	@ 0x74
 8005b22:	f001 fa27 	bl	8006f74 <__match>
 8005b26:	2800      	cmp	r0, #0
 8005b28:	d102      	bne.n	8005b30 <_strtod_l+0x3ac>
 8005b2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	931d      	str	r3, [sp, #116]	@ 0x74
 8005b30:	2600      	movs	r6, #0
 8005b32:	4f8c      	ldr	r7, [pc, #560]	@ (8005d64 <_strtod_l+0x5e0>)
 8005b34:	e661      	b.n	80057fa <_strtod_l+0x76>
 8005b36:	488e      	ldr	r0, [pc, #568]	@ (8005d70 <_strtod_l+0x5ec>)
 8005b38:	f000 ff2e 	bl	8006998 <nan>
 8005b3c:	0006      	movs	r6, r0
 8005b3e:	000f      	movs	r7, r1
 8005b40:	e65b      	b.n	80057fa <_strtod_l+0x76>
 8005b42:	9b07      	ldr	r3, [sp, #28]
 8005b44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b46:	1a9b      	subs	r3, r3, r2
 8005b48:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b4a:	9b08      	ldr	r3, [sp, #32]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <_strtod_l+0x3d0>
 8005b50:	9b06      	ldr	r3, [sp, #24]
 8005b52:	9308      	str	r3, [sp, #32]
 8005b54:	9c06      	ldr	r4, [sp, #24]
 8005b56:	2c10      	cmp	r4, #16
 8005b58:	dd00      	ble.n	8005b5c <_strtod_l+0x3d8>
 8005b5a:	2410      	movs	r4, #16
 8005b5c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005b5e:	f7fc fc75 	bl	800244c <__aeabi_ui2d>
 8005b62:	9b06      	ldr	r3, [sp, #24]
 8005b64:	0006      	movs	r6, r0
 8005b66:	000f      	movs	r7, r1
 8005b68:	2b09      	cmp	r3, #9
 8005b6a:	dc13      	bgt.n	8005b94 <_strtod_l+0x410>
 8005b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d100      	bne.n	8005b74 <_strtod_l+0x3f0>
 8005b72:	e642      	b.n	80057fa <_strtod_l+0x76>
 8005b74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	dc00      	bgt.n	8005b7c <_strtod_l+0x3f8>
 8005b7a:	e07e      	b.n	8005c7a <_strtod_l+0x4f6>
 8005b7c:	2b16      	cmp	r3, #22
 8005b7e:	dc63      	bgt.n	8005c48 <_strtod_l+0x4c4>
 8005b80:	497c      	ldr	r1, [pc, #496]	@ (8005d74 <_strtod_l+0x5f0>)
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	18c9      	adds	r1, r1, r3
 8005b86:	0032      	movs	r2, r6
 8005b88:	6808      	ldr	r0, [r1, #0]
 8005b8a:	6849      	ldr	r1, [r1, #4]
 8005b8c:	003b      	movs	r3, r7
 8005b8e:	f7fb fd03 	bl	8001598 <__aeabi_dmul>
 8005b92:	e7d3      	b.n	8005b3c <_strtod_l+0x3b8>
 8005b94:	0022      	movs	r2, r4
 8005b96:	4b77      	ldr	r3, [pc, #476]	@ (8005d74 <_strtod_l+0x5f0>)
 8005b98:	3a09      	subs	r2, #9
 8005b9a:	00d2      	lsls	r2, r2, #3
 8005b9c:	189b      	adds	r3, r3, r2
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f7fb fcf9 	bl	8001598 <__aeabi_dmul>
 8005ba6:	0006      	movs	r6, r0
 8005ba8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005baa:	000f      	movs	r7, r1
 8005bac:	f7fc fc4e 	bl	800244c <__aeabi_ui2d>
 8005bb0:	000b      	movs	r3, r1
 8005bb2:	0002      	movs	r2, r0
 8005bb4:	0039      	movs	r1, r7
 8005bb6:	0030      	movs	r0, r6
 8005bb8:	f7fa fcee 	bl	8000598 <__aeabi_dadd>
 8005bbc:	9b06      	ldr	r3, [sp, #24]
 8005bbe:	0006      	movs	r6, r0
 8005bc0:	000f      	movs	r7, r1
 8005bc2:	2b0f      	cmp	r3, #15
 8005bc4:	ddd2      	ble.n	8005b6c <_strtod_l+0x3e8>
 8005bc6:	9b06      	ldr	r3, [sp, #24]
 8005bc8:	1b1c      	subs	r4, r3, r4
 8005bca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bcc:	18e4      	adds	r4, r4, r3
 8005bce:	2c00      	cmp	r4, #0
 8005bd0:	dc00      	bgt.n	8005bd4 <_strtod_l+0x450>
 8005bd2:	e09b      	b.n	8005d0c <_strtod_l+0x588>
 8005bd4:	220f      	movs	r2, #15
 8005bd6:	0023      	movs	r3, r4
 8005bd8:	4013      	ands	r3, r2
 8005bda:	4214      	tst	r4, r2
 8005bdc:	d00a      	beq.n	8005bf4 <_strtod_l+0x470>
 8005bde:	4965      	ldr	r1, [pc, #404]	@ (8005d74 <_strtod_l+0x5f0>)
 8005be0:	00db      	lsls	r3, r3, #3
 8005be2:	18c9      	adds	r1, r1, r3
 8005be4:	0032      	movs	r2, r6
 8005be6:	6808      	ldr	r0, [r1, #0]
 8005be8:	6849      	ldr	r1, [r1, #4]
 8005bea:	003b      	movs	r3, r7
 8005bec:	f7fb fcd4 	bl	8001598 <__aeabi_dmul>
 8005bf0:	0006      	movs	r6, r0
 8005bf2:	000f      	movs	r7, r1
 8005bf4:	230f      	movs	r3, #15
 8005bf6:	439c      	bics	r4, r3
 8005bf8:	d073      	beq.n	8005ce2 <_strtod_l+0x55e>
 8005bfa:	3326      	adds	r3, #38	@ 0x26
 8005bfc:	33ff      	adds	r3, #255	@ 0xff
 8005bfe:	429c      	cmp	r4, r3
 8005c00:	dd4b      	ble.n	8005c9a <_strtod_l+0x516>
 8005c02:	2300      	movs	r3, #0
 8005c04:	9306      	str	r3, [sp, #24]
 8005c06:	9307      	str	r3, [sp, #28]
 8005c08:	930d      	str	r3, [sp, #52]	@ 0x34
 8005c0a:	9308      	str	r3, [sp, #32]
 8005c0c:	2322      	movs	r3, #34	@ 0x22
 8005c0e:	2600      	movs	r6, #0
 8005c10:	9a05      	ldr	r2, [sp, #20]
 8005c12:	4f54      	ldr	r7, [pc, #336]	@ (8005d64 <_strtod_l+0x5e0>)
 8005c14:	6013      	str	r3, [r2, #0]
 8005c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c18:	42b3      	cmp	r3, r6
 8005c1a:	d100      	bne.n	8005c1e <_strtod_l+0x49a>
 8005c1c:	e5ed      	b.n	80057fa <_strtod_l+0x76>
 8005c1e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8005c20:	9805      	ldr	r0, [sp, #20]
 8005c22:	f001 fb6b 	bl	80072fc <_Bfree>
 8005c26:	9908      	ldr	r1, [sp, #32]
 8005c28:	9805      	ldr	r0, [sp, #20]
 8005c2a:	f001 fb67 	bl	80072fc <_Bfree>
 8005c2e:	9907      	ldr	r1, [sp, #28]
 8005c30:	9805      	ldr	r0, [sp, #20]
 8005c32:	f001 fb63 	bl	80072fc <_Bfree>
 8005c36:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005c38:	9805      	ldr	r0, [sp, #20]
 8005c3a:	f001 fb5f 	bl	80072fc <_Bfree>
 8005c3e:	9906      	ldr	r1, [sp, #24]
 8005c40:	9805      	ldr	r0, [sp, #20]
 8005c42:	f001 fb5b 	bl	80072fc <_Bfree>
 8005c46:	e5d8      	b.n	80057fa <_strtod_l+0x76>
 8005c48:	2325      	movs	r3, #37	@ 0x25
 8005c4a:	9a06      	ldr	r2, [sp, #24]
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c50:	4293      	cmp	r3, r2
 8005c52:	dbb8      	blt.n	8005bc6 <_strtod_l+0x442>
 8005c54:	240f      	movs	r4, #15
 8005c56:	9b06      	ldr	r3, [sp, #24]
 8005c58:	4d46      	ldr	r5, [pc, #280]	@ (8005d74 <_strtod_l+0x5f0>)
 8005c5a:	1ae4      	subs	r4, r4, r3
 8005c5c:	00e1      	lsls	r1, r4, #3
 8005c5e:	1869      	adds	r1, r5, r1
 8005c60:	0032      	movs	r2, r6
 8005c62:	6808      	ldr	r0, [r1, #0]
 8005c64:	6849      	ldr	r1, [r1, #4]
 8005c66:	003b      	movs	r3, r7
 8005c68:	f7fb fc96 	bl	8001598 <__aeabi_dmul>
 8005c6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c6e:	1b1c      	subs	r4, r3, r4
 8005c70:	00e4      	lsls	r4, r4, #3
 8005c72:	192d      	adds	r5, r5, r4
 8005c74:	682a      	ldr	r2, [r5, #0]
 8005c76:	686b      	ldr	r3, [r5, #4]
 8005c78:	e789      	b.n	8005b8e <_strtod_l+0x40a>
 8005c7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c7c:	3316      	adds	r3, #22
 8005c7e:	dba2      	blt.n	8005bc6 <_strtod_l+0x442>
 8005c80:	9907      	ldr	r1, [sp, #28]
 8005c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c84:	4b3b      	ldr	r3, [pc, #236]	@ (8005d74 <_strtod_l+0x5f0>)
 8005c86:	1a52      	subs	r2, r2, r1
 8005c88:	00d2      	lsls	r2, r2, #3
 8005c8a:	189b      	adds	r3, r3, r2
 8005c8c:	0030      	movs	r0, r6
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	0039      	movs	r1, r7
 8005c94:	f7fb f846 	bl	8000d24 <__aeabi_ddiv>
 8005c98:	e750      	b.n	8005b3c <_strtod_l+0x3b8>
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	0030      	movs	r0, r6
 8005c9e:	0039      	movs	r1, r7
 8005ca0:	4d35      	ldr	r5, [pc, #212]	@ (8005d78 <_strtod_l+0x5f4>)
 8005ca2:	1124      	asrs	r4, r4, #4
 8005ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ca6:	2c01      	cmp	r4, #1
 8005ca8:	dc1e      	bgt.n	8005ce8 <_strtod_l+0x564>
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <_strtod_l+0x52e>
 8005cae:	0006      	movs	r6, r0
 8005cb0:	000f      	movs	r7, r1
 8005cb2:	4b32      	ldr	r3, [pc, #200]	@ (8005d7c <_strtod_l+0x5f8>)
 8005cb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cb6:	18ff      	adds	r7, r7, r3
 8005cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8005d78 <_strtod_l+0x5f4>)
 8005cba:	00d5      	lsls	r5, r2, #3
 8005cbc:	195d      	adds	r5, r3, r5
 8005cbe:	0032      	movs	r2, r6
 8005cc0:	6828      	ldr	r0, [r5, #0]
 8005cc2:	6869      	ldr	r1, [r5, #4]
 8005cc4:	003b      	movs	r3, r7
 8005cc6:	f7fb fc67 	bl	8001598 <__aeabi_dmul>
 8005cca:	4b26      	ldr	r3, [pc, #152]	@ (8005d64 <_strtod_l+0x5e0>)
 8005ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8005d80 <_strtod_l+0x5fc>)
 8005cce:	0006      	movs	r6, r0
 8005cd0:	400b      	ands	r3, r1
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d895      	bhi.n	8005c02 <_strtod_l+0x47e>
 8005cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d84 <_strtod_l+0x600>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d913      	bls.n	8005d04 <_strtod_l+0x580>
 8005cdc:	2601      	movs	r6, #1
 8005cde:	4f2a      	ldr	r7, [pc, #168]	@ (8005d88 <_strtod_l+0x604>)
 8005ce0:	4276      	negs	r6, r6
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce6:	e086      	b.n	8005df6 <_strtod_l+0x672>
 8005ce8:	2201      	movs	r2, #1
 8005cea:	4214      	tst	r4, r2
 8005cec:	d004      	beq.n	8005cf8 <_strtod_l+0x574>
 8005cee:	682a      	ldr	r2, [r5, #0]
 8005cf0:	686b      	ldr	r3, [r5, #4]
 8005cf2:	f7fb fc51 	bl	8001598 <__aeabi_dmul>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cfa:	1064      	asrs	r4, r4, #1
 8005cfc:	3201      	adds	r2, #1
 8005cfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d00:	3508      	adds	r5, #8
 8005d02:	e7d0      	b.n	8005ca6 <_strtod_l+0x522>
 8005d04:	23d4      	movs	r3, #212	@ 0xd4
 8005d06:	049b      	lsls	r3, r3, #18
 8005d08:	18cf      	adds	r7, r1, r3
 8005d0a:	e7ea      	b.n	8005ce2 <_strtod_l+0x55e>
 8005d0c:	2c00      	cmp	r4, #0
 8005d0e:	d0e8      	beq.n	8005ce2 <_strtod_l+0x55e>
 8005d10:	4264      	negs	r4, r4
 8005d12:	230f      	movs	r3, #15
 8005d14:	0022      	movs	r2, r4
 8005d16:	401a      	ands	r2, r3
 8005d18:	421c      	tst	r4, r3
 8005d1a:	d00a      	beq.n	8005d32 <_strtod_l+0x5ae>
 8005d1c:	4b15      	ldr	r3, [pc, #84]	@ (8005d74 <_strtod_l+0x5f0>)
 8005d1e:	00d2      	lsls	r2, r2, #3
 8005d20:	189b      	adds	r3, r3, r2
 8005d22:	0030      	movs	r0, r6
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	0039      	movs	r1, r7
 8005d2a:	f7fa fffb 	bl	8000d24 <__aeabi_ddiv>
 8005d2e:	0006      	movs	r6, r0
 8005d30:	000f      	movs	r7, r1
 8005d32:	1124      	asrs	r4, r4, #4
 8005d34:	d0d5      	beq.n	8005ce2 <_strtod_l+0x55e>
 8005d36:	2c1f      	cmp	r4, #31
 8005d38:	dd28      	ble.n	8005d8c <_strtod_l+0x608>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	9306      	str	r3, [sp, #24]
 8005d3e:	9307      	str	r3, [sp, #28]
 8005d40:	930d      	str	r3, [sp, #52]	@ 0x34
 8005d42:	9308      	str	r3, [sp, #32]
 8005d44:	2322      	movs	r3, #34	@ 0x22
 8005d46:	9a05      	ldr	r2, [sp, #20]
 8005d48:	2600      	movs	r6, #0
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d4e:	2700      	movs	r7, #0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d000      	beq.n	8005d56 <_strtod_l+0x5d2>
 8005d54:	e763      	b.n	8005c1e <_strtod_l+0x49a>
 8005d56:	e550      	b.n	80057fa <_strtod_l+0x76>
 8005d58:	00004e1f 	.word	0x00004e1f
 8005d5c:	08008a83 	.word	0x08008a83
 8005d60:	08008be0 	.word	0x08008be0
 8005d64:	7ff00000 	.word	0x7ff00000
 8005d68:	08008a7a 	.word	0x08008a7a
 8005d6c:	08008a7d 	.word	0x08008a7d
 8005d70:	08008bdd 	.word	0x08008bdd
 8005d74:	08008c68 	.word	0x08008c68
 8005d78:	08008c40 	.word	0x08008c40
 8005d7c:	fcb00000 	.word	0xfcb00000
 8005d80:	7ca00000 	.word	0x7ca00000
 8005d84:	7c900000 	.word	0x7c900000
 8005d88:	7fefffff 	.word	0x7fefffff
 8005d8c:	2310      	movs	r3, #16
 8005d8e:	0022      	movs	r2, r4
 8005d90:	401a      	ands	r2, r3
 8005d92:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d94:	421c      	tst	r4, r3
 8005d96:	d001      	beq.n	8005d9c <_strtod_l+0x618>
 8005d98:	335a      	adds	r3, #90	@ 0x5a
 8005d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d9c:	0030      	movs	r0, r6
 8005d9e:	0039      	movs	r1, r7
 8005da0:	2300      	movs	r3, #0
 8005da2:	4dc0      	ldr	r5, [pc, #768]	@ (80060a4 <_strtod_l+0x920>)
 8005da4:	2201      	movs	r2, #1
 8005da6:	4214      	tst	r4, r2
 8005da8:	d004      	beq.n	8005db4 <_strtod_l+0x630>
 8005daa:	682a      	ldr	r2, [r5, #0]
 8005dac:	686b      	ldr	r3, [r5, #4]
 8005dae:	f7fb fbf3 	bl	8001598 <__aeabi_dmul>
 8005db2:	2301      	movs	r3, #1
 8005db4:	1064      	asrs	r4, r4, #1
 8005db6:	3508      	adds	r5, #8
 8005db8:	2c00      	cmp	r4, #0
 8005dba:	d1f3      	bne.n	8005da4 <_strtod_l+0x620>
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <_strtod_l+0x640>
 8005dc0:	0006      	movs	r6, r0
 8005dc2:	000f      	movs	r7, r1
 8005dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00d      	beq.n	8005de6 <_strtod_l+0x662>
 8005dca:	236b      	movs	r3, #107	@ 0x6b
 8005dcc:	007a      	lsls	r2, r7, #1
 8005dce:	0d52      	lsrs	r2, r2, #21
 8005dd0:	0039      	movs	r1, r7
 8005dd2:	1a9b      	subs	r3, r3, r2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	dd06      	ble.n	8005de6 <_strtod_l+0x662>
 8005dd8:	2b1f      	cmp	r3, #31
 8005dda:	dd5c      	ble.n	8005e96 <_strtod_l+0x712>
 8005ddc:	2600      	movs	r6, #0
 8005dde:	2b34      	cmp	r3, #52	@ 0x34
 8005de0:	dd52      	ble.n	8005e88 <_strtod_l+0x704>
 8005de2:	27dc      	movs	r7, #220	@ 0xdc
 8005de4:	04bf      	lsls	r7, r7, #18
 8005de6:	2200      	movs	r2, #0
 8005de8:	2300      	movs	r3, #0
 8005dea:	0030      	movs	r0, r6
 8005dec:	0039      	movs	r1, r7
 8005dee:	f7fa fb37 	bl	8000460 <__aeabi_dcmpeq>
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d1a1      	bne.n	8005d3a <_strtod_l+0x5b6>
 8005df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005df8:	9a08      	ldr	r2, [sp, #32]
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005dfe:	9b06      	ldr	r3, [sp, #24]
 8005e00:	9805      	ldr	r0, [sp, #20]
 8005e02:	f001 fae3 	bl	80073cc <__s2b>
 8005e06:	900d      	str	r0, [sp, #52]	@ 0x34
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d100      	bne.n	8005e0e <_strtod_l+0x68a>
 8005e0c:	e6f9      	b.n	8005c02 <_strtod_l+0x47e>
 8005e0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e10:	9907      	ldr	r1, [sp, #28]
 8005e12:	43db      	mvns	r3, r3
 8005e14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e16:	17db      	asrs	r3, r3, #31
 8005e18:	1a52      	subs	r2, r2, r1
 8005e1a:	9214      	str	r2, [sp, #80]	@ 0x50
 8005e1c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e1e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8005e20:	17d2      	asrs	r2, r2, #31
 8005e22:	4011      	ands	r1, r2
 8005e24:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e26:	9114      	str	r1, [sp, #80]	@ 0x50
 8005e28:	401a      	ands	r2, r3
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e2e:	9306      	str	r3, [sp, #24]
 8005e30:	9307      	str	r3, [sp, #28]
 8005e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e34:	9805      	ldr	r0, [sp, #20]
 8005e36:	6859      	ldr	r1, [r3, #4]
 8005e38:	f001 fa1c 	bl	8007274 <_Balloc>
 8005e3c:	9008      	str	r0, [sp, #32]
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	d100      	bne.n	8005e44 <_strtod_l+0x6c0>
 8005e42:	e6e3      	b.n	8005c0c <_strtod_l+0x488>
 8005e44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e46:	300c      	adds	r0, #12
 8005e48:	0019      	movs	r1, r3
 8005e4a:	691a      	ldr	r2, [r3, #16]
 8005e4c:	310c      	adds	r1, #12
 8005e4e:	3202      	adds	r2, #2
 8005e50:	0092      	lsls	r2, r2, #2
 8005e52:	f000 fd98 	bl	8006986 <memcpy>
 8005e56:	ab20      	add	r3, sp, #128	@ 0x80
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	0032      	movs	r2, r6
 8005e60:	003b      	movs	r3, r7
 8005e62:	9805      	ldr	r0, [sp, #20]
 8005e64:	9610      	str	r6, [sp, #64]	@ 0x40
 8005e66:	9711      	str	r7, [sp, #68]	@ 0x44
 8005e68:	f001 fdf8 	bl	8007a5c <__d2b>
 8005e6c:	901e      	str	r0, [sp, #120]	@ 0x78
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	d100      	bne.n	8005e74 <_strtod_l+0x6f0>
 8005e72:	e6cb      	b.n	8005c0c <_strtod_l+0x488>
 8005e74:	2101      	movs	r1, #1
 8005e76:	9805      	ldr	r0, [sp, #20]
 8005e78:	f001 fb44 	bl	8007504 <__i2b>
 8005e7c:	9007      	str	r0, [sp, #28]
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	d10e      	bne.n	8005ea0 <_strtod_l+0x71c>
 8005e82:	2300      	movs	r3, #0
 8005e84:	9307      	str	r3, [sp, #28]
 8005e86:	e6c1      	b.n	8005c0c <_strtod_l+0x488>
 8005e88:	234b      	movs	r3, #75	@ 0x4b
 8005e8a:	1a9a      	subs	r2, r3, r2
 8005e8c:	3b4c      	subs	r3, #76	@ 0x4c
 8005e8e:	4093      	lsls	r3, r2
 8005e90:	4019      	ands	r1, r3
 8005e92:	000f      	movs	r7, r1
 8005e94:	e7a7      	b.n	8005de6 <_strtod_l+0x662>
 8005e96:	2201      	movs	r2, #1
 8005e98:	4252      	negs	r2, r2
 8005e9a:	409a      	lsls	r2, r3
 8005e9c:	4016      	ands	r6, r2
 8005e9e:	e7a2      	b.n	8005de6 <_strtod_l+0x662>
 8005ea0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8005ea2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005ea4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8005ea6:	1ad4      	subs	r4, r2, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	db01      	blt.n	8005eb0 <_strtod_l+0x72c>
 8005eac:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8005eae:	195d      	adds	r5, r3, r5
 8005eb0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005eb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005eb4:	1a5b      	subs	r3, r3, r1
 8005eb6:	2136      	movs	r1, #54	@ 0x36
 8005eb8:	189b      	adds	r3, r3, r2
 8005eba:	1a8a      	subs	r2, r1, r2
 8005ebc:	497a      	ldr	r1, [pc, #488]	@ (80060a8 <_strtod_l+0x924>)
 8005ebe:	2001      	movs	r0, #1
 8005ec0:	468c      	mov	ip, r1
 8005ec2:	2100      	movs	r1, #0
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	9115      	str	r1, [sp, #84]	@ 0x54
 8005ec8:	9016      	str	r0, [sp, #88]	@ 0x58
 8005eca:	4563      	cmp	r3, ip
 8005ecc:	da06      	bge.n	8005edc <_strtod_l+0x758>
 8005ece:	4661      	mov	r1, ip
 8005ed0:	1ac9      	subs	r1, r1, r3
 8005ed2:	1a52      	subs	r2, r2, r1
 8005ed4:	291f      	cmp	r1, #31
 8005ed6:	dc3f      	bgt.n	8005f58 <_strtod_l+0x7d4>
 8005ed8:	4088      	lsls	r0, r1
 8005eda:	9016      	str	r0, [sp, #88]	@ 0x58
 8005edc:	18ab      	adds	r3, r5, r2
 8005ede:	930e      	str	r3, [sp, #56]	@ 0x38
 8005ee0:	18a4      	adds	r4, r4, r2
 8005ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ee6:	191c      	adds	r4, r3, r4
 8005ee8:	002b      	movs	r3, r5
 8005eea:	4295      	cmp	r5, r2
 8005eec:	dd00      	ble.n	8005ef0 <_strtod_l+0x76c>
 8005eee:	0013      	movs	r3, r2
 8005ef0:	42a3      	cmp	r3, r4
 8005ef2:	dd00      	ble.n	8005ef6 <_strtod_l+0x772>
 8005ef4:	0023      	movs	r3, r4
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	dd04      	ble.n	8005f04 <_strtod_l+0x780>
 8005efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005efc:	1ae4      	subs	r4, r4, r3
 8005efe:	1ad2      	subs	r2, r2, r3
 8005f00:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f02:	1aed      	subs	r5, r5, r3
 8005f04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	dd16      	ble.n	8005f38 <_strtod_l+0x7b4>
 8005f0a:	001a      	movs	r2, r3
 8005f0c:	9907      	ldr	r1, [sp, #28]
 8005f0e:	9805      	ldr	r0, [sp, #20]
 8005f10:	f001 fbba 	bl	8007688 <__pow5mult>
 8005f14:	9007      	str	r0, [sp, #28]
 8005f16:	2800      	cmp	r0, #0
 8005f18:	d0b3      	beq.n	8005e82 <_strtod_l+0x6fe>
 8005f1a:	0001      	movs	r1, r0
 8005f1c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8005f1e:	9805      	ldr	r0, [sp, #20]
 8005f20:	f001 fb08 	bl	8007534 <__multiply>
 8005f24:	9013      	str	r0, [sp, #76]	@ 0x4c
 8005f26:	2800      	cmp	r0, #0
 8005f28:	d100      	bne.n	8005f2c <_strtod_l+0x7a8>
 8005f2a:	e66f      	b.n	8005c0c <_strtod_l+0x488>
 8005f2c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8005f2e:	9805      	ldr	r0, [sp, #20]
 8005f30:	f001 f9e4 	bl	80072fc <_Bfree>
 8005f34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005f36:	931e      	str	r3, [sp, #120]	@ 0x78
 8005f38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	dc12      	bgt.n	8005f64 <_strtod_l+0x7e0>
 8005f3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	dd18      	ble.n	8005f76 <_strtod_l+0x7f2>
 8005f44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f46:	9908      	ldr	r1, [sp, #32]
 8005f48:	9805      	ldr	r0, [sp, #20]
 8005f4a:	f001 fb9d 	bl	8007688 <__pow5mult>
 8005f4e:	9008      	str	r0, [sp, #32]
 8005f50:	2800      	cmp	r0, #0
 8005f52:	d110      	bne.n	8005f76 <_strtod_l+0x7f2>
 8005f54:	2300      	movs	r3, #0
 8005f56:	e658      	b.n	8005c0a <_strtod_l+0x486>
 8005f58:	4954      	ldr	r1, [pc, #336]	@ (80060ac <_strtod_l+0x928>)
 8005f5a:	1acb      	subs	r3, r1, r3
 8005f5c:	0001      	movs	r1, r0
 8005f5e:	4099      	lsls	r1, r3
 8005f60:	9115      	str	r1, [sp, #84]	@ 0x54
 8005f62:	e7ba      	b.n	8005eda <_strtod_l+0x756>
 8005f64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f66:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8005f68:	9805      	ldr	r0, [sp, #20]
 8005f6a:	f001 fbe9 	bl	8007740 <__lshift>
 8005f6e:	901e      	str	r0, [sp, #120]	@ 0x78
 8005f70:	2800      	cmp	r0, #0
 8005f72:	d1e4      	bne.n	8005f3e <_strtod_l+0x7ba>
 8005f74:	e64a      	b.n	8005c0c <_strtod_l+0x488>
 8005f76:	2c00      	cmp	r4, #0
 8005f78:	dd07      	ble.n	8005f8a <_strtod_l+0x806>
 8005f7a:	0022      	movs	r2, r4
 8005f7c:	9908      	ldr	r1, [sp, #32]
 8005f7e:	9805      	ldr	r0, [sp, #20]
 8005f80:	f001 fbde 	bl	8007740 <__lshift>
 8005f84:	9008      	str	r0, [sp, #32]
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d0e4      	beq.n	8005f54 <_strtod_l+0x7d0>
 8005f8a:	2d00      	cmp	r5, #0
 8005f8c:	dd08      	ble.n	8005fa0 <_strtod_l+0x81c>
 8005f8e:	002a      	movs	r2, r5
 8005f90:	9907      	ldr	r1, [sp, #28]
 8005f92:	9805      	ldr	r0, [sp, #20]
 8005f94:	f001 fbd4 	bl	8007740 <__lshift>
 8005f98:	9007      	str	r0, [sp, #28]
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	d100      	bne.n	8005fa0 <_strtod_l+0x81c>
 8005f9e:	e635      	b.n	8005c0c <_strtod_l+0x488>
 8005fa0:	9a08      	ldr	r2, [sp, #32]
 8005fa2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8005fa4:	9805      	ldr	r0, [sp, #20]
 8005fa6:	f001 fc53 	bl	8007850 <__mdiff>
 8005faa:	9006      	str	r0, [sp, #24]
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d100      	bne.n	8005fb2 <_strtod_l+0x82e>
 8005fb0:	e62c      	b.n	8005c0c <_strtod_l+0x488>
 8005fb2:	68c3      	ldr	r3, [r0, #12]
 8005fb4:	9907      	ldr	r1, [sp, #28]
 8005fb6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005fb8:	2300      	movs	r3, #0
 8005fba:	60c3      	str	r3, [r0, #12]
 8005fbc:	f001 fc2c 	bl	8007818 <__mcmp>
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	da3b      	bge.n	800603c <_strtod_l+0x8b8>
 8005fc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005fc6:	4333      	orrs	r3, r6
 8005fc8:	d167      	bne.n	800609a <_strtod_l+0x916>
 8005fca:	033b      	lsls	r3, r7, #12
 8005fcc:	d165      	bne.n	800609a <_strtod_l+0x916>
 8005fce:	22d6      	movs	r2, #214	@ 0xd6
 8005fd0:	4b37      	ldr	r3, [pc, #220]	@ (80060b0 <_strtod_l+0x92c>)
 8005fd2:	04d2      	lsls	r2, r2, #19
 8005fd4:	403b      	ands	r3, r7
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d95f      	bls.n	800609a <_strtod_l+0x916>
 8005fda:	9b06      	ldr	r3, [sp, #24]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d103      	bne.n	8005fea <_strtod_l+0x866>
 8005fe2:	9b06      	ldr	r3, [sp, #24]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	dd57      	ble.n	800609a <_strtod_l+0x916>
 8005fea:	9906      	ldr	r1, [sp, #24]
 8005fec:	2201      	movs	r2, #1
 8005fee:	9805      	ldr	r0, [sp, #20]
 8005ff0:	f001 fba6 	bl	8007740 <__lshift>
 8005ff4:	9907      	ldr	r1, [sp, #28]
 8005ff6:	9006      	str	r0, [sp, #24]
 8005ff8:	f001 fc0e 	bl	8007818 <__mcmp>
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	dd4c      	ble.n	800609a <_strtod_l+0x916>
 8006000:	4b2b      	ldr	r3, [pc, #172]	@ (80060b0 <_strtod_l+0x92c>)
 8006002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006004:	403b      	ands	r3, r7
 8006006:	2a00      	cmp	r2, #0
 8006008:	d074      	beq.n	80060f4 <_strtod_l+0x970>
 800600a:	22d6      	movs	r2, #214	@ 0xd6
 800600c:	04d2      	lsls	r2, r2, #19
 800600e:	4293      	cmp	r3, r2
 8006010:	d870      	bhi.n	80060f4 <_strtod_l+0x970>
 8006012:	22dc      	movs	r2, #220	@ 0xdc
 8006014:	0492      	lsls	r2, r2, #18
 8006016:	4293      	cmp	r3, r2
 8006018:	d800      	bhi.n	800601c <_strtod_l+0x898>
 800601a:	e693      	b.n	8005d44 <_strtod_l+0x5c0>
 800601c:	0030      	movs	r0, r6
 800601e:	0039      	movs	r1, r7
 8006020:	4b24      	ldr	r3, [pc, #144]	@ (80060b4 <_strtod_l+0x930>)
 8006022:	2200      	movs	r2, #0
 8006024:	f7fb fab8 	bl	8001598 <__aeabi_dmul>
 8006028:	4b21      	ldr	r3, [pc, #132]	@ (80060b0 <_strtod_l+0x92c>)
 800602a:	0006      	movs	r6, r0
 800602c:	000f      	movs	r7, r1
 800602e:	420b      	tst	r3, r1
 8006030:	d000      	beq.n	8006034 <_strtod_l+0x8b0>
 8006032:	e5f4      	b.n	8005c1e <_strtod_l+0x49a>
 8006034:	2322      	movs	r3, #34	@ 0x22
 8006036:	9a05      	ldr	r2, [sp, #20]
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	e5f0      	b.n	8005c1e <_strtod_l+0x49a>
 800603c:	970e      	str	r7, [sp, #56]	@ 0x38
 800603e:	2800      	cmp	r0, #0
 8006040:	d175      	bne.n	800612e <_strtod_l+0x9aa>
 8006042:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006044:	033b      	lsls	r3, r7, #12
 8006046:	0b1b      	lsrs	r3, r3, #12
 8006048:	2a00      	cmp	r2, #0
 800604a:	d039      	beq.n	80060c0 <_strtod_l+0x93c>
 800604c:	4a1a      	ldr	r2, [pc, #104]	@ (80060b8 <_strtod_l+0x934>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d138      	bne.n	80060c4 <_strtod_l+0x940>
 8006052:	2101      	movs	r1, #1
 8006054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006056:	4249      	negs	r1, r1
 8006058:	0032      	movs	r2, r6
 800605a:	0008      	movs	r0, r1
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00b      	beq.n	8006078 <_strtod_l+0x8f4>
 8006060:	24d4      	movs	r4, #212	@ 0xd4
 8006062:	4b13      	ldr	r3, [pc, #76]	@ (80060b0 <_strtod_l+0x92c>)
 8006064:	0008      	movs	r0, r1
 8006066:	403b      	ands	r3, r7
 8006068:	04e4      	lsls	r4, r4, #19
 800606a:	42a3      	cmp	r3, r4
 800606c:	d804      	bhi.n	8006078 <_strtod_l+0x8f4>
 800606e:	306c      	adds	r0, #108	@ 0x6c
 8006070:	0d1b      	lsrs	r3, r3, #20
 8006072:	1ac3      	subs	r3, r0, r3
 8006074:	4099      	lsls	r1, r3
 8006076:	0008      	movs	r0, r1
 8006078:	4282      	cmp	r2, r0
 800607a:	d123      	bne.n	80060c4 <_strtod_l+0x940>
 800607c:	4b0f      	ldr	r3, [pc, #60]	@ (80060bc <_strtod_l+0x938>)
 800607e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006080:	4299      	cmp	r1, r3
 8006082:	d102      	bne.n	800608a <_strtod_l+0x906>
 8006084:	3201      	adds	r2, #1
 8006086:	d100      	bne.n	800608a <_strtod_l+0x906>
 8006088:	e5c0      	b.n	8005c0c <_strtod_l+0x488>
 800608a:	4b09      	ldr	r3, [pc, #36]	@ (80060b0 <_strtod_l+0x92c>)
 800608c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800608e:	2600      	movs	r6, #0
 8006090:	401a      	ands	r2, r3
 8006092:	0013      	movs	r3, r2
 8006094:	2280      	movs	r2, #128	@ 0x80
 8006096:	0352      	lsls	r2, r2, #13
 8006098:	189f      	adds	r7, r3, r2
 800609a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1bd      	bne.n	800601c <_strtod_l+0x898>
 80060a0:	e5bd      	b.n	8005c1e <_strtod_l+0x49a>
 80060a2:	46c0      	nop			@ (mov r8, r8)
 80060a4:	08008c08 	.word	0x08008c08
 80060a8:	fffffc02 	.word	0xfffffc02
 80060ac:	fffffbe2 	.word	0xfffffbe2
 80060b0:	7ff00000 	.word	0x7ff00000
 80060b4:	39500000 	.word	0x39500000
 80060b8:	000fffff 	.word	0x000fffff
 80060bc:	7fefffff 	.word	0x7fefffff
 80060c0:	4333      	orrs	r3, r6
 80060c2:	d09d      	beq.n	8006000 <_strtod_l+0x87c>
 80060c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d01c      	beq.n	8006104 <_strtod_l+0x980>
 80060ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060cc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80060ce:	4213      	tst	r3, r2
 80060d0:	d0e3      	beq.n	800609a <_strtod_l+0x916>
 80060d2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80060d4:	0030      	movs	r0, r6
 80060d6:	0039      	movs	r1, r7
 80060d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d016      	beq.n	800610c <_strtod_l+0x988>
 80060de:	f7ff fb39 	bl	8005754 <sulp>
 80060e2:	0002      	movs	r2, r0
 80060e4:	000b      	movs	r3, r1
 80060e6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80060e8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80060ea:	f7fa fa55 	bl	8000598 <__aeabi_dadd>
 80060ee:	0006      	movs	r6, r0
 80060f0:	000f      	movs	r7, r1
 80060f2:	e7d2      	b.n	800609a <_strtod_l+0x916>
 80060f4:	2601      	movs	r6, #1
 80060f6:	4a92      	ldr	r2, [pc, #584]	@ (8006340 <_strtod_l+0xbbc>)
 80060f8:	4276      	negs	r6, r6
 80060fa:	189b      	adds	r3, r3, r2
 80060fc:	4a91      	ldr	r2, [pc, #580]	@ (8006344 <_strtod_l+0xbc0>)
 80060fe:	431a      	orrs	r2, r3
 8006100:	0017      	movs	r7, r2
 8006102:	e7ca      	b.n	800609a <_strtod_l+0x916>
 8006104:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006106:	4233      	tst	r3, r6
 8006108:	d0c7      	beq.n	800609a <_strtod_l+0x916>
 800610a:	e7e2      	b.n	80060d2 <_strtod_l+0x94e>
 800610c:	f7ff fb22 	bl	8005754 <sulp>
 8006110:	0002      	movs	r2, r0
 8006112:	000b      	movs	r3, r1
 8006114:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006116:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006118:	f7fb fd24 	bl	8001b64 <__aeabi_dsub>
 800611c:	2200      	movs	r2, #0
 800611e:	2300      	movs	r3, #0
 8006120:	0006      	movs	r6, r0
 8006122:	000f      	movs	r7, r1
 8006124:	f7fa f99c 	bl	8000460 <__aeabi_dcmpeq>
 8006128:	2800      	cmp	r0, #0
 800612a:	d0b6      	beq.n	800609a <_strtod_l+0x916>
 800612c:	e60a      	b.n	8005d44 <_strtod_l+0x5c0>
 800612e:	9907      	ldr	r1, [sp, #28]
 8006130:	9806      	ldr	r0, [sp, #24]
 8006132:	f001 fcf3 	bl	8007b1c <__ratio>
 8006136:	2380      	movs	r3, #128	@ 0x80
 8006138:	2200      	movs	r2, #0
 800613a:	05db      	lsls	r3, r3, #23
 800613c:	0004      	movs	r4, r0
 800613e:	000d      	movs	r5, r1
 8006140:	f7fa f99e 	bl	8000480 <__aeabi_dcmple>
 8006144:	2800      	cmp	r0, #0
 8006146:	d06c      	beq.n	8006222 <_strtod_l+0xa9e>
 8006148:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800614a:	2b00      	cmp	r3, #0
 800614c:	d177      	bne.n	800623e <_strtod_l+0xaba>
 800614e:	2e00      	cmp	r6, #0
 8006150:	d157      	bne.n	8006202 <_strtod_l+0xa7e>
 8006152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006154:	031b      	lsls	r3, r3, #12
 8006156:	d15a      	bne.n	800620e <_strtod_l+0xa8a>
 8006158:	2200      	movs	r2, #0
 800615a:	0020      	movs	r0, r4
 800615c:	0029      	movs	r1, r5
 800615e:	4b7a      	ldr	r3, [pc, #488]	@ (8006348 <_strtod_l+0xbc4>)
 8006160:	f7fa f984 	bl	800046c <__aeabi_dcmplt>
 8006164:	2800      	cmp	r0, #0
 8006166:	d159      	bne.n	800621c <_strtod_l+0xa98>
 8006168:	0020      	movs	r0, r4
 800616a:	0029      	movs	r1, r5
 800616c:	2200      	movs	r2, #0
 800616e:	4b77      	ldr	r3, [pc, #476]	@ (800634c <_strtod_l+0xbc8>)
 8006170:	f7fb fa12 	bl	8001598 <__aeabi_dmul>
 8006174:	0004      	movs	r4, r0
 8006176:	000d      	movs	r5, r1
 8006178:	2380      	movs	r3, #128	@ 0x80
 800617a:	061b      	lsls	r3, r3, #24
 800617c:	18eb      	adds	r3, r5, r3
 800617e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006180:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006182:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006186:	9216      	str	r2, [sp, #88]	@ 0x58
 8006188:	9317      	str	r3, [sp, #92]	@ 0x5c
 800618a:	4a71      	ldr	r2, [pc, #452]	@ (8006350 <_strtod_l+0xbcc>)
 800618c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800618e:	4013      	ands	r3, r2
 8006190:	9315      	str	r3, [sp, #84]	@ 0x54
 8006192:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006194:	4b6f      	ldr	r3, [pc, #444]	@ (8006354 <_strtod_l+0xbd0>)
 8006196:	429a      	cmp	r2, r3
 8006198:	d000      	beq.n	800619c <_strtod_l+0xa18>
 800619a:	e087      	b.n	80062ac <_strtod_l+0xb28>
 800619c:	4a6e      	ldr	r2, [pc, #440]	@ (8006358 <_strtod_l+0xbd4>)
 800619e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061a0:	4694      	mov	ip, r2
 80061a2:	4463      	add	r3, ip
 80061a4:	001f      	movs	r7, r3
 80061a6:	0030      	movs	r0, r6
 80061a8:	0019      	movs	r1, r3
 80061aa:	f001 fbeb 	bl	8007984 <__ulp>
 80061ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061b2:	f7fb f9f1 	bl	8001598 <__aeabi_dmul>
 80061b6:	0032      	movs	r2, r6
 80061b8:	003b      	movs	r3, r7
 80061ba:	f7fa f9ed 	bl	8000598 <__aeabi_dadd>
 80061be:	4a64      	ldr	r2, [pc, #400]	@ (8006350 <_strtod_l+0xbcc>)
 80061c0:	4b66      	ldr	r3, [pc, #408]	@ (800635c <_strtod_l+0xbd8>)
 80061c2:	0006      	movs	r6, r0
 80061c4:	400a      	ands	r2, r1
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d940      	bls.n	800624c <_strtod_l+0xac8>
 80061ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80061cc:	4a64      	ldr	r2, [pc, #400]	@ (8006360 <_strtod_l+0xbdc>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d103      	bne.n	80061da <_strtod_l+0xa56>
 80061d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061d4:	3301      	adds	r3, #1
 80061d6:	d100      	bne.n	80061da <_strtod_l+0xa56>
 80061d8:	e518      	b.n	8005c0c <_strtod_l+0x488>
 80061da:	2601      	movs	r6, #1
 80061dc:	4f60      	ldr	r7, [pc, #384]	@ (8006360 <_strtod_l+0xbdc>)
 80061de:	4276      	negs	r6, r6
 80061e0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80061e2:	9805      	ldr	r0, [sp, #20]
 80061e4:	f001 f88a 	bl	80072fc <_Bfree>
 80061e8:	9908      	ldr	r1, [sp, #32]
 80061ea:	9805      	ldr	r0, [sp, #20]
 80061ec:	f001 f886 	bl	80072fc <_Bfree>
 80061f0:	9907      	ldr	r1, [sp, #28]
 80061f2:	9805      	ldr	r0, [sp, #20]
 80061f4:	f001 f882 	bl	80072fc <_Bfree>
 80061f8:	9906      	ldr	r1, [sp, #24]
 80061fa:	9805      	ldr	r0, [sp, #20]
 80061fc:	f001 f87e 	bl	80072fc <_Bfree>
 8006200:	e617      	b.n	8005e32 <_strtod_l+0x6ae>
 8006202:	2e01      	cmp	r6, #1
 8006204:	d103      	bne.n	800620e <_strtod_l+0xa8a>
 8006206:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006208:	2b00      	cmp	r3, #0
 800620a:	d100      	bne.n	800620e <_strtod_l+0xa8a>
 800620c:	e59a      	b.n	8005d44 <_strtod_l+0x5c0>
 800620e:	2300      	movs	r3, #0
 8006210:	4c54      	ldr	r4, [pc, #336]	@ (8006364 <_strtod_l+0xbe0>)
 8006212:	4d4d      	ldr	r5, [pc, #308]	@ (8006348 <_strtod_l+0xbc4>)
 8006214:	930a      	str	r3, [sp, #40]	@ 0x28
 8006216:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006218:	2400      	movs	r4, #0
 800621a:	e7b2      	b.n	8006182 <_strtod_l+0x9fe>
 800621c:	2400      	movs	r4, #0
 800621e:	4d4b      	ldr	r5, [pc, #300]	@ (800634c <_strtod_l+0xbc8>)
 8006220:	e7aa      	b.n	8006178 <_strtod_l+0x9f4>
 8006222:	0020      	movs	r0, r4
 8006224:	0029      	movs	r1, r5
 8006226:	4b49      	ldr	r3, [pc, #292]	@ (800634c <_strtod_l+0xbc8>)
 8006228:	2200      	movs	r2, #0
 800622a:	f7fb f9b5 	bl	8001598 <__aeabi_dmul>
 800622e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006230:	0004      	movs	r4, r0
 8006232:	000d      	movs	r5, r1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d09f      	beq.n	8006178 <_strtod_l+0x9f4>
 8006238:	940a      	str	r4, [sp, #40]	@ 0x28
 800623a:	950b      	str	r5, [sp, #44]	@ 0x2c
 800623c:	e7a1      	b.n	8006182 <_strtod_l+0x9fe>
 800623e:	2300      	movs	r3, #0
 8006240:	4c41      	ldr	r4, [pc, #260]	@ (8006348 <_strtod_l+0xbc4>)
 8006242:	0025      	movs	r5, r4
 8006244:	930a      	str	r3, [sp, #40]	@ 0x28
 8006246:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006248:	001c      	movs	r4, r3
 800624a:	e79a      	b.n	8006182 <_strtod_l+0x9fe>
 800624c:	23d4      	movs	r3, #212	@ 0xd4
 800624e:	049b      	lsls	r3, r3, #18
 8006250:	18cf      	adds	r7, r1, r3
 8006252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006254:	9710      	str	r7, [sp, #64]	@ 0x40
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1c2      	bne.n	80061e0 <_strtod_l+0xa5c>
 800625a:	4b3d      	ldr	r3, [pc, #244]	@ (8006350 <_strtod_l+0xbcc>)
 800625c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800625e:	403b      	ands	r3, r7
 8006260:	429a      	cmp	r2, r3
 8006262:	d1bd      	bne.n	80061e0 <_strtod_l+0xa5c>
 8006264:	0020      	movs	r0, r4
 8006266:	0029      	movs	r1, r5
 8006268:	f7fa f946 	bl	80004f8 <__aeabi_d2lz>
 800626c:	f7fa f97e 	bl	800056c <__aeabi_l2d>
 8006270:	0002      	movs	r2, r0
 8006272:	000b      	movs	r3, r1
 8006274:	0020      	movs	r0, r4
 8006276:	0029      	movs	r1, r5
 8006278:	f7fb fc74 	bl	8001b64 <__aeabi_dsub>
 800627c:	033c      	lsls	r4, r7, #12
 800627e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006280:	0b24      	lsrs	r4, r4, #12
 8006282:	4334      	orrs	r4, r6
 8006284:	900e      	str	r0, [sp, #56]	@ 0x38
 8006286:	910f      	str	r1, [sp, #60]	@ 0x3c
 8006288:	4a37      	ldr	r2, [pc, #220]	@ (8006368 <_strtod_l+0xbe4>)
 800628a:	431c      	orrs	r4, r3
 800628c:	d052      	beq.n	8006334 <_strtod_l+0xbb0>
 800628e:	4b37      	ldr	r3, [pc, #220]	@ (800636c <_strtod_l+0xbe8>)
 8006290:	f7fa f8ec 	bl	800046c <__aeabi_dcmplt>
 8006294:	2800      	cmp	r0, #0
 8006296:	d000      	beq.n	800629a <_strtod_l+0xb16>
 8006298:	e4c1      	b.n	8005c1e <_strtod_l+0x49a>
 800629a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800629c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800629e:	4a34      	ldr	r2, [pc, #208]	@ (8006370 <_strtod_l+0xbec>)
 80062a0:	4b2a      	ldr	r3, [pc, #168]	@ (800634c <_strtod_l+0xbc8>)
 80062a2:	f7fa f8f7 	bl	8000494 <__aeabi_dcmpgt>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	d09a      	beq.n	80061e0 <_strtod_l+0xa5c>
 80062aa:	e4b8      	b.n	8005c1e <_strtod_l+0x49a>
 80062ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d02a      	beq.n	8006308 <_strtod_l+0xb84>
 80062b2:	23d4      	movs	r3, #212	@ 0xd4
 80062b4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80062b6:	04db      	lsls	r3, r3, #19
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d825      	bhi.n	8006308 <_strtod_l+0xb84>
 80062bc:	0020      	movs	r0, r4
 80062be:	0029      	movs	r1, r5
 80062c0:	4a2c      	ldr	r2, [pc, #176]	@ (8006374 <_strtod_l+0xbf0>)
 80062c2:	4b2d      	ldr	r3, [pc, #180]	@ (8006378 <_strtod_l+0xbf4>)
 80062c4:	f7fa f8dc 	bl	8000480 <__aeabi_dcmple>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	d016      	beq.n	80062fa <_strtod_l+0xb76>
 80062cc:	0020      	movs	r0, r4
 80062ce:	0029      	movs	r1, r5
 80062d0:	f7fa f8f4 	bl	80004bc <__aeabi_d2uiz>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d100      	bne.n	80062da <_strtod_l+0xb56>
 80062d8:	3001      	adds	r0, #1
 80062da:	f7fc f8b7 	bl	800244c <__aeabi_ui2d>
 80062de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80062e0:	0004      	movs	r4, r0
 80062e2:	000d      	movs	r5, r1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d122      	bne.n	800632e <_strtod_l+0xbaa>
 80062e8:	2380      	movs	r3, #128	@ 0x80
 80062ea:	061b      	lsls	r3, r3, #24
 80062ec:	18cb      	adds	r3, r1, r3
 80062ee:	9018      	str	r0, [sp, #96]	@ 0x60
 80062f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80062f2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80062f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80062f6:	9216      	str	r2, [sp, #88]	@ 0x58
 80062f8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80062fa:	22d6      	movs	r2, #214	@ 0xd6
 80062fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80062fe:	04d2      	lsls	r2, r2, #19
 8006300:	189b      	adds	r3, r3, r2
 8006302:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006308:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800630a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800630c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800630e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8006310:	f001 fb38 	bl	8007984 <__ulp>
 8006314:	0002      	movs	r2, r0
 8006316:	000b      	movs	r3, r1
 8006318:	0030      	movs	r0, r6
 800631a:	0039      	movs	r1, r7
 800631c:	f7fb f93c 	bl	8001598 <__aeabi_dmul>
 8006320:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006322:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006324:	f7fa f938 	bl	8000598 <__aeabi_dadd>
 8006328:	0006      	movs	r6, r0
 800632a:	000f      	movs	r7, r1
 800632c:	e791      	b.n	8006252 <_strtod_l+0xace>
 800632e:	9418      	str	r4, [sp, #96]	@ 0x60
 8006330:	9519      	str	r5, [sp, #100]	@ 0x64
 8006332:	e7de      	b.n	80062f2 <_strtod_l+0xb6e>
 8006334:	4b11      	ldr	r3, [pc, #68]	@ (800637c <_strtod_l+0xbf8>)
 8006336:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8006338:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800633a:	f7fa f897 	bl	800046c <__aeabi_dcmplt>
 800633e:	e7b2      	b.n	80062a6 <_strtod_l+0xb22>
 8006340:	fff00000 	.word	0xfff00000
 8006344:	000fffff 	.word	0x000fffff
 8006348:	3ff00000 	.word	0x3ff00000
 800634c:	3fe00000 	.word	0x3fe00000
 8006350:	7ff00000 	.word	0x7ff00000
 8006354:	7fe00000 	.word	0x7fe00000
 8006358:	fcb00000 	.word	0xfcb00000
 800635c:	7c9fffff 	.word	0x7c9fffff
 8006360:	7fefffff 	.word	0x7fefffff
 8006364:	bff00000 	.word	0xbff00000
 8006368:	94a03595 	.word	0x94a03595
 800636c:	3fdfffff 	.word	0x3fdfffff
 8006370:	35afe535 	.word	0x35afe535
 8006374:	ffc00000 	.word	0xffc00000
 8006378:	41dfffff 	.word	0x41dfffff
 800637c:	3fcfffff 	.word	0x3fcfffff

08006380 <strtod>:
 8006380:	b510      	push	{r4, lr}
 8006382:	4c04      	ldr	r4, [pc, #16]	@ (8006394 <strtod+0x14>)
 8006384:	000a      	movs	r2, r1
 8006386:	0001      	movs	r1, r0
 8006388:	4b03      	ldr	r3, [pc, #12]	@ (8006398 <strtod+0x18>)
 800638a:	6820      	ldr	r0, [r4, #0]
 800638c:	f7ff f9fa 	bl	8005784 <_strtod_l>
 8006390:	bd10      	pop	{r4, pc}
 8006392:	46c0      	nop			@ (mov r8, r8)
 8006394:	20000194 	.word	0x20000194
 8006398:	20000028 	.word	0x20000028

0800639c <std>:
 800639c:	2300      	movs	r3, #0
 800639e:	b510      	push	{r4, lr}
 80063a0:	0004      	movs	r4, r0
 80063a2:	6003      	str	r3, [r0, #0]
 80063a4:	6043      	str	r3, [r0, #4]
 80063a6:	6083      	str	r3, [r0, #8]
 80063a8:	8181      	strh	r1, [r0, #12]
 80063aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80063ac:	81c2      	strh	r2, [r0, #14]
 80063ae:	6103      	str	r3, [r0, #16]
 80063b0:	6143      	str	r3, [r0, #20]
 80063b2:	6183      	str	r3, [r0, #24]
 80063b4:	0019      	movs	r1, r3
 80063b6:	2208      	movs	r2, #8
 80063b8:	305c      	adds	r0, #92	@ 0x5c
 80063ba:	f000 fa0f 	bl	80067dc <memset>
 80063be:	4b0b      	ldr	r3, [pc, #44]	@ (80063ec <std+0x50>)
 80063c0:	6224      	str	r4, [r4, #32]
 80063c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80063c4:	4b0a      	ldr	r3, [pc, #40]	@ (80063f0 <std+0x54>)
 80063c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063c8:	4b0a      	ldr	r3, [pc, #40]	@ (80063f4 <std+0x58>)
 80063ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063cc:	4b0a      	ldr	r3, [pc, #40]	@ (80063f8 <std+0x5c>)
 80063ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80063d0:	4b0a      	ldr	r3, [pc, #40]	@ (80063fc <std+0x60>)
 80063d2:	429c      	cmp	r4, r3
 80063d4:	d005      	beq.n	80063e2 <std+0x46>
 80063d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006400 <std+0x64>)
 80063d8:	429c      	cmp	r4, r3
 80063da:	d002      	beq.n	80063e2 <std+0x46>
 80063dc:	4b09      	ldr	r3, [pc, #36]	@ (8006404 <std+0x68>)
 80063de:	429c      	cmp	r4, r3
 80063e0:	d103      	bne.n	80063ea <std+0x4e>
 80063e2:	0020      	movs	r0, r4
 80063e4:	3058      	adds	r0, #88	@ 0x58
 80063e6:	f000 fac3 	bl	8006970 <__retarget_lock_init_recursive>
 80063ea:	bd10      	pop	{r4, pc}
 80063ec:	08006605 	.word	0x08006605
 80063f0:	0800662d 	.word	0x0800662d
 80063f4:	08006665 	.word	0x08006665
 80063f8:	08006691 	.word	0x08006691
 80063fc:	20000718 	.word	0x20000718
 8006400:	20000780 	.word	0x20000780
 8006404:	200007e8 	.word	0x200007e8

08006408 <stdio_exit_handler>:
 8006408:	b510      	push	{r4, lr}
 800640a:	4a03      	ldr	r2, [pc, #12]	@ (8006418 <stdio_exit_handler+0x10>)
 800640c:	4903      	ldr	r1, [pc, #12]	@ (800641c <stdio_exit_handler+0x14>)
 800640e:	4804      	ldr	r0, [pc, #16]	@ (8006420 <stdio_exit_handler+0x18>)
 8006410:	f000 f86c 	bl	80064ec <_fwalk_sglue>
 8006414:	bd10      	pop	{r4, pc}
 8006416:	46c0      	nop			@ (mov r8, r8)
 8006418:	2000001c 	.word	0x2000001c
 800641c:	0800829d 	.word	0x0800829d
 8006420:	20000198 	.word	0x20000198

08006424 <cleanup_stdio>:
 8006424:	6841      	ldr	r1, [r0, #4]
 8006426:	4b0b      	ldr	r3, [pc, #44]	@ (8006454 <cleanup_stdio+0x30>)
 8006428:	b510      	push	{r4, lr}
 800642a:	0004      	movs	r4, r0
 800642c:	4299      	cmp	r1, r3
 800642e:	d001      	beq.n	8006434 <cleanup_stdio+0x10>
 8006430:	f001 ff34 	bl	800829c <_fflush_r>
 8006434:	68a1      	ldr	r1, [r4, #8]
 8006436:	4b08      	ldr	r3, [pc, #32]	@ (8006458 <cleanup_stdio+0x34>)
 8006438:	4299      	cmp	r1, r3
 800643a:	d002      	beq.n	8006442 <cleanup_stdio+0x1e>
 800643c:	0020      	movs	r0, r4
 800643e:	f001 ff2d 	bl	800829c <_fflush_r>
 8006442:	68e1      	ldr	r1, [r4, #12]
 8006444:	4b05      	ldr	r3, [pc, #20]	@ (800645c <cleanup_stdio+0x38>)
 8006446:	4299      	cmp	r1, r3
 8006448:	d002      	beq.n	8006450 <cleanup_stdio+0x2c>
 800644a:	0020      	movs	r0, r4
 800644c:	f001 ff26 	bl	800829c <_fflush_r>
 8006450:	bd10      	pop	{r4, pc}
 8006452:	46c0      	nop			@ (mov r8, r8)
 8006454:	20000718 	.word	0x20000718
 8006458:	20000780 	.word	0x20000780
 800645c:	200007e8 	.word	0x200007e8

08006460 <global_stdio_init.part.0>:
 8006460:	b510      	push	{r4, lr}
 8006462:	4b09      	ldr	r3, [pc, #36]	@ (8006488 <global_stdio_init.part.0+0x28>)
 8006464:	4a09      	ldr	r2, [pc, #36]	@ (800648c <global_stdio_init.part.0+0x2c>)
 8006466:	2104      	movs	r1, #4
 8006468:	601a      	str	r2, [r3, #0]
 800646a:	4809      	ldr	r0, [pc, #36]	@ (8006490 <global_stdio_init.part.0+0x30>)
 800646c:	2200      	movs	r2, #0
 800646e:	f7ff ff95 	bl	800639c <std>
 8006472:	2201      	movs	r2, #1
 8006474:	2109      	movs	r1, #9
 8006476:	4807      	ldr	r0, [pc, #28]	@ (8006494 <global_stdio_init.part.0+0x34>)
 8006478:	f7ff ff90 	bl	800639c <std>
 800647c:	2202      	movs	r2, #2
 800647e:	2112      	movs	r1, #18
 8006480:	4805      	ldr	r0, [pc, #20]	@ (8006498 <global_stdio_init.part.0+0x38>)
 8006482:	f7ff ff8b 	bl	800639c <std>
 8006486:	bd10      	pop	{r4, pc}
 8006488:	20000850 	.word	0x20000850
 800648c:	08006409 	.word	0x08006409
 8006490:	20000718 	.word	0x20000718
 8006494:	20000780 	.word	0x20000780
 8006498:	200007e8 	.word	0x200007e8

0800649c <__sfp_lock_acquire>:
 800649c:	b510      	push	{r4, lr}
 800649e:	4802      	ldr	r0, [pc, #8]	@ (80064a8 <__sfp_lock_acquire+0xc>)
 80064a0:	f000 fa67 	bl	8006972 <__retarget_lock_acquire_recursive>
 80064a4:	bd10      	pop	{r4, pc}
 80064a6:	46c0      	nop			@ (mov r8, r8)
 80064a8:	20000859 	.word	0x20000859

080064ac <__sfp_lock_release>:
 80064ac:	b510      	push	{r4, lr}
 80064ae:	4802      	ldr	r0, [pc, #8]	@ (80064b8 <__sfp_lock_release+0xc>)
 80064b0:	f000 fa60 	bl	8006974 <__retarget_lock_release_recursive>
 80064b4:	bd10      	pop	{r4, pc}
 80064b6:	46c0      	nop			@ (mov r8, r8)
 80064b8:	20000859 	.word	0x20000859

080064bc <__sinit>:
 80064bc:	b510      	push	{r4, lr}
 80064be:	0004      	movs	r4, r0
 80064c0:	f7ff ffec 	bl	800649c <__sfp_lock_acquire>
 80064c4:	6a23      	ldr	r3, [r4, #32]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <__sinit+0x14>
 80064ca:	f7ff ffef 	bl	80064ac <__sfp_lock_release>
 80064ce:	bd10      	pop	{r4, pc}
 80064d0:	4b04      	ldr	r3, [pc, #16]	@ (80064e4 <__sinit+0x28>)
 80064d2:	6223      	str	r3, [r4, #32]
 80064d4:	4b04      	ldr	r3, [pc, #16]	@ (80064e8 <__sinit+0x2c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1f6      	bne.n	80064ca <__sinit+0xe>
 80064dc:	f7ff ffc0 	bl	8006460 <global_stdio_init.part.0>
 80064e0:	e7f3      	b.n	80064ca <__sinit+0xe>
 80064e2:	46c0      	nop			@ (mov r8, r8)
 80064e4:	08006425 	.word	0x08006425
 80064e8:	20000850 	.word	0x20000850

080064ec <_fwalk_sglue>:
 80064ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064ee:	0014      	movs	r4, r2
 80064f0:	2600      	movs	r6, #0
 80064f2:	9000      	str	r0, [sp, #0]
 80064f4:	9101      	str	r1, [sp, #4]
 80064f6:	68a5      	ldr	r5, [r4, #8]
 80064f8:	6867      	ldr	r7, [r4, #4]
 80064fa:	3f01      	subs	r7, #1
 80064fc:	d504      	bpl.n	8006508 <_fwalk_sglue+0x1c>
 80064fe:	6824      	ldr	r4, [r4, #0]
 8006500:	2c00      	cmp	r4, #0
 8006502:	d1f8      	bne.n	80064f6 <_fwalk_sglue+0xa>
 8006504:	0030      	movs	r0, r6
 8006506:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006508:	89ab      	ldrh	r3, [r5, #12]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d908      	bls.n	8006520 <_fwalk_sglue+0x34>
 800650e:	220e      	movs	r2, #14
 8006510:	5eab      	ldrsh	r3, [r5, r2]
 8006512:	3301      	adds	r3, #1
 8006514:	d004      	beq.n	8006520 <_fwalk_sglue+0x34>
 8006516:	0029      	movs	r1, r5
 8006518:	9800      	ldr	r0, [sp, #0]
 800651a:	9b01      	ldr	r3, [sp, #4]
 800651c:	4798      	blx	r3
 800651e:	4306      	orrs	r6, r0
 8006520:	3568      	adds	r5, #104	@ 0x68
 8006522:	e7ea      	b.n	80064fa <_fwalk_sglue+0xe>

08006524 <iprintf>:
 8006524:	b40f      	push	{r0, r1, r2, r3}
 8006526:	b507      	push	{r0, r1, r2, lr}
 8006528:	4905      	ldr	r1, [pc, #20]	@ (8006540 <iprintf+0x1c>)
 800652a:	ab04      	add	r3, sp, #16
 800652c:	6808      	ldr	r0, [r1, #0]
 800652e:	cb04      	ldmia	r3!, {r2}
 8006530:	6881      	ldr	r1, [r0, #8]
 8006532:	9301      	str	r3, [sp, #4]
 8006534:	f001 fb94 	bl	8007c60 <_vfiprintf_r>
 8006538:	b003      	add	sp, #12
 800653a:	bc08      	pop	{r3}
 800653c:	b004      	add	sp, #16
 800653e:	4718      	bx	r3
 8006540:	20000194 	.word	0x20000194

08006544 <_puts_r>:
 8006544:	6a03      	ldr	r3, [r0, #32]
 8006546:	b570      	push	{r4, r5, r6, lr}
 8006548:	0005      	movs	r5, r0
 800654a:	000e      	movs	r6, r1
 800654c:	6884      	ldr	r4, [r0, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <_puts_r+0x12>
 8006552:	f7ff ffb3 	bl	80064bc <__sinit>
 8006556:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006558:	07db      	lsls	r3, r3, #31
 800655a:	d405      	bmi.n	8006568 <_puts_r+0x24>
 800655c:	89a3      	ldrh	r3, [r4, #12]
 800655e:	059b      	lsls	r3, r3, #22
 8006560:	d402      	bmi.n	8006568 <_puts_r+0x24>
 8006562:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006564:	f000 fa05 	bl	8006972 <__retarget_lock_acquire_recursive>
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	071b      	lsls	r3, r3, #28
 800656c:	d502      	bpl.n	8006574 <_puts_r+0x30>
 800656e:	6923      	ldr	r3, [r4, #16]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d11f      	bne.n	80065b4 <_puts_r+0x70>
 8006574:	0021      	movs	r1, r4
 8006576:	0028      	movs	r0, r5
 8006578:	f000 f8d2 	bl	8006720 <__swsetup_r>
 800657c:	2800      	cmp	r0, #0
 800657e:	d019      	beq.n	80065b4 <_puts_r+0x70>
 8006580:	2501      	movs	r5, #1
 8006582:	426d      	negs	r5, r5
 8006584:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006586:	07db      	lsls	r3, r3, #31
 8006588:	d405      	bmi.n	8006596 <_puts_r+0x52>
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	059b      	lsls	r3, r3, #22
 800658e:	d402      	bmi.n	8006596 <_puts_r+0x52>
 8006590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006592:	f000 f9ef 	bl	8006974 <__retarget_lock_release_recursive>
 8006596:	0028      	movs	r0, r5
 8006598:	bd70      	pop	{r4, r5, r6, pc}
 800659a:	3601      	adds	r6, #1
 800659c:	60a3      	str	r3, [r4, #8]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	da04      	bge.n	80065ac <_puts_r+0x68>
 80065a2:	69a2      	ldr	r2, [r4, #24]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	dc16      	bgt.n	80065d6 <_puts_r+0x92>
 80065a8:	290a      	cmp	r1, #10
 80065aa:	d014      	beq.n	80065d6 <_puts_r+0x92>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	6022      	str	r2, [r4, #0]
 80065b2:	7019      	strb	r1, [r3, #0]
 80065b4:	68a3      	ldr	r3, [r4, #8]
 80065b6:	7831      	ldrb	r1, [r6, #0]
 80065b8:	3b01      	subs	r3, #1
 80065ba:	2900      	cmp	r1, #0
 80065bc:	d1ed      	bne.n	800659a <_puts_r+0x56>
 80065be:	60a3      	str	r3, [r4, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	da0f      	bge.n	80065e4 <_puts_r+0xa0>
 80065c4:	0022      	movs	r2, r4
 80065c6:	0028      	movs	r0, r5
 80065c8:	310a      	adds	r1, #10
 80065ca:	f000 f867 	bl	800669c <__swbuf_r>
 80065ce:	3001      	adds	r0, #1
 80065d0:	d0d6      	beq.n	8006580 <_puts_r+0x3c>
 80065d2:	250a      	movs	r5, #10
 80065d4:	e7d6      	b.n	8006584 <_puts_r+0x40>
 80065d6:	0022      	movs	r2, r4
 80065d8:	0028      	movs	r0, r5
 80065da:	f000 f85f 	bl	800669c <__swbuf_r>
 80065de:	3001      	adds	r0, #1
 80065e0:	d1e8      	bne.n	80065b4 <_puts_r+0x70>
 80065e2:	e7cd      	b.n	8006580 <_puts_r+0x3c>
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	6022      	str	r2, [r4, #0]
 80065ea:	220a      	movs	r2, #10
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	e7f0      	b.n	80065d2 <_puts_r+0x8e>

080065f0 <puts>:
 80065f0:	b510      	push	{r4, lr}
 80065f2:	4b03      	ldr	r3, [pc, #12]	@ (8006600 <puts+0x10>)
 80065f4:	0001      	movs	r1, r0
 80065f6:	6818      	ldr	r0, [r3, #0]
 80065f8:	f7ff ffa4 	bl	8006544 <_puts_r>
 80065fc:	bd10      	pop	{r4, pc}
 80065fe:	46c0      	nop			@ (mov r8, r8)
 8006600:	20000194 	.word	0x20000194

08006604 <__sread>:
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	000c      	movs	r4, r1
 8006608:	250e      	movs	r5, #14
 800660a:	5f49      	ldrsh	r1, [r1, r5]
 800660c:	f000 f95e 	bl	80068cc <_read_r>
 8006610:	2800      	cmp	r0, #0
 8006612:	db03      	blt.n	800661c <__sread+0x18>
 8006614:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006616:	181b      	adds	r3, r3, r0
 8006618:	6563      	str	r3, [r4, #84]	@ 0x54
 800661a:	bd70      	pop	{r4, r5, r6, pc}
 800661c:	89a3      	ldrh	r3, [r4, #12]
 800661e:	4a02      	ldr	r2, [pc, #8]	@ (8006628 <__sread+0x24>)
 8006620:	4013      	ands	r3, r2
 8006622:	81a3      	strh	r3, [r4, #12]
 8006624:	e7f9      	b.n	800661a <__sread+0x16>
 8006626:	46c0      	nop			@ (mov r8, r8)
 8006628:	ffffefff 	.word	0xffffefff

0800662c <__swrite>:
 800662c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662e:	001f      	movs	r7, r3
 8006630:	898b      	ldrh	r3, [r1, #12]
 8006632:	0005      	movs	r5, r0
 8006634:	000c      	movs	r4, r1
 8006636:	0016      	movs	r6, r2
 8006638:	05db      	lsls	r3, r3, #23
 800663a:	d505      	bpl.n	8006648 <__swrite+0x1c>
 800663c:	230e      	movs	r3, #14
 800663e:	5ec9      	ldrsh	r1, [r1, r3]
 8006640:	2200      	movs	r2, #0
 8006642:	2302      	movs	r3, #2
 8006644:	f000 f92e 	bl	80068a4 <_lseek_r>
 8006648:	89a3      	ldrh	r3, [r4, #12]
 800664a:	4a05      	ldr	r2, [pc, #20]	@ (8006660 <__swrite+0x34>)
 800664c:	0028      	movs	r0, r5
 800664e:	4013      	ands	r3, r2
 8006650:	81a3      	strh	r3, [r4, #12]
 8006652:	0032      	movs	r2, r6
 8006654:	230e      	movs	r3, #14
 8006656:	5ee1      	ldrsh	r1, [r4, r3]
 8006658:	003b      	movs	r3, r7
 800665a:	f000 f94b 	bl	80068f4 <_write_r>
 800665e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006660:	ffffefff 	.word	0xffffefff

08006664 <__sseek>:
 8006664:	b570      	push	{r4, r5, r6, lr}
 8006666:	000c      	movs	r4, r1
 8006668:	250e      	movs	r5, #14
 800666a:	5f49      	ldrsh	r1, [r1, r5]
 800666c:	f000 f91a 	bl	80068a4 <_lseek_r>
 8006670:	89a3      	ldrh	r3, [r4, #12]
 8006672:	1c42      	adds	r2, r0, #1
 8006674:	d103      	bne.n	800667e <__sseek+0x1a>
 8006676:	4a05      	ldr	r2, [pc, #20]	@ (800668c <__sseek+0x28>)
 8006678:	4013      	ands	r3, r2
 800667a:	81a3      	strh	r3, [r4, #12]
 800667c:	bd70      	pop	{r4, r5, r6, pc}
 800667e:	2280      	movs	r2, #128	@ 0x80
 8006680:	0152      	lsls	r2, r2, #5
 8006682:	4313      	orrs	r3, r2
 8006684:	81a3      	strh	r3, [r4, #12]
 8006686:	6560      	str	r0, [r4, #84]	@ 0x54
 8006688:	e7f8      	b.n	800667c <__sseek+0x18>
 800668a:	46c0      	nop			@ (mov r8, r8)
 800668c:	ffffefff 	.word	0xffffefff

08006690 <__sclose>:
 8006690:	b510      	push	{r4, lr}
 8006692:	230e      	movs	r3, #14
 8006694:	5ec9      	ldrsh	r1, [r1, r3]
 8006696:	f000 f8f3 	bl	8006880 <_close_r>
 800669a:	bd10      	pop	{r4, pc}

0800669c <__swbuf_r>:
 800669c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669e:	0006      	movs	r6, r0
 80066a0:	000d      	movs	r5, r1
 80066a2:	0014      	movs	r4, r2
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d004      	beq.n	80066b2 <__swbuf_r+0x16>
 80066a8:	6a03      	ldr	r3, [r0, #32]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <__swbuf_r+0x16>
 80066ae:	f7ff ff05 	bl	80064bc <__sinit>
 80066b2:	69a3      	ldr	r3, [r4, #24]
 80066b4:	60a3      	str	r3, [r4, #8]
 80066b6:	89a3      	ldrh	r3, [r4, #12]
 80066b8:	071b      	lsls	r3, r3, #28
 80066ba:	d502      	bpl.n	80066c2 <__swbuf_r+0x26>
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d109      	bne.n	80066d6 <__swbuf_r+0x3a>
 80066c2:	0021      	movs	r1, r4
 80066c4:	0030      	movs	r0, r6
 80066c6:	f000 f82b 	bl	8006720 <__swsetup_r>
 80066ca:	2800      	cmp	r0, #0
 80066cc:	d003      	beq.n	80066d6 <__swbuf_r+0x3a>
 80066ce:	2501      	movs	r5, #1
 80066d0:	426d      	negs	r5, r5
 80066d2:	0028      	movs	r0, r5
 80066d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066d6:	6923      	ldr	r3, [r4, #16]
 80066d8:	6820      	ldr	r0, [r4, #0]
 80066da:	b2ef      	uxtb	r7, r5
 80066dc:	1ac0      	subs	r0, r0, r3
 80066de:	6963      	ldr	r3, [r4, #20]
 80066e0:	b2ed      	uxtb	r5, r5
 80066e2:	4283      	cmp	r3, r0
 80066e4:	dc05      	bgt.n	80066f2 <__swbuf_r+0x56>
 80066e6:	0021      	movs	r1, r4
 80066e8:	0030      	movs	r0, r6
 80066ea:	f001 fdd7 	bl	800829c <_fflush_r>
 80066ee:	2800      	cmp	r0, #0
 80066f0:	d1ed      	bne.n	80066ce <__swbuf_r+0x32>
 80066f2:	68a3      	ldr	r3, [r4, #8]
 80066f4:	3001      	adds	r0, #1
 80066f6:	3b01      	subs	r3, #1
 80066f8:	60a3      	str	r3, [r4, #8]
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	1c5a      	adds	r2, r3, #1
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	701f      	strb	r7, [r3, #0]
 8006702:	6963      	ldr	r3, [r4, #20]
 8006704:	4283      	cmp	r3, r0
 8006706:	d004      	beq.n	8006712 <__swbuf_r+0x76>
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	07db      	lsls	r3, r3, #31
 800670c:	d5e1      	bpl.n	80066d2 <__swbuf_r+0x36>
 800670e:	2d0a      	cmp	r5, #10
 8006710:	d1df      	bne.n	80066d2 <__swbuf_r+0x36>
 8006712:	0021      	movs	r1, r4
 8006714:	0030      	movs	r0, r6
 8006716:	f001 fdc1 	bl	800829c <_fflush_r>
 800671a:	2800      	cmp	r0, #0
 800671c:	d0d9      	beq.n	80066d2 <__swbuf_r+0x36>
 800671e:	e7d6      	b.n	80066ce <__swbuf_r+0x32>

08006720 <__swsetup_r>:
 8006720:	4b2d      	ldr	r3, [pc, #180]	@ (80067d8 <__swsetup_r+0xb8>)
 8006722:	b570      	push	{r4, r5, r6, lr}
 8006724:	0005      	movs	r5, r0
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	000c      	movs	r4, r1
 800672a:	2800      	cmp	r0, #0
 800672c:	d004      	beq.n	8006738 <__swsetup_r+0x18>
 800672e:	6a03      	ldr	r3, [r0, #32]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d101      	bne.n	8006738 <__swsetup_r+0x18>
 8006734:	f7ff fec2 	bl	80064bc <__sinit>
 8006738:	220c      	movs	r2, #12
 800673a:	5ea3      	ldrsh	r3, [r4, r2]
 800673c:	071a      	lsls	r2, r3, #28
 800673e:	d423      	bmi.n	8006788 <__swsetup_r+0x68>
 8006740:	06da      	lsls	r2, r3, #27
 8006742:	d407      	bmi.n	8006754 <__swsetup_r+0x34>
 8006744:	2209      	movs	r2, #9
 8006746:	602a      	str	r2, [r5, #0]
 8006748:	2240      	movs	r2, #64	@ 0x40
 800674a:	2001      	movs	r0, #1
 800674c:	4313      	orrs	r3, r2
 800674e:	81a3      	strh	r3, [r4, #12]
 8006750:	4240      	negs	r0, r0
 8006752:	e03a      	b.n	80067ca <__swsetup_r+0xaa>
 8006754:	075b      	lsls	r3, r3, #29
 8006756:	d513      	bpl.n	8006780 <__swsetup_r+0x60>
 8006758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800675a:	2900      	cmp	r1, #0
 800675c:	d008      	beq.n	8006770 <__swsetup_r+0x50>
 800675e:	0023      	movs	r3, r4
 8006760:	3344      	adds	r3, #68	@ 0x44
 8006762:	4299      	cmp	r1, r3
 8006764:	d002      	beq.n	800676c <__swsetup_r+0x4c>
 8006766:	0028      	movs	r0, r5
 8006768:	f000 f91c 	bl	80069a4 <_free_r>
 800676c:	2300      	movs	r3, #0
 800676e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006770:	2224      	movs	r2, #36	@ 0x24
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	4393      	bics	r3, r2
 8006776:	81a3      	strh	r3, [r4, #12]
 8006778:	2300      	movs	r3, #0
 800677a:	6063      	str	r3, [r4, #4]
 800677c:	6923      	ldr	r3, [r4, #16]
 800677e:	6023      	str	r3, [r4, #0]
 8006780:	2308      	movs	r3, #8
 8006782:	89a2      	ldrh	r2, [r4, #12]
 8006784:	4313      	orrs	r3, r2
 8006786:	81a3      	strh	r3, [r4, #12]
 8006788:	6923      	ldr	r3, [r4, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10b      	bne.n	80067a6 <__swsetup_r+0x86>
 800678e:	21a0      	movs	r1, #160	@ 0xa0
 8006790:	2280      	movs	r2, #128	@ 0x80
 8006792:	89a3      	ldrh	r3, [r4, #12]
 8006794:	0089      	lsls	r1, r1, #2
 8006796:	0092      	lsls	r2, r2, #2
 8006798:	400b      	ands	r3, r1
 800679a:	4293      	cmp	r3, r2
 800679c:	d003      	beq.n	80067a6 <__swsetup_r+0x86>
 800679e:	0021      	movs	r1, r4
 80067a0:	0028      	movs	r0, r5
 80067a2:	f001 fdd1 	bl	8008348 <__smakebuf_r>
 80067a6:	220c      	movs	r2, #12
 80067a8:	5ea3      	ldrsh	r3, [r4, r2]
 80067aa:	2101      	movs	r1, #1
 80067ac:	001a      	movs	r2, r3
 80067ae:	400a      	ands	r2, r1
 80067b0:	420b      	tst	r3, r1
 80067b2:	d00b      	beq.n	80067cc <__swsetup_r+0xac>
 80067b4:	2200      	movs	r2, #0
 80067b6:	60a2      	str	r2, [r4, #8]
 80067b8:	6962      	ldr	r2, [r4, #20]
 80067ba:	4252      	negs	r2, r2
 80067bc:	61a2      	str	r2, [r4, #24]
 80067be:	2000      	movs	r0, #0
 80067c0:	6922      	ldr	r2, [r4, #16]
 80067c2:	4282      	cmp	r2, r0
 80067c4:	d101      	bne.n	80067ca <__swsetup_r+0xaa>
 80067c6:	061a      	lsls	r2, r3, #24
 80067c8:	d4be      	bmi.n	8006748 <__swsetup_r+0x28>
 80067ca:	bd70      	pop	{r4, r5, r6, pc}
 80067cc:	0799      	lsls	r1, r3, #30
 80067ce:	d400      	bmi.n	80067d2 <__swsetup_r+0xb2>
 80067d0:	6962      	ldr	r2, [r4, #20]
 80067d2:	60a2      	str	r2, [r4, #8]
 80067d4:	e7f3      	b.n	80067be <__swsetup_r+0x9e>
 80067d6:	46c0      	nop			@ (mov r8, r8)
 80067d8:	20000194 	.word	0x20000194

080067dc <memset>:
 80067dc:	0003      	movs	r3, r0
 80067de:	1882      	adds	r2, r0, r2
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d100      	bne.n	80067e6 <memset+0xa>
 80067e4:	4770      	bx	lr
 80067e6:	7019      	strb	r1, [r3, #0]
 80067e8:	3301      	adds	r3, #1
 80067ea:	e7f9      	b.n	80067e0 <memset+0x4>

080067ec <strchr>:
 80067ec:	b2c9      	uxtb	r1, r1
 80067ee:	7803      	ldrb	r3, [r0, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d004      	beq.n	80067fe <strchr+0x12>
 80067f4:	428b      	cmp	r3, r1
 80067f6:	d100      	bne.n	80067fa <strchr+0xe>
 80067f8:	4770      	bx	lr
 80067fa:	3001      	adds	r0, #1
 80067fc:	e7f7      	b.n	80067ee <strchr+0x2>
 80067fe:	424b      	negs	r3, r1
 8006800:	4159      	adcs	r1, r3
 8006802:	4249      	negs	r1, r1
 8006804:	4008      	ands	r0, r1
 8006806:	e7f7      	b.n	80067f8 <strchr+0xc>

08006808 <strncmp>:
 8006808:	b530      	push	{r4, r5, lr}
 800680a:	0005      	movs	r5, r0
 800680c:	1e10      	subs	r0, r2, #0
 800680e:	d00b      	beq.n	8006828 <strncmp+0x20>
 8006810:	2400      	movs	r4, #0
 8006812:	3a01      	subs	r2, #1
 8006814:	5d2b      	ldrb	r3, [r5, r4]
 8006816:	5d08      	ldrb	r0, [r1, r4]
 8006818:	4283      	cmp	r3, r0
 800681a:	d104      	bne.n	8006826 <strncmp+0x1e>
 800681c:	4294      	cmp	r4, r2
 800681e:	d002      	beq.n	8006826 <strncmp+0x1e>
 8006820:	3401      	adds	r4, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1f6      	bne.n	8006814 <strncmp+0xc>
 8006826:	1a18      	subs	r0, r3, r0
 8006828:	bd30      	pop	{r4, r5, pc}

0800682a <strncpy>:
 800682a:	0003      	movs	r3, r0
 800682c:	b530      	push	{r4, r5, lr}
 800682e:	001d      	movs	r5, r3
 8006830:	2a00      	cmp	r2, #0
 8006832:	d006      	beq.n	8006842 <strncpy+0x18>
 8006834:	780c      	ldrb	r4, [r1, #0]
 8006836:	3a01      	subs	r2, #1
 8006838:	3301      	adds	r3, #1
 800683a:	702c      	strb	r4, [r5, #0]
 800683c:	3101      	adds	r1, #1
 800683e:	2c00      	cmp	r4, #0
 8006840:	d1f5      	bne.n	800682e <strncpy+0x4>
 8006842:	2100      	movs	r1, #0
 8006844:	189a      	adds	r2, r3, r2
 8006846:	4293      	cmp	r3, r2
 8006848:	d100      	bne.n	800684c <strncpy+0x22>
 800684a:	bd30      	pop	{r4, r5, pc}
 800684c:	7019      	strb	r1, [r3, #0]
 800684e:	3301      	adds	r3, #1
 8006850:	e7f9      	b.n	8006846 <strncpy+0x1c>

08006852 <strstr>:
 8006852:	780a      	ldrb	r2, [r1, #0]
 8006854:	b530      	push	{r4, r5, lr}
 8006856:	2a00      	cmp	r2, #0
 8006858:	d10c      	bne.n	8006874 <strstr+0x22>
 800685a:	bd30      	pop	{r4, r5, pc}
 800685c:	429a      	cmp	r2, r3
 800685e:	d108      	bne.n	8006872 <strstr+0x20>
 8006860:	2301      	movs	r3, #1
 8006862:	5ccc      	ldrb	r4, [r1, r3]
 8006864:	2c00      	cmp	r4, #0
 8006866:	d0f8      	beq.n	800685a <strstr+0x8>
 8006868:	5cc5      	ldrb	r5, [r0, r3]
 800686a:	42a5      	cmp	r5, r4
 800686c:	d101      	bne.n	8006872 <strstr+0x20>
 800686e:	3301      	adds	r3, #1
 8006870:	e7f7      	b.n	8006862 <strstr+0x10>
 8006872:	3001      	adds	r0, #1
 8006874:	7803      	ldrb	r3, [r0, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1f0      	bne.n	800685c <strstr+0xa>
 800687a:	0018      	movs	r0, r3
 800687c:	e7ed      	b.n	800685a <strstr+0x8>
	...

08006880 <_close_r>:
 8006880:	2300      	movs	r3, #0
 8006882:	b570      	push	{r4, r5, r6, lr}
 8006884:	4d06      	ldr	r5, [pc, #24]	@ (80068a0 <_close_r+0x20>)
 8006886:	0004      	movs	r4, r0
 8006888:	0008      	movs	r0, r1
 800688a:	602b      	str	r3, [r5, #0]
 800688c:	f001 fe96 	bl	80085bc <_close>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d103      	bne.n	800689c <_close_r+0x1c>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d000      	beq.n	800689c <_close_r+0x1c>
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	bd70      	pop	{r4, r5, r6, pc}
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	20000854 	.word	0x20000854

080068a4 <_lseek_r>:
 80068a4:	b570      	push	{r4, r5, r6, lr}
 80068a6:	0004      	movs	r4, r0
 80068a8:	0008      	movs	r0, r1
 80068aa:	0011      	movs	r1, r2
 80068ac:	001a      	movs	r2, r3
 80068ae:	2300      	movs	r3, #0
 80068b0:	4d05      	ldr	r5, [pc, #20]	@ (80068c8 <_lseek_r+0x24>)
 80068b2:	602b      	str	r3, [r5, #0]
 80068b4:	f001 feaa 	bl	800860c <_lseek>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d103      	bne.n	80068c4 <_lseek_r+0x20>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d000      	beq.n	80068c4 <_lseek_r+0x20>
 80068c2:	6023      	str	r3, [r4, #0]
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
 80068c6:	46c0      	nop			@ (mov r8, r8)
 80068c8:	20000854 	.word	0x20000854

080068cc <_read_r>:
 80068cc:	b570      	push	{r4, r5, r6, lr}
 80068ce:	0004      	movs	r4, r0
 80068d0:	0008      	movs	r0, r1
 80068d2:	0011      	movs	r1, r2
 80068d4:	001a      	movs	r2, r3
 80068d6:	2300      	movs	r3, #0
 80068d8:	4d05      	ldr	r5, [pc, #20]	@ (80068f0 <_read_r+0x24>)
 80068da:	602b      	str	r3, [r5, #0]
 80068dc:	f001 fe9e 	bl	800861c <_read>
 80068e0:	1c43      	adds	r3, r0, #1
 80068e2:	d103      	bne.n	80068ec <_read_r+0x20>
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d000      	beq.n	80068ec <_read_r+0x20>
 80068ea:	6023      	str	r3, [r4, #0]
 80068ec:	bd70      	pop	{r4, r5, r6, pc}
 80068ee:	46c0      	nop			@ (mov r8, r8)
 80068f0:	20000854 	.word	0x20000854

080068f4 <_write_r>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	0004      	movs	r4, r0
 80068f8:	0008      	movs	r0, r1
 80068fa:	0011      	movs	r1, r2
 80068fc:	001a      	movs	r2, r3
 80068fe:	2300      	movs	r3, #0
 8006900:	4d05      	ldr	r5, [pc, #20]	@ (8006918 <_write_r+0x24>)
 8006902:	602b      	str	r3, [r5, #0]
 8006904:	f7fc fa5c 	bl	8002dc0 <_write>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d103      	bne.n	8006914 <_write_r+0x20>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d000      	beq.n	8006914 <_write_r+0x20>
 8006912:	6023      	str	r3, [r4, #0]
 8006914:	bd70      	pop	{r4, r5, r6, pc}
 8006916:	46c0      	nop			@ (mov r8, r8)
 8006918:	20000854 	.word	0x20000854

0800691c <__errno>:
 800691c:	4b01      	ldr	r3, [pc, #4]	@ (8006924 <__errno+0x8>)
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	4770      	bx	lr
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	20000194 	.word	0x20000194

08006928 <__libc_init_array>:
 8006928:	b570      	push	{r4, r5, r6, lr}
 800692a:	2600      	movs	r6, #0
 800692c:	4c0c      	ldr	r4, [pc, #48]	@ (8006960 <__libc_init_array+0x38>)
 800692e:	4d0d      	ldr	r5, [pc, #52]	@ (8006964 <__libc_init_array+0x3c>)
 8006930:	1b64      	subs	r4, r4, r5
 8006932:	10a4      	asrs	r4, r4, #2
 8006934:	42a6      	cmp	r6, r4
 8006936:	d109      	bne.n	800694c <__libc_init_array+0x24>
 8006938:	2600      	movs	r6, #0
 800693a:	f001 fe89 	bl	8008650 <_init>
 800693e:	4c0a      	ldr	r4, [pc, #40]	@ (8006968 <__libc_init_array+0x40>)
 8006940:	4d0a      	ldr	r5, [pc, #40]	@ (800696c <__libc_init_array+0x44>)
 8006942:	1b64      	subs	r4, r4, r5
 8006944:	10a4      	asrs	r4, r4, #2
 8006946:	42a6      	cmp	r6, r4
 8006948:	d105      	bne.n	8006956 <__libc_init_array+0x2e>
 800694a:	bd70      	pop	{r4, r5, r6, pc}
 800694c:	00b3      	lsls	r3, r6, #2
 800694e:	58eb      	ldr	r3, [r5, r3]
 8006950:	4798      	blx	r3
 8006952:	3601      	adds	r6, #1
 8006954:	e7ee      	b.n	8006934 <__libc_init_array+0xc>
 8006956:	00b3      	lsls	r3, r6, #2
 8006958:	58eb      	ldr	r3, [r5, r3]
 800695a:	4798      	blx	r3
 800695c:	3601      	adds	r6, #1
 800695e:	e7f2      	b.n	8006946 <__libc_init_array+0x1e>
 8006960:	08008e34 	.word	0x08008e34
 8006964:	08008e34 	.word	0x08008e34
 8006968:	08008e38 	.word	0x08008e38
 800696c:	08008e34 	.word	0x08008e34

08006970 <__retarget_lock_init_recursive>:
 8006970:	4770      	bx	lr

08006972 <__retarget_lock_acquire_recursive>:
 8006972:	4770      	bx	lr

08006974 <__retarget_lock_release_recursive>:
 8006974:	4770      	bx	lr

08006976 <strcpy>:
 8006976:	0003      	movs	r3, r0
 8006978:	780a      	ldrb	r2, [r1, #0]
 800697a:	3101      	adds	r1, #1
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	3301      	adds	r3, #1
 8006980:	2a00      	cmp	r2, #0
 8006982:	d1f9      	bne.n	8006978 <strcpy+0x2>
 8006984:	4770      	bx	lr

08006986 <memcpy>:
 8006986:	2300      	movs	r3, #0
 8006988:	b510      	push	{r4, lr}
 800698a:	429a      	cmp	r2, r3
 800698c:	d100      	bne.n	8006990 <memcpy+0xa>
 800698e:	bd10      	pop	{r4, pc}
 8006990:	5ccc      	ldrb	r4, [r1, r3]
 8006992:	54c4      	strb	r4, [r0, r3]
 8006994:	3301      	adds	r3, #1
 8006996:	e7f8      	b.n	800698a <memcpy+0x4>

08006998 <nan>:
 8006998:	2000      	movs	r0, #0
 800699a:	4901      	ldr	r1, [pc, #4]	@ (80069a0 <nan+0x8>)
 800699c:	4770      	bx	lr
 800699e:	46c0      	nop			@ (mov r8, r8)
 80069a0:	7ff80000 	.word	0x7ff80000

080069a4 <_free_r>:
 80069a4:	b570      	push	{r4, r5, r6, lr}
 80069a6:	0005      	movs	r5, r0
 80069a8:	1e0c      	subs	r4, r1, #0
 80069aa:	d010      	beq.n	80069ce <_free_r+0x2a>
 80069ac:	3c04      	subs	r4, #4
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	da00      	bge.n	80069b6 <_free_r+0x12>
 80069b4:	18e4      	adds	r4, r4, r3
 80069b6:	0028      	movs	r0, r5
 80069b8:	f000 fc4c 	bl	8007254 <__malloc_lock>
 80069bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006a34 <_free_r+0x90>)
 80069be:	6813      	ldr	r3, [r2, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d105      	bne.n	80069d0 <_free_r+0x2c>
 80069c4:	6063      	str	r3, [r4, #4]
 80069c6:	6014      	str	r4, [r2, #0]
 80069c8:	0028      	movs	r0, r5
 80069ca:	f000 fc4b 	bl	8007264 <__malloc_unlock>
 80069ce:	bd70      	pop	{r4, r5, r6, pc}
 80069d0:	42a3      	cmp	r3, r4
 80069d2:	d908      	bls.n	80069e6 <_free_r+0x42>
 80069d4:	6820      	ldr	r0, [r4, #0]
 80069d6:	1821      	adds	r1, r4, r0
 80069d8:	428b      	cmp	r3, r1
 80069da:	d1f3      	bne.n	80069c4 <_free_r+0x20>
 80069dc:	6819      	ldr	r1, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	1809      	adds	r1, r1, r0
 80069e2:	6021      	str	r1, [r4, #0]
 80069e4:	e7ee      	b.n	80069c4 <_free_r+0x20>
 80069e6:	001a      	movs	r2, r3
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <_free_r+0x4e>
 80069ee:	42a3      	cmp	r3, r4
 80069f0:	d9f9      	bls.n	80069e6 <_free_r+0x42>
 80069f2:	6811      	ldr	r1, [r2, #0]
 80069f4:	1850      	adds	r0, r2, r1
 80069f6:	42a0      	cmp	r0, r4
 80069f8:	d10b      	bne.n	8006a12 <_free_r+0x6e>
 80069fa:	6820      	ldr	r0, [r4, #0]
 80069fc:	1809      	adds	r1, r1, r0
 80069fe:	1850      	adds	r0, r2, r1
 8006a00:	6011      	str	r1, [r2, #0]
 8006a02:	4283      	cmp	r3, r0
 8006a04:	d1e0      	bne.n	80069c8 <_free_r+0x24>
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	1841      	adds	r1, r0, r1
 8006a0c:	6011      	str	r1, [r2, #0]
 8006a0e:	6053      	str	r3, [r2, #4]
 8006a10:	e7da      	b.n	80069c8 <_free_r+0x24>
 8006a12:	42a0      	cmp	r0, r4
 8006a14:	d902      	bls.n	8006a1c <_free_r+0x78>
 8006a16:	230c      	movs	r3, #12
 8006a18:	602b      	str	r3, [r5, #0]
 8006a1a:	e7d5      	b.n	80069c8 <_free_r+0x24>
 8006a1c:	6820      	ldr	r0, [r4, #0]
 8006a1e:	1821      	adds	r1, r4, r0
 8006a20:	428b      	cmp	r3, r1
 8006a22:	d103      	bne.n	8006a2c <_free_r+0x88>
 8006a24:	6819      	ldr	r1, [r3, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	1809      	adds	r1, r1, r0
 8006a2a:	6021      	str	r1, [r4, #0]
 8006a2c:	6063      	str	r3, [r4, #4]
 8006a2e:	6054      	str	r4, [r2, #4]
 8006a30:	e7ca      	b.n	80069c8 <_free_r+0x24>
 8006a32:	46c0      	nop			@ (mov r8, r8)
 8006a34:	20000860 	.word	0x20000860

08006a38 <rshift>:
 8006a38:	0002      	movs	r2, r0
 8006a3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3c:	6904      	ldr	r4, [r0, #16]
 8006a3e:	b085      	sub	sp, #20
 8006a40:	3214      	adds	r2, #20
 8006a42:	114b      	asrs	r3, r1, #5
 8006a44:	0016      	movs	r6, r2
 8006a46:	9302      	str	r3, [sp, #8]
 8006a48:	429c      	cmp	r4, r3
 8006a4a:	dd31      	ble.n	8006ab0 <rshift+0x78>
 8006a4c:	261f      	movs	r6, #31
 8006a4e:	000f      	movs	r7, r1
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	00a5      	lsls	r5, r4, #2
 8006a54:	18d3      	adds	r3, r2, r3
 8006a56:	4037      	ands	r7, r6
 8006a58:	1955      	adds	r5, r2, r5
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	9701      	str	r7, [sp, #4]
 8006a5e:	4231      	tst	r1, r6
 8006a60:	d10d      	bne.n	8006a7e <rshift+0x46>
 8006a62:	0016      	movs	r6, r2
 8006a64:	0019      	movs	r1, r3
 8006a66:	428d      	cmp	r5, r1
 8006a68:	d836      	bhi.n	8006ad8 <rshift+0xa0>
 8006a6a:	9b00      	ldr	r3, [sp, #0]
 8006a6c:	2600      	movs	r6, #0
 8006a6e:	3b03      	subs	r3, #3
 8006a70:	429d      	cmp	r5, r3
 8006a72:	d302      	bcc.n	8006a7a <rshift+0x42>
 8006a74:	9b02      	ldr	r3, [sp, #8]
 8006a76:	1ae4      	subs	r4, r4, r3
 8006a78:	00a6      	lsls	r6, r4, #2
 8006a7a:	1996      	adds	r6, r2, r6
 8006a7c:	e018      	b.n	8006ab0 <rshift+0x78>
 8006a7e:	2120      	movs	r1, #32
 8006a80:	9e01      	ldr	r6, [sp, #4]
 8006a82:	9f01      	ldr	r7, [sp, #4]
 8006a84:	1b89      	subs	r1, r1, r6
 8006a86:	9e00      	ldr	r6, [sp, #0]
 8006a88:	9103      	str	r1, [sp, #12]
 8006a8a:	ce02      	ldmia	r6!, {r1}
 8006a8c:	4694      	mov	ip, r2
 8006a8e:	40f9      	lsrs	r1, r7
 8006a90:	42b5      	cmp	r5, r6
 8006a92:	d816      	bhi.n	8006ac2 <rshift+0x8a>
 8006a94:	9b00      	ldr	r3, [sp, #0]
 8006a96:	2600      	movs	r6, #0
 8006a98:	3301      	adds	r3, #1
 8006a9a:	429d      	cmp	r5, r3
 8006a9c:	d303      	bcc.n	8006aa6 <rshift+0x6e>
 8006a9e:	9b02      	ldr	r3, [sp, #8]
 8006aa0:	1ae4      	subs	r4, r4, r3
 8006aa2:	00a6      	lsls	r6, r4, #2
 8006aa4:	3e04      	subs	r6, #4
 8006aa6:	1996      	adds	r6, r2, r6
 8006aa8:	6031      	str	r1, [r6, #0]
 8006aaa:	2900      	cmp	r1, #0
 8006aac:	d000      	beq.n	8006ab0 <rshift+0x78>
 8006aae:	3604      	adds	r6, #4
 8006ab0:	1ab1      	subs	r1, r6, r2
 8006ab2:	1089      	asrs	r1, r1, #2
 8006ab4:	6101      	str	r1, [r0, #16]
 8006ab6:	4296      	cmp	r6, r2
 8006ab8:	d101      	bne.n	8006abe <rshift+0x86>
 8006aba:	2300      	movs	r3, #0
 8006abc:	6143      	str	r3, [r0, #20]
 8006abe:	b005      	add	sp, #20
 8006ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ac2:	6837      	ldr	r7, [r6, #0]
 8006ac4:	9b03      	ldr	r3, [sp, #12]
 8006ac6:	409f      	lsls	r7, r3
 8006ac8:	430f      	orrs	r7, r1
 8006aca:	4661      	mov	r1, ip
 8006acc:	c180      	stmia	r1!, {r7}
 8006ace:	468c      	mov	ip, r1
 8006ad0:	9b01      	ldr	r3, [sp, #4]
 8006ad2:	ce02      	ldmia	r6!, {r1}
 8006ad4:	40d9      	lsrs	r1, r3
 8006ad6:	e7db      	b.n	8006a90 <rshift+0x58>
 8006ad8:	c980      	ldmia	r1!, {r7}
 8006ada:	c680      	stmia	r6!, {r7}
 8006adc:	e7c3      	b.n	8006a66 <rshift+0x2e>

08006ade <__hexdig_fun>:
 8006ade:	0002      	movs	r2, r0
 8006ae0:	3a30      	subs	r2, #48	@ 0x30
 8006ae2:	0003      	movs	r3, r0
 8006ae4:	2a09      	cmp	r2, #9
 8006ae6:	d802      	bhi.n	8006aee <__hexdig_fun+0x10>
 8006ae8:	3b20      	subs	r3, #32
 8006aea:	b2d8      	uxtb	r0, r3
 8006aec:	4770      	bx	lr
 8006aee:	0002      	movs	r2, r0
 8006af0:	3a61      	subs	r2, #97	@ 0x61
 8006af2:	2a05      	cmp	r2, #5
 8006af4:	d801      	bhi.n	8006afa <__hexdig_fun+0x1c>
 8006af6:	3b47      	subs	r3, #71	@ 0x47
 8006af8:	e7f7      	b.n	8006aea <__hexdig_fun+0xc>
 8006afa:	001a      	movs	r2, r3
 8006afc:	3a41      	subs	r2, #65	@ 0x41
 8006afe:	2000      	movs	r0, #0
 8006b00:	2a05      	cmp	r2, #5
 8006b02:	d8f3      	bhi.n	8006aec <__hexdig_fun+0xe>
 8006b04:	3b27      	subs	r3, #39	@ 0x27
 8006b06:	e7f0      	b.n	8006aea <__hexdig_fun+0xc>

08006b08 <__gethex>:
 8006b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b0a:	b089      	sub	sp, #36	@ 0x24
 8006b0c:	9307      	str	r3, [sp, #28]
 8006b0e:	680b      	ldr	r3, [r1, #0]
 8006b10:	9201      	str	r2, [sp, #4]
 8006b12:	9003      	str	r0, [sp, #12]
 8006b14:	9106      	str	r1, [sp, #24]
 8006b16:	1c9a      	adds	r2, r3, #2
 8006b18:	0011      	movs	r1, r2
 8006b1a:	3201      	adds	r2, #1
 8006b1c:	1e50      	subs	r0, r2, #1
 8006b1e:	7800      	ldrb	r0, [r0, #0]
 8006b20:	2830      	cmp	r0, #48	@ 0x30
 8006b22:	d0f9      	beq.n	8006b18 <__gethex+0x10>
 8006b24:	1acb      	subs	r3, r1, r3
 8006b26:	3b02      	subs	r3, #2
 8006b28:	9305      	str	r3, [sp, #20]
 8006b2a:	9100      	str	r1, [sp, #0]
 8006b2c:	f7ff ffd7 	bl	8006ade <__hexdig_fun>
 8006b30:	2300      	movs	r3, #0
 8006b32:	001d      	movs	r5, r3
 8006b34:	9302      	str	r3, [sp, #8]
 8006b36:	4298      	cmp	r0, r3
 8006b38:	d11e      	bne.n	8006b78 <__gethex+0x70>
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	49a6      	ldr	r1, [pc, #664]	@ (8006dd8 <__gethex+0x2d0>)
 8006b3e:	9800      	ldr	r0, [sp, #0]
 8006b40:	f7ff fe62 	bl	8006808 <strncmp>
 8006b44:	0007      	movs	r7, r0
 8006b46:	42a8      	cmp	r0, r5
 8006b48:	d000      	beq.n	8006b4c <__gethex+0x44>
 8006b4a:	e06a      	b.n	8006c22 <__gethex+0x11a>
 8006b4c:	9b00      	ldr	r3, [sp, #0]
 8006b4e:	7858      	ldrb	r0, [r3, #1]
 8006b50:	1c5c      	adds	r4, r3, #1
 8006b52:	f7ff ffc4 	bl	8006ade <__hexdig_fun>
 8006b56:	2301      	movs	r3, #1
 8006b58:	9302      	str	r3, [sp, #8]
 8006b5a:	42a8      	cmp	r0, r5
 8006b5c:	d02f      	beq.n	8006bbe <__gethex+0xb6>
 8006b5e:	9400      	str	r4, [sp, #0]
 8006b60:	9b00      	ldr	r3, [sp, #0]
 8006b62:	7818      	ldrb	r0, [r3, #0]
 8006b64:	2830      	cmp	r0, #48	@ 0x30
 8006b66:	d009      	beq.n	8006b7c <__gethex+0x74>
 8006b68:	f7ff ffb9 	bl	8006ade <__hexdig_fun>
 8006b6c:	4242      	negs	r2, r0
 8006b6e:	4142      	adcs	r2, r0
 8006b70:	2301      	movs	r3, #1
 8006b72:	0025      	movs	r5, r4
 8006b74:	9202      	str	r2, [sp, #8]
 8006b76:	9305      	str	r3, [sp, #20]
 8006b78:	9c00      	ldr	r4, [sp, #0]
 8006b7a:	e004      	b.n	8006b86 <__gethex+0x7e>
 8006b7c:	9b00      	ldr	r3, [sp, #0]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	e7ed      	b.n	8006b60 <__gethex+0x58>
 8006b84:	3401      	adds	r4, #1
 8006b86:	7820      	ldrb	r0, [r4, #0]
 8006b88:	f7ff ffa9 	bl	8006ade <__hexdig_fun>
 8006b8c:	1e07      	subs	r7, r0, #0
 8006b8e:	d1f9      	bne.n	8006b84 <__gethex+0x7c>
 8006b90:	2201      	movs	r2, #1
 8006b92:	0020      	movs	r0, r4
 8006b94:	4990      	ldr	r1, [pc, #576]	@ (8006dd8 <__gethex+0x2d0>)
 8006b96:	f7ff fe37 	bl	8006808 <strncmp>
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d10d      	bne.n	8006bba <__gethex+0xb2>
 8006b9e:	2d00      	cmp	r5, #0
 8006ba0:	d106      	bne.n	8006bb0 <__gethex+0xa8>
 8006ba2:	3401      	adds	r4, #1
 8006ba4:	0025      	movs	r5, r4
 8006ba6:	7820      	ldrb	r0, [r4, #0]
 8006ba8:	f7ff ff99 	bl	8006ade <__hexdig_fun>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	d102      	bne.n	8006bb6 <__gethex+0xae>
 8006bb0:	1b2d      	subs	r5, r5, r4
 8006bb2:	00af      	lsls	r7, r5, #2
 8006bb4:	e003      	b.n	8006bbe <__gethex+0xb6>
 8006bb6:	3401      	adds	r4, #1
 8006bb8:	e7f5      	b.n	8006ba6 <__gethex+0x9e>
 8006bba:	2d00      	cmp	r5, #0
 8006bbc:	d1f8      	bne.n	8006bb0 <__gethex+0xa8>
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	7823      	ldrb	r3, [r4, #0]
 8006bc2:	0026      	movs	r6, r4
 8006bc4:	4393      	bics	r3, r2
 8006bc6:	2b50      	cmp	r3, #80	@ 0x50
 8006bc8:	d11d      	bne.n	8006c06 <__gethex+0xfe>
 8006bca:	7863      	ldrb	r3, [r4, #1]
 8006bcc:	2b2b      	cmp	r3, #43	@ 0x2b
 8006bce:	d02d      	beq.n	8006c2c <__gethex+0x124>
 8006bd0:	2b2d      	cmp	r3, #45	@ 0x2d
 8006bd2:	d02f      	beq.n	8006c34 <__gethex+0x12c>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	1c66      	adds	r6, r4, #1
 8006bd8:	9304      	str	r3, [sp, #16]
 8006bda:	7830      	ldrb	r0, [r6, #0]
 8006bdc:	f7ff ff7f 	bl	8006ade <__hexdig_fun>
 8006be0:	1e43      	subs	r3, r0, #1
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	0005      	movs	r5, r0
 8006be6:	2b18      	cmp	r3, #24
 8006be8:	d82a      	bhi.n	8006c40 <__gethex+0x138>
 8006bea:	7870      	ldrb	r0, [r6, #1]
 8006bec:	f7ff ff77 	bl	8006ade <__hexdig_fun>
 8006bf0:	1e43      	subs	r3, r0, #1
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	3601      	adds	r6, #1
 8006bf6:	3d10      	subs	r5, #16
 8006bf8:	2b18      	cmp	r3, #24
 8006bfa:	d91d      	bls.n	8006c38 <__gethex+0x130>
 8006bfc:	9b04      	ldr	r3, [sp, #16]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d000      	beq.n	8006c04 <__gethex+0xfc>
 8006c02:	426d      	negs	r5, r5
 8006c04:	197f      	adds	r7, r7, r5
 8006c06:	9b06      	ldr	r3, [sp, #24]
 8006c08:	601e      	str	r6, [r3, #0]
 8006c0a:	9b02      	ldr	r3, [sp, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d019      	beq.n	8006c44 <__gethex+0x13c>
 8006c10:	9b05      	ldr	r3, [sp, #20]
 8006c12:	2606      	movs	r6, #6
 8006c14:	425a      	negs	r2, r3
 8006c16:	4153      	adcs	r3, r2
 8006c18:	425b      	negs	r3, r3
 8006c1a:	401e      	ands	r6, r3
 8006c1c:	0030      	movs	r0, r6
 8006c1e:	b009      	add	sp, #36	@ 0x24
 8006c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c22:	2301      	movs	r3, #1
 8006c24:	2700      	movs	r7, #0
 8006c26:	9c00      	ldr	r4, [sp, #0]
 8006c28:	9302      	str	r3, [sp, #8]
 8006c2a:	e7c8      	b.n	8006bbe <__gethex+0xb6>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	9304      	str	r3, [sp, #16]
 8006c30:	1ca6      	adds	r6, r4, #2
 8006c32:	e7d2      	b.n	8006bda <__gethex+0xd2>
 8006c34:	2301      	movs	r3, #1
 8006c36:	e7fa      	b.n	8006c2e <__gethex+0x126>
 8006c38:	230a      	movs	r3, #10
 8006c3a:	435d      	muls	r5, r3
 8006c3c:	182d      	adds	r5, r5, r0
 8006c3e:	e7d4      	b.n	8006bea <__gethex+0xe2>
 8006c40:	0026      	movs	r6, r4
 8006c42:	e7e0      	b.n	8006c06 <__gethex+0xfe>
 8006c44:	9b00      	ldr	r3, [sp, #0]
 8006c46:	9902      	ldr	r1, [sp, #8]
 8006c48:	1ae3      	subs	r3, r4, r3
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	2b07      	cmp	r3, #7
 8006c4e:	dc0a      	bgt.n	8006c66 <__gethex+0x15e>
 8006c50:	9803      	ldr	r0, [sp, #12]
 8006c52:	f000 fb0f 	bl	8007274 <_Balloc>
 8006c56:	1e05      	subs	r5, r0, #0
 8006c58:	d108      	bne.n	8006c6c <__gethex+0x164>
 8006c5a:	002a      	movs	r2, r5
 8006c5c:	21e4      	movs	r1, #228	@ 0xe4
 8006c5e:	4b5f      	ldr	r3, [pc, #380]	@ (8006ddc <__gethex+0x2d4>)
 8006c60:	485f      	ldr	r0, [pc, #380]	@ (8006de0 <__gethex+0x2d8>)
 8006c62:	f001 fbf5 	bl	8008450 <__assert_func>
 8006c66:	3101      	adds	r1, #1
 8006c68:	105b      	asrs	r3, r3, #1
 8006c6a:	e7ef      	b.n	8006c4c <__gethex+0x144>
 8006c6c:	0003      	movs	r3, r0
 8006c6e:	3314      	adds	r3, #20
 8006c70:	9302      	str	r3, [sp, #8]
 8006c72:	9305      	str	r3, [sp, #20]
 8006c74:	2300      	movs	r3, #0
 8006c76:	001e      	movs	r6, r3
 8006c78:	9304      	str	r3, [sp, #16]
 8006c7a:	9b00      	ldr	r3, [sp, #0]
 8006c7c:	42a3      	cmp	r3, r4
 8006c7e:	d338      	bcc.n	8006cf2 <__gethex+0x1ea>
 8006c80:	9c05      	ldr	r4, [sp, #20]
 8006c82:	9b02      	ldr	r3, [sp, #8]
 8006c84:	c440      	stmia	r4!, {r6}
 8006c86:	1ae4      	subs	r4, r4, r3
 8006c88:	10a4      	asrs	r4, r4, #2
 8006c8a:	0030      	movs	r0, r6
 8006c8c:	612c      	str	r4, [r5, #16]
 8006c8e:	f000 fbe9 	bl	8007464 <__hi0bits>
 8006c92:	9b01      	ldr	r3, [sp, #4]
 8006c94:	0164      	lsls	r4, r4, #5
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	1a26      	subs	r6, r4, r0
 8006c9a:	9300      	str	r3, [sp, #0]
 8006c9c:	429e      	cmp	r6, r3
 8006c9e:	dd52      	ble.n	8006d46 <__gethex+0x23e>
 8006ca0:	1af6      	subs	r6, r6, r3
 8006ca2:	0031      	movs	r1, r6
 8006ca4:	0028      	movs	r0, r5
 8006ca6:	f000 ff84 	bl	8007bb2 <__any_on>
 8006caa:	1e04      	subs	r4, r0, #0
 8006cac:	d00f      	beq.n	8006cce <__gethex+0x1c6>
 8006cae:	2401      	movs	r4, #1
 8006cb0:	211f      	movs	r1, #31
 8006cb2:	0020      	movs	r0, r4
 8006cb4:	1e73      	subs	r3, r6, #1
 8006cb6:	4019      	ands	r1, r3
 8006cb8:	4088      	lsls	r0, r1
 8006cba:	0001      	movs	r1, r0
 8006cbc:	115a      	asrs	r2, r3, #5
 8006cbe:	9802      	ldr	r0, [sp, #8]
 8006cc0:	0092      	lsls	r2, r2, #2
 8006cc2:	5812      	ldr	r2, [r2, r0]
 8006cc4:	420a      	tst	r2, r1
 8006cc6:	d002      	beq.n	8006cce <__gethex+0x1c6>
 8006cc8:	42a3      	cmp	r3, r4
 8006cca:	dc34      	bgt.n	8006d36 <__gethex+0x22e>
 8006ccc:	2402      	movs	r4, #2
 8006cce:	0031      	movs	r1, r6
 8006cd0:	0028      	movs	r0, r5
 8006cd2:	f7ff feb1 	bl	8006a38 <rshift>
 8006cd6:	19bf      	adds	r7, r7, r6
 8006cd8:	9b01      	ldr	r3, [sp, #4]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	42bb      	cmp	r3, r7
 8006cde:	da42      	bge.n	8006d66 <__gethex+0x25e>
 8006ce0:	0029      	movs	r1, r5
 8006ce2:	9803      	ldr	r0, [sp, #12]
 8006ce4:	f000 fb0a 	bl	80072fc <_Bfree>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006cec:	26a3      	movs	r6, #163	@ 0xa3
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	e794      	b.n	8006c1c <__gethex+0x114>
 8006cf2:	3c01      	subs	r4, #1
 8006cf4:	7823      	ldrb	r3, [r4, #0]
 8006cf6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cf8:	d012      	beq.n	8006d20 <__gethex+0x218>
 8006cfa:	9b04      	ldr	r3, [sp, #16]
 8006cfc:	2b20      	cmp	r3, #32
 8006cfe:	d104      	bne.n	8006d0a <__gethex+0x202>
 8006d00:	9b05      	ldr	r3, [sp, #20]
 8006d02:	c340      	stmia	r3!, {r6}
 8006d04:	2600      	movs	r6, #0
 8006d06:	9305      	str	r3, [sp, #20]
 8006d08:	9604      	str	r6, [sp, #16]
 8006d0a:	7820      	ldrb	r0, [r4, #0]
 8006d0c:	f7ff fee7 	bl	8006ade <__hexdig_fun>
 8006d10:	230f      	movs	r3, #15
 8006d12:	4018      	ands	r0, r3
 8006d14:	9b04      	ldr	r3, [sp, #16]
 8006d16:	4098      	lsls	r0, r3
 8006d18:	3304      	adds	r3, #4
 8006d1a:	4306      	orrs	r6, r0
 8006d1c:	9304      	str	r3, [sp, #16]
 8006d1e:	e7ac      	b.n	8006c7a <__gethex+0x172>
 8006d20:	9b00      	ldr	r3, [sp, #0]
 8006d22:	42a3      	cmp	r3, r4
 8006d24:	d8e9      	bhi.n	8006cfa <__gethex+0x1f2>
 8006d26:	2201      	movs	r2, #1
 8006d28:	0020      	movs	r0, r4
 8006d2a:	492b      	ldr	r1, [pc, #172]	@ (8006dd8 <__gethex+0x2d0>)
 8006d2c:	f7ff fd6c 	bl	8006808 <strncmp>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d1e2      	bne.n	8006cfa <__gethex+0x1f2>
 8006d34:	e7a1      	b.n	8006c7a <__gethex+0x172>
 8006d36:	0028      	movs	r0, r5
 8006d38:	1eb1      	subs	r1, r6, #2
 8006d3a:	f000 ff3a 	bl	8007bb2 <__any_on>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d0c4      	beq.n	8006ccc <__gethex+0x1c4>
 8006d42:	2403      	movs	r4, #3
 8006d44:	e7c3      	b.n	8006cce <__gethex+0x1c6>
 8006d46:	9b00      	ldr	r3, [sp, #0]
 8006d48:	2400      	movs	r4, #0
 8006d4a:	429e      	cmp	r6, r3
 8006d4c:	dac4      	bge.n	8006cd8 <__gethex+0x1d0>
 8006d4e:	1b9e      	subs	r6, r3, r6
 8006d50:	0029      	movs	r1, r5
 8006d52:	0032      	movs	r2, r6
 8006d54:	9803      	ldr	r0, [sp, #12]
 8006d56:	f000 fcf3 	bl	8007740 <__lshift>
 8006d5a:	0003      	movs	r3, r0
 8006d5c:	3314      	adds	r3, #20
 8006d5e:	0005      	movs	r5, r0
 8006d60:	1bbf      	subs	r7, r7, r6
 8006d62:	9302      	str	r3, [sp, #8]
 8006d64:	e7b8      	b.n	8006cd8 <__gethex+0x1d0>
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	685e      	ldr	r6, [r3, #4]
 8006d6a:	42be      	cmp	r6, r7
 8006d6c:	dd6f      	ble.n	8006e4e <__gethex+0x346>
 8006d6e:	9b00      	ldr	r3, [sp, #0]
 8006d70:	1bf6      	subs	r6, r6, r7
 8006d72:	42b3      	cmp	r3, r6
 8006d74:	dc36      	bgt.n	8006de4 <__gethex+0x2dc>
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d024      	beq.n	8006dc8 <__gethex+0x2c0>
 8006d7e:	2b03      	cmp	r3, #3
 8006d80:	d026      	beq.n	8006dd0 <__gethex+0x2c8>
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d117      	bne.n	8006db6 <__gethex+0x2ae>
 8006d86:	9b00      	ldr	r3, [sp, #0]
 8006d88:	42b3      	cmp	r3, r6
 8006d8a:	d114      	bne.n	8006db6 <__gethex+0x2ae>
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d10b      	bne.n	8006da8 <__gethex+0x2a0>
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	9a07      	ldr	r2, [sp, #28]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2662      	movs	r6, #98	@ 0x62
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	9a02      	ldr	r2, [sp, #8]
 8006d9e:	612b      	str	r3, [r5, #16]
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006da4:	601d      	str	r5, [r3, #0]
 8006da6:	e739      	b.n	8006c1c <__gethex+0x114>
 8006da8:	9900      	ldr	r1, [sp, #0]
 8006daa:	0028      	movs	r0, r5
 8006dac:	3901      	subs	r1, #1
 8006dae:	f000 ff00 	bl	8007bb2 <__any_on>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	d1ec      	bne.n	8006d90 <__gethex+0x288>
 8006db6:	0029      	movs	r1, r5
 8006db8:	9803      	ldr	r0, [sp, #12]
 8006dba:	f000 fa9f 	bl	80072fc <_Bfree>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dc2:	2650      	movs	r6, #80	@ 0x50
 8006dc4:	6013      	str	r3, [r2, #0]
 8006dc6:	e729      	b.n	8006c1c <__gethex+0x114>
 8006dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1f3      	bne.n	8006db6 <__gethex+0x2ae>
 8006dce:	e7df      	b.n	8006d90 <__gethex+0x288>
 8006dd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1dc      	bne.n	8006d90 <__gethex+0x288>
 8006dd6:	e7ee      	b.n	8006db6 <__gethex+0x2ae>
 8006dd8:	08008a78 	.word	0x08008a78
 8006ddc:	08008a8e 	.word	0x08008a8e
 8006de0:	08008a9f 	.word	0x08008a9f
 8006de4:	1e77      	subs	r7, r6, #1
 8006de6:	2c00      	cmp	r4, #0
 8006de8:	d12f      	bne.n	8006e4a <__gethex+0x342>
 8006dea:	2f00      	cmp	r7, #0
 8006dec:	d004      	beq.n	8006df8 <__gethex+0x2f0>
 8006dee:	0039      	movs	r1, r7
 8006df0:	0028      	movs	r0, r5
 8006df2:	f000 fede 	bl	8007bb2 <__any_on>
 8006df6:	0004      	movs	r4, r0
 8006df8:	231f      	movs	r3, #31
 8006dfa:	117a      	asrs	r2, r7, #5
 8006dfc:	401f      	ands	r7, r3
 8006dfe:	3b1e      	subs	r3, #30
 8006e00:	40bb      	lsls	r3, r7
 8006e02:	9902      	ldr	r1, [sp, #8]
 8006e04:	0092      	lsls	r2, r2, #2
 8006e06:	5852      	ldr	r2, [r2, r1]
 8006e08:	421a      	tst	r2, r3
 8006e0a:	d001      	beq.n	8006e10 <__gethex+0x308>
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	431c      	orrs	r4, r3
 8006e10:	9b00      	ldr	r3, [sp, #0]
 8006e12:	0031      	movs	r1, r6
 8006e14:	1b9b      	subs	r3, r3, r6
 8006e16:	2602      	movs	r6, #2
 8006e18:	0028      	movs	r0, r5
 8006e1a:	9300      	str	r3, [sp, #0]
 8006e1c:	f7ff fe0c 	bl	8006a38 <rshift>
 8006e20:	9b01      	ldr	r3, [sp, #4]
 8006e22:	685f      	ldr	r7, [r3, #4]
 8006e24:	2c00      	cmp	r4, #0
 8006e26:	d03f      	beq.n	8006ea8 <__gethex+0x3a0>
 8006e28:	9b01      	ldr	r3, [sp, #4]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d010      	beq.n	8006e52 <__gethex+0x34a>
 8006e30:	2b03      	cmp	r3, #3
 8006e32:	d012      	beq.n	8006e5a <__gethex+0x352>
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d106      	bne.n	8006e46 <__gethex+0x33e>
 8006e38:	07a2      	lsls	r2, r4, #30
 8006e3a:	d504      	bpl.n	8006e46 <__gethex+0x33e>
 8006e3c:	9a02      	ldr	r2, [sp, #8]
 8006e3e:	6812      	ldr	r2, [r2, #0]
 8006e40:	4314      	orrs	r4, r2
 8006e42:	421c      	tst	r4, r3
 8006e44:	d10c      	bne.n	8006e60 <__gethex+0x358>
 8006e46:	2310      	movs	r3, #16
 8006e48:	e02d      	b.n	8006ea6 <__gethex+0x39e>
 8006e4a:	2401      	movs	r4, #1
 8006e4c:	e7d4      	b.n	8006df8 <__gethex+0x2f0>
 8006e4e:	2601      	movs	r6, #1
 8006e50:	e7e8      	b.n	8006e24 <__gethex+0x31c>
 8006e52:	2301      	movs	r3, #1
 8006e54:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006e56:	1a9b      	subs	r3, r3, r2
 8006e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d0f2      	beq.n	8006e46 <__gethex+0x33e>
 8006e60:	692b      	ldr	r3, [r5, #16]
 8006e62:	2000      	movs	r0, #0
 8006e64:	9302      	str	r3, [sp, #8]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	9304      	str	r3, [sp, #16]
 8006e6a:	002b      	movs	r3, r5
 8006e6c:	9a04      	ldr	r2, [sp, #16]
 8006e6e:	3314      	adds	r3, #20
 8006e70:	1899      	adds	r1, r3, r2
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	1c54      	adds	r4, r2, #1
 8006e76:	d01c      	beq.n	8006eb2 <__gethex+0x3aa>
 8006e78:	3201      	adds	r2, #1
 8006e7a:	601a      	str	r2, [r3, #0]
 8006e7c:	002b      	movs	r3, r5
 8006e7e:	3314      	adds	r3, #20
 8006e80:	2e02      	cmp	r6, #2
 8006e82:	d13f      	bne.n	8006f04 <__gethex+0x3fc>
 8006e84:	9a01      	ldr	r2, [sp, #4]
 8006e86:	9900      	ldr	r1, [sp, #0]
 8006e88:	6812      	ldr	r2, [r2, #0]
 8006e8a:	3a01      	subs	r2, #1
 8006e8c:	428a      	cmp	r2, r1
 8006e8e:	d109      	bne.n	8006ea4 <__gethex+0x39c>
 8006e90:	000a      	movs	r2, r1
 8006e92:	201f      	movs	r0, #31
 8006e94:	4010      	ands	r0, r2
 8006e96:	2201      	movs	r2, #1
 8006e98:	4082      	lsls	r2, r0
 8006e9a:	1149      	asrs	r1, r1, #5
 8006e9c:	0089      	lsls	r1, r1, #2
 8006e9e:	58cb      	ldr	r3, [r1, r3]
 8006ea0:	4213      	tst	r3, r2
 8006ea2:	d13d      	bne.n	8006f20 <__gethex+0x418>
 8006ea4:	2320      	movs	r3, #32
 8006ea6:	431e      	orrs	r6, r3
 8006ea8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eaa:	601d      	str	r5, [r3, #0]
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	601f      	str	r7, [r3, #0]
 8006eb0:	e6b4      	b.n	8006c1c <__gethex+0x114>
 8006eb2:	c301      	stmia	r3!, {r0}
 8006eb4:	4299      	cmp	r1, r3
 8006eb6:	d8dc      	bhi.n	8006e72 <__gethex+0x36a>
 8006eb8:	68ab      	ldr	r3, [r5, #8]
 8006eba:	9a02      	ldr	r2, [sp, #8]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	db18      	blt.n	8006ef2 <__gethex+0x3ea>
 8006ec0:	6869      	ldr	r1, [r5, #4]
 8006ec2:	9803      	ldr	r0, [sp, #12]
 8006ec4:	3101      	adds	r1, #1
 8006ec6:	f000 f9d5 	bl	8007274 <_Balloc>
 8006eca:	1e04      	subs	r4, r0, #0
 8006ecc:	d104      	bne.n	8006ed8 <__gethex+0x3d0>
 8006ece:	0022      	movs	r2, r4
 8006ed0:	2184      	movs	r1, #132	@ 0x84
 8006ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8006f48 <__gethex+0x440>)
 8006ed4:	481d      	ldr	r0, [pc, #116]	@ (8006f4c <__gethex+0x444>)
 8006ed6:	e6c4      	b.n	8006c62 <__gethex+0x15a>
 8006ed8:	0029      	movs	r1, r5
 8006eda:	692a      	ldr	r2, [r5, #16]
 8006edc:	310c      	adds	r1, #12
 8006ede:	3202      	adds	r2, #2
 8006ee0:	0092      	lsls	r2, r2, #2
 8006ee2:	300c      	adds	r0, #12
 8006ee4:	f7ff fd4f 	bl	8006986 <memcpy>
 8006ee8:	0029      	movs	r1, r5
 8006eea:	9803      	ldr	r0, [sp, #12]
 8006eec:	f000 fa06 	bl	80072fc <_Bfree>
 8006ef0:	0025      	movs	r5, r4
 8006ef2:	692b      	ldr	r3, [r5, #16]
 8006ef4:	1c5a      	adds	r2, r3, #1
 8006ef6:	612a      	str	r2, [r5, #16]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	3304      	adds	r3, #4
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	18eb      	adds	r3, r5, r3
 8006f00:	605a      	str	r2, [r3, #4]
 8006f02:	e7bb      	b.n	8006e7c <__gethex+0x374>
 8006f04:	692a      	ldr	r2, [r5, #16]
 8006f06:	9902      	ldr	r1, [sp, #8]
 8006f08:	428a      	cmp	r2, r1
 8006f0a:	dd0b      	ble.n	8006f24 <__gethex+0x41c>
 8006f0c:	2101      	movs	r1, #1
 8006f0e:	0028      	movs	r0, r5
 8006f10:	f7ff fd92 	bl	8006a38 <rshift>
 8006f14:	9b01      	ldr	r3, [sp, #4]
 8006f16:	3701      	adds	r7, #1
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	42bb      	cmp	r3, r7
 8006f1c:	da00      	bge.n	8006f20 <__gethex+0x418>
 8006f1e:	e6df      	b.n	8006ce0 <__gethex+0x1d8>
 8006f20:	2601      	movs	r6, #1
 8006f22:	e7bf      	b.n	8006ea4 <__gethex+0x39c>
 8006f24:	221f      	movs	r2, #31
 8006f26:	9c00      	ldr	r4, [sp, #0]
 8006f28:	9900      	ldr	r1, [sp, #0]
 8006f2a:	4014      	ands	r4, r2
 8006f2c:	4211      	tst	r1, r2
 8006f2e:	d0f7      	beq.n	8006f20 <__gethex+0x418>
 8006f30:	9a04      	ldr	r2, [sp, #16]
 8006f32:	189b      	adds	r3, r3, r2
 8006f34:	3b04      	subs	r3, #4
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	f000 fa94 	bl	8007464 <__hi0bits>
 8006f3c:	2320      	movs	r3, #32
 8006f3e:	1b1b      	subs	r3, r3, r4
 8006f40:	4298      	cmp	r0, r3
 8006f42:	dbe3      	blt.n	8006f0c <__gethex+0x404>
 8006f44:	e7ec      	b.n	8006f20 <__gethex+0x418>
 8006f46:	46c0      	nop			@ (mov r8, r8)
 8006f48:	08008a8e 	.word	0x08008a8e
 8006f4c:	08008a9f 	.word	0x08008a9f

08006f50 <L_shift>:
 8006f50:	2308      	movs	r3, #8
 8006f52:	b570      	push	{r4, r5, r6, lr}
 8006f54:	2520      	movs	r5, #32
 8006f56:	1a9a      	subs	r2, r3, r2
 8006f58:	0092      	lsls	r2, r2, #2
 8006f5a:	1aad      	subs	r5, r5, r2
 8006f5c:	6843      	ldr	r3, [r0, #4]
 8006f5e:	6804      	ldr	r4, [r0, #0]
 8006f60:	001e      	movs	r6, r3
 8006f62:	40ae      	lsls	r6, r5
 8006f64:	40d3      	lsrs	r3, r2
 8006f66:	4334      	orrs	r4, r6
 8006f68:	6004      	str	r4, [r0, #0]
 8006f6a:	6043      	str	r3, [r0, #4]
 8006f6c:	3004      	adds	r0, #4
 8006f6e:	4288      	cmp	r0, r1
 8006f70:	d3f4      	bcc.n	8006f5c <L_shift+0xc>
 8006f72:	bd70      	pop	{r4, r5, r6, pc}

08006f74 <__match>:
 8006f74:	b530      	push	{r4, r5, lr}
 8006f76:	6803      	ldr	r3, [r0, #0]
 8006f78:	780c      	ldrb	r4, [r1, #0]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	2c00      	cmp	r4, #0
 8006f7e:	d102      	bne.n	8006f86 <__match+0x12>
 8006f80:	6003      	str	r3, [r0, #0]
 8006f82:	2001      	movs	r0, #1
 8006f84:	bd30      	pop	{r4, r5, pc}
 8006f86:	781a      	ldrb	r2, [r3, #0]
 8006f88:	0015      	movs	r5, r2
 8006f8a:	3d41      	subs	r5, #65	@ 0x41
 8006f8c:	2d19      	cmp	r5, #25
 8006f8e:	d800      	bhi.n	8006f92 <__match+0x1e>
 8006f90:	3220      	adds	r2, #32
 8006f92:	3101      	adds	r1, #1
 8006f94:	42a2      	cmp	r2, r4
 8006f96:	d0ef      	beq.n	8006f78 <__match+0x4>
 8006f98:	2000      	movs	r0, #0
 8006f9a:	e7f3      	b.n	8006f84 <__match+0x10>

08006f9c <__hexnan>:
 8006f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f9e:	680b      	ldr	r3, [r1, #0]
 8006fa0:	b08b      	sub	sp, #44	@ 0x2c
 8006fa2:	9201      	str	r2, [sp, #4]
 8006fa4:	9901      	ldr	r1, [sp, #4]
 8006fa6:	115a      	asrs	r2, r3, #5
 8006fa8:	0092      	lsls	r2, r2, #2
 8006faa:	188a      	adds	r2, r1, r2
 8006fac:	9202      	str	r2, [sp, #8]
 8006fae:	0019      	movs	r1, r3
 8006fb0:	221f      	movs	r2, #31
 8006fb2:	4011      	ands	r1, r2
 8006fb4:	9008      	str	r0, [sp, #32]
 8006fb6:	9106      	str	r1, [sp, #24]
 8006fb8:	4213      	tst	r3, r2
 8006fba:	d002      	beq.n	8006fc2 <__hexnan+0x26>
 8006fbc:	9b02      	ldr	r3, [sp, #8]
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	9302      	str	r3, [sp, #8]
 8006fc2:	9b02      	ldr	r3, [sp, #8]
 8006fc4:	2500      	movs	r5, #0
 8006fc6:	1f1f      	subs	r7, r3, #4
 8006fc8:	003e      	movs	r6, r7
 8006fca:	003c      	movs	r4, r7
 8006fcc:	9b08      	ldr	r3, [sp, #32]
 8006fce:	603d      	str	r5, [r7, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	9507      	str	r5, [sp, #28]
 8006fd4:	9305      	str	r3, [sp, #20]
 8006fd6:	9503      	str	r5, [sp, #12]
 8006fd8:	9b05      	ldr	r3, [sp, #20]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fde:	9b05      	ldr	r3, [sp, #20]
 8006fe0:	785b      	ldrb	r3, [r3, #1]
 8006fe2:	9304      	str	r3, [sp, #16]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d028      	beq.n	800703a <__hexnan+0x9e>
 8006fe8:	9804      	ldr	r0, [sp, #16]
 8006fea:	f7ff fd78 	bl	8006ade <__hexdig_fun>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	d155      	bne.n	800709e <__hexnan+0x102>
 8006ff2:	9b04      	ldr	r3, [sp, #16]
 8006ff4:	2b20      	cmp	r3, #32
 8006ff6:	d819      	bhi.n	800702c <__hexnan+0x90>
 8006ff8:	9b03      	ldr	r3, [sp, #12]
 8006ffa:	9a07      	ldr	r2, [sp, #28]
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	dd12      	ble.n	8007026 <__hexnan+0x8a>
 8007000:	42b4      	cmp	r4, r6
 8007002:	d206      	bcs.n	8007012 <__hexnan+0x76>
 8007004:	2d07      	cmp	r5, #7
 8007006:	dc04      	bgt.n	8007012 <__hexnan+0x76>
 8007008:	002a      	movs	r2, r5
 800700a:	0031      	movs	r1, r6
 800700c:	0020      	movs	r0, r4
 800700e:	f7ff ff9f 	bl	8006f50 <L_shift>
 8007012:	9b01      	ldr	r3, [sp, #4]
 8007014:	2508      	movs	r5, #8
 8007016:	429c      	cmp	r4, r3
 8007018:	d905      	bls.n	8007026 <__hexnan+0x8a>
 800701a:	1f26      	subs	r6, r4, #4
 800701c:	2500      	movs	r5, #0
 800701e:	0034      	movs	r4, r6
 8007020:	9b03      	ldr	r3, [sp, #12]
 8007022:	6035      	str	r5, [r6, #0]
 8007024:	9307      	str	r3, [sp, #28]
 8007026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007028:	9305      	str	r3, [sp, #20]
 800702a:	e7d5      	b.n	8006fd8 <__hexnan+0x3c>
 800702c:	9b04      	ldr	r3, [sp, #16]
 800702e:	2b29      	cmp	r3, #41	@ 0x29
 8007030:	d15a      	bne.n	80070e8 <__hexnan+0x14c>
 8007032:	9b05      	ldr	r3, [sp, #20]
 8007034:	9a08      	ldr	r2, [sp, #32]
 8007036:	3302      	adds	r3, #2
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	9b03      	ldr	r3, [sp, #12]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d053      	beq.n	80070e8 <__hexnan+0x14c>
 8007040:	42b4      	cmp	r4, r6
 8007042:	d206      	bcs.n	8007052 <__hexnan+0xb6>
 8007044:	2d07      	cmp	r5, #7
 8007046:	dc04      	bgt.n	8007052 <__hexnan+0xb6>
 8007048:	002a      	movs	r2, r5
 800704a:	0031      	movs	r1, r6
 800704c:	0020      	movs	r0, r4
 800704e:	f7ff ff7f 	bl	8006f50 <L_shift>
 8007052:	9b01      	ldr	r3, [sp, #4]
 8007054:	429c      	cmp	r4, r3
 8007056:	d936      	bls.n	80070c6 <__hexnan+0x12a>
 8007058:	001a      	movs	r2, r3
 800705a:	0023      	movs	r3, r4
 800705c:	cb02      	ldmia	r3!, {r1}
 800705e:	c202      	stmia	r2!, {r1}
 8007060:	429f      	cmp	r7, r3
 8007062:	d2fb      	bcs.n	800705c <__hexnan+0xc0>
 8007064:	9b02      	ldr	r3, [sp, #8]
 8007066:	1c62      	adds	r2, r4, #1
 8007068:	1ed9      	subs	r1, r3, #3
 800706a:	2304      	movs	r3, #4
 800706c:	4291      	cmp	r1, r2
 800706e:	d305      	bcc.n	800707c <__hexnan+0xe0>
 8007070:	9b02      	ldr	r3, [sp, #8]
 8007072:	3b04      	subs	r3, #4
 8007074:	1b1b      	subs	r3, r3, r4
 8007076:	089b      	lsrs	r3, r3, #2
 8007078:	3301      	adds	r3, #1
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	9a01      	ldr	r2, [sp, #4]
 800707e:	18d3      	adds	r3, r2, r3
 8007080:	2200      	movs	r2, #0
 8007082:	c304      	stmia	r3!, {r2}
 8007084:	429f      	cmp	r7, r3
 8007086:	d2fc      	bcs.n	8007082 <__hexnan+0xe6>
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d104      	bne.n	8007098 <__hexnan+0xfc>
 800708e:	9b01      	ldr	r3, [sp, #4]
 8007090:	429f      	cmp	r7, r3
 8007092:	d127      	bne.n	80070e4 <__hexnan+0x148>
 8007094:	2301      	movs	r3, #1
 8007096:	603b      	str	r3, [r7, #0]
 8007098:	2005      	movs	r0, #5
 800709a:	b00b      	add	sp, #44	@ 0x2c
 800709c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800709e:	9b03      	ldr	r3, [sp, #12]
 80070a0:	3501      	adds	r5, #1
 80070a2:	3301      	adds	r3, #1
 80070a4:	9303      	str	r3, [sp, #12]
 80070a6:	2d08      	cmp	r5, #8
 80070a8:	dd06      	ble.n	80070b8 <__hexnan+0x11c>
 80070aa:	9b01      	ldr	r3, [sp, #4]
 80070ac:	429c      	cmp	r4, r3
 80070ae:	d9ba      	bls.n	8007026 <__hexnan+0x8a>
 80070b0:	2300      	movs	r3, #0
 80070b2:	2501      	movs	r5, #1
 80070b4:	3c04      	subs	r4, #4
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	220f      	movs	r2, #15
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	4010      	ands	r0, r2
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	4303      	orrs	r3, r0
 80070c2:	6023      	str	r3, [r4, #0]
 80070c4:	e7af      	b.n	8007026 <__hexnan+0x8a>
 80070c6:	9b06      	ldr	r3, [sp, #24]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d0dd      	beq.n	8007088 <__hexnan+0xec>
 80070cc:	2320      	movs	r3, #32
 80070ce:	9a06      	ldr	r2, [sp, #24]
 80070d0:	9902      	ldr	r1, [sp, #8]
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	2201      	movs	r2, #1
 80070d6:	4252      	negs	r2, r2
 80070d8:	40da      	lsrs	r2, r3
 80070da:	3904      	subs	r1, #4
 80070dc:	680b      	ldr	r3, [r1, #0]
 80070de:	4013      	ands	r3, r2
 80070e0:	600b      	str	r3, [r1, #0]
 80070e2:	e7d1      	b.n	8007088 <__hexnan+0xec>
 80070e4:	3f04      	subs	r7, #4
 80070e6:	e7cf      	b.n	8007088 <__hexnan+0xec>
 80070e8:	2004      	movs	r0, #4
 80070ea:	e7d6      	b.n	800709a <__hexnan+0xfe>

080070ec <sbrk_aligned>:
 80070ec:	b570      	push	{r4, r5, r6, lr}
 80070ee:	4e0f      	ldr	r6, [pc, #60]	@ (800712c <sbrk_aligned+0x40>)
 80070f0:	000d      	movs	r5, r1
 80070f2:	6831      	ldr	r1, [r6, #0]
 80070f4:	0004      	movs	r4, r0
 80070f6:	2900      	cmp	r1, #0
 80070f8:	d102      	bne.n	8007100 <sbrk_aligned+0x14>
 80070fa:	f001 f98b 	bl	8008414 <_sbrk_r>
 80070fe:	6030      	str	r0, [r6, #0]
 8007100:	0029      	movs	r1, r5
 8007102:	0020      	movs	r0, r4
 8007104:	f001 f986 	bl	8008414 <_sbrk_r>
 8007108:	1c43      	adds	r3, r0, #1
 800710a:	d103      	bne.n	8007114 <sbrk_aligned+0x28>
 800710c:	2501      	movs	r5, #1
 800710e:	426d      	negs	r5, r5
 8007110:	0028      	movs	r0, r5
 8007112:	bd70      	pop	{r4, r5, r6, pc}
 8007114:	2303      	movs	r3, #3
 8007116:	1cc5      	adds	r5, r0, #3
 8007118:	439d      	bics	r5, r3
 800711a:	42a8      	cmp	r0, r5
 800711c:	d0f8      	beq.n	8007110 <sbrk_aligned+0x24>
 800711e:	1a29      	subs	r1, r5, r0
 8007120:	0020      	movs	r0, r4
 8007122:	f001 f977 	bl	8008414 <_sbrk_r>
 8007126:	3001      	adds	r0, #1
 8007128:	d1f2      	bne.n	8007110 <sbrk_aligned+0x24>
 800712a:	e7ef      	b.n	800710c <sbrk_aligned+0x20>
 800712c:	2000085c 	.word	0x2000085c

08007130 <_malloc_r>:
 8007130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007132:	2203      	movs	r2, #3
 8007134:	1ccb      	adds	r3, r1, #3
 8007136:	4393      	bics	r3, r2
 8007138:	3308      	adds	r3, #8
 800713a:	0005      	movs	r5, r0
 800713c:	001f      	movs	r7, r3
 800713e:	2b0c      	cmp	r3, #12
 8007140:	d234      	bcs.n	80071ac <_malloc_r+0x7c>
 8007142:	270c      	movs	r7, #12
 8007144:	42b9      	cmp	r1, r7
 8007146:	d833      	bhi.n	80071b0 <_malloc_r+0x80>
 8007148:	0028      	movs	r0, r5
 800714a:	f000 f883 	bl	8007254 <__malloc_lock>
 800714e:	4e37      	ldr	r6, [pc, #220]	@ (800722c <_malloc_r+0xfc>)
 8007150:	6833      	ldr	r3, [r6, #0]
 8007152:	001c      	movs	r4, r3
 8007154:	2c00      	cmp	r4, #0
 8007156:	d12f      	bne.n	80071b8 <_malloc_r+0x88>
 8007158:	0039      	movs	r1, r7
 800715a:	0028      	movs	r0, r5
 800715c:	f7ff ffc6 	bl	80070ec <sbrk_aligned>
 8007160:	0004      	movs	r4, r0
 8007162:	1c43      	adds	r3, r0, #1
 8007164:	d15f      	bne.n	8007226 <_malloc_r+0xf6>
 8007166:	6834      	ldr	r4, [r6, #0]
 8007168:	9400      	str	r4, [sp, #0]
 800716a:	9b00      	ldr	r3, [sp, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d14a      	bne.n	8007206 <_malloc_r+0xd6>
 8007170:	2c00      	cmp	r4, #0
 8007172:	d052      	beq.n	800721a <_malloc_r+0xea>
 8007174:	6823      	ldr	r3, [r4, #0]
 8007176:	0028      	movs	r0, r5
 8007178:	18e3      	adds	r3, r4, r3
 800717a:	9900      	ldr	r1, [sp, #0]
 800717c:	9301      	str	r3, [sp, #4]
 800717e:	f001 f949 	bl	8008414 <_sbrk_r>
 8007182:	9b01      	ldr	r3, [sp, #4]
 8007184:	4283      	cmp	r3, r0
 8007186:	d148      	bne.n	800721a <_malloc_r+0xea>
 8007188:	6823      	ldr	r3, [r4, #0]
 800718a:	0028      	movs	r0, r5
 800718c:	1aff      	subs	r7, r7, r3
 800718e:	0039      	movs	r1, r7
 8007190:	f7ff ffac 	bl	80070ec <sbrk_aligned>
 8007194:	3001      	adds	r0, #1
 8007196:	d040      	beq.n	800721a <_malloc_r+0xea>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	19db      	adds	r3, r3, r7
 800719c:	6023      	str	r3, [r4, #0]
 800719e:	6833      	ldr	r3, [r6, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	2a00      	cmp	r2, #0
 80071a4:	d133      	bne.n	800720e <_malloc_r+0xde>
 80071a6:	9b00      	ldr	r3, [sp, #0]
 80071a8:	6033      	str	r3, [r6, #0]
 80071aa:	e019      	b.n	80071e0 <_malloc_r+0xb0>
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dac9      	bge.n	8007144 <_malloc_r+0x14>
 80071b0:	230c      	movs	r3, #12
 80071b2:	602b      	str	r3, [r5, #0]
 80071b4:	2000      	movs	r0, #0
 80071b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071b8:	6821      	ldr	r1, [r4, #0]
 80071ba:	1bc9      	subs	r1, r1, r7
 80071bc:	d420      	bmi.n	8007200 <_malloc_r+0xd0>
 80071be:	290b      	cmp	r1, #11
 80071c0:	d90a      	bls.n	80071d8 <_malloc_r+0xa8>
 80071c2:	19e2      	adds	r2, r4, r7
 80071c4:	6027      	str	r7, [r4, #0]
 80071c6:	42a3      	cmp	r3, r4
 80071c8:	d104      	bne.n	80071d4 <_malloc_r+0xa4>
 80071ca:	6032      	str	r2, [r6, #0]
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	6011      	str	r1, [r2, #0]
 80071d0:	6053      	str	r3, [r2, #4]
 80071d2:	e005      	b.n	80071e0 <_malloc_r+0xb0>
 80071d4:	605a      	str	r2, [r3, #4]
 80071d6:	e7f9      	b.n	80071cc <_malloc_r+0x9c>
 80071d8:	6862      	ldr	r2, [r4, #4]
 80071da:	42a3      	cmp	r3, r4
 80071dc:	d10e      	bne.n	80071fc <_malloc_r+0xcc>
 80071de:	6032      	str	r2, [r6, #0]
 80071e0:	0028      	movs	r0, r5
 80071e2:	f000 f83f 	bl	8007264 <__malloc_unlock>
 80071e6:	0020      	movs	r0, r4
 80071e8:	2207      	movs	r2, #7
 80071ea:	300b      	adds	r0, #11
 80071ec:	1d23      	adds	r3, r4, #4
 80071ee:	4390      	bics	r0, r2
 80071f0:	1ac2      	subs	r2, r0, r3
 80071f2:	4298      	cmp	r0, r3
 80071f4:	d0df      	beq.n	80071b6 <_malloc_r+0x86>
 80071f6:	1a1b      	subs	r3, r3, r0
 80071f8:	50a3      	str	r3, [r4, r2]
 80071fa:	e7dc      	b.n	80071b6 <_malloc_r+0x86>
 80071fc:	605a      	str	r2, [r3, #4]
 80071fe:	e7ef      	b.n	80071e0 <_malloc_r+0xb0>
 8007200:	0023      	movs	r3, r4
 8007202:	6864      	ldr	r4, [r4, #4]
 8007204:	e7a6      	b.n	8007154 <_malloc_r+0x24>
 8007206:	9c00      	ldr	r4, [sp, #0]
 8007208:	6863      	ldr	r3, [r4, #4]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	e7ad      	b.n	800716a <_malloc_r+0x3a>
 800720e:	001a      	movs	r2, r3
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	42a3      	cmp	r3, r4
 8007214:	d1fb      	bne.n	800720e <_malloc_r+0xde>
 8007216:	2300      	movs	r3, #0
 8007218:	e7da      	b.n	80071d0 <_malloc_r+0xa0>
 800721a:	230c      	movs	r3, #12
 800721c:	0028      	movs	r0, r5
 800721e:	602b      	str	r3, [r5, #0]
 8007220:	f000 f820 	bl	8007264 <__malloc_unlock>
 8007224:	e7c6      	b.n	80071b4 <_malloc_r+0x84>
 8007226:	6007      	str	r7, [r0, #0]
 8007228:	e7da      	b.n	80071e0 <_malloc_r+0xb0>
 800722a:	46c0      	nop			@ (mov r8, r8)
 800722c:	20000860 	.word	0x20000860

08007230 <__ascii_mbtowc>:
 8007230:	b082      	sub	sp, #8
 8007232:	2900      	cmp	r1, #0
 8007234:	d100      	bne.n	8007238 <__ascii_mbtowc+0x8>
 8007236:	a901      	add	r1, sp, #4
 8007238:	1e10      	subs	r0, r2, #0
 800723a:	d006      	beq.n	800724a <__ascii_mbtowc+0x1a>
 800723c:	2b00      	cmp	r3, #0
 800723e:	d006      	beq.n	800724e <__ascii_mbtowc+0x1e>
 8007240:	7813      	ldrb	r3, [r2, #0]
 8007242:	600b      	str	r3, [r1, #0]
 8007244:	7810      	ldrb	r0, [r2, #0]
 8007246:	1e43      	subs	r3, r0, #1
 8007248:	4198      	sbcs	r0, r3
 800724a:	b002      	add	sp, #8
 800724c:	4770      	bx	lr
 800724e:	2002      	movs	r0, #2
 8007250:	4240      	negs	r0, r0
 8007252:	e7fa      	b.n	800724a <__ascii_mbtowc+0x1a>

08007254 <__malloc_lock>:
 8007254:	b510      	push	{r4, lr}
 8007256:	4802      	ldr	r0, [pc, #8]	@ (8007260 <__malloc_lock+0xc>)
 8007258:	f7ff fb8b 	bl	8006972 <__retarget_lock_acquire_recursive>
 800725c:	bd10      	pop	{r4, pc}
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	20000858 	.word	0x20000858

08007264 <__malloc_unlock>:
 8007264:	b510      	push	{r4, lr}
 8007266:	4802      	ldr	r0, [pc, #8]	@ (8007270 <__malloc_unlock+0xc>)
 8007268:	f7ff fb84 	bl	8006974 <__retarget_lock_release_recursive>
 800726c:	bd10      	pop	{r4, pc}
 800726e:	46c0      	nop			@ (mov r8, r8)
 8007270:	20000858 	.word	0x20000858

08007274 <_Balloc>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	69c5      	ldr	r5, [r0, #28]
 8007278:	0006      	movs	r6, r0
 800727a:	000c      	movs	r4, r1
 800727c:	2d00      	cmp	r5, #0
 800727e:	d10e      	bne.n	800729e <_Balloc+0x2a>
 8007280:	2010      	movs	r0, #16
 8007282:	f001 f931 	bl	80084e8 <malloc>
 8007286:	1e02      	subs	r2, r0, #0
 8007288:	61f0      	str	r0, [r6, #28]
 800728a:	d104      	bne.n	8007296 <_Balloc+0x22>
 800728c:	216b      	movs	r1, #107	@ 0x6b
 800728e:	4b19      	ldr	r3, [pc, #100]	@ (80072f4 <_Balloc+0x80>)
 8007290:	4819      	ldr	r0, [pc, #100]	@ (80072f8 <_Balloc+0x84>)
 8007292:	f001 f8dd 	bl	8008450 <__assert_func>
 8007296:	6045      	str	r5, [r0, #4]
 8007298:	6085      	str	r5, [r0, #8]
 800729a:	6005      	str	r5, [r0, #0]
 800729c:	60c5      	str	r5, [r0, #12]
 800729e:	69f5      	ldr	r5, [r6, #28]
 80072a0:	68eb      	ldr	r3, [r5, #12]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d013      	beq.n	80072ce <_Balloc+0x5a>
 80072a6:	69f3      	ldr	r3, [r6, #28]
 80072a8:	00a2      	lsls	r2, r4, #2
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	189b      	adds	r3, r3, r2
 80072ae:	6818      	ldr	r0, [r3, #0]
 80072b0:	2800      	cmp	r0, #0
 80072b2:	d118      	bne.n	80072e6 <_Balloc+0x72>
 80072b4:	2101      	movs	r1, #1
 80072b6:	000d      	movs	r5, r1
 80072b8:	40a5      	lsls	r5, r4
 80072ba:	1d6a      	adds	r2, r5, #5
 80072bc:	0030      	movs	r0, r6
 80072be:	0092      	lsls	r2, r2, #2
 80072c0:	f001 f8e4 	bl	800848c <_calloc_r>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d00c      	beq.n	80072e2 <_Balloc+0x6e>
 80072c8:	6044      	str	r4, [r0, #4]
 80072ca:	6085      	str	r5, [r0, #8]
 80072cc:	e00d      	b.n	80072ea <_Balloc+0x76>
 80072ce:	2221      	movs	r2, #33	@ 0x21
 80072d0:	2104      	movs	r1, #4
 80072d2:	0030      	movs	r0, r6
 80072d4:	f001 f8da 	bl	800848c <_calloc_r>
 80072d8:	69f3      	ldr	r3, [r6, #28]
 80072da:	60e8      	str	r0, [r5, #12]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e1      	bne.n	80072a6 <_Balloc+0x32>
 80072e2:	2000      	movs	r0, #0
 80072e4:	bd70      	pop	{r4, r5, r6, pc}
 80072e6:	6802      	ldr	r2, [r0, #0]
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	2300      	movs	r3, #0
 80072ec:	6103      	str	r3, [r0, #16]
 80072ee:	60c3      	str	r3, [r0, #12]
 80072f0:	e7f8      	b.n	80072e4 <_Balloc+0x70>
 80072f2:	46c0      	nop			@ (mov r8, r8)
 80072f4:	08008aff 	.word	0x08008aff
 80072f8:	08008b16 	.word	0x08008b16

080072fc <_Bfree>:
 80072fc:	b570      	push	{r4, r5, r6, lr}
 80072fe:	69c6      	ldr	r6, [r0, #28]
 8007300:	0005      	movs	r5, r0
 8007302:	000c      	movs	r4, r1
 8007304:	2e00      	cmp	r6, #0
 8007306:	d10e      	bne.n	8007326 <_Bfree+0x2a>
 8007308:	2010      	movs	r0, #16
 800730a:	f001 f8ed 	bl	80084e8 <malloc>
 800730e:	1e02      	subs	r2, r0, #0
 8007310:	61e8      	str	r0, [r5, #28]
 8007312:	d104      	bne.n	800731e <_Bfree+0x22>
 8007314:	218f      	movs	r1, #143	@ 0x8f
 8007316:	4b09      	ldr	r3, [pc, #36]	@ (800733c <_Bfree+0x40>)
 8007318:	4809      	ldr	r0, [pc, #36]	@ (8007340 <_Bfree+0x44>)
 800731a:	f001 f899 	bl	8008450 <__assert_func>
 800731e:	6046      	str	r6, [r0, #4]
 8007320:	6086      	str	r6, [r0, #8]
 8007322:	6006      	str	r6, [r0, #0]
 8007324:	60c6      	str	r6, [r0, #12]
 8007326:	2c00      	cmp	r4, #0
 8007328:	d007      	beq.n	800733a <_Bfree+0x3e>
 800732a:	69eb      	ldr	r3, [r5, #28]
 800732c:	6862      	ldr	r2, [r4, #4]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	0092      	lsls	r2, r2, #2
 8007332:	189b      	adds	r3, r3, r2
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	6022      	str	r2, [r4, #0]
 8007338:	601c      	str	r4, [r3, #0]
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	08008aff 	.word	0x08008aff
 8007340:	08008b16 	.word	0x08008b16

08007344 <__multadd>:
 8007344:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007346:	000f      	movs	r7, r1
 8007348:	9001      	str	r0, [sp, #4]
 800734a:	000c      	movs	r4, r1
 800734c:	001e      	movs	r6, r3
 800734e:	2000      	movs	r0, #0
 8007350:	690d      	ldr	r5, [r1, #16]
 8007352:	3714      	adds	r7, #20
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	3001      	adds	r0, #1
 8007358:	b299      	uxth	r1, r3
 800735a:	4351      	muls	r1, r2
 800735c:	0c1b      	lsrs	r3, r3, #16
 800735e:	4353      	muls	r3, r2
 8007360:	1989      	adds	r1, r1, r6
 8007362:	0c0e      	lsrs	r6, r1, #16
 8007364:	199b      	adds	r3, r3, r6
 8007366:	0c1e      	lsrs	r6, r3, #16
 8007368:	b289      	uxth	r1, r1
 800736a:	041b      	lsls	r3, r3, #16
 800736c:	185b      	adds	r3, r3, r1
 800736e:	c708      	stmia	r7!, {r3}
 8007370:	4285      	cmp	r5, r0
 8007372:	dcef      	bgt.n	8007354 <__multadd+0x10>
 8007374:	2e00      	cmp	r6, #0
 8007376:	d022      	beq.n	80073be <__multadd+0x7a>
 8007378:	68a3      	ldr	r3, [r4, #8]
 800737a:	42ab      	cmp	r3, r5
 800737c:	dc19      	bgt.n	80073b2 <__multadd+0x6e>
 800737e:	6861      	ldr	r1, [r4, #4]
 8007380:	9801      	ldr	r0, [sp, #4]
 8007382:	3101      	adds	r1, #1
 8007384:	f7ff ff76 	bl	8007274 <_Balloc>
 8007388:	1e07      	subs	r7, r0, #0
 800738a:	d105      	bne.n	8007398 <__multadd+0x54>
 800738c:	003a      	movs	r2, r7
 800738e:	21ba      	movs	r1, #186	@ 0xba
 8007390:	4b0c      	ldr	r3, [pc, #48]	@ (80073c4 <__multadd+0x80>)
 8007392:	480d      	ldr	r0, [pc, #52]	@ (80073c8 <__multadd+0x84>)
 8007394:	f001 f85c 	bl	8008450 <__assert_func>
 8007398:	0021      	movs	r1, r4
 800739a:	6922      	ldr	r2, [r4, #16]
 800739c:	310c      	adds	r1, #12
 800739e:	3202      	adds	r2, #2
 80073a0:	0092      	lsls	r2, r2, #2
 80073a2:	300c      	adds	r0, #12
 80073a4:	f7ff faef 	bl	8006986 <memcpy>
 80073a8:	0021      	movs	r1, r4
 80073aa:	9801      	ldr	r0, [sp, #4]
 80073ac:	f7ff ffa6 	bl	80072fc <_Bfree>
 80073b0:	003c      	movs	r4, r7
 80073b2:	1d2b      	adds	r3, r5, #4
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	18e3      	adds	r3, r4, r3
 80073b8:	3501      	adds	r5, #1
 80073ba:	605e      	str	r6, [r3, #4]
 80073bc:	6125      	str	r5, [r4, #16]
 80073be:	0020      	movs	r0, r4
 80073c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073c2:	46c0      	nop			@ (mov r8, r8)
 80073c4:	08008a8e 	.word	0x08008a8e
 80073c8:	08008b16 	.word	0x08008b16

080073cc <__s2b>:
 80073cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073ce:	0007      	movs	r7, r0
 80073d0:	0018      	movs	r0, r3
 80073d2:	000c      	movs	r4, r1
 80073d4:	3008      	adds	r0, #8
 80073d6:	2109      	movs	r1, #9
 80073d8:	9301      	str	r3, [sp, #4]
 80073da:	0015      	movs	r5, r2
 80073dc:	f7f8 ff44 	bl	8000268 <__divsi3>
 80073e0:	2301      	movs	r3, #1
 80073e2:	2100      	movs	r1, #0
 80073e4:	4283      	cmp	r3, r0
 80073e6:	db0a      	blt.n	80073fe <__s2b+0x32>
 80073e8:	0038      	movs	r0, r7
 80073ea:	f7ff ff43 	bl	8007274 <_Balloc>
 80073ee:	1e01      	subs	r1, r0, #0
 80073f0:	d108      	bne.n	8007404 <__s2b+0x38>
 80073f2:	000a      	movs	r2, r1
 80073f4:	4b19      	ldr	r3, [pc, #100]	@ (800745c <__s2b+0x90>)
 80073f6:	481a      	ldr	r0, [pc, #104]	@ (8007460 <__s2b+0x94>)
 80073f8:	31d3      	adds	r1, #211	@ 0xd3
 80073fa:	f001 f829 	bl	8008450 <__assert_func>
 80073fe:	005b      	lsls	r3, r3, #1
 8007400:	3101      	adds	r1, #1
 8007402:	e7ef      	b.n	80073e4 <__s2b+0x18>
 8007404:	9b08      	ldr	r3, [sp, #32]
 8007406:	6143      	str	r3, [r0, #20]
 8007408:	2301      	movs	r3, #1
 800740a:	6103      	str	r3, [r0, #16]
 800740c:	2d09      	cmp	r5, #9
 800740e:	dd18      	ble.n	8007442 <__s2b+0x76>
 8007410:	0023      	movs	r3, r4
 8007412:	3309      	adds	r3, #9
 8007414:	001e      	movs	r6, r3
 8007416:	9300      	str	r3, [sp, #0]
 8007418:	1964      	adds	r4, r4, r5
 800741a:	7833      	ldrb	r3, [r6, #0]
 800741c:	220a      	movs	r2, #10
 800741e:	0038      	movs	r0, r7
 8007420:	3b30      	subs	r3, #48	@ 0x30
 8007422:	f7ff ff8f 	bl	8007344 <__multadd>
 8007426:	3601      	adds	r6, #1
 8007428:	0001      	movs	r1, r0
 800742a:	42a6      	cmp	r6, r4
 800742c:	d1f5      	bne.n	800741a <__s2b+0x4e>
 800742e:	002c      	movs	r4, r5
 8007430:	9b00      	ldr	r3, [sp, #0]
 8007432:	3c08      	subs	r4, #8
 8007434:	191c      	adds	r4, r3, r4
 8007436:	002e      	movs	r6, r5
 8007438:	9b01      	ldr	r3, [sp, #4]
 800743a:	429e      	cmp	r6, r3
 800743c:	db04      	blt.n	8007448 <__s2b+0x7c>
 800743e:	0008      	movs	r0, r1
 8007440:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007442:	2509      	movs	r5, #9
 8007444:	340a      	adds	r4, #10
 8007446:	e7f6      	b.n	8007436 <__s2b+0x6a>
 8007448:	1b63      	subs	r3, r4, r5
 800744a:	5d9b      	ldrb	r3, [r3, r6]
 800744c:	220a      	movs	r2, #10
 800744e:	0038      	movs	r0, r7
 8007450:	3b30      	subs	r3, #48	@ 0x30
 8007452:	f7ff ff77 	bl	8007344 <__multadd>
 8007456:	3601      	adds	r6, #1
 8007458:	0001      	movs	r1, r0
 800745a:	e7ed      	b.n	8007438 <__s2b+0x6c>
 800745c:	08008a8e 	.word	0x08008a8e
 8007460:	08008b16 	.word	0x08008b16

08007464 <__hi0bits>:
 8007464:	2280      	movs	r2, #128	@ 0x80
 8007466:	0003      	movs	r3, r0
 8007468:	0252      	lsls	r2, r2, #9
 800746a:	2000      	movs	r0, #0
 800746c:	4293      	cmp	r3, r2
 800746e:	d201      	bcs.n	8007474 <__hi0bits+0x10>
 8007470:	041b      	lsls	r3, r3, #16
 8007472:	3010      	adds	r0, #16
 8007474:	2280      	movs	r2, #128	@ 0x80
 8007476:	0452      	lsls	r2, r2, #17
 8007478:	4293      	cmp	r3, r2
 800747a:	d201      	bcs.n	8007480 <__hi0bits+0x1c>
 800747c:	3008      	adds	r0, #8
 800747e:	021b      	lsls	r3, r3, #8
 8007480:	2280      	movs	r2, #128	@ 0x80
 8007482:	0552      	lsls	r2, r2, #21
 8007484:	4293      	cmp	r3, r2
 8007486:	d201      	bcs.n	800748c <__hi0bits+0x28>
 8007488:	3004      	adds	r0, #4
 800748a:	011b      	lsls	r3, r3, #4
 800748c:	2280      	movs	r2, #128	@ 0x80
 800748e:	05d2      	lsls	r2, r2, #23
 8007490:	4293      	cmp	r3, r2
 8007492:	d201      	bcs.n	8007498 <__hi0bits+0x34>
 8007494:	3002      	adds	r0, #2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	2b00      	cmp	r3, #0
 800749a:	db03      	blt.n	80074a4 <__hi0bits+0x40>
 800749c:	3001      	adds	r0, #1
 800749e:	4213      	tst	r3, r2
 80074a0:	d100      	bne.n	80074a4 <__hi0bits+0x40>
 80074a2:	2020      	movs	r0, #32
 80074a4:	4770      	bx	lr

080074a6 <__lo0bits>:
 80074a6:	6803      	ldr	r3, [r0, #0]
 80074a8:	0001      	movs	r1, r0
 80074aa:	2207      	movs	r2, #7
 80074ac:	0018      	movs	r0, r3
 80074ae:	4010      	ands	r0, r2
 80074b0:	4213      	tst	r3, r2
 80074b2:	d00d      	beq.n	80074d0 <__lo0bits+0x2a>
 80074b4:	3a06      	subs	r2, #6
 80074b6:	2000      	movs	r0, #0
 80074b8:	4213      	tst	r3, r2
 80074ba:	d105      	bne.n	80074c8 <__lo0bits+0x22>
 80074bc:	3002      	adds	r0, #2
 80074be:	4203      	tst	r3, r0
 80074c0:	d003      	beq.n	80074ca <__lo0bits+0x24>
 80074c2:	40d3      	lsrs	r3, r2
 80074c4:	0010      	movs	r0, r2
 80074c6:	600b      	str	r3, [r1, #0]
 80074c8:	4770      	bx	lr
 80074ca:	089b      	lsrs	r3, r3, #2
 80074cc:	600b      	str	r3, [r1, #0]
 80074ce:	e7fb      	b.n	80074c8 <__lo0bits+0x22>
 80074d0:	b29a      	uxth	r2, r3
 80074d2:	2a00      	cmp	r2, #0
 80074d4:	d101      	bne.n	80074da <__lo0bits+0x34>
 80074d6:	2010      	movs	r0, #16
 80074d8:	0c1b      	lsrs	r3, r3, #16
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	2a00      	cmp	r2, #0
 80074de:	d101      	bne.n	80074e4 <__lo0bits+0x3e>
 80074e0:	3008      	adds	r0, #8
 80074e2:	0a1b      	lsrs	r3, r3, #8
 80074e4:	071a      	lsls	r2, r3, #28
 80074e6:	d101      	bne.n	80074ec <__lo0bits+0x46>
 80074e8:	3004      	adds	r0, #4
 80074ea:	091b      	lsrs	r3, r3, #4
 80074ec:	079a      	lsls	r2, r3, #30
 80074ee:	d101      	bne.n	80074f4 <__lo0bits+0x4e>
 80074f0:	3002      	adds	r0, #2
 80074f2:	089b      	lsrs	r3, r3, #2
 80074f4:	07da      	lsls	r2, r3, #31
 80074f6:	d4e9      	bmi.n	80074cc <__lo0bits+0x26>
 80074f8:	3001      	adds	r0, #1
 80074fa:	085b      	lsrs	r3, r3, #1
 80074fc:	d1e6      	bne.n	80074cc <__lo0bits+0x26>
 80074fe:	2020      	movs	r0, #32
 8007500:	e7e2      	b.n	80074c8 <__lo0bits+0x22>
	...

08007504 <__i2b>:
 8007504:	b510      	push	{r4, lr}
 8007506:	000c      	movs	r4, r1
 8007508:	2101      	movs	r1, #1
 800750a:	f7ff feb3 	bl	8007274 <_Balloc>
 800750e:	2800      	cmp	r0, #0
 8007510:	d107      	bne.n	8007522 <__i2b+0x1e>
 8007512:	2146      	movs	r1, #70	@ 0x46
 8007514:	4c05      	ldr	r4, [pc, #20]	@ (800752c <__i2b+0x28>)
 8007516:	0002      	movs	r2, r0
 8007518:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <__i2b+0x2c>)
 800751a:	0020      	movs	r0, r4
 800751c:	31ff      	adds	r1, #255	@ 0xff
 800751e:	f000 ff97 	bl	8008450 <__assert_func>
 8007522:	2301      	movs	r3, #1
 8007524:	6144      	str	r4, [r0, #20]
 8007526:	6103      	str	r3, [r0, #16]
 8007528:	bd10      	pop	{r4, pc}
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	08008b16 	.word	0x08008b16
 8007530:	08008a8e 	.word	0x08008a8e

08007534 <__multiply>:
 8007534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007536:	0014      	movs	r4, r2
 8007538:	690a      	ldr	r2, [r1, #16]
 800753a:	6923      	ldr	r3, [r4, #16]
 800753c:	000d      	movs	r5, r1
 800753e:	b089      	sub	sp, #36	@ 0x24
 8007540:	429a      	cmp	r2, r3
 8007542:	db02      	blt.n	800754a <__multiply+0x16>
 8007544:	0023      	movs	r3, r4
 8007546:	000c      	movs	r4, r1
 8007548:	001d      	movs	r5, r3
 800754a:	6927      	ldr	r7, [r4, #16]
 800754c:	692e      	ldr	r6, [r5, #16]
 800754e:	6861      	ldr	r1, [r4, #4]
 8007550:	19bb      	adds	r3, r7, r6
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	68a3      	ldr	r3, [r4, #8]
 8007556:	19ba      	adds	r2, r7, r6
 8007558:	4293      	cmp	r3, r2
 800755a:	da00      	bge.n	800755e <__multiply+0x2a>
 800755c:	3101      	adds	r1, #1
 800755e:	f7ff fe89 	bl	8007274 <_Balloc>
 8007562:	4684      	mov	ip, r0
 8007564:	2800      	cmp	r0, #0
 8007566:	d106      	bne.n	8007576 <__multiply+0x42>
 8007568:	21b1      	movs	r1, #177	@ 0xb1
 800756a:	4662      	mov	r2, ip
 800756c:	4b44      	ldr	r3, [pc, #272]	@ (8007680 <__multiply+0x14c>)
 800756e:	4845      	ldr	r0, [pc, #276]	@ (8007684 <__multiply+0x150>)
 8007570:	0049      	lsls	r1, r1, #1
 8007572:	f000 ff6d 	bl	8008450 <__assert_func>
 8007576:	0002      	movs	r2, r0
 8007578:	19bb      	adds	r3, r7, r6
 800757a:	3214      	adds	r2, #20
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	18d3      	adds	r3, r2, r3
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	2100      	movs	r1, #0
 8007584:	0013      	movs	r3, r2
 8007586:	9801      	ldr	r0, [sp, #4]
 8007588:	4283      	cmp	r3, r0
 800758a:	d328      	bcc.n	80075de <__multiply+0xaa>
 800758c:	0023      	movs	r3, r4
 800758e:	00bf      	lsls	r7, r7, #2
 8007590:	3314      	adds	r3, #20
 8007592:	9304      	str	r3, [sp, #16]
 8007594:	3514      	adds	r5, #20
 8007596:	19db      	adds	r3, r3, r7
 8007598:	00b6      	lsls	r6, r6, #2
 800759a:	9302      	str	r3, [sp, #8]
 800759c:	19ab      	adds	r3, r5, r6
 800759e:	9307      	str	r3, [sp, #28]
 80075a0:	2304      	movs	r3, #4
 80075a2:	9305      	str	r3, [sp, #20]
 80075a4:	0023      	movs	r3, r4
 80075a6:	9902      	ldr	r1, [sp, #8]
 80075a8:	3315      	adds	r3, #21
 80075aa:	4299      	cmp	r1, r3
 80075ac:	d305      	bcc.n	80075ba <__multiply+0x86>
 80075ae:	1b0c      	subs	r4, r1, r4
 80075b0:	3c15      	subs	r4, #21
 80075b2:	08a4      	lsrs	r4, r4, #2
 80075b4:	3401      	adds	r4, #1
 80075b6:	00a3      	lsls	r3, r4, #2
 80075b8:	9305      	str	r3, [sp, #20]
 80075ba:	9b07      	ldr	r3, [sp, #28]
 80075bc:	429d      	cmp	r5, r3
 80075be:	d310      	bcc.n	80075e2 <__multiply+0xae>
 80075c0:	9b00      	ldr	r3, [sp, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	dd05      	ble.n	80075d2 <__multiply+0x9e>
 80075c6:	9b01      	ldr	r3, [sp, #4]
 80075c8:	3b04      	subs	r3, #4
 80075ca:	9301      	str	r3, [sp, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d052      	beq.n	8007678 <__multiply+0x144>
 80075d2:	4663      	mov	r3, ip
 80075d4:	4660      	mov	r0, ip
 80075d6:	9a00      	ldr	r2, [sp, #0]
 80075d8:	611a      	str	r2, [r3, #16]
 80075da:	b009      	add	sp, #36	@ 0x24
 80075dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075de:	c302      	stmia	r3!, {r1}
 80075e0:	e7d1      	b.n	8007586 <__multiply+0x52>
 80075e2:	682c      	ldr	r4, [r5, #0]
 80075e4:	b2a4      	uxth	r4, r4
 80075e6:	2c00      	cmp	r4, #0
 80075e8:	d01f      	beq.n	800762a <__multiply+0xf6>
 80075ea:	2300      	movs	r3, #0
 80075ec:	0017      	movs	r7, r2
 80075ee:	9e04      	ldr	r6, [sp, #16]
 80075f0:	9303      	str	r3, [sp, #12]
 80075f2:	ce08      	ldmia	r6!, {r3}
 80075f4:	6839      	ldr	r1, [r7, #0]
 80075f6:	9306      	str	r3, [sp, #24]
 80075f8:	466b      	mov	r3, sp
 80075fa:	8b1b      	ldrh	r3, [r3, #24]
 80075fc:	b288      	uxth	r0, r1
 80075fe:	4363      	muls	r3, r4
 8007600:	181b      	adds	r3, r3, r0
 8007602:	9803      	ldr	r0, [sp, #12]
 8007604:	0c09      	lsrs	r1, r1, #16
 8007606:	181b      	adds	r3, r3, r0
 8007608:	9806      	ldr	r0, [sp, #24]
 800760a:	0c00      	lsrs	r0, r0, #16
 800760c:	4360      	muls	r0, r4
 800760e:	1840      	adds	r0, r0, r1
 8007610:	0c19      	lsrs	r1, r3, #16
 8007612:	1841      	adds	r1, r0, r1
 8007614:	0c08      	lsrs	r0, r1, #16
 8007616:	b29b      	uxth	r3, r3
 8007618:	0409      	lsls	r1, r1, #16
 800761a:	4319      	orrs	r1, r3
 800761c:	9b02      	ldr	r3, [sp, #8]
 800761e:	9003      	str	r0, [sp, #12]
 8007620:	c702      	stmia	r7!, {r1}
 8007622:	42b3      	cmp	r3, r6
 8007624:	d8e5      	bhi.n	80075f2 <__multiply+0xbe>
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	50d0      	str	r0, [r2, r3]
 800762a:	682c      	ldr	r4, [r5, #0]
 800762c:	0c24      	lsrs	r4, r4, #16
 800762e:	d020      	beq.n	8007672 <__multiply+0x13e>
 8007630:	2100      	movs	r1, #0
 8007632:	0010      	movs	r0, r2
 8007634:	6813      	ldr	r3, [r2, #0]
 8007636:	9e04      	ldr	r6, [sp, #16]
 8007638:	9103      	str	r1, [sp, #12]
 800763a:	6831      	ldr	r1, [r6, #0]
 800763c:	6807      	ldr	r7, [r0, #0]
 800763e:	b289      	uxth	r1, r1
 8007640:	4361      	muls	r1, r4
 8007642:	0c3f      	lsrs	r7, r7, #16
 8007644:	19c9      	adds	r1, r1, r7
 8007646:	9f03      	ldr	r7, [sp, #12]
 8007648:	b29b      	uxth	r3, r3
 800764a:	19c9      	adds	r1, r1, r7
 800764c:	040f      	lsls	r7, r1, #16
 800764e:	431f      	orrs	r7, r3
 8007650:	6007      	str	r7, [r0, #0]
 8007652:	ce80      	ldmia	r6!, {r7}
 8007654:	6843      	ldr	r3, [r0, #4]
 8007656:	0c3f      	lsrs	r7, r7, #16
 8007658:	4367      	muls	r7, r4
 800765a:	b29b      	uxth	r3, r3
 800765c:	0c09      	lsrs	r1, r1, #16
 800765e:	18fb      	adds	r3, r7, r3
 8007660:	185b      	adds	r3, r3, r1
 8007662:	0c19      	lsrs	r1, r3, #16
 8007664:	9103      	str	r1, [sp, #12]
 8007666:	9902      	ldr	r1, [sp, #8]
 8007668:	3004      	adds	r0, #4
 800766a:	42b1      	cmp	r1, r6
 800766c:	d8e5      	bhi.n	800763a <__multiply+0x106>
 800766e:	9905      	ldr	r1, [sp, #20]
 8007670:	5053      	str	r3, [r2, r1]
 8007672:	3504      	adds	r5, #4
 8007674:	3204      	adds	r2, #4
 8007676:	e7a0      	b.n	80075ba <__multiply+0x86>
 8007678:	9b00      	ldr	r3, [sp, #0]
 800767a:	3b01      	subs	r3, #1
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	e79f      	b.n	80075c0 <__multiply+0x8c>
 8007680:	08008a8e 	.word	0x08008a8e
 8007684:	08008b16 	.word	0x08008b16

08007688 <__pow5mult>:
 8007688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800768a:	2303      	movs	r3, #3
 800768c:	0015      	movs	r5, r2
 800768e:	0007      	movs	r7, r0
 8007690:	000e      	movs	r6, r1
 8007692:	401a      	ands	r2, r3
 8007694:	421d      	tst	r5, r3
 8007696:	d008      	beq.n	80076aa <__pow5mult+0x22>
 8007698:	4925      	ldr	r1, [pc, #148]	@ (8007730 <__pow5mult+0xa8>)
 800769a:	3a01      	subs	r2, #1
 800769c:	0092      	lsls	r2, r2, #2
 800769e:	5852      	ldr	r2, [r2, r1]
 80076a0:	2300      	movs	r3, #0
 80076a2:	0031      	movs	r1, r6
 80076a4:	f7ff fe4e 	bl	8007344 <__multadd>
 80076a8:	0006      	movs	r6, r0
 80076aa:	10ad      	asrs	r5, r5, #2
 80076ac:	d03d      	beq.n	800772a <__pow5mult+0xa2>
 80076ae:	69fc      	ldr	r4, [r7, #28]
 80076b0:	2c00      	cmp	r4, #0
 80076b2:	d10f      	bne.n	80076d4 <__pow5mult+0x4c>
 80076b4:	2010      	movs	r0, #16
 80076b6:	f000 ff17 	bl	80084e8 <malloc>
 80076ba:	1e02      	subs	r2, r0, #0
 80076bc:	61f8      	str	r0, [r7, #28]
 80076be:	d105      	bne.n	80076cc <__pow5mult+0x44>
 80076c0:	21b4      	movs	r1, #180	@ 0xb4
 80076c2:	4b1c      	ldr	r3, [pc, #112]	@ (8007734 <__pow5mult+0xac>)
 80076c4:	481c      	ldr	r0, [pc, #112]	@ (8007738 <__pow5mult+0xb0>)
 80076c6:	31ff      	adds	r1, #255	@ 0xff
 80076c8:	f000 fec2 	bl	8008450 <__assert_func>
 80076cc:	6044      	str	r4, [r0, #4]
 80076ce:	6084      	str	r4, [r0, #8]
 80076d0:	6004      	str	r4, [r0, #0]
 80076d2:	60c4      	str	r4, [r0, #12]
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	689c      	ldr	r4, [r3, #8]
 80076d8:	9301      	str	r3, [sp, #4]
 80076da:	2c00      	cmp	r4, #0
 80076dc:	d108      	bne.n	80076f0 <__pow5mult+0x68>
 80076de:	0038      	movs	r0, r7
 80076e0:	4916      	ldr	r1, [pc, #88]	@ (800773c <__pow5mult+0xb4>)
 80076e2:	f7ff ff0f 	bl	8007504 <__i2b>
 80076e6:	9b01      	ldr	r3, [sp, #4]
 80076e8:	0004      	movs	r4, r0
 80076ea:	6098      	str	r0, [r3, #8]
 80076ec:	2300      	movs	r3, #0
 80076ee:	6003      	str	r3, [r0, #0]
 80076f0:	2301      	movs	r3, #1
 80076f2:	421d      	tst	r5, r3
 80076f4:	d00a      	beq.n	800770c <__pow5mult+0x84>
 80076f6:	0031      	movs	r1, r6
 80076f8:	0022      	movs	r2, r4
 80076fa:	0038      	movs	r0, r7
 80076fc:	f7ff ff1a 	bl	8007534 <__multiply>
 8007700:	0031      	movs	r1, r6
 8007702:	9001      	str	r0, [sp, #4]
 8007704:	0038      	movs	r0, r7
 8007706:	f7ff fdf9 	bl	80072fc <_Bfree>
 800770a:	9e01      	ldr	r6, [sp, #4]
 800770c:	106d      	asrs	r5, r5, #1
 800770e:	d00c      	beq.n	800772a <__pow5mult+0xa2>
 8007710:	6820      	ldr	r0, [r4, #0]
 8007712:	2800      	cmp	r0, #0
 8007714:	d107      	bne.n	8007726 <__pow5mult+0x9e>
 8007716:	0022      	movs	r2, r4
 8007718:	0021      	movs	r1, r4
 800771a:	0038      	movs	r0, r7
 800771c:	f7ff ff0a 	bl	8007534 <__multiply>
 8007720:	2300      	movs	r3, #0
 8007722:	6020      	str	r0, [r4, #0]
 8007724:	6003      	str	r3, [r0, #0]
 8007726:	0004      	movs	r4, r0
 8007728:	e7e2      	b.n	80076f0 <__pow5mult+0x68>
 800772a:	0030      	movs	r0, r6
 800772c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800772e:	46c0      	nop			@ (mov r8, r8)
 8007730:	08008c30 	.word	0x08008c30
 8007734:	08008aff 	.word	0x08008aff
 8007738:	08008b16 	.word	0x08008b16
 800773c:	00000271 	.word	0x00000271

08007740 <__lshift>:
 8007740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007742:	000c      	movs	r4, r1
 8007744:	0016      	movs	r6, r2
 8007746:	6923      	ldr	r3, [r4, #16]
 8007748:	1157      	asrs	r7, r2, #5
 800774a:	b085      	sub	sp, #20
 800774c:	18fb      	adds	r3, r7, r3
 800774e:	9301      	str	r3, [sp, #4]
 8007750:	3301      	adds	r3, #1
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	6849      	ldr	r1, [r1, #4]
 8007756:	68a3      	ldr	r3, [r4, #8]
 8007758:	9002      	str	r0, [sp, #8]
 800775a:	9a00      	ldr	r2, [sp, #0]
 800775c:	4293      	cmp	r3, r2
 800775e:	db10      	blt.n	8007782 <__lshift+0x42>
 8007760:	9802      	ldr	r0, [sp, #8]
 8007762:	f7ff fd87 	bl	8007274 <_Balloc>
 8007766:	2300      	movs	r3, #0
 8007768:	0001      	movs	r1, r0
 800776a:	0005      	movs	r5, r0
 800776c:	001a      	movs	r2, r3
 800776e:	3114      	adds	r1, #20
 8007770:	4298      	cmp	r0, r3
 8007772:	d10c      	bne.n	800778e <__lshift+0x4e>
 8007774:	21ef      	movs	r1, #239	@ 0xef
 8007776:	002a      	movs	r2, r5
 8007778:	4b25      	ldr	r3, [pc, #148]	@ (8007810 <__lshift+0xd0>)
 800777a:	4826      	ldr	r0, [pc, #152]	@ (8007814 <__lshift+0xd4>)
 800777c:	0049      	lsls	r1, r1, #1
 800777e:	f000 fe67 	bl	8008450 <__assert_func>
 8007782:	3101      	adds	r1, #1
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	e7e8      	b.n	800775a <__lshift+0x1a>
 8007788:	0098      	lsls	r0, r3, #2
 800778a:	500a      	str	r2, [r1, r0]
 800778c:	3301      	adds	r3, #1
 800778e:	42bb      	cmp	r3, r7
 8007790:	dbfa      	blt.n	8007788 <__lshift+0x48>
 8007792:	43fb      	mvns	r3, r7
 8007794:	17db      	asrs	r3, r3, #31
 8007796:	401f      	ands	r7, r3
 8007798:	00bf      	lsls	r7, r7, #2
 800779a:	0023      	movs	r3, r4
 800779c:	201f      	movs	r0, #31
 800779e:	19c9      	adds	r1, r1, r7
 80077a0:	0037      	movs	r7, r6
 80077a2:	6922      	ldr	r2, [r4, #16]
 80077a4:	3314      	adds	r3, #20
 80077a6:	0092      	lsls	r2, r2, #2
 80077a8:	189a      	adds	r2, r3, r2
 80077aa:	4007      	ands	r7, r0
 80077ac:	4206      	tst	r6, r0
 80077ae:	d029      	beq.n	8007804 <__lshift+0xc4>
 80077b0:	3001      	adds	r0, #1
 80077b2:	1bc0      	subs	r0, r0, r7
 80077b4:	9003      	str	r0, [sp, #12]
 80077b6:	468c      	mov	ip, r1
 80077b8:	2000      	movs	r0, #0
 80077ba:	681e      	ldr	r6, [r3, #0]
 80077bc:	40be      	lsls	r6, r7
 80077be:	4306      	orrs	r6, r0
 80077c0:	4660      	mov	r0, ip
 80077c2:	c040      	stmia	r0!, {r6}
 80077c4:	4684      	mov	ip, r0
 80077c6:	9e03      	ldr	r6, [sp, #12]
 80077c8:	cb01      	ldmia	r3!, {r0}
 80077ca:	40f0      	lsrs	r0, r6
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d8f4      	bhi.n	80077ba <__lshift+0x7a>
 80077d0:	0026      	movs	r6, r4
 80077d2:	3615      	adds	r6, #21
 80077d4:	2304      	movs	r3, #4
 80077d6:	42b2      	cmp	r2, r6
 80077d8:	d304      	bcc.n	80077e4 <__lshift+0xa4>
 80077da:	1b13      	subs	r3, r2, r4
 80077dc:	3b15      	subs	r3, #21
 80077de:	089b      	lsrs	r3, r3, #2
 80077e0:	3301      	adds	r3, #1
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	50c8      	str	r0, [r1, r3]
 80077e6:	2800      	cmp	r0, #0
 80077e8:	d002      	beq.n	80077f0 <__lshift+0xb0>
 80077ea:	9b01      	ldr	r3, [sp, #4]
 80077ec:	3302      	adds	r3, #2
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	9b00      	ldr	r3, [sp, #0]
 80077f2:	9802      	ldr	r0, [sp, #8]
 80077f4:	3b01      	subs	r3, #1
 80077f6:	0021      	movs	r1, r4
 80077f8:	612b      	str	r3, [r5, #16]
 80077fa:	f7ff fd7f 	bl	80072fc <_Bfree>
 80077fe:	0028      	movs	r0, r5
 8007800:	b005      	add	sp, #20
 8007802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007804:	cb01      	ldmia	r3!, {r0}
 8007806:	c101      	stmia	r1!, {r0}
 8007808:	429a      	cmp	r2, r3
 800780a:	d8fb      	bhi.n	8007804 <__lshift+0xc4>
 800780c:	e7f0      	b.n	80077f0 <__lshift+0xb0>
 800780e:	46c0      	nop			@ (mov r8, r8)
 8007810:	08008a8e 	.word	0x08008a8e
 8007814:	08008b16 	.word	0x08008b16

08007818 <__mcmp>:
 8007818:	b530      	push	{r4, r5, lr}
 800781a:	690b      	ldr	r3, [r1, #16]
 800781c:	6904      	ldr	r4, [r0, #16]
 800781e:	0002      	movs	r2, r0
 8007820:	1ae0      	subs	r0, r4, r3
 8007822:	429c      	cmp	r4, r3
 8007824:	d10f      	bne.n	8007846 <__mcmp+0x2e>
 8007826:	3214      	adds	r2, #20
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	3114      	adds	r1, #20
 800782c:	0014      	movs	r4, r2
 800782e:	18c9      	adds	r1, r1, r3
 8007830:	18d2      	adds	r2, r2, r3
 8007832:	3a04      	subs	r2, #4
 8007834:	3904      	subs	r1, #4
 8007836:	6815      	ldr	r5, [r2, #0]
 8007838:	680b      	ldr	r3, [r1, #0]
 800783a:	429d      	cmp	r5, r3
 800783c:	d004      	beq.n	8007848 <__mcmp+0x30>
 800783e:	2001      	movs	r0, #1
 8007840:	429d      	cmp	r5, r3
 8007842:	d200      	bcs.n	8007846 <__mcmp+0x2e>
 8007844:	3802      	subs	r0, #2
 8007846:	bd30      	pop	{r4, r5, pc}
 8007848:	4294      	cmp	r4, r2
 800784a:	d3f2      	bcc.n	8007832 <__mcmp+0x1a>
 800784c:	e7fb      	b.n	8007846 <__mcmp+0x2e>
	...

08007850 <__mdiff>:
 8007850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007852:	000c      	movs	r4, r1
 8007854:	b087      	sub	sp, #28
 8007856:	9000      	str	r0, [sp, #0]
 8007858:	0011      	movs	r1, r2
 800785a:	0020      	movs	r0, r4
 800785c:	0017      	movs	r7, r2
 800785e:	f7ff ffdb 	bl	8007818 <__mcmp>
 8007862:	1e05      	subs	r5, r0, #0
 8007864:	d110      	bne.n	8007888 <__mdiff+0x38>
 8007866:	0001      	movs	r1, r0
 8007868:	9800      	ldr	r0, [sp, #0]
 800786a:	f7ff fd03 	bl	8007274 <_Balloc>
 800786e:	1e02      	subs	r2, r0, #0
 8007870:	d104      	bne.n	800787c <__mdiff+0x2c>
 8007872:	4b40      	ldr	r3, [pc, #256]	@ (8007974 <__mdiff+0x124>)
 8007874:	4840      	ldr	r0, [pc, #256]	@ (8007978 <__mdiff+0x128>)
 8007876:	4941      	ldr	r1, [pc, #260]	@ (800797c <__mdiff+0x12c>)
 8007878:	f000 fdea 	bl	8008450 <__assert_func>
 800787c:	2301      	movs	r3, #1
 800787e:	6145      	str	r5, [r0, #20]
 8007880:	6103      	str	r3, [r0, #16]
 8007882:	0010      	movs	r0, r2
 8007884:	b007      	add	sp, #28
 8007886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007888:	2600      	movs	r6, #0
 800788a:	42b0      	cmp	r0, r6
 800788c:	da03      	bge.n	8007896 <__mdiff+0x46>
 800788e:	0023      	movs	r3, r4
 8007890:	003c      	movs	r4, r7
 8007892:	001f      	movs	r7, r3
 8007894:	3601      	adds	r6, #1
 8007896:	6861      	ldr	r1, [r4, #4]
 8007898:	9800      	ldr	r0, [sp, #0]
 800789a:	f7ff fceb 	bl	8007274 <_Balloc>
 800789e:	1e02      	subs	r2, r0, #0
 80078a0:	d103      	bne.n	80078aa <__mdiff+0x5a>
 80078a2:	4b34      	ldr	r3, [pc, #208]	@ (8007974 <__mdiff+0x124>)
 80078a4:	4834      	ldr	r0, [pc, #208]	@ (8007978 <__mdiff+0x128>)
 80078a6:	4936      	ldr	r1, [pc, #216]	@ (8007980 <__mdiff+0x130>)
 80078a8:	e7e6      	b.n	8007878 <__mdiff+0x28>
 80078aa:	6923      	ldr	r3, [r4, #16]
 80078ac:	3414      	adds	r4, #20
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	18e3      	adds	r3, r4, r3
 80078b4:	0021      	movs	r1, r4
 80078b6:	9401      	str	r4, [sp, #4]
 80078b8:	003c      	movs	r4, r7
 80078ba:	9302      	str	r3, [sp, #8]
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	3414      	adds	r4, #20
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	18e3      	adds	r3, r4, r3
 80078c4:	9303      	str	r3, [sp, #12]
 80078c6:	0003      	movs	r3, r0
 80078c8:	60c6      	str	r6, [r0, #12]
 80078ca:	468c      	mov	ip, r1
 80078cc:	2000      	movs	r0, #0
 80078ce:	3314      	adds	r3, #20
 80078d0:	9304      	str	r3, [sp, #16]
 80078d2:	9305      	str	r3, [sp, #20]
 80078d4:	4663      	mov	r3, ip
 80078d6:	cb20      	ldmia	r3!, {r5}
 80078d8:	b2a9      	uxth	r1, r5
 80078da:	000e      	movs	r6, r1
 80078dc:	469c      	mov	ip, r3
 80078de:	cc08      	ldmia	r4!, {r3}
 80078e0:	0c2d      	lsrs	r5, r5, #16
 80078e2:	b299      	uxth	r1, r3
 80078e4:	1a71      	subs	r1, r6, r1
 80078e6:	1809      	adds	r1, r1, r0
 80078e8:	0c1b      	lsrs	r3, r3, #16
 80078ea:	1408      	asrs	r0, r1, #16
 80078ec:	1aeb      	subs	r3, r5, r3
 80078ee:	181b      	adds	r3, r3, r0
 80078f0:	1418      	asrs	r0, r3, #16
 80078f2:	b289      	uxth	r1, r1
 80078f4:	041b      	lsls	r3, r3, #16
 80078f6:	4319      	orrs	r1, r3
 80078f8:	9b05      	ldr	r3, [sp, #20]
 80078fa:	c302      	stmia	r3!, {r1}
 80078fc:	9305      	str	r3, [sp, #20]
 80078fe:	9b03      	ldr	r3, [sp, #12]
 8007900:	42a3      	cmp	r3, r4
 8007902:	d8e7      	bhi.n	80078d4 <__mdiff+0x84>
 8007904:	0039      	movs	r1, r7
 8007906:	9c03      	ldr	r4, [sp, #12]
 8007908:	3115      	adds	r1, #21
 800790a:	2304      	movs	r3, #4
 800790c:	428c      	cmp	r4, r1
 800790e:	d304      	bcc.n	800791a <__mdiff+0xca>
 8007910:	1be3      	subs	r3, r4, r7
 8007912:	3b15      	subs	r3, #21
 8007914:	089b      	lsrs	r3, r3, #2
 8007916:	3301      	adds	r3, #1
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	9901      	ldr	r1, [sp, #4]
 800791c:	18cd      	adds	r5, r1, r3
 800791e:	9904      	ldr	r1, [sp, #16]
 8007920:	002e      	movs	r6, r5
 8007922:	18cb      	adds	r3, r1, r3
 8007924:	001f      	movs	r7, r3
 8007926:	9902      	ldr	r1, [sp, #8]
 8007928:	428e      	cmp	r6, r1
 800792a:	d311      	bcc.n	8007950 <__mdiff+0x100>
 800792c:	9c02      	ldr	r4, [sp, #8]
 800792e:	1ee9      	subs	r1, r5, #3
 8007930:	2000      	movs	r0, #0
 8007932:	428c      	cmp	r4, r1
 8007934:	d304      	bcc.n	8007940 <__mdiff+0xf0>
 8007936:	0021      	movs	r1, r4
 8007938:	3103      	adds	r1, #3
 800793a:	1b49      	subs	r1, r1, r5
 800793c:	0889      	lsrs	r1, r1, #2
 800793e:	0088      	lsls	r0, r1, #2
 8007940:	181b      	adds	r3, r3, r0
 8007942:	3b04      	subs	r3, #4
 8007944:	6819      	ldr	r1, [r3, #0]
 8007946:	2900      	cmp	r1, #0
 8007948:	d010      	beq.n	800796c <__mdiff+0x11c>
 800794a:	9b00      	ldr	r3, [sp, #0]
 800794c:	6113      	str	r3, [r2, #16]
 800794e:	e798      	b.n	8007882 <__mdiff+0x32>
 8007950:	4684      	mov	ip, r0
 8007952:	ce02      	ldmia	r6!, {r1}
 8007954:	b288      	uxth	r0, r1
 8007956:	4460      	add	r0, ip
 8007958:	1400      	asrs	r0, r0, #16
 800795a:	0c0c      	lsrs	r4, r1, #16
 800795c:	1904      	adds	r4, r0, r4
 800795e:	4461      	add	r1, ip
 8007960:	1420      	asrs	r0, r4, #16
 8007962:	b289      	uxth	r1, r1
 8007964:	0424      	lsls	r4, r4, #16
 8007966:	4321      	orrs	r1, r4
 8007968:	c702      	stmia	r7!, {r1}
 800796a:	e7dc      	b.n	8007926 <__mdiff+0xd6>
 800796c:	9900      	ldr	r1, [sp, #0]
 800796e:	3901      	subs	r1, #1
 8007970:	9100      	str	r1, [sp, #0]
 8007972:	e7e6      	b.n	8007942 <__mdiff+0xf2>
 8007974:	08008a8e 	.word	0x08008a8e
 8007978:	08008b16 	.word	0x08008b16
 800797c:	00000237 	.word	0x00000237
 8007980:	00000245 	.word	0x00000245

08007984 <__ulp>:
 8007984:	b510      	push	{r4, lr}
 8007986:	2400      	movs	r4, #0
 8007988:	4b0c      	ldr	r3, [pc, #48]	@ (80079bc <__ulp+0x38>)
 800798a:	4a0d      	ldr	r2, [pc, #52]	@ (80079c0 <__ulp+0x3c>)
 800798c:	400b      	ands	r3, r1
 800798e:	189b      	adds	r3, r3, r2
 8007990:	42a3      	cmp	r3, r4
 8007992:	dc06      	bgt.n	80079a2 <__ulp+0x1e>
 8007994:	425b      	negs	r3, r3
 8007996:	151a      	asrs	r2, r3, #20
 8007998:	2a13      	cmp	r2, #19
 800799a:	dc05      	bgt.n	80079a8 <__ulp+0x24>
 800799c:	2380      	movs	r3, #128	@ 0x80
 800799e:	031b      	lsls	r3, r3, #12
 80079a0:	4113      	asrs	r3, r2
 80079a2:	0019      	movs	r1, r3
 80079a4:	0020      	movs	r0, r4
 80079a6:	bd10      	pop	{r4, pc}
 80079a8:	3a14      	subs	r2, #20
 80079aa:	2401      	movs	r4, #1
 80079ac:	2a1e      	cmp	r2, #30
 80079ae:	dc02      	bgt.n	80079b6 <__ulp+0x32>
 80079b0:	2480      	movs	r4, #128	@ 0x80
 80079b2:	0624      	lsls	r4, r4, #24
 80079b4:	40d4      	lsrs	r4, r2
 80079b6:	2300      	movs	r3, #0
 80079b8:	e7f3      	b.n	80079a2 <__ulp+0x1e>
 80079ba:	46c0      	nop			@ (mov r8, r8)
 80079bc:	7ff00000 	.word	0x7ff00000
 80079c0:	fcc00000 	.word	0xfcc00000

080079c4 <__b2d>:
 80079c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079c6:	0006      	movs	r6, r0
 80079c8:	6903      	ldr	r3, [r0, #16]
 80079ca:	3614      	adds	r6, #20
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	18f3      	adds	r3, r6, r3
 80079d0:	1f1d      	subs	r5, r3, #4
 80079d2:	682c      	ldr	r4, [r5, #0]
 80079d4:	000f      	movs	r7, r1
 80079d6:	0020      	movs	r0, r4
 80079d8:	9301      	str	r3, [sp, #4]
 80079da:	f7ff fd43 	bl	8007464 <__hi0bits>
 80079de:	2220      	movs	r2, #32
 80079e0:	1a12      	subs	r2, r2, r0
 80079e2:	603a      	str	r2, [r7, #0]
 80079e4:	0003      	movs	r3, r0
 80079e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007a58 <__b2d+0x94>)
 80079e8:	280a      	cmp	r0, #10
 80079ea:	dc15      	bgt.n	8007a18 <__b2d+0x54>
 80079ec:	210b      	movs	r1, #11
 80079ee:	0027      	movs	r7, r4
 80079f0:	1a09      	subs	r1, r1, r0
 80079f2:	40cf      	lsrs	r7, r1
 80079f4:	433a      	orrs	r2, r7
 80079f6:	468c      	mov	ip, r1
 80079f8:	0011      	movs	r1, r2
 80079fa:	2200      	movs	r2, #0
 80079fc:	42ae      	cmp	r6, r5
 80079fe:	d202      	bcs.n	8007a06 <__b2d+0x42>
 8007a00:	9a01      	ldr	r2, [sp, #4]
 8007a02:	3a08      	subs	r2, #8
 8007a04:	6812      	ldr	r2, [r2, #0]
 8007a06:	3315      	adds	r3, #21
 8007a08:	409c      	lsls	r4, r3
 8007a0a:	4663      	mov	r3, ip
 8007a0c:	0027      	movs	r7, r4
 8007a0e:	40da      	lsrs	r2, r3
 8007a10:	4317      	orrs	r7, r2
 8007a12:	0038      	movs	r0, r7
 8007a14:	b003      	add	sp, #12
 8007a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a18:	2700      	movs	r7, #0
 8007a1a:	42ae      	cmp	r6, r5
 8007a1c:	d202      	bcs.n	8007a24 <__b2d+0x60>
 8007a1e:	9d01      	ldr	r5, [sp, #4]
 8007a20:	3d08      	subs	r5, #8
 8007a22:	682f      	ldr	r7, [r5, #0]
 8007a24:	210b      	movs	r1, #11
 8007a26:	4249      	negs	r1, r1
 8007a28:	468c      	mov	ip, r1
 8007a2a:	449c      	add	ip, r3
 8007a2c:	2b0b      	cmp	r3, #11
 8007a2e:	d010      	beq.n	8007a52 <__b2d+0x8e>
 8007a30:	4661      	mov	r1, ip
 8007a32:	2320      	movs	r3, #32
 8007a34:	408c      	lsls	r4, r1
 8007a36:	1a5b      	subs	r3, r3, r1
 8007a38:	0039      	movs	r1, r7
 8007a3a:	40d9      	lsrs	r1, r3
 8007a3c:	430c      	orrs	r4, r1
 8007a3e:	4322      	orrs	r2, r4
 8007a40:	0011      	movs	r1, r2
 8007a42:	2200      	movs	r2, #0
 8007a44:	42b5      	cmp	r5, r6
 8007a46:	d901      	bls.n	8007a4c <__b2d+0x88>
 8007a48:	3d04      	subs	r5, #4
 8007a4a:	682a      	ldr	r2, [r5, #0]
 8007a4c:	4664      	mov	r4, ip
 8007a4e:	40a7      	lsls	r7, r4
 8007a50:	e7dd      	b.n	8007a0e <__b2d+0x4a>
 8007a52:	4322      	orrs	r2, r4
 8007a54:	0011      	movs	r1, r2
 8007a56:	e7dc      	b.n	8007a12 <__b2d+0x4e>
 8007a58:	3ff00000 	.word	0x3ff00000

08007a5c <__d2b>:
 8007a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a5e:	2101      	movs	r1, #1
 8007a60:	0016      	movs	r6, r2
 8007a62:	001f      	movs	r7, r3
 8007a64:	f7ff fc06 	bl	8007274 <_Balloc>
 8007a68:	1e04      	subs	r4, r0, #0
 8007a6a:	d105      	bne.n	8007a78 <__d2b+0x1c>
 8007a6c:	0022      	movs	r2, r4
 8007a6e:	4b25      	ldr	r3, [pc, #148]	@ (8007b04 <__d2b+0xa8>)
 8007a70:	4825      	ldr	r0, [pc, #148]	@ (8007b08 <__d2b+0xac>)
 8007a72:	4926      	ldr	r1, [pc, #152]	@ (8007b0c <__d2b+0xb0>)
 8007a74:	f000 fcec 	bl	8008450 <__assert_func>
 8007a78:	033b      	lsls	r3, r7, #12
 8007a7a:	007d      	lsls	r5, r7, #1
 8007a7c:	0b1b      	lsrs	r3, r3, #12
 8007a7e:	0d6d      	lsrs	r5, r5, #21
 8007a80:	d002      	beq.n	8007a88 <__d2b+0x2c>
 8007a82:	2280      	movs	r2, #128	@ 0x80
 8007a84:	0352      	lsls	r2, r2, #13
 8007a86:	4313      	orrs	r3, r2
 8007a88:	9301      	str	r3, [sp, #4]
 8007a8a:	2e00      	cmp	r6, #0
 8007a8c:	d025      	beq.n	8007ada <__d2b+0x7e>
 8007a8e:	4668      	mov	r0, sp
 8007a90:	9600      	str	r6, [sp, #0]
 8007a92:	f7ff fd08 	bl	80074a6 <__lo0bits>
 8007a96:	9b01      	ldr	r3, [sp, #4]
 8007a98:	9900      	ldr	r1, [sp, #0]
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d01b      	beq.n	8007ad6 <__d2b+0x7a>
 8007a9e:	2220      	movs	r2, #32
 8007aa0:	001e      	movs	r6, r3
 8007aa2:	1a12      	subs	r2, r2, r0
 8007aa4:	4096      	lsls	r6, r2
 8007aa6:	0032      	movs	r2, r6
 8007aa8:	40c3      	lsrs	r3, r0
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	6162      	str	r2, [r4, #20]
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	9e01      	ldr	r6, [sp, #4]
 8007ab2:	61a6      	str	r6, [r4, #24]
 8007ab4:	1e73      	subs	r3, r6, #1
 8007ab6:	419e      	sbcs	r6, r3
 8007ab8:	3601      	adds	r6, #1
 8007aba:	6126      	str	r6, [r4, #16]
 8007abc:	2d00      	cmp	r5, #0
 8007abe:	d014      	beq.n	8007aea <__d2b+0x8e>
 8007ac0:	2635      	movs	r6, #53	@ 0x35
 8007ac2:	4b13      	ldr	r3, [pc, #76]	@ (8007b10 <__d2b+0xb4>)
 8007ac4:	18ed      	adds	r5, r5, r3
 8007ac6:	9b08      	ldr	r3, [sp, #32]
 8007ac8:	182d      	adds	r5, r5, r0
 8007aca:	601d      	str	r5, [r3, #0]
 8007acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ace:	1a36      	subs	r6, r6, r0
 8007ad0:	601e      	str	r6, [r3, #0]
 8007ad2:	0020      	movs	r0, r4
 8007ad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007ad6:	6161      	str	r1, [r4, #20]
 8007ad8:	e7ea      	b.n	8007ab0 <__d2b+0x54>
 8007ada:	a801      	add	r0, sp, #4
 8007adc:	f7ff fce3 	bl	80074a6 <__lo0bits>
 8007ae0:	9b01      	ldr	r3, [sp, #4]
 8007ae2:	2601      	movs	r6, #1
 8007ae4:	6163      	str	r3, [r4, #20]
 8007ae6:	3020      	adds	r0, #32
 8007ae8:	e7e7      	b.n	8007aba <__d2b+0x5e>
 8007aea:	4b0a      	ldr	r3, [pc, #40]	@ (8007b14 <__d2b+0xb8>)
 8007aec:	18c0      	adds	r0, r0, r3
 8007aee:	9b08      	ldr	r3, [sp, #32]
 8007af0:	6018      	str	r0, [r3, #0]
 8007af2:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <__d2b+0xbc>)
 8007af4:	18f3      	adds	r3, r6, r3
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	18e3      	adds	r3, r4, r3
 8007afa:	6958      	ldr	r0, [r3, #20]
 8007afc:	f7ff fcb2 	bl	8007464 <__hi0bits>
 8007b00:	0176      	lsls	r6, r6, #5
 8007b02:	e7e3      	b.n	8007acc <__d2b+0x70>
 8007b04:	08008a8e 	.word	0x08008a8e
 8007b08:	08008b16 	.word	0x08008b16
 8007b0c:	0000030f 	.word	0x0000030f
 8007b10:	fffffbcd 	.word	0xfffffbcd
 8007b14:	fffffbce 	.word	0xfffffbce
 8007b18:	3fffffff 	.word	0x3fffffff

08007b1c <__ratio>:
 8007b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b1e:	b087      	sub	sp, #28
 8007b20:	000f      	movs	r7, r1
 8007b22:	a904      	add	r1, sp, #16
 8007b24:	0006      	movs	r6, r0
 8007b26:	f7ff ff4d 	bl	80079c4 <__b2d>
 8007b2a:	9000      	str	r0, [sp, #0]
 8007b2c:	9101      	str	r1, [sp, #4]
 8007b2e:	9b00      	ldr	r3, [sp, #0]
 8007b30:	9c01      	ldr	r4, [sp, #4]
 8007b32:	0038      	movs	r0, r7
 8007b34:	a905      	add	r1, sp, #20
 8007b36:	9302      	str	r3, [sp, #8]
 8007b38:	9403      	str	r4, [sp, #12]
 8007b3a:	f7ff ff43 	bl	80079c4 <__b2d>
 8007b3e:	000d      	movs	r5, r1
 8007b40:	0002      	movs	r2, r0
 8007b42:	000b      	movs	r3, r1
 8007b44:	6930      	ldr	r0, [r6, #16]
 8007b46:	6939      	ldr	r1, [r7, #16]
 8007b48:	9e04      	ldr	r6, [sp, #16]
 8007b4a:	1a40      	subs	r0, r0, r1
 8007b4c:	9905      	ldr	r1, [sp, #20]
 8007b4e:	0140      	lsls	r0, r0, #5
 8007b50:	1a71      	subs	r1, r6, r1
 8007b52:	1841      	adds	r1, r0, r1
 8007b54:	0508      	lsls	r0, r1, #20
 8007b56:	2900      	cmp	r1, #0
 8007b58:	dd08      	ble.n	8007b6c <__ratio+0x50>
 8007b5a:	9901      	ldr	r1, [sp, #4]
 8007b5c:	1841      	adds	r1, r0, r1
 8007b5e:	9103      	str	r1, [sp, #12]
 8007b60:	9802      	ldr	r0, [sp, #8]
 8007b62:	9903      	ldr	r1, [sp, #12]
 8007b64:	f7f9 f8de 	bl	8000d24 <__aeabi_ddiv>
 8007b68:	b007      	add	sp, #28
 8007b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b6c:	1a2b      	subs	r3, r5, r0
 8007b6e:	e7f7      	b.n	8007b60 <__ratio+0x44>

08007b70 <__copybits>:
 8007b70:	b570      	push	{r4, r5, r6, lr}
 8007b72:	0014      	movs	r4, r2
 8007b74:	0005      	movs	r5, r0
 8007b76:	3901      	subs	r1, #1
 8007b78:	6913      	ldr	r3, [r2, #16]
 8007b7a:	1149      	asrs	r1, r1, #5
 8007b7c:	3101      	adds	r1, #1
 8007b7e:	0089      	lsls	r1, r1, #2
 8007b80:	3414      	adds	r4, #20
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	1841      	adds	r1, r0, r1
 8007b86:	18e3      	adds	r3, r4, r3
 8007b88:	42a3      	cmp	r3, r4
 8007b8a:	d80d      	bhi.n	8007ba8 <__copybits+0x38>
 8007b8c:	0014      	movs	r4, r2
 8007b8e:	3411      	adds	r4, #17
 8007b90:	2500      	movs	r5, #0
 8007b92:	42a3      	cmp	r3, r4
 8007b94:	d303      	bcc.n	8007b9e <__copybits+0x2e>
 8007b96:	1a9b      	subs	r3, r3, r2
 8007b98:	3b11      	subs	r3, #17
 8007b9a:	089b      	lsrs	r3, r3, #2
 8007b9c:	009d      	lsls	r5, r3, #2
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	1940      	adds	r0, r0, r5
 8007ba2:	4281      	cmp	r1, r0
 8007ba4:	d803      	bhi.n	8007bae <__copybits+0x3e>
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}
 8007ba8:	cc40      	ldmia	r4!, {r6}
 8007baa:	c540      	stmia	r5!, {r6}
 8007bac:	e7ec      	b.n	8007b88 <__copybits+0x18>
 8007bae:	c008      	stmia	r0!, {r3}
 8007bb0:	e7f7      	b.n	8007ba2 <__copybits+0x32>

08007bb2 <__any_on>:
 8007bb2:	0002      	movs	r2, r0
 8007bb4:	6900      	ldr	r0, [r0, #16]
 8007bb6:	b510      	push	{r4, lr}
 8007bb8:	3214      	adds	r2, #20
 8007bba:	114b      	asrs	r3, r1, #5
 8007bbc:	4298      	cmp	r0, r3
 8007bbe:	db13      	blt.n	8007be8 <__any_on+0x36>
 8007bc0:	dd0c      	ble.n	8007bdc <__any_on+0x2a>
 8007bc2:	241f      	movs	r4, #31
 8007bc4:	0008      	movs	r0, r1
 8007bc6:	4020      	ands	r0, r4
 8007bc8:	4221      	tst	r1, r4
 8007bca:	d007      	beq.n	8007bdc <__any_on+0x2a>
 8007bcc:	0099      	lsls	r1, r3, #2
 8007bce:	588c      	ldr	r4, [r1, r2]
 8007bd0:	0021      	movs	r1, r4
 8007bd2:	40c1      	lsrs	r1, r0
 8007bd4:	4081      	lsls	r1, r0
 8007bd6:	2001      	movs	r0, #1
 8007bd8:	428c      	cmp	r4, r1
 8007bda:	d104      	bne.n	8007be6 <__any_on+0x34>
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	18d3      	adds	r3, r2, r3
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d803      	bhi.n	8007bec <__any_on+0x3a>
 8007be4:	2000      	movs	r0, #0
 8007be6:	bd10      	pop	{r4, pc}
 8007be8:	0003      	movs	r3, r0
 8007bea:	e7f7      	b.n	8007bdc <__any_on+0x2a>
 8007bec:	3b04      	subs	r3, #4
 8007bee:	6819      	ldr	r1, [r3, #0]
 8007bf0:	2900      	cmp	r1, #0
 8007bf2:	d0f5      	beq.n	8007be0 <__any_on+0x2e>
 8007bf4:	2001      	movs	r0, #1
 8007bf6:	e7f6      	b.n	8007be6 <__any_on+0x34>

08007bf8 <__ascii_wctomb>:
 8007bf8:	0003      	movs	r3, r0
 8007bfa:	1e08      	subs	r0, r1, #0
 8007bfc:	d005      	beq.n	8007c0a <__ascii_wctomb+0x12>
 8007bfe:	2aff      	cmp	r2, #255	@ 0xff
 8007c00:	d904      	bls.n	8007c0c <__ascii_wctomb+0x14>
 8007c02:	228a      	movs	r2, #138	@ 0x8a
 8007c04:	2001      	movs	r0, #1
 8007c06:	601a      	str	r2, [r3, #0]
 8007c08:	4240      	negs	r0, r0
 8007c0a:	4770      	bx	lr
 8007c0c:	2001      	movs	r0, #1
 8007c0e:	700a      	strb	r2, [r1, #0]
 8007c10:	e7fb      	b.n	8007c0a <__ascii_wctomb+0x12>

08007c12 <__sfputc_r>:
 8007c12:	6893      	ldr	r3, [r2, #8]
 8007c14:	b510      	push	{r4, lr}
 8007c16:	3b01      	subs	r3, #1
 8007c18:	6093      	str	r3, [r2, #8]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	da04      	bge.n	8007c28 <__sfputc_r+0x16>
 8007c1e:	6994      	ldr	r4, [r2, #24]
 8007c20:	42a3      	cmp	r3, r4
 8007c22:	db07      	blt.n	8007c34 <__sfputc_r+0x22>
 8007c24:	290a      	cmp	r1, #10
 8007c26:	d005      	beq.n	8007c34 <__sfputc_r+0x22>
 8007c28:	6813      	ldr	r3, [r2, #0]
 8007c2a:	1c58      	adds	r0, r3, #1
 8007c2c:	6010      	str	r0, [r2, #0]
 8007c2e:	7019      	strb	r1, [r3, #0]
 8007c30:	0008      	movs	r0, r1
 8007c32:	bd10      	pop	{r4, pc}
 8007c34:	f7fe fd32 	bl	800669c <__swbuf_r>
 8007c38:	0001      	movs	r1, r0
 8007c3a:	e7f9      	b.n	8007c30 <__sfputc_r+0x1e>

08007c3c <__sfputs_r>:
 8007c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3e:	0006      	movs	r6, r0
 8007c40:	000f      	movs	r7, r1
 8007c42:	0014      	movs	r4, r2
 8007c44:	18d5      	adds	r5, r2, r3
 8007c46:	42ac      	cmp	r4, r5
 8007c48:	d101      	bne.n	8007c4e <__sfputs_r+0x12>
 8007c4a:	2000      	movs	r0, #0
 8007c4c:	e007      	b.n	8007c5e <__sfputs_r+0x22>
 8007c4e:	7821      	ldrb	r1, [r4, #0]
 8007c50:	003a      	movs	r2, r7
 8007c52:	0030      	movs	r0, r6
 8007c54:	f7ff ffdd 	bl	8007c12 <__sfputc_r>
 8007c58:	3401      	adds	r4, #1
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	d1f3      	bne.n	8007c46 <__sfputs_r+0xa>
 8007c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007c60 <_vfiprintf_r>:
 8007c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c62:	b0a1      	sub	sp, #132	@ 0x84
 8007c64:	000f      	movs	r7, r1
 8007c66:	0015      	movs	r5, r2
 8007c68:	001e      	movs	r6, r3
 8007c6a:	9003      	str	r0, [sp, #12]
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	d004      	beq.n	8007c7a <_vfiprintf_r+0x1a>
 8007c70:	6a03      	ldr	r3, [r0, #32]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d101      	bne.n	8007c7a <_vfiprintf_r+0x1a>
 8007c76:	f7fe fc21 	bl	80064bc <__sinit>
 8007c7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c7c:	07db      	lsls	r3, r3, #31
 8007c7e:	d405      	bmi.n	8007c8c <_vfiprintf_r+0x2c>
 8007c80:	89bb      	ldrh	r3, [r7, #12]
 8007c82:	059b      	lsls	r3, r3, #22
 8007c84:	d402      	bmi.n	8007c8c <_vfiprintf_r+0x2c>
 8007c86:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007c88:	f7fe fe73 	bl	8006972 <__retarget_lock_acquire_recursive>
 8007c8c:	89bb      	ldrh	r3, [r7, #12]
 8007c8e:	071b      	lsls	r3, r3, #28
 8007c90:	d502      	bpl.n	8007c98 <_vfiprintf_r+0x38>
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d113      	bne.n	8007cc0 <_vfiprintf_r+0x60>
 8007c98:	0039      	movs	r1, r7
 8007c9a:	9803      	ldr	r0, [sp, #12]
 8007c9c:	f7fe fd40 	bl	8006720 <__swsetup_r>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d00d      	beq.n	8007cc0 <_vfiprintf_r+0x60>
 8007ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ca6:	07db      	lsls	r3, r3, #31
 8007ca8:	d503      	bpl.n	8007cb2 <_vfiprintf_r+0x52>
 8007caa:	2001      	movs	r0, #1
 8007cac:	4240      	negs	r0, r0
 8007cae:	b021      	add	sp, #132	@ 0x84
 8007cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cb2:	89bb      	ldrh	r3, [r7, #12]
 8007cb4:	059b      	lsls	r3, r3, #22
 8007cb6:	d4f8      	bmi.n	8007caa <_vfiprintf_r+0x4a>
 8007cb8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007cba:	f7fe fe5b 	bl	8006974 <__retarget_lock_release_recursive>
 8007cbe:	e7f4      	b.n	8007caa <_vfiprintf_r+0x4a>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	ac08      	add	r4, sp, #32
 8007cc4:	6163      	str	r3, [r4, #20]
 8007cc6:	3320      	adds	r3, #32
 8007cc8:	7663      	strb	r3, [r4, #25]
 8007cca:	3310      	adds	r3, #16
 8007ccc:	76a3      	strb	r3, [r4, #26]
 8007cce:	9607      	str	r6, [sp, #28]
 8007cd0:	002e      	movs	r6, r5
 8007cd2:	7833      	ldrb	r3, [r6, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d001      	beq.n	8007cdc <_vfiprintf_r+0x7c>
 8007cd8:	2b25      	cmp	r3, #37	@ 0x25
 8007cda:	d148      	bne.n	8007d6e <_vfiprintf_r+0x10e>
 8007cdc:	1b73      	subs	r3, r6, r5
 8007cde:	9305      	str	r3, [sp, #20]
 8007ce0:	42ae      	cmp	r6, r5
 8007ce2:	d00b      	beq.n	8007cfc <_vfiprintf_r+0x9c>
 8007ce4:	002a      	movs	r2, r5
 8007ce6:	0039      	movs	r1, r7
 8007ce8:	9803      	ldr	r0, [sp, #12]
 8007cea:	f7ff ffa7 	bl	8007c3c <__sfputs_r>
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d100      	bne.n	8007cf4 <_vfiprintf_r+0x94>
 8007cf2:	e0ae      	b.n	8007e52 <_vfiprintf_r+0x1f2>
 8007cf4:	6963      	ldr	r3, [r4, #20]
 8007cf6:	9a05      	ldr	r2, [sp, #20]
 8007cf8:	189b      	adds	r3, r3, r2
 8007cfa:	6163      	str	r3, [r4, #20]
 8007cfc:	7833      	ldrb	r3, [r6, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d100      	bne.n	8007d04 <_vfiprintf_r+0xa4>
 8007d02:	e0a6      	b.n	8007e52 <_vfiprintf_r+0x1f2>
 8007d04:	2201      	movs	r2, #1
 8007d06:	2300      	movs	r3, #0
 8007d08:	4252      	negs	r2, r2
 8007d0a:	6062      	str	r2, [r4, #4]
 8007d0c:	a904      	add	r1, sp, #16
 8007d0e:	3254      	adds	r2, #84	@ 0x54
 8007d10:	1852      	adds	r2, r2, r1
 8007d12:	1c75      	adds	r5, r6, #1
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	60e3      	str	r3, [r4, #12]
 8007d18:	60a3      	str	r3, [r4, #8]
 8007d1a:	7013      	strb	r3, [r2, #0]
 8007d1c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007d1e:	4b59      	ldr	r3, [pc, #356]	@ (8007e84 <_vfiprintf_r+0x224>)
 8007d20:	2205      	movs	r2, #5
 8007d22:	0018      	movs	r0, r3
 8007d24:	7829      	ldrb	r1, [r5, #0]
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	f000 fb86 	bl	8008438 <memchr>
 8007d2c:	1c6e      	adds	r6, r5, #1
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d11f      	bne.n	8007d72 <_vfiprintf_r+0x112>
 8007d32:	6822      	ldr	r2, [r4, #0]
 8007d34:	06d3      	lsls	r3, r2, #27
 8007d36:	d504      	bpl.n	8007d42 <_vfiprintf_r+0xe2>
 8007d38:	2353      	movs	r3, #83	@ 0x53
 8007d3a:	a904      	add	r1, sp, #16
 8007d3c:	185b      	adds	r3, r3, r1
 8007d3e:	2120      	movs	r1, #32
 8007d40:	7019      	strb	r1, [r3, #0]
 8007d42:	0713      	lsls	r3, r2, #28
 8007d44:	d504      	bpl.n	8007d50 <_vfiprintf_r+0xf0>
 8007d46:	2353      	movs	r3, #83	@ 0x53
 8007d48:	a904      	add	r1, sp, #16
 8007d4a:	185b      	adds	r3, r3, r1
 8007d4c:	212b      	movs	r1, #43	@ 0x2b
 8007d4e:	7019      	strb	r1, [r3, #0]
 8007d50:	782b      	ldrb	r3, [r5, #0]
 8007d52:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d54:	d016      	beq.n	8007d84 <_vfiprintf_r+0x124>
 8007d56:	002e      	movs	r6, r5
 8007d58:	2100      	movs	r1, #0
 8007d5a:	200a      	movs	r0, #10
 8007d5c:	68e3      	ldr	r3, [r4, #12]
 8007d5e:	7832      	ldrb	r2, [r6, #0]
 8007d60:	1c75      	adds	r5, r6, #1
 8007d62:	3a30      	subs	r2, #48	@ 0x30
 8007d64:	2a09      	cmp	r2, #9
 8007d66:	d950      	bls.n	8007e0a <_vfiprintf_r+0x1aa>
 8007d68:	2900      	cmp	r1, #0
 8007d6a:	d111      	bne.n	8007d90 <_vfiprintf_r+0x130>
 8007d6c:	e017      	b.n	8007d9e <_vfiprintf_r+0x13e>
 8007d6e:	3601      	adds	r6, #1
 8007d70:	e7af      	b.n	8007cd2 <_vfiprintf_r+0x72>
 8007d72:	9b05      	ldr	r3, [sp, #20]
 8007d74:	6822      	ldr	r2, [r4, #0]
 8007d76:	1ac0      	subs	r0, r0, r3
 8007d78:	2301      	movs	r3, #1
 8007d7a:	4083      	lsls	r3, r0
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	0035      	movs	r5, r6
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	e7cc      	b.n	8007d1e <_vfiprintf_r+0xbe>
 8007d84:	9b07      	ldr	r3, [sp, #28]
 8007d86:	1d19      	adds	r1, r3, #4
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	9107      	str	r1, [sp, #28]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	db01      	blt.n	8007d94 <_vfiprintf_r+0x134>
 8007d90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d92:	e004      	b.n	8007d9e <_vfiprintf_r+0x13e>
 8007d94:	425b      	negs	r3, r3
 8007d96:	60e3      	str	r3, [r4, #12]
 8007d98:	2302      	movs	r3, #2
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	7833      	ldrb	r3, [r6, #0]
 8007da0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007da2:	d10c      	bne.n	8007dbe <_vfiprintf_r+0x15e>
 8007da4:	7873      	ldrb	r3, [r6, #1]
 8007da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007da8:	d134      	bne.n	8007e14 <_vfiprintf_r+0x1b4>
 8007daa:	9b07      	ldr	r3, [sp, #28]
 8007dac:	3602      	adds	r6, #2
 8007dae:	1d1a      	adds	r2, r3, #4
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	9207      	str	r2, [sp, #28]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	da01      	bge.n	8007dbc <_vfiprintf_r+0x15c>
 8007db8:	2301      	movs	r3, #1
 8007dba:	425b      	negs	r3, r3
 8007dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dbe:	4d32      	ldr	r5, [pc, #200]	@ (8007e88 <_vfiprintf_r+0x228>)
 8007dc0:	2203      	movs	r2, #3
 8007dc2:	0028      	movs	r0, r5
 8007dc4:	7831      	ldrb	r1, [r6, #0]
 8007dc6:	f000 fb37 	bl	8008438 <memchr>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	d006      	beq.n	8007ddc <_vfiprintf_r+0x17c>
 8007dce:	2340      	movs	r3, #64	@ 0x40
 8007dd0:	1b40      	subs	r0, r0, r5
 8007dd2:	4083      	lsls	r3, r0
 8007dd4:	6822      	ldr	r2, [r4, #0]
 8007dd6:	3601      	adds	r6, #1
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	7831      	ldrb	r1, [r6, #0]
 8007dde:	2206      	movs	r2, #6
 8007de0:	482a      	ldr	r0, [pc, #168]	@ (8007e8c <_vfiprintf_r+0x22c>)
 8007de2:	1c75      	adds	r5, r6, #1
 8007de4:	7621      	strb	r1, [r4, #24]
 8007de6:	f000 fb27 	bl	8008438 <memchr>
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d040      	beq.n	8007e70 <_vfiprintf_r+0x210>
 8007dee:	4b28      	ldr	r3, [pc, #160]	@ (8007e90 <_vfiprintf_r+0x230>)
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d122      	bne.n	8007e3a <_vfiprintf_r+0x1da>
 8007df4:	2207      	movs	r2, #7
 8007df6:	9b07      	ldr	r3, [sp, #28]
 8007df8:	3307      	adds	r3, #7
 8007dfa:	4393      	bics	r3, r2
 8007dfc:	3308      	adds	r3, #8
 8007dfe:	9307      	str	r3, [sp, #28]
 8007e00:	6963      	ldr	r3, [r4, #20]
 8007e02:	9a04      	ldr	r2, [sp, #16]
 8007e04:	189b      	adds	r3, r3, r2
 8007e06:	6163      	str	r3, [r4, #20]
 8007e08:	e762      	b.n	8007cd0 <_vfiprintf_r+0x70>
 8007e0a:	4343      	muls	r3, r0
 8007e0c:	002e      	movs	r6, r5
 8007e0e:	2101      	movs	r1, #1
 8007e10:	189b      	adds	r3, r3, r2
 8007e12:	e7a4      	b.n	8007d5e <_vfiprintf_r+0xfe>
 8007e14:	2300      	movs	r3, #0
 8007e16:	200a      	movs	r0, #10
 8007e18:	0019      	movs	r1, r3
 8007e1a:	3601      	adds	r6, #1
 8007e1c:	6063      	str	r3, [r4, #4]
 8007e1e:	7832      	ldrb	r2, [r6, #0]
 8007e20:	1c75      	adds	r5, r6, #1
 8007e22:	3a30      	subs	r2, #48	@ 0x30
 8007e24:	2a09      	cmp	r2, #9
 8007e26:	d903      	bls.n	8007e30 <_vfiprintf_r+0x1d0>
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d0c8      	beq.n	8007dbe <_vfiprintf_r+0x15e>
 8007e2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e2e:	e7c6      	b.n	8007dbe <_vfiprintf_r+0x15e>
 8007e30:	4341      	muls	r1, r0
 8007e32:	002e      	movs	r6, r5
 8007e34:	2301      	movs	r3, #1
 8007e36:	1889      	adds	r1, r1, r2
 8007e38:	e7f1      	b.n	8007e1e <_vfiprintf_r+0x1be>
 8007e3a:	aa07      	add	r2, sp, #28
 8007e3c:	9200      	str	r2, [sp, #0]
 8007e3e:	0021      	movs	r1, r4
 8007e40:	003a      	movs	r2, r7
 8007e42:	4b14      	ldr	r3, [pc, #80]	@ (8007e94 <_vfiprintf_r+0x234>)
 8007e44:	9803      	ldr	r0, [sp, #12]
 8007e46:	e000      	b.n	8007e4a <_vfiprintf_r+0x1ea>
 8007e48:	bf00      	nop
 8007e4a:	9004      	str	r0, [sp, #16]
 8007e4c:	9b04      	ldr	r3, [sp, #16]
 8007e4e:	3301      	adds	r3, #1
 8007e50:	d1d6      	bne.n	8007e00 <_vfiprintf_r+0x1a0>
 8007e52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e54:	07db      	lsls	r3, r3, #31
 8007e56:	d405      	bmi.n	8007e64 <_vfiprintf_r+0x204>
 8007e58:	89bb      	ldrh	r3, [r7, #12]
 8007e5a:	059b      	lsls	r3, r3, #22
 8007e5c:	d402      	bmi.n	8007e64 <_vfiprintf_r+0x204>
 8007e5e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007e60:	f7fe fd88 	bl	8006974 <__retarget_lock_release_recursive>
 8007e64:	89bb      	ldrh	r3, [r7, #12]
 8007e66:	065b      	lsls	r3, r3, #25
 8007e68:	d500      	bpl.n	8007e6c <_vfiprintf_r+0x20c>
 8007e6a:	e71e      	b.n	8007caa <_vfiprintf_r+0x4a>
 8007e6c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007e6e:	e71e      	b.n	8007cae <_vfiprintf_r+0x4e>
 8007e70:	aa07      	add	r2, sp, #28
 8007e72:	9200      	str	r2, [sp, #0]
 8007e74:	0021      	movs	r1, r4
 8007e76:	003a      	movs	r2, r7
 8007e78:	4b06      	ldr	r3, [pc, #24]	@ (8007e94 <_vfiprintf_r+0x234>)
 8007e7a:	9803      	ldr	r0, [sp, #12]
 8007e7c:	f000 f87c 	bl	8007f78 <_printf_i>
 8007e80:	e7e3      	b.n	8007e4a <_vfiprintf_r+0x1ea>
 8007e82:	46c0      	nop			@ (mov r8, r8)
 8007e84:	08008b6f 	.word	0x08008b6f
 8007e88:	08008b75 	.word	0x08008b75
 8007e8c:	08008b79 	.word	0x08008b79
 8007e90:	00000000 	.word	0x00000000
 8007e94:	08007c3d 	.word	0x08007c3d

08007e98 <_printf_common>:
 8007e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e9a:	0016      	movs	r6, r2
 8007e9c:	9301      	str	r3, [sp, #4]
 8007e9e:	688a      	ldr	r2, [r1, #8]
 8007ea0:	690b      	ldr	r3, [r1, #16]
 8007ea2:	000c      	movs	r4, r1
 8007ea4:	9000      	str	r0, [sp, #0]
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	da00      	bge.n	8007eac <_printf_common+0x14>
 8007eaa:	0013      	movs	r3, r2
 8007eac:	0022      	movs	r2, r4
 8007eae:	6033      	str	r3, [r6, #0]
 8007eb0:	3243      	adds	r2, #67	@ 0x43
 8007eb2:	7812      	ldrb	r2, [r2, #0]
 8007eb4:	2a00      	cmp	r2, #0
 8007eb6:	d001      	beq.n	8007ebc <_printf_common+0x24>
 8007eb8:	3301      	adds	r3, #1
 8007eba:	6033      	str	r3, [r6, #0]
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	069b      	lsls	r3, r3, #26
 8007ec0:	d502      	bpl.n	8007ec8 <_printf_common+0x30>
 8007ec2:	6833      	ldr	r3, [r6, #0]
 8007ec4:	3302      	adds	r3, #2
 8007ec6:	6033      	str	r3, [r6, #0]
 8007ec8:	6822      	ldr	r2, [r4, #0]
 8007eca:	2306      	movs	r3, #6
 8007ecc:	0015      	movs	r5, r2
 8007ece:	401d      	ands	r5, r3
 8007ed0:	421a      	tst	r2, r3
 8007ed2:	d027      	beq.n	8007f24 <_printf_common+0x8c>
 8007ed4:	0023      	movs	r3, r4
 8007ed6:	3343      	adds	r3, #67	@ 0x43
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	1e5a      	subs	r2, r3, #1
 8007edc:	4193      	sbcs	r3, r2
 8007ede:	6822      	ldr	r2, [r4, #0]
 8007ee0:	0692      	lsls	r2, r2, #26
 8007ee2:	d430      	bmi.n	8007f46 <_printf_common+0xae>
 8007ee4:	0022      	movs	r2, r4
 8007ee6:	9901      	ldr	r1, [sp, #4]
 8007ee8:	9800      	ldr	r0, [sp, #0]
 8007eea:	9d08      	ldr	r5, [sp, #32]
 8007eec:	3243      	adds	r2, #67	@ 0x43
 8007eee:	47a8      	blx	r5
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d025      	beq.n	8007f40 <_printf_common+0xa8>
 8007ef4:	2206      	movs	r2, #6
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	2500      	movs	r5, #0
 8007efa:	4013      	ands	r3, r2
 8007efc:	2b04      	cmp	r3, #4
 8007efe:	d105      	bne.n	8007f0c <_printf_common+0x74>
 8007f00:	6833      	ldr	r3, [r6, #0]
 8007f02:	68e5      	ldr	r5, [r4, #12]
 8007f04:	1aed      	subs	r5, r5, r3
 8007f06:	43eb      	mvns	r3, r5
 8007f08:	17db      	asrs	r3, r3, #31
 8007f0a:	401d      	ands	r5, r3
 8007f0c:	68a3      	ldr	r3, [r4, #8]
 8007f0e:	6922      	ldr	r2, [r4, #16]
 8007f10:	4293      	cmp	r3, r2
 8007f12:	dd01      	ble.n	8007f18 <_printf_common+0x80>
 8007f14:	1a9b      	subs	r3, r3, r2
 8007f16:	18ed      	adds	r5, r5, r3
 8007f18:	2600      	movs	r6, #0
 8007f1a:	42b5      	cmp	r5, r6
 8007f1c:	d120      	bne.n	8007f60 <_printf_common+0xc8>
 8007f1e:	2000      	movs	r0, #0
 8007f20:	e010      	b.n	8007f44 <_printf_common+0xac>
 8007f22:	3501      	adds	r5, #1
 8007f24:	68e3      	ldr	r3, [r4, #12]
 8007f26:	6832      	ldr	r2, [r6, #0]
 8007f28:	1a9b      	subs	r3, r3, r2
 8007f2a:	42ab      	cmp	r3, r5
 8007f2c:	ddd2      	ble.n	8007ed4 <_printf_common+0x3c>
 8007f2e:	0022      	movs	r2, r4
 8007f30:	2301      	movs	r3, #1
 8007f32:	9901      	ldr	r1, [sp, #4]
 8007f34:	9800      	ldr	r0, [sp, #0]
 8007f36:	9f08      	ldr	r7, [sp, #32]
 8007f38:	3219      	adds	r2, #25
 8007f3a:	47b8      	blx	r7
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d1f0      	bne.n	8007f22 <_printf_common+0x8a>
 8007f40:	2001      	movs	r0, #1
 8007f42:	4240      	negs	r0, r0
 8007f44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f46:	2030      	movs	r0, #48	@ 0x30
 8007f48:	18e1      	adds	r1, r4, r3
 8007f4a:	3143      	adds	r1, #67	@ 0x43
 8007f4c:	7008      	strb	r0, [r1, #0]
 8007f4e:	0021      	movs	r1, r4
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	3145      	adds	r1, #69	@ 0x45
 8007f54:	7809      	ldrb	r1, [r1, #0]
 8007f56:	18a2      	adds	r2, r4, r2
 8007f58:	3243      	adds	r2, #67	@ 0x43
 8007f5a:	3302      	adds	r3, #2
 8007f5c:	7011      	strb	r1, [r2, #0]
 8007f5e:	e7c1      	b.n	8007ee4 <_printf_common+0x4c>
 8007f60:	0022      	movs	r2, r4
 8007f62:	2301      	movs	r3, #1
 8007f64:	9901      	ldr	r1, [sp, #4]
 8007f66:	9800      	ldr	r0, [sp, #0]
 8007f68:	9f08      	ldr	r7, [sp, #32]
 8007f6a:	321a      	adds	r2, #26
 8007f6c:	47b8      	blx	r7
 8007f6e:	3001      	adds	r0, #1
 8007f70:	d0e6      	beq.n	8007f40 <_printf_common+0xa8>
 8007f72:	3601      	adds	r6, #1
 8007f74:	e7d1      	b.n	8007f1a <_printf_common+0x82>
	...

08007f78 <_printf_i>:
 8007f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f7a:	b08b      	sub	sp, #44	@ 0x2c
 8007f7c:	9206      	str	r2, [sp, #24]
 8007f7e:	000a      	movs	r2, r1
 8007f80:	3243      	adds	r2, #67	@ 0x43
 8007f82:	9307      	str	r3, [sp, #28]
 8007f84:	9005      	str	r0, [sp, #20]
 8007f86:	9203      	str	r2, [sp, #12]
 8007f88:	7e0a      	ldrb	r2, [r1, #24]
 8007f8a:	000c      	movs	r4, r1
 8007f8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f8e:	2a78      	cmp	r2, #120	@ 0x78
 8007f90:	d809      	bhi.n	8007fa6 <_printf_i+0x2e>
 8007f92:	2a62      	cmp	r2, #98	@ 0x62
 8007f94:	d80b      	bhi.n	8007fae <_printf_i+0x36>
 8007f96:	2a00      	cmp	r2, #0
 8007f98:	d100      	bne.n	8007f9c <_printf_i+0x24>
 8007f9a:	e0ba      	b.n	8008112 <_printf_i+0x19a>
 8007f9c:	497a      	ldr	r1, [pc, #488]	@ (8008188 <_printf_i+0x210>)
 8007f9e:	9104      	str	r1, [sp, #16]
 8007fa0:	2a58      	cmp	r2, #88	@ 0x58
 8007fa2:	d100      	bne.n	8007fa6 <_printf_i+0x2e>
 8007fa4:	e08e      	b.n	80080c4 <_printf_i+0x14c>
 8007fa6:	0025      	movs	r5, r4
 8007fa8:	3542      	adds	r5, #66	@ 0x42
 8007faa:	702a      	strb	r2, [r5, #0]
 8007fac:	e022      	b.n	8007ff4 <_printf_i+0x7c>
 8007fae:	0010      	movs	r0, r2
 8007fb0:	3863      	subs	r0, #99	@ 0x63
 8007fb2:	2815      	cmp	r0, #21
 8007fb4:	d8f7      	bhi.n	8007fa6 <_printf_i+0x2e>
 8007fb6:	f7f8 f8c3 	bl	8000140 <__gnu_thumb1_case_shi>
 8007fba:	0016      	.short	0x0016
 8007fbc:	fff6001f 	.word	0xfff6001f
 8007fc0:	fff6fff6 	.word	0xfff6fff6
 8007fc4:	001ffff6 	.word	0x001ffff6
 8007fc8:	fff6fff6 	.word	0xfff6fff6
 8007fcc:	fff6fff6 	.word	0xfff6fff6
 8007fd0:	0036009f 	.word	0x0036009f
 8007fd4:	fff6007e 	.word	0xfff6007e
 8007fd8:	00b0fff6 	.word	0x00b0fff6
 8007fdc:	0036fff6 	.word	0x0036fff6
 8007fe0:	fff6fff6 	.word	0xfff6fff6
 8007fe4:	0082      	.short	0x0082
 8007fe6:	0025      	movs	r5, r4
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	3542      	adds	r5, #66	@ 0x42
 8007fec:	1d11      	adds	r1, r2, #4
 8007fee:	6019      	str	r1, [r3, #0]
 8007ff0:	6813      	ldr	r3, [r2, #0]
 8007ff2:	702b      	strb	r3, [r5, #0]
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e09e      	b.n	8008136 <_printf_i+0x1be>
 8007ff8:	6818      	ldr	r0, [r3, #0]
 8007ffa:	6809      	ldr	r1, [r1, #0]
 8007ffc:	1d02      	adds	r2, r0, #4
 8007ffe:	060d      	lsls	r5, r1, #24
 8008000:	d50b      	bpl.n	800801a <_printf_i+0xa2>
 8008002:	6806      	ldr	r6, [r0, #0]
 8008004:	601a      	str	r2, [r3, #0]
 8008006:	2e00      	cmp	r6, #0
 8008008:	da03      	bge.n	8008012 <_printf_i+0x9a>
 800800a:	232d      	movs	r3, #45	@ 0x2d
 800800c:	9a03      	ldr	r2, [sp, #12]
 800800e:	4276      	negs	r6, r6
 8008010:	7013      	strb	r3, [r2, #0]
 8008012:	4b5d      	ldr	r3, [pc, #372]	@ (8008188 <_printf_i+0x210>)
 8008014:	270a      	movs	r7, #10
 8008016:	9304      	str	r3, [sp, #16]
 8008018:	e018      	b.n	800804c <_printf_i+0xd4>
 800801a:	6806      	ldr	r6, [r0, #0]
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	0649      	lsls	r1, r1, #25
 8008020:	d5f1      	bpl.n	8008006 <_printf_i+0x8e>
 8008022:	b236      	sxth	r6, r6
 8008024:	e7ef      	b.n	8008006 <_printf_i+0x8e>
 8008026:	6808      	ldr	r0, [r1, #0]
 8008028:	6819      	ldr	r1, [r3, #0]
 800802a:	c940      	ldmia	r1!, {r6}
 800802c:	0605      	lsls	r5, r0, #24
 800802e:	d402      	bmi.n	8008036 <_printf_i+0xbe>
 8008030:	0640      	lsls	r0, r0, #25
 8008032:	d500      	bpl.n	8008036 <_printf_i+0xbe>
 8008034:	b2b6      	uxth	r6, r6
 8008036:	6019      	str	r1, [r3, #0]
 8008038:	4b53      	ldr	r3, [pc, #332]	@ (8008188 <_printf_i+0x210>)
 800803a:	270a      	movs	r7, #10
 800803c:	9304      	str	r3, [sp, #16]
 800803e:	2a6f      	cmp	r2, #111	@ 0x6f
 8008040:	d100      	bne.n	8008044 <_printf_i+0xcc>
 8008042:	3f02      	subs	r7, #2
 8008044:	0023      	movs	r3, r4
 8008046:	2200      	movs	r2, #0
 8008048:	3343      	adds	r3, #67	@ 0x43
 800804a:	701a      	strb	r2, [r3, #0]
 800804c:	6863      	ldr	r3, [r4, #4]
 800804e:	60a3      	str	r3, [r4, #8]
 8008050:	2b00      	cmp	r3, #0
 8008052:	db06      	blt.n	8008062 <_printf_i+0xea>
 8008054:	2104      	movs	r1, #4
 8008056:	6822      	ldr	r2, [r4, #0]
 8008058:	9d03      	ldr	r5, [sp, #12]
 800805a:	438a      	bics	r2, r1
 800805c:	6022      	str	r2, [r4, #0]
 800805e:	4333      	orrs	r3, r6
 8008060:	d00c      	beq.n	800807c <_printf_i+0x104>
 8008062:	9d03      	ldr	r5, [sp, #12]
 8008064:	0030      	movs	r0, r6
 8008066:	0039      	movs	r1, r7
 8008068:	f7f8 f8fa 	bl	8000260 <__aeabi_uidivmod>
 800806c:	9b04      	ldr	r3, [sp, #16]
 800806e:	3d01      	subs	r5, #1
 8008070:	5c5b      	ldrb	r3, [r3, r1]
 8008072:	702b      	strb	r3, [r5, #0]
 8008074:	0033      	movs	r3, r6
 8008076:	0006      	movs	r6, r0
 8008078:	429f      	cmp	r7, r3
 800807a:	d9f3      	bls.n	8008064 <_printf_i+0xec>
 800807c:	2f08      	cmp	r7, #8
 800807e:	d109      	bne.n	8008094 <_printf_i+0x11c>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	07db      	lsls	r3, r3, #31
 8008084:	d506      	bpl.n	8008094 <_printf_i+0x11c>
 8008086:	6862      	ldr	r2, [r4, #4]
 8008088:	6923      	ldr	r3, [r4, #16]
 800808a:	429a      	cmp	r2, r3
 800808c:	dc02      	bgt.n	8008094 <_printf_i+0x11c>
 800808e:	2330      	movs	r3, #48	@ 0x30
 8008090:	3d01      	subs	r5, #1
 8008092:	702b      	strb	r3, [r5, #0]
 8008094:	9b03      	ldr	r3, [sp, #12]
 8008096:	1b5b      	subs	r3, r3, r5
 8008098:	6123      	str	r3, [r4, #16]
 800809a:	9b07      	ldr	r3, [sp, #28]
 800809c:	0021      	movs	r1, r4
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	9805      	ldr	r0, [sp, #20]
 80080a2:	9b06      	ldr	r3, [sp, #24]
 80080a4:	aa09      	add	r2, sp, #36	@ 0x24
 80080a6:	f7ff fef7 	bl	8007e98 <_printf_common>
 80080aa:	3001      	adds	r0, #1
 80080ac:	d148      	bne.n	8008140 <_printf_i+0x1c8>
 80080ae:	2001      	movs	r0, #1
 80080b0:	4240      	negs	r0, r0
 80080b2:	b00b      	add	sp, #44	@ 0x2c
 80080b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080b6:	2220      	movs	r2, #32
 80080b8:	6809      	ldr	r1, [r1, #0]
 80080ba:	430a      	orrs	r2, r1
 80080bc:	6022      	str	r2, [r4, #0]
 80080be:	2278      	movs	r2, #120	@ 0x78
 80080c0:	4932      	ldr	r1, [pc, #200]	@ (800818c <_printf_i+0x214>)
 80080c2:	9104      	str	r1, [sp, #16]
 80080c4:	0021      	movs	r1, r4
 80080c6:	3145      	adds	r1, #69	@ 0x45
 80080c8:	700a      	strb	r2, [r1, #0]
 80080ca:	6819      	ldr	r1, [r3, #0]
 80080cc:	6822      	ldr	r2, [r4, #0]
 80080ce:	c940      	ldmia	r1!, {r6}
 80080d0:	0610      	lsls	r0, r2, #24
 80080d2:	d402      	bmi.n	80080da <_printf_i+0x162>
 80080d4:	0650      	lsls	r0, r2, #25
 80080d6:	d500      	bpl.n	80080da <_printf_i+0x162>
 80080d8:	b2b6      	uxth	r6, r6
 80080da:	6019      	str	r1, [r3, #0]
 80080dc:	07d3      	lsls	r3, r2, #31
 80080de:	d502      	bpl.n	80080e6 <_printf_i+0x16e>
 80080e0:	2320      	movs	r3, #32
 80080e2:	4313      	orrs	r3, r2
 80080e4:	6023      	str	r3, [r4, #0]
 80080e6:	2e00      	cmp	r6, #0
 80080e8:	d001      	beq.n	80080ee <_printf_i+0x176>
 80080ea:	2710      	movs	r7, #16
 80080ec:	e7aa      	b.n	8008044 <_printf_i+0xcc>
 80080ee:	2220      	movs	r2, #32
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	4393      	bics	r3, r2
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	e7f8      	b.n	80080ea <_printf_i+0x172>
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	680d      	ldr	r5, [r1, #0]
 80080fc:	1d10      	adds	r0, r2, #4
 80080fe:	6949      	ldr	r1, [r1, #20]
 8008100:	6018      	str	r0, [r3, #0]
 8008102:	6813      	ldr	r3, [r2, #0]
 8008104:	062e      	lsls	r6, r5, #24
 8008106:	d501      	bpl.n	800810c <_printf_i+0x194>
 8008108:	6019      	str	r1, [r3, #0]
 800810a:	e002      	b.n	8008112 <_printf_i+0x19a>
 800810c:	066d      	lsls	r5, r5, #25
 800810e:	d5fb      	bpl.n	8008108 <_printf_i+0x190>
 8008110:	8019      	strh	r1, [r3, #0]
 8008112:	2300      	movs	r3, #0
 8008114:	9d03      	ldr	r5, [sp, #12]
 8008116:	6123      	str	r3, [r4, #16]
 8008118:	e7bf      	b.n	800809a <_printf_i+0x122>
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	1d11      	adds	r1, r2, #4
 800811e:	6019      	str	r1, [r3, #0]
 8008120:	6815      	ldr	r5, [r2, #0]
 8008122:	2100      	movs	r1, #0
 8008124:	0028      	movs	r0, r5
 8008126:	6862      	ldr	r2, [r4, #4]
 8008128:	f000 f986 	bl	8008438 <memchr>
 800812c:	2800      	cmp	r0, #0
 800812e:	d001      	beq.n	8008134 <_printf_i+0x1bc>
 8008130:	1b40      	subs	r0, r0, r5
 8008132:	6060      	str	r0, [r4, #4]
 8008134:	6863      	ldr	r3, [r4, #4]
 8008136:	6123      	str	r3, [r4, #16]
 8008138:	2300      	movs	r3, #0
 800813a:	9a03      	ldr	r2, [sp, #12]
 800813c:	7013      	strb	r3, [r2, #0]
 800813e:	e7ac      	b.n	800809a <_printf_i+0x122>
 8008140:	002a      	movs	r2, r5
 8008142:	6923      	ldr	r3, [r4, #16]
 8008144:	9906      	ldr	r1, [sp, #24]
 8008146:	9805      	ldr	r0, [sp, #20]
 8008148:	9d07      	ldr	r5, [sp, #28]
 800814a:	47a8      	blx	r5
 800814c:	3001      	adds	r0, #1
 800814e:	d0ae      	beq.n	80080ae <_printf_i+0x136>
 8008150:	6823      	ldr	r3, [r4, #0]
 8008152:	079b      	lsls	r3, r3, #30
 8008154:	d415      	bmi.n	8008182 <_printf_i+0x20a>
 8008156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008158:	68e0      	ldr	r0, [r4, #12]
 800815a:	4298      	cmp	r0, r3
 800815c:	daa9      	bge.n	80080b2 <_printf_i+0x13a>
 800815e:	0018      	movs	r0, r3
 8008160:	e7a7      	b.n	80080b2 <_printf_i+0x13a>
 8008162:	0022      	movs	r2, r4
 8008164:	2301      	movs	r3, #1
 8008166:	9906      	ldr	r1, [sp, #24]
 8008168:	9805      	ldr	r0, [sp, #20]
 800816a:	9e07      	ldr	r6, [sp, #28]
 800816c:	3219      	adds	r2, #25
 800816e:	47b0      	blx	r6
 8008170:	3001      	adds	r0, #1
 8008172:	d09c      	beq.n	80080ae <_printf_i+0x136>
 8008174:	3501      	adds	r5, #1
 8008176:	68e3      	ldr	r3, [r4, #12]
 8008178:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800817a:	1a9b      	subs	r3, r3, r2
 800817c:	42ab      	cmp	r3, r5
 800817e:	dcf0      	bgt.n	8008162 <_printf_i+0x1ea>
 8008180:	e7e9      	b.n	8008156 <_printf_i+0x1de>
 8008182:	2500      	movs	r5, #0
 8008184:	e7f7      	b.n	8008176 <_printf_i+0x1fe>
 8008186:	46c0      	nop			@ (mov r8, r8)
 8008188:	08008b80 	.word	0x08008b80
 800818c:	08008b91 	.word	0x08008b91

08008190 <__sflush_r>:
 8008190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008192:	220c      	movs	r2, #12
 8008194:	5e8b      	ldrsh	r3, [r1, r2]
 8008196:	0005      	movs	r5, r0
 8008198:	000c      	movs	r4, r1
 800819a:	071a      	lsls	r2, r3, #28
 800819c:	d456      	bmi.n	800824c <__sflush_r+0xbc>
 800819e:	684a      	ldr	r2, [r1, #4]
 80081a0:	2a00      	cmp	r2, #0
 80081a2:	dc02      	bgt.n	80081aa <__sflush_r+0x1a>
 80081a4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	dd4e      	ble.n	8008248 <__sflush_r+0xb8>
 80081aa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80081ac:	2f00      	cmp	r7, #0
 80081ae:	d04b      	beq.n	8008248 <__sflush_r+0xb8>
 80081b0:	2200      	movs	r2, #0
 80081b2:	2080      	movs	r0, #128	@ 0x80
 80081b4:	682e      	ldr	r6, [r5, #0]
 80081b6:	602a      	str	r2, [r5, #0]
 80081b8:	001a      	movs	r2, r3
 80081ba:	0140      	lsls	r0, r0, #5
 80081bc:	6a21      	ldr	r1, [r4, #32]
 80081be:	4002      	ands	r2, r0
 80081c0:	4203      	tst	r3, r0
 80081c2:	d033      	beq.n	800822c <__sflush_r+0x9c>
 80081c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081c6:	89a3      	ldrh	r3, [r4, #12]
 80081c8:	075b      	lsls	r3, r3, #29
 80081ca:	d506      	bpl.n	80081da <__sflush_r+0x4a>
 80081cc:	6863      	ldr	r3, [r4, #4]
 80081ce:	1ad2      	subs	r2, r2, r3
 80081d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <__sflush_r+0x4a>
 80081d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081d8:	1ad2      	subs	r2, r2, r3
 80081da:	2300      	movs	r3, #0
 80081dc:	0028      	movs	r0, r5
 80081de:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80081e0:	6a21      	ldr	r1, [r4, #32]
 80081e2:	47b8      	blx	r7
 80081e4:	89a2      	ldrh	r2, [r4, #12]
 80081e6:	1c43      	adds	r3, r0, #1
 80081e8:	d106      	bne.n	80081f8 <__sflush_r+0x68>
 80081ea:	6829      	ldr	r1, [r5, #0]
 80081ec:	291d      	cmp	r1, #29
 80081ee:	d846      	bhi.n	800827e <__sflush_r+0xee>
 80081f0:	4b29      	ldr	r3, [pc, #164]	@ (8008298 <__sflush_r+0x108>)
 80081f2:	40cb      	lsrs	r3, r1
 80081f4:	07db      	lsls	r3, r3, #31
 80081f6:	d542      	bpl.n	800827e <__sflush_r+0xee>
 80081f8:	2300      	movs	r3, #0
 80081fa:	6063      	str	r3, [r4, #4]
 80081fc:	6923      	ldr	r3, [r4, #16]
 80081fe:	6023      	str	r3, [r4, #0]
 8008200:	04d2      	lsls	r2, r2, #19
 8008202:	d505      	bpl.n	8008210 <__sflush_r+0x80>
 8008204:	1c43      	adds	r3, r0, #1
 8008206:	d102      	bne.n	800820e <__sflush_r+0x7e>
 8008208:	682b      	ldr	r3, [r5, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d100      	bne.n	8008210 <__sflush_r+0x80>
 800820e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008212:	602e      	str	r6, [r5, #0]
 8008214:	2900      	cmp	r1, #0
 8008216:	d017      	beq.n	8008248 <__sflush_r+0xb8>
 8008218:	0023      	movs	r3, r4
 800821a:	3344      	adds	r3, #68	@ 0x44
 800821c:	4299      	cmp	r1, r3
 800821e:	d002      	beq.n	8008226 <__sflush_r+0x96>
 8008220:	0028      	movs	r0, r5
 8008222:	f7fe fbbf 	bl	80069a4 <_free_r>
 8008226:	2300      	movs	r3, #0
 8008228:	6363      	str	r3, [r4, #52]	@ 0x34
 800822a:	e00d      	b.n	8008248 <__sflush_r+0xb8>
 800822c:	2301      	movs	r3, #1
 800822e:	0028      	movs	r0, r5
 8008230:	47b8      	blx	r7
 8008232:	0002      	movs	r2, r0
 8008234:	1c43      	adds	r3, r0, #1
 8008236:	d1c6      	bne.n	80081c6 <__sflush_r+0x36>
 8008238:	682b      	ldr	r3, [r5, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d0c3      	beq.n	80081c6 <__sflush_r+0x36>
 800823e:	2b1d      	cmp	r3, #29
 8008240:	d001      	beq.n	8008246 <__sflush_r+0xb6>
 8008242:	2b16      	cmp	r3, #22
 8008244:	d11a      	bne.n	800827c <__sflush_r+0xec>
 8008246:	602e      	str	r6, [r5, #0]
 8008248:	2000      	movs	r0, #0
 800824a:	e01e      	b.n	800828a <__sflush_r+0xfa>
 800824c:	690e      	ldr	r6, [r1, #16]
 800824e:	2e00      	cmp	r6, #0
 8008250:	d0fa      	beq.n	8008248 <__sflush_r+0xb8>
 8008252:	680f      	ldr	r7, [r1, #0]
 8008254:	600e      	str	r6, [r1, #0]
 8008256:	1bba      	subs	r2, r7, r6
 8008258:	9201      	str	r2, [sp, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	079b      	lsls	r3, r3, #30
 800825e:	d100      	bne.n	8008262 <__sflush_r+0xd2>
 8008260:	694a      	ldr	r2, [r1, #20]
 8008262:	60a2      	str	r2, [r4, #8]
 8008264:	9b01      	ldr	r3, [sp, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	ddee      	ble.n	8008248 <__sflush_r+0xb8>
 800826a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800826c:	0032      	movs	r2, r6
 800826e:	001f      	movs	r7, r3
 8008270:	0028      	movs	r0, r5
 8008272:	9b01      	ldr	r3, [sp, #4]
 8008274:	6a21      	ldr	r1, [r4, #32]
 8008276:	47b8      	blx	r7
 8008278:	2800      	cmp	r0, #0
 800827a:	dc07      	bgt.n	800828c <__sflush_r+0xfc>
 800827c:	89a2      	ldrh	r2, [r4, #12]
 800827e:	2340      	movs	r3, #64	@ 0x40
 8008280:	2001      	movs	r0, #1
 8008282:	4313      	orrs	r3, r2
 8008284:	b21b      	sxth	r3, r3
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	4240      	negs	r0, r0
 800828a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800828c:	9b01      	ldr	r3, [sp, #4]
 800828e:	1836      	adds	r6, r6, r0
 8008290:	1a1b      	subs	r3, r3, r0
 8008292:	9301      	str	r3, [sp, #4]
 8008294:	e7e6      	b.n	8008264 <__sflush_r+0xd4>
 8008296:	46c0      	nop			@ (mov r8, r8)
 8008298:	20400001 	.word	0x20400001

0800829c <_fflush_r>:
 800829c:	690b      	ldr	r3, [r1, #16]
 800829e:	b570      	push	{r4, r5, r6, lr}
 80082a0:	0005      	movs	r5, r0
 80082a2:	000c      	movs	r4, r1
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <_fflush_r+0x12>
 80082a8:	2500      	movs	r5, #0
 80082aa:	0028      	movs	r0, r5
 80082ac:	bd70      	pop	{r4, r5, r6, pc}
 80082ae:	2800      	cmp	r0, #0
 80082b0:	d004      	beq.n	80082bc <_fflush_r+0x20>
 80082b2:	6a03      	ldr	r3, [r0, #32]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d101      	bne.n	80082bc <_fflush_r+0x20>
 80082b8:	f7fe f900 	bl	80064bc <__sinit>
 80082bc:	220c      	movs	r2, #12
 80082be:	5ea3      	ldrsh	r3, [r4, r2]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0f1      	beq.n	80082a8 <_fflush_r+0xc>
 80082c4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082c6:	07d2      	lsls	r2, r2, #31
 80082c8:	d404      	bmi.n	80082d4 <_fflush_r+0x38>
 80082ca:	059b      	lsls	r3, r3, #22
 80082cc:	d402      	bmi.n	80082d4 <_fflush_r+0x38>
 80082ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d0:	f7fe fb4f 	bl	8006972 <__retarget_lock_acquire_recursive>
 80082d4:	0028      	movs	r0, r5
 80082d6:	0021      	movs	r1, r4
 80082d8:	f7ff ff5a 	bl	8008190 <__sflush_r>
 80082dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082de:	0005      	movs	r5, r0
 80082e0:	07db      	lsls	r3, r3, #31
 80082e2:	d4e2      	bmi.n	80082aa <_fflush_r+0xe>
 80082e4:	89a3      	ldrh	r3, [r4, #12]
 80082e6:	059b      	lsls	r3, r3, #22
 80082e8:	d4df      	bmi.n	80082aa <_fflush_r+0xe>
 80082ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ec:	f7fe fb42 	bl	8006974 <__retarget_lock_release_recursive>
 80082f0:	e7db      	b.n	80082aa <_fflush_r+0xe>
	...

080082f4 <__swhatbuf_r>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	000e      	movs	r6, r1
 80082f8:	001d      	movs	r5, r3
 80082fa:	230e      	movs	r3, #14
 80082fc:	5ec9      	ldrsh	r1, [r1, r3]
 80082fe:	0014      	movs	r4, r2
 8008300:	b096      	sub	sp, #88	@ 0x58
 8008302:	2900      	cmp	r1, #0
 8008304:	da0c      	bge.n	8008320 <__swhatbuf_r+0x2c>
 8008306:	89b2      	ldrh	r2, [r6, #12]
 8008308:	2380      	movs	r3, #128	@ 0x80
 800830a:	0011      	movs	r1, r2
 800830c:	4019      	ands	r1, r3
 800830e:	421a      	tst	r2, r3
 8008310:	d114      	bne.n	800833c <__swhatbuf_r+0x48>
 8008312:	2380      	movs	r3, #128	@ 0x80
 8008314:	00db      	lsls	r3, r3, #3
 8008316:	2000      	movs	r0, #0
 8008318:	6029      	str	r1, [r5, #0]
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	b016      	add	sp, #88	@ 0x58
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	466a      	mov	r2, sp
 8008322:	f000 f853 	bl	80083cc <_fstat_r>
 8008326:	2800      	cmp	r0, #0
 8008328:	dbed      	blt.n	8008306 <__swhatbuf_r+0x12>
 800832a:	23f0      	movs	r3, #240	@ 0xf0
 800832c:	9901      	ldr	r1, [sp, #4]
 800832e:	021b      	lsls	r3, r3, #8
 8008330:	4019      	ands	r1, r3
 8008332:	4b04      	ldr	r3, [pc, #16]	@ (8008344 <__swhatbuf_r+0x50>)
 8008334:	18c9      	adds	r1, r1, r3
 8008336:	424b      	negs	r3, r1
 8008338:	4159      	adcs	r1, r3
 800833a:	e7ea      	b.n	8008312 <__swhatbuf_r+0x1e>
 800833c:	2100      	movs	r1, #0
 800833e:	2340      	movs	r3, #64	@ 0x40
 8008340:	e7e9      	b.n	8008316 <__swhatbuf_r+0x22>
 8008342:	46c0      	nop			@ (mov r8, r8)
 8008344:	ffffe000 	.word	0xffffe000

08008348 <__smakebuf_r>:
 8008348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834a:	2602      	movs	r6, #2
 800834c:	898b      	ldrh	r3, [r1, #12]
 800834e:	0005      	movs	r5, r0
 8008350:	000c      	movs	r4, r1
 8008352:	b085      	sub	sp, #20
 8008354:	4233      	tst	r3, r6
 8008356:	d007      	beq.n	8008368 <__smakebuf_r+0x20>
 8008358:	0023      	movs	r3, r4
 800835a:	3347      	adds	r3, #71	@ 0x47
 800835c:	6023      	str	r3, [r4, #0]
 800835e:	6123      	str	r3, [r4, #16]
 8008360:	2301      	movs	r3, #1
 8008362:	6163      	str	r3, [r4, #20]
 8008364:	b005      	add	sp, #20
 8008366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008368:	ab03      	add	r3, sp, #12
 800836a:	aa02      	add	r2, sp, #8
 800836c:	f7ff ffc2 	bl	80082f4 <__swhatbuf_r>
 8008370:	9f02      	ldr	r7, [sp, #8]
 8008372:	9001      	str	r0, [sp, #4]
 8008374:	0039      	movs	r1, r7
 8008376:	0028      	movs	r0, r5
 8008378:	f7fe feda 	bl	8007130 <_malloc_r>
 800837c:	2800      	cmp	r0, #0
 800837e:	d108      	bne.n	8008392 <__smakebuf_r+0x4a>
 8008380:	220c      	movs	r2, #12
 8008382:	5ea3      	ldrsh	r3, [r4, r2]
 8008384:	059a      	lsls	r2, r3, #22
 8008386:	d4ed      	bmi.n	8008364 <__smakebuf_r+0x1c>
 8008388:	2203      	movs	r2, #3
 800838a:	4393      	bics	r3, r2
 800838c:	431e      	orrs	r6, r3
 800838e:	81a6      	strh	r6, [r4, #12]
 8008390:	e7e2      	b.n	8008358 <__smakebuf_r+0x10>
 8008392:	2380      	movs	r3, #128	@ 0x80
 8008394:	89a2      	ldrh	r2, [r4, #12]
 8008396:	6020      	str	r0, [r4, #0]
 8008398:	4313      	orrs	r3, r2
 800839a:	81a3      	strh	r3, [r4, #12]
 800839c:	9b03      	ldr	r3, [sp, #12]
 800839e:	6120      	str	r0, [r4, #16]
 80083a0:	6167      	str	r7, [r4, #20]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00c      	beq.n	80083c0 <__smakebuf_r+0x78>
 80083a6:	0028      	movs	r0, r5
 80083a8:	230e      	movs	r3, #14
 80083aa:	5ee1      	ldrsh	r1, [r4, r3]
 80083ac:	f000 f820 	bl	80083f0 <_isatty_r>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d005      	beq.n	80083c0 <__smakebuf_r+0x78>
 80083b4:	2303      	movs	r3, #3
 80083b6:	89a2      	ldrh	r2, [r4, #12]
 80083b8:	439a      	bics	r2, r3
 80083ba:	3b02      	subs	r3, #2
 80083bc:	4313      	orrs	r3, r2
 80083be:	81a3      	strh	r3, [r4, #12]
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	9a01      	ldr	r2, [sp, #4]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	81a3      	strh	r3, [r4, #12]
 80083c8:	e7cc      	b.n	8008364 <__smakebuf_r+0x1c>
	...

080083cc <_fstat_r>:
 80083cc:	2300      	movs	r3, #0
 80083ce:	b570      	push	{r4, r5, r6, lr}
 80083d0:	4d06      	ldr	r5, [pc, #24]	@ (80083ec <_fstat_r+0x20>)
 80083d2:	0004      	movs	r4, r0
 80083d4:	0008      	movs	r0, r1
 80083d6:	0011      	movs	r1, r2
 80083d8:	602b      	str	r3, [r5, #0]
 80083da:	f000 f8f7 	bl	80085cc <_fstat>
 80083de:	1c43      	adds	r3, r0, #1
 80083e0:	d103      	bne.n	80083ea <_fstat_r+0x1e>
 80083e2:	682b      	ldr	r3, [r5, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d000      	beq.n	80083ea <_fstat_r+0x1e>
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	bd70      	pop	{r4, r5, r6, pc}
 80083ec:	20000854 	.word	0x20000854

080083f0 <_isatty_r>:
 80083f0:	2300      	movs	r3, #0
 80083f2:	b570      	push	{r4, r5, r6, lr}
 80083f4:	4d06      	ldr	r5, [pc, #24]	@ (8008410 <_isatty_r+0x20>)
 80083f6:	0004      	movs	r4, r0
 80083f8:	0008      	movs	r0, r1
 80083fa:	602b      	str	r3, [r5, #0]
 80083fc:	f000 f8f6 	bl	80085ec <_isatty>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d103      	bne.n	800840c <_isatty_r+0x1c>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d000      	beq.n	800840c <_isatty_r+0x1c>
 800840a:	6023      	str	r3, [r4, #0]
 800840c:	bd70      	pop	{r4, r5, r6, pc}
 800840e:	46c0      	nop			@ (mov r8, r8)
 8008410:	20000854 	.word	0x20000854

08008414 <_sbrk_r>:
 8008414:	2300      	movs	r3, #0
 8008416:	b570      	push	{r4, r5, r6, lr}
 8008418:	4d06      	ldr	r5, [pc, #24]	@ (8008434 <_sbrk_r+0x20>)
 800841a:	0004      	movs	r4, r0
 800841c:	0008      	movs	r0, r1
 800841e:	602b      	str	r3, [r5, #0]
 8008420:	f000 f904 	bl	800862c <_sbrk>
 8008424:	1c43      	adds	r3, r0, #1
 8008426:	d103      	bne.n	8008430 <_sbrk_r+0x1c>
 8008428:	682b      	ldr	r3, [r5, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d000      	beq.n	8008430 <_sbrk_r+0x1c>
 800842e:	6023      	str	r3, [r4, #0]
 8008430:	bd70      	pop	{r4, r5, r6, pc}
 8008432:	46c0      	nop			@ (mov r8, r8)
 8008434:	20000854 	.word	0x20000854

08008438 <memchr>:
 8008438:	b2c9      	uxtb	r1, r1
 800843a:	1882      	adds	r2, r0, r2
 800843c:	4290      	cmp	r0, r2
 800843e:	d101      	bne.n	8008444 <memchr+0xc>
 8008440:	2000      	movs	r0, #0
 8008442:	4770      	bx	lr
 8008444:	7803      	ldrb	r3, [r0, #0]
 8008446:	428b      	cmp	r3, r1
 8008448:	d0fb      	beq.n	8008442 <memchr+0xa>
 800844a:	3001      	adds	r0, #1
 800844c:	e7f6      	b.n	800843c <memchr+0x4>
	...

08008450 <__assert_func>:
 8008450:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008452:	0014      	movs	r4, r2
 8008454:	001a      	movs	r2, r3
 8008456:	4b09      	ldr	r3, [pc, #36]	@ (800847c <__assert_func+0x2c>)
 8008458:	0005      	movs	r5, r0
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	000e      	movs	r6, r1
 800845e:	68d8      	ldr	r0, [r3, #12]
 8008460:	4b07      	ldr	r3, [pc, #28]	@ (8008480 <__assert_func+0x30>)
 8008462:	2c00      	cmp	r4, #0
 8008464:	d101      	bne.n	800846a <__assert_func+0x1a>
 8008466:	4b07      	ldr	r3, [pc, #28]	@ (8008484 <__assert_func+0x34>)
 8008468:	001c      	movs	r4, r3
 800846a:	4907      	ldr	r1, [pc, #28]	@ (8008488 <__assert_func+0x38>)
 800846c:	9301      	str	r3, [sp, #4]
 800846e:	9402      	str	r4, [sp, #8]
 8008470:	002b      	movs	r3, r5
 8008472:	9600      	str	r6, [sp, #0]
 8008474:	f000 f842 	bl	80084fc <fiprintf>
 8008478:	f000 f850 	bl	800851c <abort>
 800847c:	20000194 	.word	0x20000194
 8008480:	08008ba2 	.word	0x08008ba2
 8008484:	08008bdd 	.word	0x08008bdd
 8008488:	08008baf 	.word	0x08008baf

0800848c <_calloc_r>:
 800848c:	b570      	push	{r4, r5, r6, lr}
 800848e:	0c0b      	lsrs	r3, r1, #16
 8008490:	0c15      	lsrs	r5, r2, #16
 8008492:	2b00      	cmp	r3, #0
 8008494:	d11e      	bne.n	80084d4 <_calloc_r+0x48>
 8008496:	2d00      	cmp	r5, #0
 8008498:	d10c      	bne.n	80084b4 <_calloc_r+0x28>
 800849a:	b289      	uxth	r1, r1
 800849c:	b294      	uxth	r4, r2
 800849e:	434c      	muls	r4, r1
 80084a0:	0021      	movs	r1, r4
 80084a2:	f7fe fe45 	bl	8007130 <_malloc_r>
 80084a6:	1e05      	subs	r5, r0, #0
 80084a8:	d01b      	beq.n	80084e2 <_calloc_r+0x56>
 80084aa:	0022      	movs	r2, r4
 80084ac:	2100      	movs	r1, #0
 80084ae:	f7fe f995 	bl	80067dc <memset>
 80084b2:	e016      	b.n	80084e2 <_calloc_r+0x56>
 80084b4:	1c2b      	adds	r3, r5, #0
 80084b6:	1c0c      	adds	r4, r1, #0
 80084b8:	b289      	uxth	r1, r1
 80084ba:	b292      	uxth	r2, r2
 80084bc:	434a      	muls	r2, r1
 80084be:	b29b      	uxth	r3, r3
 80084c0:	b2a1      	uxth	r1, r4
 80084c2:	4359      	muls	r1, r3
 80084c4:	0c14      	lsrs	r4, r2, #16
 80084c6:	190c      	adds	r4, r1, r4
 80084c8:	0c23      	lsrs	r3, r4, #16
 80084ca:	d107      	bne.n	80084dc <_calloc_r+0x50>
 80084cc:	0424      	lsls	r4, r4, #16
 80084ce:	b292      	uxth	r2, r2
 80084d0:	4314      	orrs	r4, r2
 80084d2:	e7e5      	b.n	80084a0 <_calloc_r+0x14>
 80084d4:	2d00      	cmp	r5, #0
 80084d6:	d101      	bne.n	80084dc <_calloc_r+0x50>
 80084d8:	1c14      	adds	r4, r2, #0
 80084da:	e7ed      	b.n	80084b8 <_calloc_r+0x2c>
 80084dc:	230c      	movs	r3, #12
 80084de:	2500      	movs	r5, #0
 80084e0:	6003      	str	r3, [r0, #0]
 80084e2:	0028      	movs	r0, r5
 80084e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080084e8 <malloc>:
 80084e8:	b510      	push	{r4, lr}
 80084ea:	4b03      	ldr	r3, [pc, #12]	@ (80084f8 <malloc+0x10>)
 80084ec:	0001      	movs	r1, r0
 80084ee:	6818      	ldr	r0, [r3, #0]
 80084f0:	f7fe fe1e 	bl	8007130 <_malloc_r>
 80084f4:	bd10      	pop	{r4, pc}
 80084f6:	46c0      	nop			@ (mov r8, r8)
 80084f8:	20000194 	.word	0x20000194

080084fc <fiprintf>:
 80084fc:	b40e      	push	{r1, r2, r3}
 80084fe:	b517      	push	{r0, r1, r2, r4, lr}
 8008500:	4c05      	ldr	r4, [pc, #20]	@ (8008518 <fiprintf+0x1c>)
 8008502:	ab05      	add	r3, sp, #20
 8008504:	cb04      	ldmia	r3!, {r2}
 8008506:	0001      	movs	r1, r0
 8008508:	6820      	ldr	r0, [r4, #0]
 800850a:	9301      	str	r3, [sp, #4]
 800850c:	f7ff fba8 	bl	8007c60 <_vfiprintf_r>
 8008510:	bc1e      	pop	{r1, r2, r3, r4}
 8008512:	bc08      	pop	{r3}
 8008514:	b003      	add	sp, #12
 8008516:	4718      	bx	r3
 8008518:	20000194 	.word	0x20000194

0800851c <abort>:
 800851c:	2006      	movs	r0, #6
 800851e:	b510      	push	{r4, lr}
 8008520:	f000 f82c 	bl	800857c <raise>
 8008524:	2001      	movs	r0, #1
 8008526:	f000 f891 	bl	800864c <_exit>

0800852a <_raise_r>:
 800852a:	b570      	push	{r4, r5, r6, lr}
 800852c:	0004      	movs	r4, r0
 800852e:	000d      	movs	r5, r1
 8008530:	291f      	cmp	r1, #31
 8008532:	d904      	bls.n	800853e <_raise_r+0x14>
 8008534:	2316      	movs	r3, #22
 8008536:	6003      	str	r3, [r0, #0]
 8008538:	2001      	movs	r0, #1
 800853a:	4240      	negs	r0, r0
 800853c:	bd70      	pop	{r4, r5, r6, pc}
 800853e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8008540:	2b00      	cmp	r3, #0
 8008542:	d004      	beq.n	800854e <_raise_r+0x24>
 8008544:	008a      	lsls	r2, r1, #2
 8008546:	189b      	adds	r3, r3, r2
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	2a00      	cmp	r2, #0
 800854c:	d108      	bne.n	8008560 <_raise_r+0x36>
 800854e:	0020      	movs	r0, r4
 8008550:	f000 f830 	bl	80085b4 <_getpid_r>
 8008554:	002a      	movs	r2, r5
 8008556:	0001      	movs	r1, r0
 8008558:	0020      	movs	r0, r4
 800855a:	f000 f819 	bl	8008590 <_kill_r>
 800855e:	e7ed      	b.n	800853c <_raise_r+0x12>
 8008560:	2a01      	cmp	r2, #1
 8008562:	d009      	beq.n	8008578 <_raise_r+0x4e>
 8008564:	1c51      	adds	r1, r2, #1
 8008566:	d103      	bne.n	8008570 <_raise_r+0x46>
 8008568:	2316      	movs	r3, #22
 800856a:	6003      	str	r3, [r0, #0]
 800856c:	2001      	movs	r0, #1
 800856e:	e7e5      	b.n	800853c <_raise_r+0x12>
 8008570:	2100      	movs	r1, #0
 8008572:	0028      	movs	r0, r5
 8008574:	6019      	str	r1, [r3, #0]
 8008576:	4790      	blx	r2
 8008578:	2000      	movs	r0, #0
 800857a:	e7df      	b.n	800853c <_raise_r+0x12>

0800857c <raise>:
 800857c:	b510      	push	{r4, lr}
 800857e:	4b03      	ldr	r3, [pc, #12]	@ (800858c <raise+0x10>)
 8008580:	0001      	movs	r1, r0
 8008582:	6818      	ldr	r0, [r3, #0]
 8008584:	f7ff ffd1 	bl	800852a <_raise_r>
 8008588:	bd10      	pop	{r4, pc}
 800858a:	46c0      	nop			@ (mov r8, r8)
 800858c:	20000194 	.word	0x20000194

08008590 <_kill_r>:
 8008590:	2300      	movs	r3, #0
 8008592:	b570      	push	{r4, r5, r6, lr}
 8008594:	4d06      	ldr	r5, [pc, #24]	@ (80085b0 <_kill_r+0x20>)
 8008596:	0004      	movs	r4, r0
 8008598:	0008      	movs	r0, r1
 800859a:	0011      	movs	r1, r2
 800859c:	602b      	str	r3, [r5, #0]
 800859e:	f000 f82d 	bl	80085fc <_kill>
 80085a2:	1c43      	adds	r3, r0, #1
 80085a4:	d103      	bne.n	80085ae <_kill_r+0x1e>
 80085a6:	682b      	ldr	r3, [r5, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d000      	beq.n	80085ae <_kill_r+0x1e>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd70      	pop	{r4, r5, r6, pc}
 80085b0:	20000854 	.word	0x20000854

080085b4 <_getpid_r>:
 80085b4:	b510      	push	{r4, lr}
 80085b6:	f000 f811 	bl	80085dc <_getpid>
 80085ba:	bd10      	pop	{r4, pc}

080085bc <_close>:
 80085bc:	2258      	movs	r2, #88	@ 0x58
 80085be:	2001      	movs	r0, #1
 80085c0:	4b01      	ldr	r3, [pc, #4]	@ (80085c8 <_close+0xc>)
 80085c2:	4240      	negs	r0, r0
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	4770      	bx	lr
 80085c8:	20000854 	.word	0x20000854

080085cc <_fstat>:
 80085cc:	2258      	movs	r2, #88	@ 0x58
 80085ce:	2001      	movs	r0, #1
 80085d0:	4b01      	ldr	r3, [pc, #4]	@ (80085d8 <_fstat+0xc>)
 80085d2:	4240      	negs	r0, r0
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	4770      	bx	lr
 80085d8:	20000854 	.word	0x20000854

080085dc <_getpid>:
 80085dc:	2258      	movs	r2, #88	@ 0x58
 80085de:	2001      	movs	r0, #1
 80085e0:	4b01      	ldr	r3, [pc, #4]	@ (80085e8 <_getpid+0xc>)
 80085e2:	4240      	negs	r0, r0
 80085e4:	601a      	str	r2, [r3, #0]
 80085e6:	4770      	bx	lr
 80085e8:	20000854 	.word	0x20000854

080085ec <_isatty>:
 80085ec:	2258      	movs	r2, #88	@ 0x58
 80085ee:	4b02      	ldr	r3, [pc, #8]	@ (80085f8 <_isatty+0xc>)
 80085f0:	2000      	movs	r0, #0
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	4770      	bx	lr
 80085f6:	46c0      	nop			@ (mov r8, r8)
 80085f8:	20000854 	.word	0x20000854

080085fc <_kill>:
 80085fc:	2258      	movs	r2, #88	@ 0x58
 80085fe:	2001      	movs	r0, #1
 8008600:	4b01      	ldr	r3, [pc, #4]	@ (8008608 <_kill+0xc>)
 8008602:	4240      	negs	r0, r0
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	4770      	bx	lr
 8008608:	20000854 	.word	0x20000854

0800860c <_lseek>:
 800860c:	2258      	movs	r2, #88	@ 0x58
 800860e:	2001      	movs	r0, #1
 8008610:	4b01      	ldr	r3, [pc, #4]	@ (8008618 <_lseek+0xc>)
 8008612:	4240      	negs	r0, r0
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	4770      	bx	lr
 8008618:	20000854 	.word	0x20000854

0800861c <_read>:
 800861c:	2258      	movs	r2, #88	@ 0x58
 800861e:	2001      	movs	r0, #1
 8008620:	4b01      	ldr	r3, [pc, #4]	@ (8008628 <_read+0xc>)
 8008622:	4240      	negs	r0, r0
 8008624:	601a      	str	r2, [r3, #0]
 8008626:	4770      	bx	lr
 8008628:	20000854 	.word	0x20000854

0800862c <_sbrk>:
 800862c:	4a05      	ldr	r2, [pc, #20]	@ (8008644 <_sbrk+0x18>)
 800862e:	0003      	movs	r3, r0
 8008630:	6811      	ldr	r1, [r2, #0]
 8008632:	2900      	cmp	r1, #0
 8008634:	d101      	bne.n	800863a <_sbrk+0xe>
 8008636:	4904      	ldr	r1, [pc, #16]	@ (8008648 <_sbrk+0x1c>)
 8008638:	6011      	str	r1, [r2, #0]
 800863a:	6810      	ldr	r0, [r2, #0]
 800863c:	18c3      	adds	r3, r0, r3
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	4770      	bx	lr
 8008642:	46c0      	nop			@ (mov r8, r8)
 8008644:	20000864 	.word	0x20000864
 8008648:	20000868 	.word	0x20000868

0800864c <_exit>:
 800864c:	e7fe      	b.n	800864c <_exit>
	...

08008650 <_init>:
 8008650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008652:	46c0      	nop			@ (mov r8, r8)
 8008654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008656:	bc08      	pop	{r3}
 8008658:	469e      	mov	lr, r3
 800865a:	4770      	bx	lr

0800865c <_fini>:
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865e:	46c0      	nop			@ (mov r8, r8)
 8008660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008662:	bc08      	pop	{r3}
 8008664:	469e      	mov	lr, r3
 8008666:	4770      	bx	lr
