[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32079       tick       5821296       1862990       1817810       5821296 
      2  32079       tick       8591472       2797368       2776384       8591472 
      3  32079       tick       8600724       2800900       2784295       8600724 
      4  32079       tick       8613849       2802658       2785404       8613849 
      5  32079       tick       8593414       2798305       2777892       8593414 
      6  32079       tick       8617425       2805123       2788243       8617425 
      7  32079       tick       8601636       2799934       2779191       8601636 
      8  32079       tick       8594016       2797614       2780839       8594016 
      9  32079       tick       8618503       2804950       2788437       8618503 
     10  32079       tick       8575136       2794155       2764281       8575136 
     11  32079       tick       8547491       2785478       2744841       8547491 
     12  32079       tick       8583681       2795710       2775561       8583681 
     13  32079       tick       8599538       2799517       2782718       8599538 
     14  32079       tick       8511818       2773116       2734630       8511818 
     15  32079       tick       8585583       2796720       2760651       8585583 
     16  32079       tick       8584886       2796172       2778331       8584886 
     17  32079       tick       8564667       2790090       2755847       8564667 
     18  32079       tick       8529764       2780473       2731964       8529764 
     19  32079       tick       8534056       2781705       2729834       8534056 
     20  32079       tick       8585111       2795753       2773110       8585111 
     21  32079       tick       8570606       2790194       2772110       8570606 
     22  32079       exit             0             0             0             0 
