#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 13:58:08 2020
# Process ID: 20104
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19920 C:\GitHub\ReconHardware\PynqSoftware\Projects\dynamicXBarMulti\dynamicXBarMulti.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/../AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1224.059 ; gain = 492.695
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Clk
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataIn
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - AddressSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - outputSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferRD_in
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferRD_out
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mStart_in
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mStart_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_1
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_2
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_3
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_4
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <PYNQ_wrap> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.473 ; gain = 107.770
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v]
set_property is_enabled true [get_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v]
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_hwicap_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_hwicap_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_hwicap_2]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_hwicap_3]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells axi_hwicap_4]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]
set_property location {1 100 -859} [get_bd_cells xlconcat_0]
startgroup
set_property location {-462 -867} [get_bd_ports mReady_out]
set_property location {-462 -847} [get_bd_ports mReady_in]
set_property location {-462 -887} [get_bd_ports dataOut]
endgroup
set_property location {-434 -842} [get_bd_ports mReady_out]
set_property location {-435 -869} [get_bd_ports dataOut]
set_property location {-433 -896} [get_bd_ports dataOut]
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports uart_rtl]
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
set_property top top_wrap [current_fileset]
update_compile_order -fileset sources_1
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 -68 -431} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets Clk_Dout] [get_bd_cells Clk]
delete_bd_objs [get_bd_ports Clk]
set_property location {2 905 -829} [get_bd_cells clk_wiz_0]
set_property location {1053 -831} [get_bd_ports clk_out1_0]
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
reset_run PYNQ_wrap_processing_system7_0_0_synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /processing_system7_0/FCLK_RESET0_N(ACTIVE_LOW)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd 
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(64) to net 'xlconcat_0_dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(64) to net 'xlconcat_0_dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/sim/PYNQ_wrap.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataIn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block outputSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferRD_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferRD_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mStart_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mStart_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hw_handoff/PYNQ_wrap.hwh
Generated Block Design Tcl file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hw_handoff/PYNQ_wrap_bd.tcl
Generated Hardware Definition File C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'selectorLength' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:48]
[Sun Sep  6 14:09:06 2020] Launched float_synth_1, floatPynq_synth_1, integer_synth_1, integerPynq_synth_1, fixed_synth_1, PYNQ_wrap_processing_system7_0_0_synth_1, ps_Wrap_ParallelBuffer_0_0_synth_1, ps_Wrap_dataSplit_0_0_synth_1, PYNQ_wrap_clk_wiz_0_0_synth_1...
Run output will be captured here:
float_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/float_synth_1/runme.log
floatPynq_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/floatPynq_synth_1/runme.log
integer_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/runme.log
integerPynq_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integerPynq_synth_1/runme.log
fixed_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/fixed_synth_1/runme.log
PYNQ_wrap_processing_system7_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/PYNQ_wrap_processing_system7_0_0_synth_1/runme.log
ps_Wrap_ParallelBuffer_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/ps_Wrap_ParallelBuffer_0_0_synth_1/runme.log
ps_Wrap_dataSplit_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/ps_Wrap_dataSplit_0_0_synth_1/runme.log
PYNQ_wrap_clk_wiz_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/PYNQ_wrap_clk_wiz_0_0_synth_1/runme.log
[Sun Sep  6 14:09:07 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1922.004 ; gain = 205.035
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 14:20:53 2020...
