<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_CODE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UART_FPGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_FPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_FPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_FPGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_FPGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UART_FPGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_FPGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UART_FPGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UART_FPGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UART_FPGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_FPGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UART_FPGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_FPGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_FPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UART_FPGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UART_FPGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UART_FPGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UART_FPGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UART_FPGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_FPGA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_FPGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_FPGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_FPGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_FPGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_FPGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UART_FPGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_FPGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_FPGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UART_FPGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UART_FPGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_FPGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_FPGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UART_FPGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UART_FPGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_FPGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_UART_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_UART_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_UART_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uart_fpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="uart_fpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="uart_fpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543133627" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543133627" xil_pn:in_ck="3979585004748447182" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BAUD_RATE_GEN.v"/>
      <outfile xil_pn:name="BIN_2_BCD_top.v"/>
      <outfile xil_pn:name="PISO.v"/>
      <outfile xil_pn:name="RECEIVER.v"/>
      <outfile xil_pn:name="RXFSM.v"/>
      <outfile xil_pn:name="SEVEN_SEGMENT_DRIVER.v"/>
      <outfile xil_pn:name="SIPO.v"/>
      <outfile xil_pn:name="TRANSMITTER.v"/>
      <outfile xil_pn:name="TXFSM.v"/>
      <outfile xil_pn:name="TXMUX.v"/>
      <outfile xil_pn:name="UART.v"/>
      <outfile xil_pn:name="UART_FPGA.v"/>
      <outfile xil_pn:name="bin_to_bcd.v"/>
      <outfile xil_pn:name="detect_start.v"/>
      <outfile xil_pn:name="parity_checker.v"/>
      <outfile xil_pn:name="parity_gen.v"/>
      <outfile xil_pn:name="stop_bit_chker.v"/>
      <outfile xil_pn:name="switch_debouncer.v"/>
      <outfile xil_pn:name="test_TRANSMITTER.v"/>
      <outfile xil_pn:name="test_UART.v"/>
    </transform>
    <transform xil_pn:end_ts="1543133627" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3180981649674452878" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543133627" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6970735019960414516" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543133627" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7207355225548485532" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543133627" xil_pn:in_ck="3979585004748447182" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BAUD_RATE_GEN.v"/>
      <outfile xil_pn:name="BIN_2_BCD_top.v"/>
      <outfile xil_pn:name="PISO.v"/>
      <outfile xil_pn:name="RECEIVER.v"/>
      <outfile xil_pn:name="RXFSM.v"/>
      <outfile xil_pn:name="SEVEN_SEGMENT_DRIVER.v"/>
      <outfile xil_pn:name="SIPO.v"/>
      <outfile xil_pn:name="TRANSMITTER.v"/>
      <outfile xil_pn:name="TXFSM.v"/>
      <outfile xil_pn:name="TXMUX.v"/>
      <outfile xil_pn:name="UART.v"/>
      <outfile xil_pn:name="UART_FPGA.v"/>
      <outfile xil_pn:name="bin_to_bcd.v"/>
      <outfile xil_pn:name="detect_start.v"/>
      <outfile xil_pn:name="parity_checker.v"/>
      <outfile xil_pn:name="parity_gen.v"/>
      <outfile xil_pn:name="stop_bit_chker.v"/>
      <outfile xil_pn:name="switch_debouncer.v"/>
      <outfile xil_pn:name="test_TRANSMITTER.v"/>
      <outfile xil_pn:name="test_UART.v"/>
    </transform>
    <transform xil_pn:end_ts="1543133632" xil_pn:in_ck="3979585004748447182" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1160155013500976805" xil_pn:start_ts="1543133627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_UART_beh.prj"/>
      <outfile xil_pn:name="test_UART_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543133632" xil_pn:in_ck="6007822009903762506" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7194444106782803816" xil_pn:start_ts="1543133632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_UART_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8273556993074547246" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7207355225548485532" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4260540747580962384" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625612" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2453423271754518042" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521625642" xil_pn:in_ck="7078720357375744719" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1326380114954435217" xil_pn:start_ts="1521625612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_FPGA.lso"/>
      <outfile xil_pn:name="UART_FPGA.ngc"/>
      <outfile xil_pn:name="UART_FPGA.ngr"/>
      <outfile xil_pn:name="UART_FPGA.prj"/>
      <outfile xil_pn:name="UART_FPGA.stx"/>
      <outfile xil_pn:name="UART_FPGA.syr"/>
      <outfile xil_pn:name="UART_FPGA.xst"/>
      <outfile xil_pn:name="UART_FPGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521625642" xil_pn:in_ck="5116231006824" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232593731764485" xil_pn:start_ts="1521625642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1521625653" xil_pn:in_ck="3394348722949410343" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4518732107461257665" xil_pn:start_ts="1521625642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_FPGA.bld"/>
      <outfile xil_pn:name="UART_FPGA.ngd"/>
      <outfile xil_pn:name="UART_FPGA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521625676" xil_pn:in_ck="3394350129358028584" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1521625653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_FPGA.pcf"/>
      <outfile xil_pn:name="UART_FPGA_map.map"/>
      <outfile xil_pn:name="UART_FPGA_map.mrp"/>
      <outfile xil_pn:name="UART_FPGA_map.ncd"/>
      <outfile xil_pn:name="UART_FPGA_map.ngm"/>
      <outfile xil_pn:name="UART_FPGA_map.xrpt"/>
      <outfile xil_pn:name="UART_FPGA_summary.xml"/>
      <outfile xil_pn:name="UART_FPGA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521625707" xil_pn:in_ck="2273628519076394817" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1521625676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_FPGA.ncd"/>
      <outfile xil_pn:name="UART_FPGA.pad"/>
      <outfile xil_pn:name="UART_FPGA.par"/>
      <outfile xil_pn:name="UART_FPGA.ptwx"/>
      <outfile xil_pn:name="UART_FPGA.unroutes"/>
      <outfile xil_pn:name="UART_FPGA.xpi"/>
      <outfile xil_pn:name="UART_FPGA_pad.csv"/>
      <outfile xil_pn:name="UART_FPGA_pad.txt"/>
      <outfile xil_pn:name="UART_FPGA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521625717" xil_pn:in_ck="-2388482155514346436" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1521625707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="UART_FPGA.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="uart_fpga.bgn"/>
      <outfile xil_pn:name="uart_fpga.bit"/>
      <outfile xil_pn:name="uart_fpga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521627445" xil_pn:in_ck="-2688405388271480058" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1521627443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1521625707" xil_pn:in_ck="3394164483420420772" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1521625700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_FPGA.twr"/>
      <outfile xil_pn:name="UART_FPGA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
