5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd case1.1.vcd -o case1.1.cdd -v case1.1.v
3 0 $root $root NA 0 0 1
3 0 main main case1.1.v 1 32 1
2 1 6 110015 b 1 c 0 0 clock
2 2 6 9000f 0 2a 20000 0 0 1 2 2
2 3 6 90015 11 27 2100a 1 2 1 2 2
2 4 8 40007 1 0 20004 0 0 1 4 0
2 5 7 80008 7 1 e 0 0 a
2 6 8 0 5 2d 2014e 4 5 1 2 1102
2 7 9 40007 1 0 20008 0 0 1 4 1
2 8 9 0 2 2d 2020a 7 5 1 2 1002
2 9 10 0 0 30 24002 0 0 1 2 2
2 10 10 140017 0 0 20010 0 0 1 4 2
2 11 10 f000f 0 1 400 0 0 b
2 12 10 f0017 0 38 6022 10 11
2 13 9 140017 1 0 20004 0 0 1 4 0
2 14 9 f000f 0 1 400 0 0 b
2 15 9 f0017 2 38 6006 13 14
2 16 8 140017 1 0 20008 0 0 1 4 1
2 17 8 f000f 0 1 400 0 0 b
2 18 8 f0017 3 38 600a 16 17
1 clock 3 30004 1 0 0 0 1 1 1102
1 a 4 30004 1 0 0 0 1 1 1102
1 b 4 30007 1 0 0 0 1 1 1102
4 12 3 3
4 9 12 3
4 15 3 3
4 8 15 9
4 18 3 3
4 6 18 8
4 3 6 0
3 1 main.$u0 main.$u0 case1.1.v 0 20 1
3 1 main.$u1 main.$u1 case1.1.v 0 30 1
