$date
	Thu Aug 25 13:37:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module iiitb_sqd_1010_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 2 % cst [1:0] $end
$var reg 2 & nst [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
1#
0"
x!
$end
#5000
b1 &
0!
b0 %
1"
#10000
b0 &
0"
0$
0#
#15000
1"
#20000
b1 &
0"
1#
#25000
b0 &
b1 %
1"
#30000
b10 &
0"
0#
#35000
b0 &
b10 %
1"
#40000
b11 &
0"
1#
#45000
b1 &
b11 %
1"
#50000
b0 &
0"
0#
#55000
1!
b0 %
1"
#60000
b1 &
0"
1#
#65000
b0 &
0!
b1 %
1"
#70000
b10 &
0"
0#
#75000
b10 %
b11 &
1"
1#
#80000
0"
