<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR/NGS: High-Performance Configurable Hardware Using Liquid Architecture</AwardTitle>
<AwardEffectiveDate>09/15/2003</AwardEffectiveDate>
<AwardExpirationDate>08/31/2007</AwardExpirationDate>
<AwardTotalIntnAmount>494779.00</AwardTotalIntnAmount>
<AwardAmount>512779</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>David Du</SignBlockName>
</ProgramOfficer>
<AbstractNarration>With advances in VLSI fabrication and chip placement and routing technology, the area&lt;br/&gt;consumed by a CPU and its traditional on-chip components has shrunk to the point of liberating significant chip area. Meanwhile, the use of reconfigurable logic such as Field-Programmable Gate Array (FPGA) devices is increasing, due to improvements in the speed and capacity of those devices.   While commodity processors perform well for most applications, such processors&lt;br/&gt;cannot deliver the performance of a more customized approach. On the other hand, the cost of developing application-specific processors is quite expensive, and therefore not worthwhile unless many parts can be sold.  Reconfigurable hardware offers an economical alternative to obtaining high performance, so that commodity processors of the future might enjoy increasingly greater levels of reconfigurability. This could bring customized logic within the reach of low-volume, high-performance applications. However, software and architectural innovations are required to make this happen.  We propose to bring the advantages of custom logic to low-volume but high-performance applications by semiautomatically generating customized reconfigurable logic. By coupling soft-core commodity processors with reconfigurable logic, an application is essentially offered a liquid architecture, where the definition&lt;br/&gt;and implementation of the computer's instruction set, its coprocessors' functionality, and its supporting structures can be easily changed.  With proper software support, liquid architectures can improve the performance of many kinds of applications,&lt;br/&gt;ranging from high-performance, scientific calculations to low-power, embedded systems. Our&lt;br/&gt;research aims to develop the software infrastructure and methodologies needed to obtain high performance of applications on reconfigurable hardware deployed in diverse settings. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/03/2003</MinAmdLetterDate>
<MaxAmdLetterDate>08/12/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0313203</AwardID>
<Investigator>
<FirstName>Roger</FirstName>
<LastName>Chamberlain</LastName>
<EmailAddress>roger@wustl.edu</EmailAddress>
<StartDate>09/03/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Ron</FirstName>
<LastName>Cytron</LastName>
<EmailAddress>cytron@cs.wustl.edu</EmailAddress>
<StartDate>09/03/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>John</FirstName>
<LastName>Lockwood</LastName>
<EmailAddress>jwlockwd@stanford.edu</EmailAddress>
<StartDate>09/03/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Jason</FirstName>
<LastName>Fritts</LastName>
<EmailAddress>jfritts@slu.edu</EmailAddress>
<StartDate>09/03/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Washington University</Name>
<CityName>Saint Louis</CityName>
<ZipCode>631304862</ZipCode>
<PhoneNumber>3147474134</PhoneNumber>
<StreetAddress>CAMPUS BOX 1054</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Missouri</StateName>
<StateCode>MO</StateCode>
</Institution>
<FoaInformation>
<Code>0000099</Code>
<Name>Other Applications NEC</Name>
</FoaInformation>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1640</Code>
<Text>Information Technology Researc</Text>
</ProgramElement>
<ProgramElement>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code/>
<Text/>
</ProgramReference>
<ProgramReference>
<Code>1652</Code>
<Text>HIGH END COMPUTATION AND INFRASTRUCTURE</Text>
</ProgramReference>
<ProgramReference>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>2884</Code>
<Text>NEXT GENERATION SOFTWARE PROGR</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
