$date
	Wed Oct 26 09:12:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mul_tb $end
$var wire 4 ! O [3:0] $end
$var reg 4 " I1 [3:0] $end
$var reg 4 # I2 [3:0] $end
$var reg 4 $ I3 [3:0] $end
$var reg 4 % I4 [3:0] $end
$var reg 2 & S [1:0] $end
$scope module uut $end
$var wire 4 ' I1 [3:0] $end
$var wire 4 ( I2 [3:0] $end
$var wire 4 ) I3 [3:0] $end
$var wire 4 * I4 [3:0] $end
$var wire 2 + S [1:0] $end
$var wire 4 , O [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 ,
b0 +
b1111 *
b111 )
b11 (
b1 '
b0 &
b1111 %
b111 $
b11 #
b1 "
b1 !
$end
#40000
b11 !
b11 ,
b1 &
b1 +
#80000
b111 !
b111 ,
b10 &
b10 +
#120000
b1111 !
b1111 ,
b11 &
b11 +
#160000
