INFO: [VRFC 10-163] Analyzing VHDL file "/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/487_final_project/487_final_project.srcs/sources_1/new/tb_redundant_adder_tree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_redundant_adder_tree'
