

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Wed Jul  2 18:41:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.810 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118414|   132027|  0.947 ms|  1.056 ms|  118415|  132028|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 9 
8 --> 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 1732584193, i32 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:144->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 21 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln149 = store i32 0, i32 %sha_info_count_lo" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:149->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 22 'store' 'store_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 0, i32 %sha_info_count_hi" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:150->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 23 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln145 = store i32 4023233417, i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:145->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 26 'store' 'store_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln146 = store i32 2562383102, i32 2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:146->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 27 'store' 'store_ln146' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/SHA/temp/directives.tcl:14]   --->   Operation 28 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:196]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%store_ln147 = store i32 271733878, i32 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:147->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 36 'store' 'store_ln147' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln148 = store i32 3285377520, i32 4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:148->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213]   --->   Operation 37 'store' 'store_ln148' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 38 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.13>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 40 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 41 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 42 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 43 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 44 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:218]   --->   Operation 45 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:218]   --->   Operation 46 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 47 'store' 'store_ln201' <Predicate = (!icmp_ln216)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:175->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 48 'load' 'lo_bit_count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:178->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 49 'partselect' 'count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %count" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 50 'zext' 'zext_ln179' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 51 'getelementptr' 'sha_info_data_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.69ns)   --->   "%store_ln179 = store i32 128, i4 %sha_info_data_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 52 'store' 'store_ln179' <Predicate = (icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 53 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:218]   --->   Operation 53 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 54 [2/2] (2.64ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:220]   --->   Operation 54 'call' 'call_ln220' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:217]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 56 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:220]   --->   Operation 57 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216]   --->   Operation 58 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.81>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:176->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 59 'load' 'hi_bit_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %count" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:174->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 60 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln174, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 61 'add' 'count_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i7 %count_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:174->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 62 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%icmp_ln181 = icmp_ugt  i7 %count_1, i7 56" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:181->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 63 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %if.else.i, void %if.then.i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:181->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 64 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.70ns)   --->   "%sub_ln186 = sub i7 55, i7 %zext_ln174" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:186->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 65 'sub' 'sub_ln186' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (3.39ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:186->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 66 'call' 'call_ln186' <Predicate = (!icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.12ns)   --->   "%xor_ln182 = xor i6 %count, i6 63" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:182->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 67 'xor' 'xor_ln182' <Predicate = (icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i6 %xor_ln182" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:182->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 68 'zext' 'zext_ln182' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (3.39ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:182->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 69 'call' 'call_ln182' <Predicate = (icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:186->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 70 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:182->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 72 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:183->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 73 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:183->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 74 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.39>
ST_12 : Operation 75 [2/2] (3.39ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:184->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 75 'call' 'call_ln184' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:184->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 76 'call' 'call_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln185 = br void %sha_final.exit" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:185->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 77 'br' 'br_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.69>
ST_14 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln189 = store i32 %hi_bit_count, i32 14" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:189->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 78 'store' 'store_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 79 [1/1] (0.69ns)   --->   "%store_ln190 = store i32 %lo_bit_count, i32 15" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:190->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 79 'store' 'store_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:191->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 80 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:191->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223]   --->   Operation 81 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:229]   --->   Operation 84 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:144->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213) of constant 1732584193 on array 'sha_info_digest' [19]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln145', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:145->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213) of constant 4023233417 on array 'sha_info_digest' [20]  (0.699 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln147', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:147->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:213) of constant 271733878 on array 'sha_info_digest' [22]  (0.699 ns)

 <State 4>: 1.135ns
The critical path consists of the following:
	'load' operation 2 bit ('j', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216) on local variable 'j', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201 [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln216', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:216) [30]  (0.436 ns)
	'store' operation 0 bit ('store_ln179', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) of constant 128 on array 'sha_info_data' [52]  (0.699 ns)

 <State 5>: 3.339ns
The critical path consists of the following:
	'load' operation 32 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:218) on array 'in_i' [39]  (0.699 ns)
	'call' operation 0 bit ('call_ln220', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:220) to 'sha_update' [40]  (2.640 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 4.810ns
The critical path consists of the following:
	'add' operation 7 bit ('count', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:179->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) [48]  (0.706 ns)
	'icmp' operation 1 bit ('icmp_ln181', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:181->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) [53]  (0.706 ns)
	'call' operation 0 bit ('call_ln186', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:186->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) to 'local_memset' [57]  (3.398 ns)
	blocking operation 8.88178e-16 ns on control path)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 3.398ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln184', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:184->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) to 'local_memset' [64]  (3.398 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln189', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:189->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223) of variable 'hi_bit_count', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:176->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:223 on array 'sha_info_data' [67]  (0.699 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
