// Seed: 3806859223
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always
    if (1'b0) begin
      id_1 = id_3;
    end else begin
      id_2 <= 1;
      id_1 <= 1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) id_6 <= 1;
  module_0(
      id_6, id_6
  );
endmodule
