<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from JSON register descriptions-->
  <register_group name="SIG">
    <gui_name language="en">SIG</gui_name>
    <description language="en">Software Interrupt Control</description>
    <register access="WO" name="STIR" offset="0xE000EF00" size="4">
      <gui_name language="en">Software Triggered Interrupt Register</gui_name>
      <description language="en">Provides a mechanism for software to generate an interrupt</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">Interrupt ID</description>
        <definition>[8:0]</definition>
      </bitField>
    </register>
  </register_group>
</register_list>