<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 255</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page255-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a255.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;11-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 11</p>
<p style="position:absolute;top:120px;left:531px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL®</p>
<p style="position:absolute;top:144px;left:331px;white-space:nowrap" class="ft01">STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2)</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft05">The&#160;streaming SIMD&#160;extensions&#160;2 (SSE2)&#160;were introduced&#160;into&#160;the IA-32 architecture in&#160;the&#160;Pentium&#160;4&#160;and Intel&#160;<br/>Xeon&#160;processors. These extensions&#160;enhance the performance of&#160;IA-32 processors for advanced&#160;3-D graphics, video&#160;<br/>decoding/encoding,&#160;speech recognition,&#160;E-commerce,&#160;Internet, scientific, and engineering applications.&#160;<br/>This chapter describes the SSE2 extensions and provides information to assist in writing application programs that&#160;<br/>use&#160;these&#160;and the&#160;SSE extensions.&#160;</p>
<p style="position:absolute;top:339px;left:68px;white-space:nowrap" class="ft03">11.1&#160;</p>
<p style="position:absolute;top:339px;left:147px;white-space:nowrap" class="ft03">OVERVIEW OF&#160;SSE2 EXTENSIONS</p>
<p style="position:absolute;top:375px;left:68px;white-space:nowrap" class="ft05">SSE2&#160;extensions&#160;use&#160;the&#160;single&#160;instruction multiple&#160;data&#160;(SIMD)&#160;execution model that&#160;is used with MMX technology&#160;<br/>and SSE extensions. They extend this model with support for&#160;packed double-precision floating-point values&#160;and&#160;for&#160;<br/>128-bit packed integers.<br/>If&#160;CPUID.01H:EDX.SSE2[bit&#160;26] = 1,&#160;SSE2&#160;extensions are present.<br/>SSE2&#160;extensions add the following&#160;features&#160;to&#160;the&#160;IA-32 architecture,&#160;while&#160;maintaining backward compatibility&#160;<br/>with all&#160;existing IA-32 processors,&#160;applications and&#160;operating systems.</p>
<p style="position:absolute;top:494px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:495px;left:93px;white-space:nowrap" class="ft08">Six&#160;data types:&#160;<br/>—&#160;128-bit packed&#160;double-precision&#160;floating-point&#160;(two&#160;IEEE&#160;Standard 754&#160;double-precision floating-point&#160;</p>
<p style="position:absolute;top:532px;left:119px;white-space:nowrap" class="ft02">values packed into a&#160;double&#160;quadword)</p>
<p style="position:absolute;top:553px;left:93px;white-space:nowrap" class="ft09">—&#160;128-bit packed&#160;byte integers<br/>—&#160;128-bit&#160;packed&#160;word integers<br/>—&#160;128-bit&#160;packed doubleword integers<br/>—&#160;128-bit&#160;packed quadword integers</p>
<p style="position:absolute;top:638px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:639px;left:93px;white-space:nowrap" class="ft08">Instructions to&#160;support&#160;the additional data&#160;types&#160;and extend existing&#160;SIMD integer&#160;operations:<br/>—&#160;Packed and&#160;scalar double-precision&#160;floating-point instructions<br/>—&#160;Additional 64-bit&#160;and 128-bit SIMD&#160;integer instructions<br/>—&#160;128-bit versions of&#160;SIMD&#160;integer instructions introduced with the&#160;MMX technology&#160;and the&#160;SSE extensions<br/>—&#160;Additional cacheability-control and&#160;instruction-ordering instructions</p>
<p style="position:absolute;top:745px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:745px;left:93px;white-space:nowrap" class="ft09">Modifications to&#160;existing IA-32 instructions to&#160;support&#160;SSE2 features:<br/>—&#160;Extensions and&#160;modifications to&#160;the CPUID&#160;instruction<br/>—&#160;Modifications to&#160;the RDPMC instruction</p>
<p style="position:absolute;top:811px;left:68px;white-space:nowrap" class="ft02">These new&#160;features&#160;extend&#160;the&#160;IA-32&#160;architecture’s&#160;SIMD programming model in three&#160;important&#160;ways:</p>
<p style="position:absolute;top:833px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:834px;left:93px;white-space:nowrap" class="ft05">They&#160;provide&#160;the ability to&#160;perform SIMD operations on&#160;pairs&#160;of packed&#160;double-precision&#160;floating-point values.&#160;<br/>This permits higher&#160;precision&#160;computations to be carried out in&#160;XMM registers, which&#160;enhances&#160;processor&#160;<br/>performance&#160;in&#160;scientific and&#160;engineering applications&#160;and&#160;in applications that&#160;use advanced 3-D&#160;geometry&#160;<br/>techniques (such as&#160;ray tracing).&#160;Additional flexibility&#160;is&#160;provided&#160;with instructions that&#160;operate on&#160;single&#160;<br/>(scalar) double-precision&#160;floating-point values&#160;located in&#160;the low quadword&#160;of an XMM register.&#160;</p>
<p style="position:absolute;top:922px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:922px;left:93px;white-space:nowrap" class="ft05">They provide the ability to operate on 128-bit packed&#160;integers (bytes, words, doublewords, and quadwords)&#160;in&#160;<br/>XMM registers. This&#160;provides&#160;greater flexibility&#160;and greater&#160;throughput when&#160;performing SIMD&#160;operations&#160;on&#160;<br/>packed integers. The&#160;capability is&#160;particularly useful&#160;for applications&#160;such&#160;as RSA authentication and RC5&#160;<br/>encryption. Using the&#160;full set&#160;of SIMD registers, data&#160;types, and instructions provided with&#160;the MMX technology&#160;<br/>and&#160;SSE/SSE2&#160;extensions,&#160;programmers can&#160;develop&#160;algorithms that&#160;finely&#160;mix&#160;packed&#160;single- and&#160;double-<br/>precision floating-point&#160;data&#160;and 64- and&#160;128-bit packed&#160;integer data.&#160;</p>
<p style="position:absolute;top:1027px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1027px;left:93px;white-space:nowrap" class="ft05">SSE2&#160;extensions enhance&#160;the support introduced with SSE&#160;extensions&#160;for&#160;controlling the&#160;cacheability of SIMD&#160;<br/>data.&#160;SSE2&#160;cache&#160;control instructions&#160;provide the ability to stream data in&#160;and&#160;out of the&#160;XMM&#160;registers without&#160;<br/>polluting the&#160;caches&#160;and the&#160;ability&#160;to prefetch data&#160;before&#160;it is&#160;actually used.</p>
</div>
</body>
</html>
