

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri May 31 23:20:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       array_reshape
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.952|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  761|  761|  761|  761|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1   |  760|  760|       152|          -|          -|     5|    no    |
        | + LOOP_2  |  150|  150|        30|          -|          -|     5|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i512]* %max_pool_out), !map !7"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([13 x i1024]* %flat_array), !map !89"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @flat_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %LOOP_1_end ]"   --->   Operation 37 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %LOOP_1_end ]"   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [flat/flat.cpp:6]   --->   Operation 39 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [flat/flat.cpp:6]   --->   Operation 41 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %4, label %LOOP_1_begin" [flat/flat.cpp:6]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:7]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:7]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [flat/flat.cpp:15]   --->   Operation 45 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %r_0 to i6" [flat/flat.cpp:14]   --->   Operation 46 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [flat/flat.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %tmp_s to i6" [flat/flat.cpp:14]   --->   Operation 48 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln14_22 = add i6 %zext_ln14, %zext_ln14_1" [flat/flat.cpp:14]   --->   Operation 49 'add' 'add_ln14_22' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %2" [flat/flat.cpp:9]   --->   Operation 50 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [flat/flat.cpp:19]   --->   Operation 51 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %LOOP_1_begin ], [ %add_ln15, %3 ]" [flat/flat.cpp:15]   --->   Operation 52 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %LOOP_1_begin ], [ %c, %3 ]"   --->   Operation 53 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [flat/flat.cpp:9]   --->   Operation 54 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [flat/flat.cpp:9]   --->   Operation 56 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %LOOP_1_end, label %3" [flat/flat.cpp:9]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i3 %c_0 to i6" [flat/flat.cpp:14]   --->   Operation 58 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln14_23 = add i6 %add_ln14_22, %zext_ln14_3" [flat/flat.cpp:14]   --->   Operation 59 'add' 'add_ln14_23' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i6 %add_ln14_23 to i64" [flat/flat.cpp:14]   --->   Operation 60 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [25 x i512]* %max_pool_out, i64 0, i64 %zext_ln14_4" [flat/flat.cpp:14]   --->   Operation 61 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%max_pool_out_load = load i512* %max_pool_out_addr, align 8" [flat/flat.cpp:14]   --->   Operation 62 'load' 'max_pool_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %i_1, i32 5, i32 8)" [flat/flat.cpp:14]   --->   Operation 63 'partselect' 'lshr_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i4 %lshr_ln to i64" [flat/flat.cpp:14]   --->   Operation 64 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_2" [flat/flat.cpp:14]   --->   Operation 65 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%flat_array_load = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 66 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp) nounwind" [flat/flat.cpp:18]   --->   Operation 67 'specregionend' 'empty_27' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 68 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.9>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%max_pool_out_load = load i512* %max_pool_out_addr, align 8" [flat/flat.cpp:14]   --->   Operation 69 'load' 'max_pool_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14)   --->   "%trunc_ln14 = trunc i512 %max_pool_out_load to i32" [flat/flat.cpp:14]   --->   Operation 70 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i9 %i_1 to i5" [flat/flat.cpp:14]   --->   Operation 71 'trunc' 'trunc_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%flat_array_load = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 72 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln14_1, i5 0)" [flat/flat.cpp:14]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_11 = or i10 %shl_ln, 31" [flat/flat.cpp:14]   --->   Operation 74 'or' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.77ns)   --->   "%icmp_ln14 = icmp ugt i10 %shl_ln, %empty_11" [flat/flat.cpp:14]   --->   Operation 75 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i10 %shl_ln to i11" [flat/flat.cpp:14]   --->   Operation 76 'zext' 'zext_ln14_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i10 %empty_11 to i11" [flat/flat.cpp:14]   --->   Operation 77 'zext' 'zext_ln14_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14)   --->   "%zext_ln14_13 = zext i32 %trunc_ln14 to i1024" [flat/flat.cpp:14]   --->   Operation 78 'zext' 'zext_ln14_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14)   --->   "%xor_ln14 = xor i11 %zext_ln14_7, 1023" [flat/flat.cpp:14]   --->   Operation 79 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%select_ln14 = select i1 %icmp_ln14, i11 %zext_ln14_7, i11 %zext_ln14_9" [flat/flat.cpp:14]   --->   Operation 80 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%select_ln14_1 = select i1 %icmp_ln14, i11 %zext_ln14_9, i11 %zext_ln14_7" [flat/flat.cpp:14]   --->   Operation 81 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14)   --->   "%select_ln14_2 = select i1 %icmp_ln14, i11 %xor_ln14, i11 %zext_ln14_7" [flat/flat.cpp:14]   --->   Operation 82 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%xor_ln14_1 = xor i11 %select_ln14, 1023" [flat/flat.cpp:14]   --->   Operation 83 'xor' 'xor_ln14_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14)   --->   "%zext_ln14_14 = zext i11 %select_ln14_2 to i1024" [flat/flat.cpp:14]   --->   Operation 84 'zext' 'zext_ln14_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%zext_ln14_16 = zext i11 %select_ln14_1 to i1024" [flat/flat.cpp:14]   --->   Operation 85 'zext' 'zext_ln14_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%zext_ln14_18 = zext i11 %xor_ln14_1 to i1024" [flat/flat.cpp:14]   --->   Operation 86 'zext' 'zext_ln14_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14 = shl i1024 %zext_ln14_13, %zext_ln14_14" [flat/flat.cpp:14]   --->   Operation 87 'shl' 'shl_ln14' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_6)   --->   "%tmp_1 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 88 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_6)   --->   "%select_ln14_3 = select i1 %icmp_ln14, i1024 %tmp_1, i1024 %shl_ln14" [flat/flat.cpp:14]   --->   Operation 89 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%shl_ln14_15 = shl i1024 -1, %zext_ln14_16" [flat/flat.cpp:14]   --->   Operation 90 'shl' 'shl_ln14_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%lshr_ln14 = lshr i1024 -1, %zext_ln14_18" [flat/flat.cpp:14]   --->   Operation 91 'lshr' 'lshr_ln14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14 = and i1024 %shl_ln14_15, %lshr_ln14" [flat/flat.cpp:14]   --->   Operation 92 'and' 'and_ln14' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_6)   --->   "%xor_ln14_2 = xor i1024 %and_ln14, -1" [flat/flat.cpp:14]   --->   Operation 93 'xor' 'xor_ln14_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_6)   --->   "%and_ln14_1 = and i1024 %flat_array_load, %xor_ln14_2" [flat/flat.cpp:14]   --->   Operation 94 'and' 'and_ln14_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_6)   --->   "%and_ln14_2 = and i1024 %select_ln14_3, %and_ln14" [flat/flat.cpp:14]   --->   Operation 95 'and' 'and_ln14_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_6 = or i1024 %and_ln14_1, %and_ln14_2" [flat/flat.cpp:14]   --->   Operation 96 'or' 'or_ln14_6' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_16)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 32, i32 63)" [flat/flat.cpp:14]   --->   Operation 97 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln14_1 = or i5 %trunc_ln14_1, 1" [flat/flat.cpp:14]   --->   Operation 98 'or' 'or_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln14_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_1, i5 0)" [flat/flat.cpp:14]   --->   Operation 99 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_12 = or i10 %shl_ln14_1, 31" [flat/flat.cpp:14]   --->   Operation 100 'or' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.77ns)   --->   "%icmp_ln14_1 = icmp ugt i10 %shl_ln14_1, %empty_12" [flat/flat.cpp:14]   --->   Operation 101 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i10 %shl_ln14_1 to i11" [flat/flat.cpp:14]   --->   Operation 102 'zext' 'zext_ln14_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i10 %empty_12 to i11" [flat/flat.cpp:14]   --->   Operation 103 'zext' 'zext_ln14_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_16)   --->   "%zext_ln14_26 = zext i32 %tmp_3 to i1024" [flat/flat.cpp:14]   --->   Operation 104 'zext' 'zext_ln14_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_16)   --->   "%xor_ln14_3 = xor i11 %zext_ln14_22, 1023" [flat/flat.cpp:14]   --->   Operation 105 'xor' 'xor_ln14_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%select_ln14_4 = select i1 %icmp_ln14_1, i11 %zext_ln14_22, i11 %zext_ln14_24" [flat/flat.cpp:14]   --->   Operation 106 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%select_ln14_5 = select i1 %icmp_ln14_1, i11 %zext_ln14_24, i11 %zext_ln14_22" [flat/flat.cpp:14]   --->   Operation 107 'select' 'select_ln14_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_16)   --->   "%select_ln14_6 = select i1 %icmp_ln14_1, i11 %xor_ln14_3, i11 %zext_ln14_22" [flat/flat.cpp:14]   --->   Operation 108 'select' 'select_ln14_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%xor_ln14_4 = xor i11 %select_ln14_4, 1023" [flat/flat.cpp:14]   --->   Operation 109 'xor' 'xor_ln14_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_16)   --->   "%zext_ln14_28 = zext i11 %select_ln14_6 to i1024" [flat/flat.cpp:14]   --->   Operation 110 'zext' 'zext_ln14_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%zext_ln14_29 = zext i11 %select_ln14_5 to i1024" [flat/flat.cpp:14]   --->   Operation 111 'zext' 'zext_ln14_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%zext_ln14_30 = zext i11 %xor_ln14_4 to i1024" [flat/flat.cpp:14]   --->   Operation 112 'zext' 'zext_ln14_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_16 = shl i1024 %zext_ln14_26, %zext_ln14_28" [flat/flat.cpp:14]   --->   Operation 113 'shl' 'shl_ln14_16' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_7)   --->   "%tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_16, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 114 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_7)   --->   "%select_ln14_7 = select i1 %icmp_ln14_1, i1024 %tmp_2, i1024 %shl_ln14_16" [flat/flat.cpp:14]   --->   Operation 115 'select' 'select_ln14_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%shl_ln14_17 = shl i1024 -1, %zext_ln14_29" [flat/flat.cpp:14]   --->   Operation 116 'shl' 'shl_ln14_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_3)   --->   "%lshr_ln14_11 = lshr i1024 -1, %zext_ln14_30" [flat/flat.cpp:14]   --->   Operation 117 'lshr' 'lshr_ln14_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_3 = and i1024 %shl_ln14_17, %lshr_ln14_11" [flat/flat.cpp:14]   --->   Operation 118 'and' 'and_ln14_3' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_7)   --->   "%xor_ln14_5 = xor i1024 %and_ln14_3, -1" [flat/flat.cpp:14]   --->   Operation 119 'xor' 'xor_ln14_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_7)   --->   "%and_ln14_4 = and i1024 %or_ln14_6, %xor_ln14_5" [flat/flat.cpp:14]   --->   Operation 120 'and' 'and_ln14_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_7)   --->   "%and_ln14_5 = and i1024 %select_ln14_7, %and_ln14_3" [flat/flat.cpp:14]   --->   Operation 121 'and' 'and_ln14_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_7 = or i1024 %and_ln14_4, %and_ln14_5" [flat/flat.cpp:14]   --->   Operation 122 'or' 'or_ln14_7' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_7, i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_18)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 64, i32 95)" [flat/flat.cpp:14]   --->   Operation 124 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.78ns)   --->   "%add_ln14_11 = add i5 1, %or_ln14_1" [flat/flat.cpp:14]   --->   Operation 125 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln14_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_11, i5 0)" [flat/flat.cpp:14]   --->   Operation 126 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty_13 = or i10 %shl_ln14_2, 31" [flat/flat.cpp:14]   --->   Operation 127 'or' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.77ns)   --->   "%icmp_ln14_2 = icmp ugt i10 %shl_ln14_2, %empty_13" [flat/flat.cpp:14]   --->   Operation 128 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i10 %shl_ln14_2 to i11" [flat/flat.cpp:14]   --->   Operation 129 'zext' 'zext_ln14_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_18)   --->   "%zext_ln14_33 = zext i32 %tmp_5 to i1024" [flat/flat.cpp:14]   --->   Operation 130 'zext' 'zext_ln14_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_18)   --->   "%xor_ln14_6 = xor i11 %zext_ln14_31, 1023" [flat/flat.cpp:14]   --->   Operation 131 'xor' 'xor_ln14_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_18)   --->   "%select_ln14_10 = select i1 %icmp_ln14_2, i11 %xor_ln14_6, i11 %zext_ln14_31" [flat/flat.cpp:14]   --->   Operation 132 'select' 'select_ln14_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_18)   --->   "%zext_ln14_34 = zext i11 %select_ln14_10 to i1024" [flat/flat.cpp:14]   --->   Operation 133 'zext' 'zext_ln14_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_18 = shl i1024 %zext_ln14_33, %zext_ln14_34" [flat/flat.cpp:14]   --->   Operation 134 'shl' 'shl_ln14_18' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_20)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 96, i32 127)" [flat/flat.cpp:14]   --->   Operation 135 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln14_3 = or i5 %trunc_ln14_1, 3" [flat/flat.cpp:14]   --->   Operation 136 'or' 'or_ln14_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln14_3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_3, i5 0)" [flat/flat.cpp:14]   --->   Operation 137 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty_14 = or i10 %shl_ln14_3, 31" [flat/flat.cpp:14]   --->   Operation 138 'or' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.77ns)   --->   "%icmp_ln14_3 = icmp ugt i10 %shl_ln14_3, %empty_14" [flat/flat.cpp:14]   --->   Operation 139 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i10 %shl_ln14_3 to i11" [flat/flat.cpp:14]   --->   Operation 140 'zext' 'zext_ln14_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_20)   --->   "%zext_ln14_39 = zext i32 %tmp_7 to i1024" [flat/flat.cpp:14]   --->   Operation 141 'zext' 'zext_ln14_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_20)   --->   "%xor_ln14_9 = xor i11 %zext_ln14_37, 1023" [flat/flat.cpp:14]   --->   Operation 142 'xor' 'xor_ln14_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_20)   --->   "%select_ln14_14 = select i1 %icmp_ln14_3, i11 %xor_ln14_9, i11 %zext_ln14_37" [flat/flat.cpp:14]   --->   Operation 143 'select' 'select_ln14_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_20)   --->   "%zext_ln14_40 = zext i11 %select_ln14_14 to i1024" [flat/flat.cpp:14]   --->   Operation 144 'zext' 'zext_ln14_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_20 = shl i1024 %zext_ln14_39, %zext_ln14_40" [flat/flat.cpp:14]   --->   Operation 145 'shl' 'shl_ln14_20' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_22)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 128, i32 159)" [flat/flat.cpp:14]   --->   Operation 146 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln14_12 = add i5 1, %or_ln14_3" [flat/flat.cpp:14]   --->   Operation 147 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln14_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_12, i5 0)" [flat/flat.cpp:14]   --->   Operation 148 'bitconcatenate' 'shl_ln14_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_15 = or i10 %shl_ln14_4, 31" [flat/flat.cpp:14]   --->   Operation 149 'or' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.77ns)   --->   "%icmp_ln14_4 = icmp ugt i10 %shl_ln14_4, %empty_15" [flat/flat.cpp:14]   --->   Operation 150 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i10 %shl_ln14_4 to i11" [flat/flat.cpp:14]   --->   Operation 151 'zext' 'zext_ln14_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_22)   --->   "%zext_ln14_45 = zext i32 %tmp_9 to i1024" [flat/flat.cpp:14]   --->   Operation 152 'zext' 'zext_ln14_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_22)   --->   "%xor_ln14_12 = xor i11 %zext_ln14_43, 1023" [flat/flat.cpp:14]   --->   Operation 153 'xor' 'xor_ln14_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_22)   --->   "%select_ln14_18 = select i1 %icmp_ln14_4, i11 %xor_ln14_12, i11 %zext_ln14_43" [flat/flat.cpp:14]   --->   Operation 154 'select' 'select_ln14_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_22)   --->   "%zext_ln14_46 = zext i11 %select_ln14_18 to i1024" [flat/flat.cpp:14]   --->   Operation 155 'zext' 'zext_ln14_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_22 = shl i1024 %zext_ln14_45, %zext_ln14_46" [flat/flat.cpp:14]   --->   Operation 156 'shl' 'shl_ln14_22' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_24)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 160, i32 191)" [flat/flat.cpp:14]   --->   Operation 157 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.78ns)   --->   "%add_ln14_13 = add i5 2, %or_ln14_3" [flat/flat.cpp:14]   --->   Operation 158 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln14_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_13, i5 0)" [flat/flat.cpp:14]   --->   Operation 159 'bitconcatenate' 'shl_ln14_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%empty_16 = or i10 %shl_ln14_5, 31" [flat/flat.cpp:14]   --->   Operation 160 'or' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.77ns)   --->   "%icmp_ln14_5 = icmp ugt i10 %shl_ln14_5, %empty_16" [flat/flat.cpp:14]   --->   Operation 161 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i10 %shl_ln14_5 to i11" [flat/flat.cpp:14]   --->   Operation 162 'zext' 'zext_ln14_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_24)   --->   "%zext_ln14_51 = zext i32 %tmp_10 to i1024" [flat/flat.cpp:14]   --->   Operation 163 'zext' 'zext_ln14_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_24)   --->   "%xor_ln14_15 = xor i11 %zext_ln14_49, 1023" [flat/flat.cpp:14]   --->   Operation 164 'xor' 'xor_ln14_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_24)   --->   "%select_ln14_22 = select i1 %icmp_ln14_5, i11 %xor_ln14_15, i11 %zext_ln14_49" [flat/flat.cpp:14]   --->   Operation 165 'select' 'select_ln14_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_24)   --->   "%zext_ln14_52 = zext i11 %select_ln14_22 to i1024" [flat/flat.cpp:14]   --->   Operation 166 'zext' 'zext_ln14_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_24 = shl i1024 %zext_ln14_51, %zext_ln14_52" [flat/flat.cpp:14]   --->   Operation 167 'shl' 'shl_ln14_24' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_26)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 192, i32 223)" [flat/flat.cpp:14]   --->   Operation 168 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.78ns)   --->   "%add_ln14_14 = add i5 3, %or_ln14_3" [flat/flat.cpp:14]   --->   Operation 169 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln14_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_14, i5 0)" [flat/flat.cpp:14]   --->   Operation 170 'bitconcatenate' 'shl_ln14_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_17 = or i10 %shl_ln14_6, 31" [flat/flat.cpp:14]   --->   Operation 171 'or' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.77ns)   --->   "%icmp_ln14_6 = icmp ugt i10 %shl_ln14_6, %empty_17" [flat/flat.cpp:14]   --->   Operation 172 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln14_55 = zext i10 %shl_ln14_6 to i11" [flat/flat.cpp:14]   --->   Operation 173 'zext' 'zext_ln14_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_26)   --->   "%zext_ln14_57 = zext i32 %tmp_12 to i1024" [flat/flat.cpp:14]   --->   Operation 174 'zext' 'zext_ln14_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_26)   --->   "%xor_ln14_18 = xor i11 %zext_ln14_55, 1023" [flat/flat.cpp:14]   --->   Operation 175 'xor' 'xor_ln14_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_26)   --->   "%select_ln14_26 = select i1 %icmp_ln14_6, i11 %xor_ln14_18, i11 %zext_ln14_55" [flat/flat.cpp:14]   --->   Operation 176 'select' 'select_ln14_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_26)   --->   "%zext_ln14_58 = zext i11 %select_ln14_26 to i1024" [flat/flat.cpp:14]   --->   Operation 177 'zext' 'zext_ln14_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_26 = shl i1024 %zext_ln14_57, %zext_ln14_58" [flat/flat.cpp:14]   --->   Operation 178 'shl' 'shl_ln14_26' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_28)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 224, i32 255)" [flat/flat.cpp:14]   --->   Operation 179 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln14_5 = or i5 %trunc_ln14_1, 7" [flat/flat.cpp:14]   --->   Operation 180 'or' 'or_ln14_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln14_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_5, i5 0)" [flat/flat.cpp:14]   --->   Operation 181 'bitconcatenate' 'shl_ln14_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%empty_18 = or i10 %shl_ln14_7, 31" [flat/flat.cpp:14]   --->   Operation 182 'or' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.77ns)   --->   "%icmp_ln14_7 = icmp ugt i10 %shl_ln14_7, %empty_18" [flat/flat.cpp:14]   --->   Operation 183 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln14_61 = zext i10 %shl_ln14_7 to i11" [flat/flat.cpp:14]   --->   Operation 184 'zext' 'zext_ln14_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_28)   --->   "%zext_ln14_63 = zext i32 %tmp_14 to i1024" [flat/flat.cpp:14]   --->   Operation 185 'zext' 'zext_ln14_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_28)   --->   "%xor_ln14_21 = xor i11 %zext_ln14_61, 1023" [flat/flat.cpp:14]   --->   Operation 186 'xor' 'xor_ln14_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_28)   --->   "%select_ln14_30 = select i1 %icmp_ln14_7, i11 %xor_ln14_21, i11 %zext_ln14_61" [flat/flat.cpp:14]   --->   Operation 187 'select' 'select_ln14_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_28)   --->   "%zext_ln14_64 = zext i11 %select_ln14_30 to i1024" [flat/flat.cpp:14]   --->   Operation 188 'zext' 'zext_ln14_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_28 = shl i1024 %zext_ln14_63, %zext_ln14_64" [flat/flat.cpp:14]   --->   Operation 189 'shl' 'shl_ln14_28' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_30)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 256, i32 287)" [flat/flat.cpp:14]   --->   Operation 190 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.78ns)   --->   "%add_ln14_15 = add i5 1, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 191 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln14_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_15, i5 0)" [flat/flat.cpp:14]   --->   Operation 192 'bitconcatenate' 'shl_ln14_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%empty_19 = or i10 %shl_ln14_8, 31" [flat/flat.cpp:14]   --->   Operation 193 'or' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.77ns)   --->   "%icmp_ln14_8 = icmp ugt i10 %shl_ln14_8, %empty_19" [flat/flat.cpp:14]   --->   Operation 194 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln14_67 = zext i10 %shl_ln14_8 to i11" [flat/flat.cpp:14]   --->   Operation 195 'zext' 'zext_ln14_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_30)   --->   "%zext_ln14_69 = zext i32 %tmp_16 to i1024" [flat/flat.cpp:14]   --->   Operation 196 'zext' 'zext_ln14_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_30)   --->   "%xor_ln14_24 = xor i11 %zext_ln14_67, 1023" [flat/flat.cpp:14]   --->   Operation 197 'xor' 'xor_ln14_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_30)   --->   "%select_ln14_34 = select i1 %icmp_ln14_8, i11 %xor_ln14_24, i11 %zext_ln14_67" [flat/flat.cpp:14]   --->   Operation 198 'select' 'select_ln14_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_30)   --->   "%zext_ln14_70 = zext i11 %select_ln14_34 to i1024" [flat/flat.cpp:14]   --->   Operation 199 'zext' 'zext_ln14_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_30 = shl i1024 %zext_ln14_69, %zext_ln14_70" [flat/flat.cpp:14]   --->   Operation 200 'shl' 'shl_ln14_30' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_32)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 288, i32 319)" [flat/flat.cpp:14]   --->   Operation 201 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.78ns)   --->   "%add_ln14_16 = add i5 2, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 202 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln14_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_16, i5 0)" [flat/flat.cpp:14]   --->   Operation 203 'bitconcatenate' 'shl_ln14_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%empty_20 = or i10 %shl_ln14_9, 31" [flat/flat.cpp:14]   --->   Operation 204 'or' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (1.77ns)   --->   "%icmp_ln14_9 = icmp ugt i10 %shl_ln14_9, %empty_20" [flat/flat.cpp:14]   --->   Operation 205 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln14_73 = zext i10 %shl_ln14_9 to i11" [flat/flat.cpp:14]   --->   Operation 206 'zext' 'zext_ln14_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_32)   --->   "%zext_ln14_75 = zext i32 %tmp_18 to i1024" [flat/flat.cpp:14]   --->   Operation 207 'zext' 'zext_ln14_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_32)   --->   "%xor_ln14_27 = xor i11 %zext_ln14_73, 1023" [flat/flat.cpp:14]   --->   Operation 208 'xor' 'xor_ln14_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_32)   --->   "%select_ln14_38 = select i1 %icmp_ln14_9, i11 %xor_ln14_27, i11 %zext_ln14_73" [flat/flat.cpp:14]   --->   Operation 209 'select' 'select_ln14_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_32)   --->   "%zext_ln14_76 = zext i11 %select_ln14_38 to i1024" [flat/flat.cpp:14]   --->   Operation 210 'zext' 'zext_ln14_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_32 = shl i1024 %zext_ln14_75, %zext_ln14_76" [flat/flat.cpp:14]   --->   Operation 211 'shl' 'shl_ln14_32' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_34)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 320, i32 351)" [flat/flat.cpp:14]   --->   Operation 212 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.78ns)   --->   "%add_ln14_17 = add i5 3, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 213 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln14_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_17, i5 0)" [flat/flat.cpp:14]   --->   Operation 214 'bitconcatenate' 'shl_ln14_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%empty_21 = or i10 %shl_ln14_s, 31" [flat/flat.cpp:14]   --->   Operation 215 'or' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.77ns)   --->   "%icmp_ln14_10 = icmp ugt i10 %shl_ln14_s, %empty_21" [flat/flat.cpp:14]   --->   Operation 216 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln14_79 = zext i10 %shl_ln14_s to i11" [flat/flat.cpp:14]   --->   Operation 217 'zext' 'zext_ln14_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_34)   --->   "%zext_ln14_81 = zext i32 %tmp_20 to i1024" [flat/flat.cpp:14]   --->   Operation 218 'zext' 'zext_ln14_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_34)   --->   "%xor_ln14_30 = xor i11 %zext_ln14_79, 1023" [flat/flat.cpp:14]   --->   Operation 219 'xor' 'xor_ln14_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_34)   --->   "%select_ln14_42 = select i1 %icmp_ln14_10, i11 %xor_ln14_30, i11 %zext_ln14_79" [flat/flat.cpp:14]   --->   Operation 220 'select' 'select_ln14_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_34)   --->   "%zext_ln14_82 = zext i11 %select_ln14_42 to i1024" [flat/flat.cpp:14]   --->   Operation 221 'zext' 'zext_ln14_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_34 = shl i1024 %zext_ln14_81, %zext_ln14_82" [flat/flat.cpp:14]   --->   Operation 222 'shl' 'shl_ln14_34' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_36)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 352, i32 383)" [flat/flat.cpp:14]   --->   Operation 223 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (1.78ns)   --->   "%add_ln14_18 = add i5 4, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 224 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln14_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_18, i5 0)" [flat/flat.cpp:14]   --->   Operation 225 'bitconcatenate' 'shl_ln14_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%empty_22 = or i10 %shl_ln14_10, 31" [flat/flat.cpp:14]   --->   Operation 226 'or' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (1.77ns)   --->   "%icmp_ln14_11 = icmp ugt i10 %shl_ln14_10, %empty_22" [flat/flat.cpp:14]   --->   Operation 227 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln14_85 = zext i10 %shl_ln14_10 to i11" [flat/flat.cpp:14]   --->   Operation 228 'zext' 'zext_ln14_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_36)   --->   "%zext_ln14_87 = zext i32 %tmp_22 to i1024" [flat/flat.cpp:14]   --->   Operation 229 'zext' 'zext_ln14_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_36)   --->   "%xor_ln14_33 = xor i11 %zext_ln14_85, 1023" [flat/flat.cpp:14]   --->   Operation 230 'xor' 'xor_ln14_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_36)   --->   "%select_ln14_46 = select i1 %icmp_ln14_11, i11 %xor_ln14_33, i11 %zext_ln14_85" [flat/flat.cpp:14]   --->   Operation 231 'select' 'select_ln14_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_36)   --->   "%zext_ln14_88 = zext i11 %select_ln14_46 to i1024" [flat/flat.cpp:14]   --->   Operation 232 'zext' 'zext_ln14_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_36 = shl i1024 %zext_ln14_87, %zext_ln14_88" [flat/flat.cpp:14]   --->   Operation 233 'shl' 'shl_ln14_36' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_38)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 384, i32 415)" [flat/flat.cpp:14]   --->   Operation 234 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (1.78ns)   --->   "%add_ln14_19 = add i5 5, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 235 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln14_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_19, i5 0)" [flat/flat.cpp:14]   --->   Operation 236 'bitconcatenate' 'shl_ln14_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%empty_23 = or i10 %shl_ln14_11, 31" [flat/flat.cpp:14]   --->   Operation 237 'or' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (1.77ns)   --->   "%icmp_ln14_12 = icmp ugt i10 %shl_ln14_11, %empty_23" [flat/flat.cpp:14]   --->   Operation 238 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln14_91 = zext i10 %shl_ln14_11 to i11" [flat/flat.cpp:14]   --->   Operation 239 'zext' 'zext_ln14_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_38)   --->   "%zext_ln14_93 = zext i32 %tmp_24 to i1024" [flat/flat.cpp:14]   --->   Operation 240 'zext' 'zext_ln14_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_38)   --->   "%xor_ln14_36 = xor i11 %zext_ln14_91, 1023" [flat/flat.cpp:14]   --->   Operation 241 'xor' 'xor_ln14_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_38)   --->   "%select_ln14_50 = select i1 %icmp_ln14_12, i11 %xor_ln14_36, i11 %zext_ln14_91" [flat/flat.cpp:14]   --->   Operation 242 'select' 'select_ln14_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_38)   --->   "%zext_ln14_94 = zext i11 %select_ln14_50 to i1024" [flat/flat.cpp:14]   --->   Operation 243 'zext' 'zext_ln14_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_38 = shl i1024 %zext_ln14_93, %zext_ln14_94" [flat/flat.cpp:14]   --->   Operation 244 'shl' 'shl_ln14_38' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_40)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 416, i32 447)" [flat/flat.cpp:14]   --->   Operation 245 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (1.78ns)   --->   "%add_ln14_20 = add i5 6, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 246 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln14_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_20, i5 0)" [flat/flat.cpp:14]   --->   Operation 247 'bitconcatenate' 'shl_ln14_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%empty_24 = or i10 %shl_ln14_12, 31" [flat/flat.cpp:14]   --->   Operation 248 'or' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (1.77ns)   --->   "%icmp_ln14_13 = icmp ugt i10 %shl_ln14_12, %empty_24" [flat/flat.cpp:14]   --->   Operation 249 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln14_97 = zext i10 %shl_ln14_12 to i11" [flat/flat.cpp:14]   --->   Operation 250 'zext' 'zext_ln14_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_40)   --->   "%zext_ln14_99 = zext i32 %tmp_26 to i1024" [flat/flat.cpp:14]   --->   Operation 251 'zext' 'zext_ln14_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_40)   --->   "%xor_ln14_39 = xor i11 %zext_ln14_97, 1023" [flat/flat.cpp:14]   --->   Operation 252 'xor' 'xor_ln14_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_40)   --->   "%select_ln14_54 = select i1 %icmp_ln14_13, i11 %xor_ln14_39, i11 %zext_ln14_97" [flat/flat.cpp:14]   --->   Operation 253 'select' 'select_ln14_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_40)   --->   "%zext_ln14_100 = zext i11 %select_ln14_54 to i1024" [flat/flat.cpp:14]   --->   Operation 254 'zext' 'zext_ln14_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_40 = shl i1024 %zext_ln14_99, %zext_ln14_100" [flat/flat.cpp:14]   --->   Operation 255 'shl' 'shl_ln14_40' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_42)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 448, i32 479)" [flat/flat.cpp:14]   --->   Operation 256 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (1.78ns)   --->   "%add_ln14_21 = add i5 7, %or_ln14_5" [flat/flat.cpp:14]   --->   Operation 257 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln14_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_21, i5 0)" [flat/flat.cpp:14]   --->   Operation 258 'bitconcatenate' 'shl_ln14_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%empty_25 = or i10 %shl_ln14_13, 31" [flat/flat.cpp:14]   --->   Operation 259 'or' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (1.77ns)   --->   "%icmp_ln14_14 = icmp ugt i10 %shl_ln14_13, %empty_25" [flat/flat.cpp:14]   --->   Operation 260 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln14_103 = zext i10 %shl_ln14_13 to i11" [flat/flat.cpp:14]   --->   Operation 261 'zext' 'zext_ln14_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_42)   --->   "%zext_ln14_105 = zext i32 %tmp_28 to i1024" [flat/flat.cpp:14]   --->   Operation 262 'zext' 'zext_ln14_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_42)   --->   "%xor_ln14_42 = xor i11 %zext_ln14_103, 1023" [flat/flat.cpp:14]   --->   Operation 263 'xor' 'xor_ln14_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_42)   --->   "%select_ln14_58 = select i1 %icmp_ln14_14, i11 %xor_ln14_42, i11 %zext_ln14_103" [flat/flat.cpp:14]   --->   Operation 264 'select' 'select_ln14_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_42)   --->   "%zext_ln14_106 = zext i11 %select_ln14_58 to i1024" [flat/flat.cpp:14]   --->   Operation 265 'zext' 'zext_ln14_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_42 = shl i1024 %zext_ln14_105, %zext_ln14_106" [flat/flat.cpp:14]   --->   Operation 266 'shl' 'shl_ln14_42' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_44)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 480, i32 511)" [flat/flat.cpp:14]   --->   Operation 267 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln1432 = or i5 %trunc_ln14_1, 15" [flat/flat.cpp:14]   --->   Operation 268 'or' 'or_ln1432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln14_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln1432, i5 0)" [flat/flat.cpp:14]   --->   Operation 269 'bitconcatenate' 'shl_ln14_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%empty_26 = or i10 %shl_ln14_14, 31" [flat/flat.cpp:14]   --->   Operation 270 'or' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (1.77ns)   --->   "%icmp_ln14_15 = icmp ugt i10 %shl_ln14_14, %empty_26" [flat/flat.cpp:14]   --->   Operation 271 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln14_109 = zext i10 %shl_ln14_14 to i11" [flat/flat.cpp:14]   --->   Operation 272 'zext' 'zext_ln14_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_44)   --->   "%zext_ln14_111 = zext i32 %tmp_30 to i1024" [flat/flat.cpp:14]   --->   Operation 273 'zext' 'zext_ln14_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_44)   --->   "%xor_ln14_45 = xor i11 %zext_ln14_109, 1023" [flat/flat.cpp:14]   --->   Operation 274 'xor' 'xor_ln14_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_44)   --->   "%select_ln14_62 = select i1 %icmp_ln14_15, i11 %xor_ln14_45, i11 %zext_ln14_109" [flat/flat.cpp:14]   --->   Operation 275 'select' 'select_ln14_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node shl_ln14_44)   --->   "%zext_ln14_112 = zext i11 %select_ln14_62 to i1024" [flat/flat.cpp:14]   --->   Operation 276 'zext' 'zext_ln14_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln14_44 = shl i1024 %zext_ln14_111, %zext_ln14_112" [flat/flat.cpp:14]   --->   Operation 277 'shl' 'shl_ln14_44' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%or_ln14 = or i9 %i_1, 1" [flat/flat.cpp:14]   --->   Operation 278 'or' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%zext_ln14_6 = zext i9 %or_ln14 to i10" [flat/flat.cpp:14]   --->   Operation 279 'zext' 'zext_ln14_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln14 = add i10 1, %zext_ln14_6" [flat/flat.cpp:14]   --->   Operation 280 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln14_1 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 281 'partselect' 'lshr_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i5 %lshr_ln14_1 to i64" [flat/flat.cpp:14]   --->   Operation 282 'zext' 'zext_ln14_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_5" [flat/flat.cpp:14]   --->   Operation 283 'getelementptr' 'flat_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [2/2] (3.25ns)   --->   "%flat_array_load_1 = load i1024* %flat_array_addr_1, align 8" [flat/flat.cpp:14]   --->   Operation 284 'load' 'flat_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 6 <SV = 5> <Delay = 8.73>
ST_6 : Operation 285 [1/2] (3.25ns)   --->   "%flat_array_load_1 = load i1024* %flat_array_addr_1, align 8" [flat/flat.cpp:14]   --->   Operation 285 'load' 'flat_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i10 %empty_13 to i11" [flat/flat.cpp:14]   --->   Operation 286 'zext' 'zext_ln14_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%select_ln14_8 = select i1 %icmp_ln14_2, i11 %zext_ln14_31, i11 %zext_ln14_32" [flat/flat.cpp:14]   --->   Operation 287 'select' 'select_ln14_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%select_ln14_9 = select i1 %icmp_ln14_2, i11 %zext_ln14_32, i11 %zext_ln14_31" [flat/flat.cpp:14]   --->   Operation 288 'select' 'select_ln14_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%xor_ln14_7 = xor i11 %select_ln14_8, 1023" [flat/flat.cpp:14]   --->   Operation 289 'xor' 'xor_ln14_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%zext_ln14_35 = zext i11 %select_ln14_9 to i1024" [flat/flat.cpp:14]   --->   Operation 290 'zext' 'zext_ln14_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%zext_ln14_36 = zext i11 %xor_ln14_7 to i1024" [flat/flat.cpp:14]   --->   Operation 291 'zext' 'zext_ln14_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_8)   --->   "%tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_18, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 292 'partselect' 'tmp_4' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_8)   --->   "%select_ln14_11 = select i1 %icmp_ln14_2, i1024 %tmp_4, i1024 %shl_ln14_18" [flat/flat.cpp:14]   --->   Operation 293 'select' 'select_ln14_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%shl_ln14_19 = shl i1024 -1, %zext_ln14_35" [flat/flat.cpp:14]   --->   Operation 294 'shl' 'shl_ln14_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_6)   --->   "%lshr_ln14_12 = lshr i1024 -1, %zext_ln14_36" [flat/flat.cpp:14]   --->   Operation 295 'lshr' 'lshr_ln14_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_6 = and i1024 %shl_ln14_19, %lshr_ln14_12" [flat/flat.cpp:14]   --->   Operation 296 'and' 'and_ln14_6' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_8)   --->   "%xor_ln14_8 = xor i1024 %and_ln14_6, -1" [flat/flat.cpp:14]   --->   Operation 297 'xor' 'xor_ln14_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_8)   --->   "%and_ln14_7 = and i1024 %flat_array_load_1, %xor_ln14_8" [flat/flat.cpp:14]   --->   Operation 298 'and' 'and_ln14_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_8)   --->   "%and_ln14_8 = and i1024 %select_ln14_11, %and_ln14_6" [flat/flat.cpp:14]   --->   Operation 299 'and' 'and_ln14_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_8 = or i1024 %and_ln14_7, %and_ln14_8" [flat/flat.cpp:14]   --->   Operation 300 'or' 'or_ln14_8' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_8, i1024* %flat_array_addr_1, align 8" [flat/flat.cpp:14]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 302 [2/2] (3.25ns)   --->   "%flat_array_load_2 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 302 'load' 'flat_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 8 <SV = 7> <Delay = 8.73>
ST_8 : Operation 303 [1/2] (3.25ns)   --->   "%flat_array_load_2 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 303 'load' 'flat_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i10 %empty_14 to i11" [flat/flat.cpp:14]   --->   Operation 304 'zext' 'zext_ln14_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%select_ln14_12 = select i1 %icmp_ln14_3, i11 %zext_ln14_37, i11 %zext_ln14_38" [flat/flat.cpp:14]   --->   Operation 305 'select' 'select_ln14_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%select_ln14_13 = select i1 %icmp_ln14_3, i11 %zext_ln14_38, i11 %zext_ln14_37" [flat/flat.cpp:14]   --->   Operation 306 'select' 'select_ln14_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%xor_ln14_10 = xor i11 %select_ln14_12, 1023" [flat/flat.cpp:14]   --->   Operation 307 'xor' 'xor_ln14_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%zext_ln14_41 = zext i11 %select_ln14_13 to i1024" [flat/flat.cpp:14]   --->   Operation 308 'zext' 'zext_ln14_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%zext_ln14_42 = zext i11 %xor_ln14_10 to i1024" [flat/flat.cpp:14]   --->   Operation 309 'zext' 'zext_ln14_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_9)   --->   "%tmp_6 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_20, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 310 'partselect' 'tmp_6' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_9)   --->   "%select_ln14_15 = select i1 %icmp_ln14_3, i1024 %tmp_6, i1024 %shl_ln14_20" [flat/flat.cpp:14]   --->   Operation 311 'select' 'select_ln14_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%shl_ln14_21 = shl i1024 -1, %zext_ln14_41" [flat/flat.cpp:14]   --->   Operation 312 'shl' 'shl_ln14_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_9)   --->   "%lshr_ln14_13 = lshr i1024 -1, %zext_ln14_42" [flat/flat.cpp:14]   --->   Operation 313 'lshr' 'lshr_ln14_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_9 = and i1024 %shl_ln14_21, %lshr_ln14_13" [flat/flat.cpp:14]   --->   Operation 314 'and' 'and_ln14_9' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_9)   --->   "%xor_ln14_11 = xor i1024 %and_ln14_9, -1" [flat/flat.cpp:14]   --->   Operation 315 'xor' 'xor_ln14_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_9)   --->   "%and_ln14_10 = and i1024 %flat_array_load_2, %xor_ln14_11" [flat/flat.cpp:14]   --->   Operation 316 'and' 'and_ln14_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_9)   --->   "%and_ln14_11 = and i1024 %select_ln14_15, %and_ln14_9" [flat/flat.cpp:14]   --->   Operation 317 'and' 'and_ln14_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_9 = or i1024 %and_ln14_10, %and_ln14_11" [flat/flat.cpp:14]   --->   Operation 318 'or' 'or_ln14_9' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_9, i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln14_2 = or i9 %i_1, 3" [flat/flat.cpp:14]   --->   Operation 320 'or' 'or_ln14_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i9 %or_ln14_2 to i10" [flat/flat.cpp:14]   --->   Operation 321 'zext' 'zext_ln14_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i10 1, %zext_ln14_11" [flat/flat.cpp:14]   --->   Operation 322 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%lshr_ln14_2 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_1, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 323 'partselect' 'lshr_ln14_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i5 %lshr_ln14_2 to i64" [flat/flat.cpp:14]   --->   Operation 324 'zext' 'zext_ln14_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_8" [flat/flat.cpp:14]   --->   Operation 325 'getelementptr' 'flat_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [2/2] (3.25ns)   --->   "%flat_array_load_3 = load i1024* %flat_array_addr_2, align 8" [flat/flat.cpp:14]   --->   Operation 326 'load' 'flat_array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_9 : Operation 327 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i10 2, %zext_ln14_11" [flat/flat.cpp:14]   --->   Operation 327 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%lshr_ln14_3 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_2, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 328 'partselect' 'lshr_ln14_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i5 %lshr_ln14_3 to i64" [flat/flat.cpp:14]   --->   Operation 329 'zext' 'zext_ln14_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_10" [flat/flat.cpp:14]   --->   Operation 330 'getelementptr' 'flat_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i10 3, %zext_ln14_11" [flat/flat.cpp:14]   --->   Operation 331 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%lshr_ln14_4 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_3, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 332 'partselect' 'lshr_ln14_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i5 %lshr_ln14_4 to i64" [flat/flat.cpp:14]   --->   Operation 333 'zext' 'zext_ln14_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_12" [flat/flat.cpp:14]   --->   Operation 334 'getelementptr' 'flat_array_addr_4' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.73>
ST_10 : Operation 335 [1/2] (3.25ns)   --->   "%flat_array_load_3 = load i1024* %flat_array_addr_2, align 8" [flat/flat.cpp:14]   --->   Operation 335 'load' 'flat_array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i10 %empty_15 to i11" [flat/flat.cpp:14]   --->   Operation 336 'zext' 'zext_ln14_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%select_ln14_16 = select i1 %icmp_ln14_4, i11 %zext_ln14_43, i11 %zext_ln14_44" [flat/flat.cpp:14]   --->   Operation 337 'select' 'select_ln14_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%select_ln14_17 = select i1 %icmp_ln14_4, i11 %zext_ln14_44, i11 %zext_ln14_43" [flat/flat.cpp:14]   --->   Operation 338 'select' 'select_ln14_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%xor_ln14_13 = xor i11 %select_ln14_16, 1023" [flat/flat.cpp:14]   --->   Operation 339 'xor' 'xor_ln14_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%zext_ln14_47 = zext i11 %select_ln14_17 to i1024" [flat/flat.cpp:14]   --->   Operation 340 'zext' 'zext_ln14_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%zext_ln14_48 = zext i11 %xor_ln14_13 to i1024" [flat/flat.cpp:14]   --->   Operation 341 'zext' 'zext_ln14_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_10)   --->   "%tmp_8 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_22, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 342 'partselect' 'tmp_8' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_10)   --->   "%select_ln14_19 = select i1 %icmp_ln14_4, i1024 %tmp_8, i1024 %shl_ln14_22" [flat/flat.cpp:14]   --->   Operation 343 'select' 'select_ln14_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%shl_ln14_23 = shl i1024 -1, %zext_ln14_47" [flat/flat.cpp:14]   --->   Operation 344 'shl' 'shl_ln14_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_12)   --->   "%lshr_ln14_14 = lshr i1024 -1, %zext_ln14_48" [flat/flat.cpp:14]   --->   Operation 345 'lshr' 'lshr_ln14_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_12 = and i1024 %shl_ln14_23, %lshr_ln14_14" [flat/flat.cpp:14]   --->   Operation 346 'and' 'and_ln14_12' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_10)   --->   "%xor_ln14_14 = xor i1024 %and_ln14_12, -1" [flat/flat.cpp:14]   --->   Operation 347 'xor' 'xor_ln14_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_10)   --->   "%and_ln14_13 = and i1024 %flat_array_load_3, %xor_ln14_14" [flat/flat.cpp:14]   --->   Operation 348 'and' 'and_ln14_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_10)   --->   "%and_ln14_14 = and i1024 %select_ln14_19, %and_ln14_12" [flat/flat.cpp:14]   --->   Operation 349 'and' 'and_ln14_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_10 = or i1024 %and_ln14_13, %and_ln14_14" [flat/flat.cpp:14]   --->   Operation 350 'or' 'or_ln14_10' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_10, i1024* %flat_array_addr_2, align 8" [flat/flat.cpp:14]   --->   Operation 351 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 352 [2/2] (3.25ns)   --->   "%flat_array_load_4 = load i1024* %flat_array_addr_3, align 8" [flat/flat.cpp:14]   --->   Operation 352 'load' 'flat_array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 12 <SV = 11> <Delay = 8.73>
ST_12 : Operation 353 [1/2] (3.25ns)   --->   "%flat_array_load_4 = load i1024* %flat_array_addr_3, align 8" [flat/flat.cpp:14]   --->   Operation 353 'load' 'flat_array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i10 %empty_16 to i11" [flat/flat.cpp:14]   --->   Operation 354 'zext' 'zext_ln14_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%select_ln14_20 = select i1 %icmp_ln14_5, i11 %zext_ln14_49, i11 %zext_ln14_50" [flat/flat.cpp:14]   --->   Operation 355 'select' 'select_ln14_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%select_ln14_21 = select i1 %icmp_ln14_5, i11 %zext_ln14_50, i11 %zext_ln14_49" [flat/flat.cpp:14]   --->   Operation 356 'select' 'select_ln14_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%xor_ln14_16 = xor i11 %select_ln14_20, 1023" [flat/flat.cpp:14]   --->   Operation 357 'xor' 'xor_ln14_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%zext_ln14_53 = zext i11 %select_ln14_21 to i1024" [flat/flat.cpp:14]   --->   Operation 358 'zext' 'zext_ln14_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%zext_ln14_54 = zext i11 %xor_ln14_16 to i1024" [flat/flat.cpp:14]   --->   Operation 359 'zext' 'zext_ln14_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_11)   --->   "%tmp_11 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_24, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 360 'partselect' 'tmp_11' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_11)   --->   "%select_ln14_23 = select i1 %icmp_ln14_5, i1024 %tmp_11, i1024 %shl_ln14_24" [flat/flat.cpp:14]   --->   Operation 361 'select' 'select_ln14_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%shl_ln14_25 = shl i1024 -1, %zext_ln14_53" [flat/flat.cpp:14]   --->   Operation 362 'shl' 'shl_ln14_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_15)   --->   "%lshr_ln14_15 = lshr i1024 -1, %zext_ln14_54" [flat/flat.cpp:14]   --->   Operation 363 'lshr' 'lshr_ln14_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_15 = and i1024 %shl_ln14_25, %lshr_ln14_15" [flat/flat.cpp:14]   --->   Operation 364 'and' 'and_ln14_15' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_11)   --->   "%xor_ln14_17 = xor i1024 %and_ln14_15, -1" [flat/flat.cpp:14]   --->   Operation 365 'xor' 'xor_ln14_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_11)   --->   "%and_ln14_16 = and i1024 %flat_array_load_4, %xor_ln14_17" [flat/flat.cpp:14]   --->   Operation 366 'and' 'and_ln14_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_11)   --->   "%and_ln14_17 = and i1024 %select_ln14_23, %and_ln14_15" [flat/flat.cpp:14]   --->   Operation 367 'and' 'and_ln14_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_11 = or i1024 %and_ln14_16, %and_ln14_17" [flat/flat.cpp:14]   --->   Operation 368 'or' 'or_ln14_11' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_11, i1024* %flat_array_addr_3, align 8" [flat/flat.cpp:14]   --->   Operation 369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 370 [2/2] (3.25ns)   --->   "%flat_array_load_5 = load i1024* %flat_array_addr_4, align 8" [flat/flat.cpp:14]   --->   Operation 370 'load' 'flat_array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 14 <SV = 13> <Delay = 8.73>
ST_14 : Operation 371 [1/2] (3.25ns)   --->   "%flat_array_load_5 = load i1024* %flat_array_addr_4, align 8" [flat/flat.cpp:14]   --->   Operation 371 'load' 'flat_array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln14_56 = zext i10 %empty_17 to i11" [flat/flat.cpp:14]   --->   Operation 372 'zext' 'zext_ln14_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%select_ln14_24 = select i1 %icmp_ln14_6, i11 %zext_ln14_55, i11 %zext_ln14_56" [flat/flat.cpp:14]   --->   Operation 373 'select' 'select_ln14_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%select_ln14_25 = select i1 %icmp_ln14_6, i11 %zext_ln14_56, i11 %zext_ln14_55" [flat/flat.cpp:14]   --->   Operation 374 'select' 'select_ln14_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%xor_ln14_19 = xor i11 %select_ln14_24, 1023" [flat/flat.cpp:14]   --->   Operation 375 'xor' 'xor_ln14_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%zext_ln14_59 = zext i11 %select_ln14_25 to i1024" [flat/flat.cpp:14]   --->   Operation 376 'zext' 'zext_ln14_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%zext_ln14_60 = zext i11 %xor_ln14_19 to i1024" [flat/flat.cpp:14]   --->   Operation 377 'zext' 'zext_ln14_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_12)   --->   "%tmp_13 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_26, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 378 'partselect' 'tmp_13' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_12)   --->   "%select_ln14_27 = select i1 %icmp_ln14_6, i1024 %tmp_13, i1024 %shl_ln14_26" [flat/flat.cpp:14]   --->   Operation 379 'select' 'select_ln14_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%shl_ln14_27 = shl i1024 -1, %zext_ln14_59" [flat/flat.cpp:14]   --->   Operation 380 'shl' 'shl_ln14_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_18)   --->   "%lshr_ln14_16 = lshr i1024 -1, %zext_ln14_60" [flat/flat.cpp:14]   --->   Operation 381 'lshr' 'lshr_ln14_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_18 = and i1024 %shl_ln14_27, %lshr_ln14_16" [flat/flat.cpp:14]   --->   Operation 382 'and' 'and_ln14_18' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_12)   --->   "%xor_ln14_20 = xor i1024 %and_ln14_18, -1" [flat/flat.cpp:14]   --->   Operation 383 'xor' 'xor_ln14_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_12)   --->   "%and_ln14_19 = and i1024 %flat_array_load_5, %xor_ln14_20" [flat/flat.cpp:14]   --->   Operation 384 'and' 'and_ln14_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_12)   --->   "%and_ln14_20 = and i1024 %select_ln14_27, %and_ln14_18" [flat/flat.cpp:14]   --->   Operation 385 'and' 'and_ln14_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_12 = or i1024 %and_ln14_19, %and_ln14_20" [flat/flat.cpp:14]   --->   Operation 386 'or' 'or_ln14_12' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_12, i1024* %flat_array_addr_4, align 8" [flat/flat.cpp:14]   --->   Operation 387 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 388 [2/2] (3.25ns)   --->   "%flat_array_load_6 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 388 'load' 'flat_array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 16 <SV = 15> <Delay = 8.73>
ST_16 : Operation 389 [1/2] (3.25ns)   --->   "%flat_array_load_6 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 389 'load' 'flat_array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln14_62 = zext i10 %empty_18 to i11" [flat/flat.cpp:14]   --->   Operation 390 'zext' 'zext_ln14_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%select_ln14_28 = select i1 %icmp_ln14_7, i11 %zext_ln14_61, i11 %zext_ln14_62" [flat/flat.cpp:14]   --->   Operation 391 'select' 'select_ln14_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%select_ln14_29 = select i1 %icmp_ln14_7, i11 %zext_ln14_62, i11 %zext_ln14_61" [flat/flat.cpp:14]   --->   Operation 392 'select' 'select_ln14_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%xor_ln14_22 = xor i11 %select_ln14_28, 1023" [flat/flat.cpp:14]   --->   Operation 393 'xor' 'xor_ln14_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%zext_ln14_65 = zext i11 %select_ln14_29 to i1024" [flat/flat.cpp:14]   --->   Operation 394 'zext' 'zext_ln14_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%zext_ln14_66 = zext i11 %xor_ln14_22 to i1024" [flat/flat.cpp:14]   --->   Operation 395 'zext' 'zext_ln14_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_13)   --->   "%tmp_15 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_28, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 396 'partselect' 'tmp_15' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_13)   --->   "%select_ln14_31 = select i1 %icmp_ln14_7, i1024 %tmp_15, i1024 %shl_ln14_28" [flat/flat.cpp:14]   --->   Operation 397 'select' 'select_ln14_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%shl_ln14_29 = shl i1024 -1, %zext_ln14_65" [flat/flat.cpp:14]   --->   Operation 398 'shl' 'shl_ln14_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_21)   --->   "%lshr_ln14_17 = lshr i1024 -1, %zext_ln14_66" [flat/flat.cpp:14]   --->   Operation 399 'lshr' 'lshr_ln14_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_21 = and i1024 %shl_ln14_29, %lshr_ln14_17" [flat/flat.cpp:14]   --->   Operation 400 'and' 'and_ln14_21' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_13)   --->   "%xor_ln14_23 = xor i1024 %and_ln14_21, -1" [flat/flat.cpp:14]   --->   Operation 401 'xor' 'xor_ln14_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_13)   --->   "%and_ln14_22 = and i1024 %flat_array_load_6, %xor_ln14_23" [flat/flat.cpp:14]   --->   Operation 402 'and' 'and_ln14_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_13)   --->   "%and_ln14_23 = and i1024 %select_ln14_31, %and_ln14_21" [flat/flat.cpp:14]   --->   Operation 403 'and' 'and_ln14_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_13 = or i1024 %and_ln14_22, %and_ln14_23" [flat/flat.cpp:14]   --->   Operation 404 'or' 'or_ln14_13' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_13, i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 406 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 16, %i_1" [flat/flat.cpp:15]   --->   Operation 406 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln14_4 = or i9 %i_1, 7" [flat/flat.cpp:14]   --->   Operation 407 'or' 'or_ln14_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i9 %or_ln14_4 to i10" [flat/flat.cpp:14]   --->   Operation 408 'zext' 'zext_ln14_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (1.82ns)   --->   "%add_ln14_4 = add i10 1, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 409 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%lshr_ln14_5 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_4, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 410 'partselect' 'lshr_ln14_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i5 %lshr_ln14_5 to i64" [flat/flat.cpp:14]   --->   Operation 411 'zext' 'zext_ln14_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%flat_array_addr_5 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_15" [flat/flat.cpp:14]   --->   Operation 412 'getelementptr' 'flat_array_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [2/2] (3.25ns)   --->   "%flat_array_load_7 = load i1024* %flat_array_addr_5, align 8" [flat/flat.cpp:14]   --->   Operation 413 'load' 'flat_array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 18 <SV = 17> <Delay = 8.73>
ST_18 : Operation 414 [1/2] (3.25ns)   --->   "%flat_array_load_7 = load i1024* %flat_array_addr_5, align 8" [flat/flat.cpp:14]   --->   Operation 414 'load' 'flat_array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_18 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln14_68 = zext i10 %empty_19 to i11" [flat/flat.cpp:14]   --->   Operation 415 'zext' 'zext_ln14_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%select_ln14_32 = select i1 %icmp_ln14_8, i11 %zext_ln14_67, i11 %zext_ln14_68" [flat/flat.cpp:14]   --->   Operation 416 'select' 'select_ln14_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%select_ln14_33 = select i1 %icmp_ln14_8, i11 %zext_ln14_68, i11 %zext_ln14_67" [flat/flat.cpp:14]   --->   Operation 417 'select' 'select_ln14_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%xor_ln14_25 = xor i11 %select_ln14_32, 1023" [flat/flat.cpp:14]   --->   Operation 418 'xor' 'xor_ln14_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%zext_ln14_71 = zext i11 %select_ln14_33 to i1024" [flat/flat.cpp:14]   --->   Operation 419 'zext' 'zext_ln14_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%zext_ln14_72 = zext i11 %xor_ln14_25 to i1024" [flat/flat.cpp:14]   --->   Operation 420 'zext' 'zext_ln14_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_14)   --->   "%tmp_17 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_30, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 421 'partselect' 'tmp_17' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_14)   --->   "%select_ln14_35 = select i1 %icmp_ln14_8, i1024 %tmp_17, i1024 %shl_ln14_30" [flat/flat.cpp:14]   --->   Operation 422 'select' 'select_ln14_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%shl_ln14_31 = shl i1024 -1, %zext_ln14_71" [flat/flat.cpp:14]   --->   Operation 423 'shl' 'shl_ln14_31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_24)   --->   "%lshr_ln14_18 = lshr i1024 -1, %zext_ln14_72" [flat/flat.cpp:14]   --->   Operation 424 'lshr' 'lshr_ln14_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_24 = and i1024 %shl_ln14_31, %lshr_ln14_18" [flat/flat.cpp:14]   --->   Operation 425 'and' 'and_ln14_24' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_14)   --->   "%xor_ln14_26 = xor i1024 %and_ln14_24, -1" [flat/flat.cpp:14]   --->   Operation 426 'xor' 'xor_ln14_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_14)   --->   "%and_ln14_25 = and i1024 %flat_array_load_7, %xor_ln14_26" [flat/flat.cpp:14]   --->   Operation 427 'and' 'and_ln14_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_14)   --->   "%and_ln14_26 = and i1024 %select_ln14_35, %and_ln14_24" [flat/flat.cpp:14]   --->   Operation 428 'and' 'and_ln14_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 429 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_14 = or i1024 %and_ln14_25, %and_ln14_26" [flat/flat.cpp:14]   --->   Operation 429 'or' 'or_ln14_14' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 430 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_14, i1024* %flat_array_addr_5, align 8" [flat/flat.cpp:14]   --->   Operation 430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 431 [1/1] (1.82ns)   --->   "%add_ln14_5 = add i10 2, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 431 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%lshr_ln14_6 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_5, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 432 'partselect' 'lshr_ln14_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i5 %lshr_ln14_6 to i64" [flat/flat.cpp:14]   --->   Operation 433 'zext' 'zext_ln14_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%flat_array_addr_6 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_17" [flat/flat.cpp:14]   --->   Operation 434 'getelementptr' 'flat_array_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [2/2] (3.25ns)   --->   "%flat_array_load_8 = load i1024* %flat_array_addr_6, align 8" [flat/flat.cpp:14]   --->   Operation 435 'load' 'flat_array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 20 <SV = 19> <Delay = 8.73>
ST_20 : Operation 436 [1/2] (3.25ns)   --->   "%flat_array_load_8 = load i1024* %flat_array_addr_6, align 8" [flat/flat.cpp:14]   --->   Operation 436 'load' 'flat_array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln14_74 = zext i10 %empty_20 to i11" [flat/flat.cpp:14]   --->   Operation 437 'zext' 'zext_ln14_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%select_ln14_36 = select i1 %icmp_ln14_9, i11 %zext_ln14_73, i11 %zext_ln14_74" [flat/flat.cpp:14]   --->   Operation 438 'select' 'select_ln14_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%select_ln14_37 = select i1 %icmp_ln14_9, i11 %zext_ln14_74, i11 %zext_ln14_73" [flat/flat.cpp:14]   --->   Operation 439 'select' 'select_ln14_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%xor_ln14_28 = xor i11 %select_ln14_36, 1023" [flat/flat.cpp:14]   --->   Operation 440 'xor' 'xor_ln14_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%zext_ln14_77 = zext i11 %select_ln14_37 to i1024" [flat/flat.cpp:14]   --->   Operation 441 'zext' 'zext_ln14_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%zext_ln14_78 = zext i11 %xor_ln14_28 to i1024" [flat/flat.cpp:14]   --->   Operation 442 'zext' 'zext_ln14_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_15)   --->   "%tmp_19 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_32, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 443 'partselect' 'tmp_19' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_15)   --->   "%select_ln14_39 = select i1 %icmp_ln14_9, i1024 %tmp_19, i1024 %shl_ln14_32" [flat/flat.cpp:14]   --->   Operation 444 'select' 'select_ln14_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%shl_ln14_33 = shl i1024 -1, %zext_ln14_77" [flat/flat.cpp:14]   --->   Operation 445 'shl' 'shl_ln14_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_27)   --->   "%lshr_ln14_19 = lshr i1024 -1, %zext_ln14_78" [flat/flat.cpp:14]   --->   Operation 446 'lshr' 'lshr_ln14_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_27 = and i1024 %shl_ln14_33, %lshr_ln14_19" [flat/flat.cpp:14]   --->   Operation 447 'and' 'and_ln14_27' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_15)   --->   "%xor_ln14_29 = xor i1024 %and_ln14_27, -1" [flat/flat.cpp:14]   --->   Operation 448 'xor' 'xor_ln14_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_15)   --->   "%and_ln14_28 = and i1024 %flat_array_load_8, %xor_ln14_29" [flat/flat.cpp:14]   --->   Operation 449 'and' 'and_ln14_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_15)   --->   "%and_ln14_29 = and i1024 %select_ln14_39, %and_ln14_27" [flat/flat.cpp:14]   --->   Operation 450 'and' 'and_ln14_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_15 = or i1024 %and_ln14_28, %and_ln14_29" [flat/flat.cpp:14]   --->   Operation 451 'or' 'or_ln14_15' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_15, i1024* %flat_array_addr_6, align 8" [flat/flat.cpp:14]   --->   Operation 452 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 453 [1/1] (1.82ns)   --->   "%add_ln14_6 = add i10 3, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 453 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%lshr_ln14_7 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_6, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 454 'partselect' 'lshr_ln14_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i5 %lshr_ln14_7 to i64" [flat/flat.cpp:14]   --->   Operation 455 'zext' 'zext_ln14_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%flat_array_addr_7 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_19" [flat/flat.cpp:14]   --->   Operation 456 'getelementptr' 'flat_array_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [2/2] (3.25ns)   --->   "%flat_array_load_9 = load i1024* %flat_array_addr_7, align 8" [flat/flat.cpp:14]   --->   Operation 457 'load' 'flat_array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 22 <SV = 21> <Delay = 8.73>
ST_22 : Operation 458 [1/2] (3.25ns)   --->   "%flat_array_load_9 = load i1024* %flat_array_addr_7, align 8" [flat/flat.cpp:14]   --->   Operation 458 'load' 'flat_array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln14_80 = zext i10 %empty_21 to i11" [flat/flat.cpp:14]   --->   Operation 459 'zext' 'zext_ln14_80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%select_ln14_40 = select i1 %icmp_ln14_10, i11 %zext_ln14_79, i11 %zext_ln14_80" [flat/flat.cpp:14]   --->   Operation 460 'select' 'select_ln14_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%select_ln14_41 = select i1 %icmp_ln14_10, i11 %zext_ln14_80, i11 %zext_ln14_79" [flat/flat.cpp:14]   --->   Operation 461 'select' 'select_ln14_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%xor_ln14_31 = xor i11 %select_ln14_40, 1023" [flat/flat.cpp:14]   --->   Operation 462 'xor' 'xor_ln14_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%zext_ln14_83 = zext i11 %select_ln14_41 to i1024" [flat/flat.cpp:14]   --->   Operation 463 'zext' 'zext_ln14_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%zext_ln14_84 = zext i11 %xor_ln14_31 to i1024" [flat/flat.cpp:14]   --->   Operation 464 'zext' 'zext_ln14_84' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_16)   --->   "%tmp_21 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_34, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 465 'partselect' 'tmp_21' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_16)   --->   "%select_ln14_43 = select i1 %icmp_ln14_10, i1024 %tmp_21, i1024 %shl_ln14_34" [flat/flat.cpp:14]   --->   Operation 466 'select' 'select_ln14_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%shl_ln14_35 = shl i1024 -1, %zext_ln14_83" [flat/flat.cpp:14]   --->   Operation 467 'shl' 'shl_ln14_35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_30)   --->   "%lshr_ln14_20 = lshr i1024 -1, %zext_ln14_84" [flat/flat.cpp:14]   --->   Operation 468 'lshr' 'lshr_ln14_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 469 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_30 = and i1024 %shl_ln14_35, %lshr_ln14_20" [flat/flat.cpp:14]   --->   Operation 469 'and' 'and_ln14_30' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_16)   --->   "%xor_ln14_32 = xor i1024 %and_ln14_30, -1" [flat/flat.cpp:14]   --->   Operation 470 'xor' 'xor_ln14_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_16)   --->   "%and_ln14_31 = and i1024 %flat_array_load_9, %xor_ln14_32" [flat/flat.cpp:14]   --->   Operation 471 'and' 'and_ln14_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_16)   --->   "%and_ln14_32 = and i1024 %select_ln14_43, %and_ln14_30" [flat/flat.cpp:14]   --->   Operation 472 'and' 'and_ln14_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 473 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_16 = or i1024 %and_ln14_31, %and_ln14_32" [flat/flat.cpp:14]   --->   Operation 473 'or' 'or_ln14_16' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_16, i1024* %flat_array_addr_7, align 8" [flat/flat.cpp:14]   --->   Operation 474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 475 [1/1] (1.82ns)   --->   "%add_ln14_7 = add i10 4, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 475 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%lshr_ln14_8 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_7, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 476 'partselect' 'lshr_ln14_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i5 %lshr_ln14_8 to i64" [flat/flat.cpp:14]   --->   Operation 477 'zext' 'zext_ln14_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%flat_array_addr_8 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_21" [flat/flat.cpp:14]   --->   Operation 478 'getelementptr' 'flat_array_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 479 [2/2] (3.25ns)   --->   "%flat_array_load_10 = load i1024* %flat_array_addr_8, align 8" [flat/flat.cpp:14]   --->   Operation 479 'load' 'flat_array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 24 <SV = 23> <Delay = 8.73>
ST_24 : Operation 480 [1/2] (3.25ns)   --->   "%flat_array_load_10 = load i1024* %flat_array_addr_8, align 8" [flat/flat.cpp:14]   --->   Operation 480 'load' 'flat_array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln14_86 = zext i10 %empty_22 to i11" [flat/flat.cpp:14]   --->   Operation 481 'zext' 'zext_ln14_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%select_ln14_44 = select i1 %icmp_ln14_11, i11 %zext_ln14_85, i11 %zext_ln14_86" [flat/flat.cpp:14]   --->   Operation 482 'select' 'select_ln14_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%select_ln14_45 = select i1 %icmp_ln14_11, i11 %zext_ln14_86, i11 %zext_ln14_85" [flat/flat.cpp:14]   --->   Operation 483 'select' 'select_ln14_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%xor_ln14_34 = xor i11 %select_ln14_44, 1023" [flat/flat.cpp:14]   --->   Operation 484 'xor' 'xor_ln14_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%zext_ln14_89 = zext i11 %select_ln14_45 to i1024" [flat/flat.cpp:14]   --->   Operation 485 'zext' 'zext_ln14_89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%zext_ln14_90 = zext i11 %xor_ln14_34 to i1024" [flat/flat.cpp:14]   --->   Operation 486 'zext' 'zext_ln14_90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_17)   --->   "%tmp_23 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_36, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 487 'partselect' 'tmp_23' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_17)   --->   "%select_ln14_47 = select i1 %icmp_ln14_11, i1024 %tmp_23, i1024 %shl_ln14_36" [flat/flat.cpp:14]   --->   Operation 488 'select' 'select_ln14_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%shl_ln14_37 = shl i1024 -1, %zext_ln14_89" [flat/flat.cpp:14]   --->   Operation 489 'shl' 'shl_ln14_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_33)   --->   "%lshr_ln14_21 = lshr i1024 -1, %zext_ln14_90" [flat/flat.cpp:14]   --->   Operation 490 'lshr' 'lshr_ln14_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 491 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_33 = and i1024 %shl_ln14_37, %lshr_ln14_21" [flat/flat.cpp:14]   --->   Operation 491 'and' 'and_ln14_33' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_17)   --->   "%xor_ln14_35 = xor i1024 %and_ln14_33, -1" [flat/flat.cpp:14]   --->   Operation 492 'xor' 'xor_ln14_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_17)   --->   "%and_ln14_34 = and i1024 %flat_array_load_10, %xor_ln14_35" [flat/flat.cpp:14]   --->   Operation 493 'and' 'and_ln14_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_17)   --->   "%and_ln14_35 = and i1024 %select_ln14_47, %and_ln14_33" [flat/flat.cpp:14]   --->   Operation 494 'and' 'and_ln14_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 495 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_17 = or i1024 %and_ln14_34, %and_ln14_35" [flat/flat.cpp:14]   --->   Operation 495 'or' 'or_ln14_17' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 496 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_17, i1024* %flat_array_addr_8, align 8" [flat/flat.cpp:14]   --->   Operation 496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 497 [1/1] (1.82ns)   --->   "%add_ln14_8 = add i10 5, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 497 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%lshr_ln14_9 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_8, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 498 'partselect' 'lshr_ln14_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i5 %lshr_ln14_9 to i64" [flat/flat.cpp:14]   --->   Operation 499 'zext' 'zext_ln14_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%flat_array_addr_9 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_23" [flat/flat.cpp:14]   --->   Operation 500 'getelementptr' 'flat_array_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 501 [2/2] (3.25ns)   --->   "%flat_array_load_11 = load i1024* %flat_array_addr_9, align 8" [flat/flat.cpp:14]   --->   Operation 501 'load' 'flat_array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_25 : Operation 502 [1/1] (1.82ns)   --->   "%add_ln14_9 = add i10 6, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 502 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%lshr_ln14_s = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_9, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 503 'partselect' 'lshr_ln14_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i5 %lshr_ln14_s to i64" [flat/flat.cpp:14]   --->   Operation 504 'zext' 'zext_ln14_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "%flat_array_addr_10 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_25" [flat/flat.cpp:14]   --->   Operation 505 'getelementptr' 'flat_array_addr_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 506 [1/1] (1.82ns)   --->   "%add_ln14_10 = add i10 7, %zext_ln14_20" [flat/flat.cpp:14]   --->   Operation 506 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 507 [1/1] (0.00ns)   --->   "%lshr_ln14_10 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_10, i32 5, i32 9)" [flat/flat.cpp:14]   --->   Operation 507 'partselect' 'lshr_ln14_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i5 %lshr_ln14_10 to i64" [flat/flat.cpp:14]   --->   Operation 508 'zext' 'zext_ln14_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%flat_array_addr_11 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_27" [flat/flat.cpp:14]   --->   Operation 509 'getelementptr' 'flat_array_addr_11' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.73>
ST_26 : Operation 510 [1/2] (3.25ns)   --->   "%flat_array_load_11 = load i1024* %flat_array_addr_9, align 8" [flat/flat.cpp:14]   --->   Operation 510 'load' 'flat_array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln14_92 = zext i10 %empty_23 to i11" [flat/flat.cpp:14]   --->   Operation 511 'zext' 'zext_ln14_92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%select_ln14_48 = select i1 %icmp_ln14_12, i11 %zext_ln14_91, i11 %zext_ln14_92" [flat/flat.cpp:14]   --->   Operation 512 'select' 'select_ln14_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%select_ln14_49 = select i1 %icmp_ln14_12, i11 %zext_ln14_92, i11 %zext_ln14_91" [flat/flat.cpp:14]   --->   Operation 513 'select' 'select_ln14_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%xor_ln14_37 = xor i11 %select_ln14_48, 1023" [flat/flat.cpp:14]   --->   Operation 514 'xor' 'xor_ln14_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%zext_ln14_95 = zext i11 %select_ln14_49 to i1024" [flat/flat.cpp:14]   --->   Operation 515 'zext' 'zext_ln14_95' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%zext_ln14_96 = zext i11 %xor_ln14_37 to i1024" [flat/flat.cpp:14]   --->   Operation 516 'zext' 'zext_ln14_96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_18)   --->   "%tmp_25 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_38, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 517 'partselect' 'tmp_25' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_18)   --->   "%select_ln14_51 = select i1 %icmp_ln14_12, i1024 %tmp_25, i1024 %shl_ln14_38" [flat/flat.cpp:14]   --->   Operation 518 'select' 'select_ln14_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%shl_ln14_39 = shl i1024 -1, %zext_ln14_95" [flat/flat.cpp:14]   --->   Operation 519 'shl' 'shl_ln14_39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_36)   --->   "%lshr_ln14_22 = lshr i1024 -1, %zext_ln14_96" [flat/flat.cpp:14]   --->   Operation 520 'lshr' 'lshr_ln14_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 521 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_36 = and i1024 %shl_ln14_39, %lshr_ln14_22" [flat/flat.cpp:14]   --->   Operation 521 'and' 'and_ln14_36' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_18)   --->   "%xor_ln14_38 = xor i1024 %and_ln14_36, -1" [flat/flat.cpp:14]   --->   Operation 522 'xor' 'xor_ln14_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_18)   --->   "%and_ln14_37 = and i1024 %flat_array_load_11, %xor_ln14_38" [flat/flat.cpp:14]   --->   Operation 523 'and' 'and_ln14_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_18)   --->   "%and_ln14_38 = and i1024 %select_ln14_51, %and_ln14_36" [flat/flat.cpp:14]   --->   Operation 524 'and' 'and_ln14_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_18 = or i1024 %and_ln14_37, %and_ln14_38" [flat/flat.cpp:14]   --->   Operation 525 'or' 'or_ln14_18' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_18, i1024* %flat_array_addr_9, align 8" [flat/flat.cpp:14]   --->   Operation 526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 527 [2/2] (3.25ns)   --->   "%flat_array_load_12 = load i1024* %flat_array_addr_10, align 8" [flat/flat.cpp:14]   --->   Operation 527 'load' 'flat_array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 28 <SV = 27> <Delay = 8.73>
ST_28 : Operation 528 [1/2] (3.25ns)   --->   "%flat_array_load_12 = load i1024* %flat_array_addr_10, align 8" [flat/flat.cpp:14]   --->   Operation 528 'load' 'flat_array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_28 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln14_98 = zext i10 %empty_24 to i11" [flat/flat.cpp:14]   --->   Operation 529 'zext' 'zext_ln14_98' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%select_ln14_52 = select i1 %icmp_ln14_13, i11 %zext_ln14_97, i11 %zext_ln14_98" [flat/flat.cpp:14]   --->   Operation 530 'select' 'select_ln14_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%select_ln14_53 = select i1 %icmp_ln14_13, i11 %zext_ln14_98, i11 %zext_ln14_97" [flat/flat.cpp:14]   --->   Operation 531 'select' 'select_ln14_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%xor_ln14_40 = xor i11 %select_ln14_52, 1023" [flat/flat.cpp:14]   --->   Operation 532 'xor' 'xor_ln14_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%zext_ln14_101 = zext i11 %select_ln14_53 to i1024" [flat/flat.cpp:14]   --->   Operation 533 'zext' 'zext_ln14_101' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%zext_ln14_102 = zext i11 %xor_ln14_40 to i1024" [flat/flat.cpp:14]   --->   Operation 534 'zext' 'zext_ln14_102' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_19)   --->   "%tmp_27 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_40, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 535 'partselect' 'tmp_27' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_19)   --->   "%select_ln14_55 = select i1 %icmp_ln14_13, i1024 %tmp_27, i1024 %shl_ln14_40" [flat/flat.cpp:14]   --->   Operation 536 'select' 'select_ln14_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%shl_ln14_41 = shl i1024 -1, %zext_ln14_101" [flat/flat.cpp:14]   --->   Operation 537 'shl' 'shl_ln14_41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_39)   --->   "%lshr_ln14_23 = lshr i1024 -1, %zext_ln14_102" [flat/flat.cpp:14]   --->   Operation 538 'lshr' 'lshr_ln14_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_39 = and i1024 %shl_ln14_41, %lshr_ln14_23" [flat/flat.cpp:14]   --->   Operation 539 'and' 'and_ln14_39' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_19)   --->   "%xor_ln14_41 = xor i1024 %and_ln14_39, -1" [flat/flat.cpp:14]   --->   Operation 540 'xor' 'xor_ln14_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_19)   --->   "%and_ln14_40 = and i1024 %flat_array_load_12, %xor_ln14_41" [flat/flat.cpp:14]   --->   Operation 541 'and' 'and_ln14_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_19)   --->   "%and_ln14_41 = and i1024 %select_ln14_55, %and_ln14_39" [flat/flat.cpp:14]   --->   Operation 542 'and' 'and_ln14_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_19 = or i1024 %and_ln14_40, %and_ln14_41" [flat/flat.cpp:14]   --->   Operation 543 'or' 'or_ln14_19' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 544 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_19, i1024* %flat_array_addr_10, align 8" [flat/flat.cpp:14]   --->   Operation 544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 545 [2/2] (3.25ns)   --->   "%flat_array_load_13 = load i1024* %flat_array_addr_11, align 8" [flat/flat.cpp:14]   --->   Operation 545 'load' 'flat_array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 30 <SV = 29> <Delay = 8.73>
ST_30 : Operation 546 [1/2] (3.25ns)   --->   "%flat_array_load_13 = load i1024* %flat_array_addr_11, align 8" [flat/flat.cpp:14]   --->   Operation 546 'load' 'flat_array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln14_104 = zext i10 %empty_25 to i11" [flat/flat.cpp:14]   --->   Operation 547 'zext' 'zext_ln14_104' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%select_ln14_56 = select i1 %icmp_ln14_14, i11 %zext_ln14_103, i11 %zext_ln14_104" [flat/flat.cpp:14]   --->   Operation 548 'select' 'select_ln14_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%select_ln14_57 = select i1 %icmp_ln14_14, i11 %zext_ln14_104, i11 %zext_ln14_103" [flat/flat.cpp:14]   --->   Operation 549 'select' 'select_ln14_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%xor_ln14_43 = xor i11 %select_ln14_56, 1023" [flat/flat.cpp:14]   --->   Operation 550 'xor' 'xor_ln14_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%zext_ln14_107 = zext i11 %select_ln14_57 to i1024" [flat/flat.cpp:14]   --->   Operation 551 'zext' 'zext_ln14_107' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%zext_ln14_108 = zext i11 %xor_ln14_43 to i1024" [flat/flat.cpp:14]   --->   Operation 552 'zext' 'zext_ln14_108' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_20)   --->   "%tmp_29 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_42, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 553 'partselect' 'tmp_29' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_30 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_20)   --->   "%select_ln14_59 = select i1 %icmp_ln14_14, i1024 %tmp_29, i1024 %shl_ln14_42" [flat/flat.cpp:14]   --->   Operation 554 'select' 'select_ln14_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%shl_ln14_43 = shl i1024 -1, %zext_ln14_107" [flat/flat.cpp:14]   --->   Operation 555 'shl' 'shl_ln14_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_42)   --->   "%lshr_ln14_24 = lshr i1024 -1, %zext_ln14_108" [flat/flat.cpp:14]   --->   Operation 556 'lshr' 'lshr_ln14_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 557 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_42 = and i1024 %shl_ln14_43, %lshr_ln14_24" [flat/flat.cpp:14]   --->   Operation 557 'and' 'and_ln14_42' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_20)   --->   "%xor_ln14_44 = xor i1024 %and_ln14_42, -1" [flat/flat.cpp:14]   --->   Operation 558 'xor' 'xor_ln14_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_20)   --->   "%and_ln14_43 = and i1024 %flat_array_load_13, %xor_ln14_44" [flat/flat.cpp:14]   --->   Operation 559 'and' 'and_ln14_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_20)   --->   "%and_ln14_44 = and i1024 %select_ln14_59, %and_ln14_42" [flat/flat.cpp:14]   --->   Operation 560 'and' 'and_ln14_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 561 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_20 = or i1024 %and_ln14_43, %and_ln14_44" [flat/flat.cpp:14]   --->   Operation 561 'or' 'or_ln14_20' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 562 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_20, i1024* %flat_array_addr_11, align 8" [flat/flat.cpp:14]   --->   Operation 562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 563 [2/2] (3.25ns)   --->   "%flat_array_load_14 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 563 'load' 'flat_array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>

State 32 <SV = 31> <Delay = 8.73>
ST_32 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [flat/flat.cpp:10]   --->   Operation 564 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 565 [1/2] (3.25ns)   --->   "%flat_array_load_14 = load i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 565 'load' 'flat_array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_32 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln14_110 = zext i10 %empty_26 to i11" [flat/flat.cpp:14]   --->   Operation 566 'zext' 'zext_ln14_110' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%select_ln14_60 = select i1 %icmp_ln14_15, i11 %zext_ln14_109, i11 %zext_ln14_110" [flat/flat.cpp:14]   --->   Operation 567 'select' 'select_ln14_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%select_ln14_61 = select i1 %icmp_ln14_15, i11 %zext_ln14_110, i11 %zext_ln14_109" [flat/flat.cpp:14]   --->   Operation 568 'select' 'select_ln14_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%xor_ln14_46 = xor i11 %select_ln14_60, 1023" [flat/flat.cpp:14]   --->   Operation 569 'xor' 'xor_ln14_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%zext_ln14_113 = zext i11 %select_ln14_61 to i1024" [flat/flat.cpp:14]   --->   Operation 570 'zext' 'zext_ln14_113' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%zext_ln14_114 = zext i11 %xor_ln14_46 to i1024" [flat/flat.cpp:14]   --->   Operation 571 'zext' 'zext_ln14_114' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_21)   --->   "%tmp_31 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_44, i32 1023, i32 0)" [flat/flat.cpp:14]   --->   Operation 572 'partselect' 'tmp_31' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_32 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_21)   --->   "%select_ln14_63 = select i1 %icmp_ln14_15, i1024 %tmp_31, i1024 %shl_ln14_44" [flat/flat.cpp:14]   --->   Operation 573 'select' 'select_ln14_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%shl_ln14_45 = shl i1024 -1, %zext_ln14_113" [flat/flat.cpp:14]   --->   Operation 574 'shl' 'shl_ln14_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_45)   --->   "%lshr_ln14_25 = lshr i1024 -1, %zext_ln14_114" [flat/flat.cpp:14]   --->   Operation 575 'lshr' 'lshr_ln14_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 576 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln14_45 = and i1024 %shl_ln14_45, %lshr_ln14_25" [flat/flat.cpp:14]   --->   Operation 576 'and' 'and_ln14_45' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_21)   --->   "%xor_ln14_47 = xor i1024 %and_ln14_45, -1" [flat/flat.cpp:14]   --->   Operation 577 'xor' 'xor_ln14_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_21)   --->   "%and_ln14_46 = and i1024 %flat_array_load_14, %xor_ln14_47" [flat/flat.cpp:14]   --->   Operation 578 'and' 'and_ln14_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_21)   --->   "%and_ln14_47 = and i1024 %select_ln14_63, %and_ln14_45" [flat/flat.cpp:14]   --->   Operation 579 'and' 'and_ln14_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 580 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln14_21 = or i1024 %and_ln14_46, %and_ln14_47" [flat/flat.cpp:14]   --->   Operation 580 'or' 'or_ln14_21' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 581 [1/1] (3.25ns)   --->   "store i1024 %or_ln14_21, i1024* %flat_array_addr, align 8" [flat/flat.cpp:14]   --->   Operation 581 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 13> <RAM>
ST_32 : Operation 582 [1/1] (0.00ns)   --->   "br label %2" [flat/flat.cpp:9]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', flat/flat.cpp:6) [8]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', flat/flat.cpp:15) [9]  (0 ns)
	'add' operation ('i', flat/flat.cpp:15) [17]  (1.82 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', flat/flat.cpp:9) [25]  (0 ns)
	'add' operation ('add_ln14_23', flat/flat.cpp:14) [34]  (1.83 ns)
	'getelementptr' operation ('max_pool_out_addr', flat/flat.cpp:14) [36]  (0 ns)
	'load' operation ('max_pool_out_load', flat/flat.cpp:14) on array 'max_pool_out' [37]  (3.25 ns)

 <State 4>: 15ns
The critical path consists of the following:
	'load' operation ('max_pool_out_load', flat/flat.cpp:14) on array 'max_pool_out' [37]  (3.25 ns)
	'shl' operation ('shl_ln14', flat/flat.cpp:14) [58]  (4.42 ns)
	'select' operation ('select_ln14_3', flat/flat.cpp:14) [60]  (0 ns)
	'and' operation ('and_ln14_2', flat/flat.cpp:14) [66]  (0 ns)
	'or' operation ('or_ln14_6', flat/flat.cpp:14) [67]  (2.01 ns)
	'and' operation ('and_ln14_4', flat/flat.cpp:14) [93]  (0 ns)
	'or' operation ('or_ln14_7', flat/flat.cpp:14) [95]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_7', flat/flat.cpp:14 on array 'flat_array' [96]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'or' operation ('or_ln14', flat/flat.cpp:14) [69]  (0 ns)
	'add' operation ('add_ln14', flat/flat.cpp:14) [98]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_1', flat/flat.cpp:14) [102]  (0 ns)
	'load' operation ('flat_array_load_1', flat/flat.cpp:14) on array 'flat_array' [103]  (3.25 ns)

 <State 6>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_9', flat/flat.cpp:14) [112]  (0 ns)
	'shl' operation ('shl_ln14_19', flat/flat.cpp:14) [121]  (0 ns)
	'and' operation ('and_ln14_6', flat/flat.cpp:14) [123]  (3.46 ns)
	'xor' operation ('xor_ln14_8', flat/flat.cpp:14) [124]  (0 ns)
	'and' operation ('and_ln14_7', flat/flat.cpp:14) [125]  (0 ns)
	'or' operation ('or_ln14_8', flat/flat.cpp:14) [127]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_8', flat/flat.cpp:14 on array 'flat_array' [128]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_2', flat/flat.cpp:14) on array 'flat_array' [133]  (3.25 ns)

 <State 8>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_12', flat/flat.cpp:14) [141]  (0 ns)
	'xor' operation ('xor_ln14_10', flat/flat.cpp:14) [144]  (0 ns)
	'lshr' operation ('lshr_ln14_13', flat/flat.cpp:14) [152]  (0 ns)
	'and' operation ('and_ln14_9', flat/flat.cpp:14) [153]  (3.46 ns)
	'and' operation ('and_ln14_11', flat/flat.cpp:14) [156]  (0 ns)
	'or' operation ('or_ln14_9', flat/flat.cpp:14) [157]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_9', flat/flat.cpp:14 on array 'flat_array' [158]  (3.25 ns)

 <State 9>: 5.08ns
The critical path consists of the following:
	'or' operation ('or_ln14_2', flat/flat.cpp:14) [130]  (0 ns)
	'add' operation ('add_ln14_1', flat/flat.cpp:14) [160]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_2', flat/flat.cpp:14) [164]  (0 ns)
	'load' operation ('flat_array_load_3', flat/flat.cpp:14) on array 'flat_array' [165]  (3.25 ns)

 <State 10>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_17', flat/flat.cpp:14) [174]  (0 ns)
	'shl' operation ('shl_ln14_23', flat/flat.cpp:14) [183]  (0 ns)
	'and' operation ('and_ln14_12', flat/flat.cpp:14) [185]  (3.46 ns)
	'xor' operation ('xor_ln14_14', flat/flat.cpp:14) [186]  (0 ns)
	'and' operation ('and_ln14_13', flat/flat.cpp:14) [187]  (0 ns)
	'or' operation ('or_ln14_10', flat/flat.cpp:14) [189]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_10', flat/flat.cpp:14 on array 'flat_array' [190]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_4', flat/flat.cpp:14) on array 'flat_array' [197]  (3.25 ns)

 <State 12>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_20', flat/flat.cpp:14) [205]  (0 ns)
	'xor' operation ('xor_ln14_16', flat/flat.cpp:14) [208]  (0 ns)
	'lshr' operation ('lshr_ln14_15', flat/flat.cpp:14) [216]  (0 ns)
	'and' operation ('and_ln14_15', flat/flat.cpp:14) [217]  (3.46 ns)
	'and' operation ('and_ln14_17', flat/flat.cpp:14) [220]  (0 ns)
	'or' operation ('or_ln14_11', flat/flat.cpp:14) [221]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_11', flat/flat.cpp:14 on array 'flat_array' [222]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_5', flat/flat.cpp:14) on array 'flat_array' [229]  (3.25 ns)

 <State 14>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_24', flat/flat.cpp:14) [237]  (0 ns)
	'xor' operation ('xor_ln14_19', flat/flat.cpp:14) [240]  (0 ns)
	'lshr' operation ('lshr_ln14_16', flat/flat.cpp:14) [248]  (0 ns)
	'and' operation ('and_ln14_18', flat/flat.cpp:14) [249]  (3.46 ns)
	'xor' operation ('xor_ln14_20', flat/flat.cpp:14) [250]  (0 ns)
	'and' operation ('and_ln14_19', flat/flat.cpp:14) [251]  (0 ns)
	'or' operation ('or_ln14_12', flat/flat.cpp:14) [253]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_12', flat/flat.cpp:14 on array 'flat_array' [254]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_6', flat/flat.cpp:14) on array 'flat_array' [259]  (3.25 ns)

 <State 16>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_29', flat/flat.cpp:14) [268]  (0 ns)
	'shl' operation ('shl_ln14_29', flat/flat.cpp:14) [277]  (0 ns)
	'and' operation ('and_ln14_21', flat/flat.cpp:14) [279]  (3.46 ns)
	'xor' operation ('xor_ln14_23', flat/flat.cpp:14) [280]  (0 ns)
	'and' operation ('and_ln14_22', flat/flat.cpp:14) [281]  (0 ns)
	'or' operation ('or_ln14_13', flat/flat.cpp:14) [283]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_13', flat/flat.cpp:14 on array 'flat_array' [284]  (3.25 ns)

 <State 17>: 5.08ns
The critical path consists of the following:
	'or' operation ('or_ln14_4', flat/flat.cpp:14) [256]  (0 ns)
	'add' operation ('add_ln14_4', flat/flat.cpp:14) [286]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_5', flat/flat.cpp:14) [290]  (0 ns)
	'load' operation ('flat_array_load_7', flat/flat.cpp:14) on array 'flat_array' [291]  (3.25 ns)

 <State 18>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_32', flat/flat.cpp:14) [299]  (0 ns)
	'xor' operation ('xor_ln14_25', flat/flat.cpp:14) [302]  (0 ns)
	'lshr' operation ('lshr_ln14_18', flat/flat.cpp:14) [310]  (0 ns)
	'and' operation ('and_ln14_24', flat/flat.cpp:14) [311]  (3.46 ns)
	'and' operation ('and_ln14_26', flat/flat.cpp:14) [314]  (0 ns)
	'or' operation ('or_ln14_14', flat/flat.cpp:14) [315]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_14', flat/flat.cpp:14 on array 'flat_array' [316]  (3.25 ns)

 <State 19>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln14_5', flat/flat.cpp:14) [318]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_6', flat/flat.cpp:14) [322]  (0 ns)
	'load' operation ('flat_array_load_8', flat/flat.cpp:14) on array 'flat_array' [323]  (3.25 ns)

 <State 20>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_37', flat/flat.cpp:14) [332]  (0 ns)
	'shl' operation ('shl_ln14_33', flat/flat.cpp:14) [341]  (0 ns)
	'and' operation ('and_ln14_27', flat/flat.cpp:14) [343]  (3.46 ns)
	'xor' operation ('xor_ln14_29', flat/flat.cpp:14) [344]  (0 ns)
	'and' operation ('and_ln14_28', flat/flat.cpp:14) [345]  (0 ns)
	'or' operation ('or_ln14_15', flat/flat.cpp:14) [347]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_15', flat/flat.cpp:14 on array 'flat_array' [348]  (3.25 ns)

 <State 21>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln14_6', flat/flat.cpp:14) [350]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_7', flat/flat.cpp:14) [354]  (0 ns)
	'load' operation ('flat_array_load_9', flat/flat.cpp:14) on array 'flat_array' [355]  (3.25 ns)

 <State 22>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_41', flat/flat.cpp:14) [364]  (0 ns)
	'shl' operation ('shl_ln14_35', flat/flat.cpp:14) [373]  (0 ns)
	'and' operation ('and_ln14_30', flat/flat.cpp:14) [375]  (3.46 ns)
	'and' operation ('and_ln14_32', flat/flat.cpp:14) [378]  (0 ns)
	'or' operation ('or_ln14_16', flat/flat.cpp:14) [379]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_16', flat/flat.cpp:14 on array 'flat_array' [380]  (3.25 ns)

 <State 23>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln14_7', flat/flat.cpp:14) [382]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_8', flat/flat.cpp:14) [386]  (0 ns)
	'load' operation ('flat_array_load_10', flat/flat.cpp:14) on array 'flat_array' [387]  (3.25 ns)

 <State 24>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_45', flat/flat.cpp:14) [396]  (0 ns)
	'shl' operation ('shl_ln14_37', flat/flat.cpp:14) [405]  (0 ns)
	'and' operation ('and_ln14_33', flat/flat.cpp:14) [407]  (3.46 ns)
	'and' operation ('and_ln14_35', flat/flat.cpp:14) [410]  (0 ns)
	'or' operation ('or_ln14_17', flat/flat.cpp:14) [411]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_17', flat/flat.cpp:14 on array 'flat_array' [412]  (3.25 ns)

 <State 25>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln14_8', flat/flat.cpp:14) [414]  (1.82 ns)
	'getelementptr' operation ('flat_array_addr_9', flat/flat.cpp:14) [418]  (0 ns)
	'load' operation ('flat_array_load_11', flat/flat.cpp:14) on array 'flat_array' [419]  (3.25 ns)

 <State 26>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_49', flat/flat.cpp:14) [428]  (0 ns)
	'shl' operation ('shl_ln14_39', flat/flat.cpp:14) [437]  (0 ns)
	'and' operation ('and_ln14_36', flat/flat.cpp:14) [439]  (3.46 ns)
	'xor' operation ('xor_ln14_38', flat/flat.cpp:14) [440]  (0 ns)
	'and' operation ('and_ln14_37', flat/flat.cpp:14) [441]  (0 ns)
	'or' operation ('or_ln14_18', flat/flat.cpp:14) [443]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_18', flat/flat.cpp:14 on array 'flat_array' [444]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_12', flat/flat.cpp:14) on array 'flat_array' [451]  (3.25 ns)

 <State 28>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_53', flat/flat.cpp:14) [460]  (0 ns)
	'shl' operation ('shl_ln14_41', flat/flat.cpp:14) [469]  (0 ns)
	'and' operation ('and_ln14_39', flat/flat.cpp:14) [471]  (3.46 ns)
	'and' operation ('and_ln14_41', flat/flat.cpp:14) [474]  (0 ns)
	'or' operation ('or_ln14_19', flat/flat.cpp:14) [475]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_19', flat/flat.cpp:14 on array 'flat_array' [476]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_13', flat/flat.cpp:14) on array 'flat_array' [483]  (3.25 ns)

 <State 30>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_56', flat/flat.cpp:14) [491]  (0 ns)
	'xor' operation ('xor_ln14_43', flat/flat.cpp:14) [494]  (0 ns)
	'lshr' operation ('lshr_ln14_24', flat/flat.cpp:14) [502]  (0 ns)
	'and' operation ('and_ln14_42', flat/flat.cpp:14) [503]  (3.46 ns)
	'xor' operation ('xor_ln14_44', flat/flat.cpp:14) [504]  (0 ns)
	'and' operation ('and_ln14_43', flat/flat.cpp:14) [505]  (0 ns)
	'or' operation ('or_ln14_20', flat/flat.cpp:14) [507]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_20', flat/flat.cpp:14 on array 'flat_array' [508]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_load_14', flat/flat.cpp:14) on array 'flat_array' [510]  (3.25 ns)

 <State 32>: 8.73ns
The critical path consists of the following:
	'select' operation ('select_ln14_61', flat/flat.cpp:14) [520]  (0 ns)
	'shl' operation ('shl_ln14_45', flat/flat.cpp:14) [529]  (0 ns)
	'and' operation ('and_ln14_45', flat/flat.cpp:14) [531]  (3.46 ns)
	'and' operation ('and_ln14_47', flat/flat.cpp:14) [534]  (0 ns)
	'or' operation ('or_ln14_21', flat/flat.cpp:14) [535]  (2.01 ns)
	'store' operation ('store_ln14', flat/flat.cpp:14) of variable 'or_ln14_21', flat/flat.cpp:14 on array 'flat_array' [536]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
