{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558602895023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558602895039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 11:14:54 2019 " "Processing started: Thu May 23 11:14:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558602895039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602895039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_2 -c processor_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_2 -c processor_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602895039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558602897117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558602897117 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "preserve processor_2.v(24) " "Verilog HDL Attribute warning at processor_2.v(24): overriding existing value for attribute \"preserve\"" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 24 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_2.v 4 4 " "Found 4 design units, including 4 entities, in source file processor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_2 " "Found entity 1: processor_2" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925483 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc " "Found entity 2: proc" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925483 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925483 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602925483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock processor_2.v(180) " "Verilog HDL Implicit Net warning at processor_2.v(180): created implicit net for \"Clock\"" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(40) " "Verilog HDL Instantiation warning at processor_2.v(40): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558602925483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_2 " "Elaborating entity \"processor_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558602925655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:ex0 " "Elaborating entity \"proc\" for hierarchy \"proc:ex0\"" {  } { { "processor_2.v" "ex0" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADDRin processor_2.v(23) " "Verilog HDL or VHDL warning at processor_2.v(23): object \"ADDRin\" assigned a value but never read" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUTin processor_2.v(23) " "Verilog HDL or VHDL warning at processor_2.v(23): object \"DOUTin\" assigned a value but never read" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_D processor_2.v(23) " "Verilog HDL or VHDL warning at processor_2.v(23): object \"W_D\" assigned a value but never read" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 processor_2.v(36) " "Verilog HDL assignment warning at processor_2.v(36): truncated value with size 32 to match size of target (5)" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(49) " "Verilog HDL Case Statement warning at processor_2.v(49): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tstep_D processor_2.v(47) " "Verilog HDL Always Construct warning at processor_2.v(47): inferring latch(es) for variable \"Tstep_D\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G processor_2.v(119) " "Verilog HDL Always Construct warning at processor_2.v(119): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(89) " "Verilog HDL Case Statement warning at processor_2.v(89): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(128) " "Verilog HDL Case Statement warning at processor_2.v(128): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 128 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(154) " "Verilog HDL Case Statement warning at processor_2.v(154): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 154 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(80) " "Verilog HDL Case Statement warning at processor_2.v(80): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D\[0\] processor_2.v(47) " "Inferred latch for \"Tstep_D\[0\]\" at processor_2.v(47)" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D\[1\] processor_2.v(47) " "Inferred latch for \"Tstep_D\[1\]\" at processor_2.v(47)" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D\[2\] processor_2.v(47) " "Inferred latch for \"Tstep_D\[2\]\" at processor_2.v(47)" {  } { { "processor_2.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602925671 "|processor_2|proc:ex0"}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558602925718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem proc:ex0\|inst_mem:comb_16 " "Elaborating entity \"inst_mem\" for hierarchy \"proc:ex0\|inst_mem:comb_16\"" {  } { { "processor_2.v" "comb_16" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558602925874 ""}  } { { "inst_mem.v" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558602925874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ag1 " "Found entity 1: altsyncram_7ag1" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/db/altsyncram_7ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558602925999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602925999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ag1 proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated " "Elaborating entity \"altsyncram_7ag1\" for hierarchy \"proc:ex0\|inst_mem:comb_16\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602925999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:ex0\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:ex0\|dec3to8:decX\"" {  } { { "processor_2.v" "decX" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602926030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:ex0\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:ex0\|regn:reg_0\"" {  } { { "processor_2.v" "reg_0" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558602926030 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_7 counterlpm " "Node instance \"reg_7\" instantiates undefined entity \"counterlpm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_2.v" "reg_7" { Text "C:/Users/Acerek/Desktop/SWrepo2/SW/ps11/zad1v2/processor_2.v" 180 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1558602926093 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558602926311 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 11:15:26 2019 " "Processing ended: Thu May 23 11:15:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558602926311 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558602926311 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558602926311 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602926311 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558602927077 ""}
