module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin					// State transition logic
        case(state)				// State transition logic
            OFF:begin
                if(j==0)
                    next_state<=OFF;
                else
                    next_state<=ON;
            end
            
            ON:begin
                if(k==0)
                    next_state<=ON;
                else
                    next_state<=OFF;
            end
            default:next_state<=OFF;
        endcase
    end

    always @(posedge clk) begin
        if(reset)			// State flip-flops with asynchronous reset
            state<=OFF;
        else
            state<=next_state;
    end

    // Output logic
            assign out = (state == ON);

endmodule
