// Seed: 384672275
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  reg id_3;
  type_5(
      id_1, 1, 1
  );
  assign id_3 = 1;
  always @(1) begin
    if (id_3) id_3 <= id_3;
  end
endmodule
