---
title: Tick-tock_model
password: www
abstract: 'Welcome to my blog, enter password to read.'
message: 'Welcome to my blog, enter password to read.'
date: 2022-06-24 18:48:58
tags:
categories:
---
{% raw %}
<!-- <!DOCTYPE html> -->
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Tick–tock model - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"b7a625be-418a-4ee0-8259-526d7aedd989","wgCSPNonce":false,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Tick–tock_model","wgTitle":"Tick–tock model","wgCurRevisionId":1091622952,"wgRevisionId":1091622952,"wgArticleId":15286988,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 German-language sources (de)","CS1 maint: url-status","CS1 Japanese-language sources (ja)","Articles with short description","Short description matches Wikidata","Intel x86 microprocessors","Technology strategy","Intel microarchitectures"],"wgPageContentLanguage":"en",
"wgPageContentModel":"wikitext","wgRelevantPageName":"Tick–tock_model","wgRelevantArticleId":15286988,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":false},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":40000,"wgNoticeProject":"wikipedia","wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgULSCurrentAutonym":"English","wgEditSubmitButtonLabelPublish":true,"wgCentralAuthMobileDomain":false,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":true,"wgWikibaseItemId":"Q1366099","GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready",
"user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.styles.legacy":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.wikimediaBadges":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.legacy.js","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.cx.eventlogging.campaigns","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.extra-toolbar-buttons","ext.gadget.refToolbar","ext.gadget.switcher","ext.centralauth.centralautologin","ext.popups","ext.uls.compactlinks","ext.uls.interface",
"ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.39.0-wmf.16"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta name="format-detection" content="telephone=no"/>
<meta property="og:title" content="Tick–tock model - Wikipedia"/>
<meta property="og:type" content="website"/>
<link rel="preconnect" href="//upload.wikimedia.org"/>
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/Tick%E2%80%93tock_model"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Tick–tock_model rootpage-Tick–tock_model skin-vector action-view skin-vector-legacy"><div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice"><!-- CentralNotice --></div>
	<div class="mw-indicators">
	</div>
	<h1 id="firstHeading" class="firstHeading mw-first-heading">Tick–tock model</h1>
	<div id="bodyContent" class="vector-body">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		<div id="contentSub2"></div>
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#searchInput">Jump to search</a>
		<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Production model by Intel</div>
<p><b>Tick–tock</b> was a production model adopted in 2007 by <a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">chip</a> manufacturer <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. Under this model, every <a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> change (tock) was followed by a <a href="https://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">die shrink</a> of the process technology (tick). It was replaced by the <a href="https://en.wikipedia.org/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">process–architecture–optimization model</a>, which was announced in 2016 and is like a tick–tock cycle followed by an optimization phase. As a general engineering model, tick–tock is a model that refreshes one side of a binary system each release cycle.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Roadmap"><span class="tocnumber">2</span> <span class="toctext">Roadmap</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Pentium_4_/_Core_roadmap"><span class="tocnumber">2.1</span> <span class="toctext">Pentium 4 / Core roadmap</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Atom_roadmap"><span class="tocnumber">2.2</span> <span class="toctext">Atom roadmap</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Both"><span class="tocnumber">2.3</span> <span class="toctext">Both</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#See_also"><span class="tocnumber">3</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Every "tick" represented a <a href="https://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">shrinking</a> of the process technology of the previous microarchitecture (sometimes introducing new instructions, as with <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>, released in late 2014) and every "tock" designated a new microarchitecture.<sup id="cite_ref-IntelTickTockModel_1-0" class="reference"><a href="#cite_note-IntelTickTockModel-1">&#91;1&#93;</a></sup> These occurred roughly every year to 18 months.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> In 2014, Intel created a "<a href="https://en.wikipedia.org/wiki/Haswell_Refresh" class="mw-redirect" title="Haswell Refresh">tock refresh</a>" of a <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">tock</a> in the form of a smaller update to the microarchitecture<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup> not considered a new generation in and of itself.
</p><p>In March 2016, Intel announced in a <a href="https://en.wikipedia.org/wiki/Form_10-K" title="Form 10-K">Form 10-K</a> report that it deprecated the tick–tock cycle in favor of a three-step process–architecture–optimization model, under which three generations of processors are produced under a single manufacturing process, with the third generation out of three focusing on optimization.<sup id="cite_ref-anandtech-pao_4-0" class="reference"><a href="#cite_note-anandtech-pao-4">&#91;4&#93;</a></sup> The first optimization of the Skylake architecture was <a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a>. Intel then announced a second optimization, <a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a>,<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> making a total of four generations at 14&#160;nm.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Roadmap">Roadmap</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=2" title="Edit section: Roadmap">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Pentium_4_.2F_Core_roadmap"></span><span class="mw-headline" id="Pentium_4_/_Core_roadmap">Pentium 4 / Core roadmap</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=3" title="Edit section: Pentium 4 / Core roadmap">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="font-size: 0.5rem">
<caption>Pentium 4 / Core roadmap
</caption>
<tbody><tr>
<th rowspan="2">Change<br />(step)
</th>
<th rowspan="2" style="background-color:#EBE5D9"><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Fabri&#173;cation<br />process</a>
</th>
<th rowspan="2" style="background-color:#ECE8E4"><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Micro-<br />architecture</a>
</th>
<th rowspan="2">Code names<br />for step
</th>
<th rowspan="2">Intel<br />Generation<br />Desktop
</th>
<th rowspan="2">Intel<br />Generation<br />Xeon
</th>
<th rowspan="2">Intel Microcode<br />shortcut(s)<br />Desktop/WS<sup id="cite_ref-:1_7-0" class="reference"><a href="#cite_note-:1-7">&#91;7&#93;</a></sup><sup id="cite_ref-:2_8-0" class="reference"><a href="#cite_note-:2-8">&#91;8&#93;</a></sup>
</th>
<th rowspan="2">Intel Microcode<br />shortcut(s)<br />Xeon/Server
</th>
<th rowspan="2">Release<br />date
</th>
<th colspan="7">Processors
</th></tr>
<tr>
<th>8P/4P Server
</th>
<th>4P/2P Server/<abbr title="Workstation">WS</abbr>
</th>
<th>Embedded Xeon
</th>
<th>1P Xeon
</th>
<th>Enthusiast/<abbr title="Workstation">WS</abbr>
</th>
<th>Desktop
</th>
<th>Mobile
</th></tr>
<tr style="background-color:#FEF6E7">
<td>Tick<br /><small>(<a href="https://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">new fabrica-<br />tion process</a>)</small>
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/65_nm_process" title="65 nm process">65 nm</a>
</td>
<td style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a> (P6),<br /><a href="https://en.wikipedia.org/wiki/Pentium_D#Presler" title="Pentium D">Presler</a> (NetBurst),<br /><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a> (NetBurst)
</td>
<td colspan="4" rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>1995-11-1 (P6),<br />2000-11-20 (Netburst)
</td>
<td colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td><a href="https://en.wikipedia.org/wiki/Pentium_D#Presler" title="Pentium D">Presler</a> (NetBurst)
</td>
<td><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a> (NetBurst)
</td>
<td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a> (P6)
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tock<br /><small>(<a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">new micro-<br />architecture</a>)</small>
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Merom_(microarchitecture)" class="mw-redirect" title="Merom (microarchitecture)">Merom</a><sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup>
</td>
<td>2006-07-27<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a><br /><a href="https://en.wikipedia.org/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a>
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nm_process" title="45 nm process">45 nm</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a>
</td>
<td>2007-11-11<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Yorkfield" title="Yorkfield">Yorkfield</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a>
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tock
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
</td>
<td>1
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>NHM<sup id="cite_ref-github.com_13-0" class="reference"><a href="#cite_note-github.com-13">&#91;13&#93;</a></sup>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>2008-11-17<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_processors#&quot;Beckton&quot;_(45_nm)" title="List of Intel Xeon processors">Beckton</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_processors#&quot;Gainestown&quot;_(45_nm)" title="List of Intel Xeon processors">Gainestown</a>
</td>
<td>Lynnfield
</td>
<td><a href="https://en.wikipedia.org/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a>
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/32_nm_process" title="32 nm process">32 nm</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>
</td>
<td>1
</td>
<td>WSM<sup id="cite_ref-github.com_13-1" class="reference"><a href="#cite_note-github.com-13">&#91;13&#93;</a></sup>
</td>
<td>2010-01-04<sup id="cite_ref-MarkBohr_15-0" class="reference"><a href="#cite_note-MarkBohr-15">&#91;15&#93;</a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Westmere-EX" class="mw-redirect" title="Westmere-EX">Westmere-EX</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Westmere-EP</a>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td><a href="https://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Gulftown</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Arrandale" title="Arrandale">Arrandale</a>
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tock
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
</td>
<td>2
</td>
<td>1
</td>
<td>SNB
</td>
<td>JKT (Jaketown)
</td>
<td>2011-01-09<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup>
</td>
<td>(Skipped)<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge-EP</a>
</td>
<td>Gladden
</td>
<td>Sandy Bridge
</td>
<td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" class="mw-redirect" title="Sandy Bridge-E">Sandy Bridge-E</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge-M</a>
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/22_nm_process" title="22 nm process">22 nm</a><sup id="cite_ref-22nm_19-0" class="reference"><a href="#cite_note-22nm-19">&#91;19&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>
</td>
<td>3
</td>
<td>2
</td>
<td>IVB
</td>
<td>IVT (Ivytown)
</td>
<td>2012-04-29
</td>
<td>Ivy Bridge-EX<sup id="cite_ref-vr-z_20-0" class="reference"><a href="#cite_note-vr-z-20">&#91;20&#93;</a></sup>
</td>
<td>Ivy Bridge-EP<sup id="cite_ref-vr-z_20-1" class="reference"><a href="#cite_note-vr-z-20">&#91;20&#93;</a></sup>
</td>
<td>Gladden
</td>
<td>Ivy Bridge
</td>
<td>Ivy Bridge-E<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge-M</a>
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tock
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
</td>
<td>4
</td>
<td>3
</td>
<td>HSW, CRW (Crystal Well)<br />with Iris Pro<sup id="cite_ref-Products_formerly_Crystal_Well_22-0" class="reference"><a href="#cite_note-Products_formerly_Crystal_Well-22">&#91;22&#93;</a></sup><sup id="cite_ref-What_is_Crystalwell_23-0" class="reference"><a href="#cite_note-What_is_Crystalwell-23">&#91;23&#93;</a></sup>
</td>
<td>HSX
</td>
<td>2013-06-02
</td>
<td>Haswell-EX
</td>
<td>Haswell-EP
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>Haswell-DT
</td>
<td>Haswell-E
</td>
<td>Haswell-DT<sup id="cite_ref-hsw-specs_24-0" class="reference"><a href="#cite_note-hsw-specs-24">&#91;24&#93;</a></sup>
</td>
<td>Haswell-MB (notebooks)<br />Haswell-LP (ultrabooks)<sup id="cite_ref-hsw-specs_24-1" class="reference"><a href="#cite_note-hsw-specs-24">&#91;24&#93;</a></sup>
</td></tr>
<tr>
<td rowspan="1">Refresh
</td>
<td rowspan="1"><a href="https://en.wikipedia.org/wiki/Haswell_Refresh" class="mw-redirect" title="Haswell Refresh">Haswell Refresh</a>,<br /><a href="https://en.wikipedia.org/wiki/Devil%27s_Canyon_(CPU)" class="mw-redirect" title="Devil&#39;s Canyon (CPU)">Devil's Canyon</a><sup id="cite_ref-golem_25-0" class="reference"><a href="#cite_note-golem-25">&#91;25&#93;</a></sup>
</td>
<td rowspan="1">4
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td rowspan="1">HSW, CRW (Crystal Well)<br />with Iris Pro<sup id="cite_ref-Products_formerly_Crystal_Well_22-1" class="reference"><a href="#cite_note-Products_formerly_Crystal_Well-22">&#91;22&#93;</a></sup><sup id="cite_ref-What_is_Crystalwell_23-1" class="reference"><a href="#cite_note-What_is_Crystalwell-23">&#91;23&#93;</a></sup>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A}
</td>
<td rowspan="1">2014-05-11,<br />2014-06-02
</td>
<td colspan="5" rowspan="1" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server version released
</td>
<td rowspan="1">Devil's&#160;Canyon
</td>
<td rowspan="1" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No mobile version<br />released
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick (Process)
</td>
<td rowspan="8"><a href="https://en.wikipedia.org/wiki/14_nm_process" title="14 nm process">14 nm</a><sup id="cite_ref-22nm_19-1" class="reference"><a href="#cite_note-22nm-19">&#91;19&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a><sup id="cite_ref-BroadwellSA_26-0" class="reference"><a href="#cite_note-BroadwellSA-26">&#91;26&#93;</a></sup>
</td>
<td>5
</td>
<td>4
</td>
<td>BDW
</td>
<td>BDX
</td>
<td>2014-09-05
</td>
<td>Broadwell-EX<sup id="cite_ref-BroadwellEP_27-0" class="reference"><a href="#cite_note-BroadwellEP-27">&#91;27&#93;</a></sup>
</td>
<td>Broadwell-EP<sup id="cite_ref-BroadwellEP_27-1" class="reference"><a href="#cite_note-BroadwellEP-27">&#91;27&#93;</a></sup>
</td>
<td>Broadwell-DE
</td>
<td>Broadwell-DT
</td>
<td>Broadwell-E
</td>
<td>Broadwell-DT
</td>
<td>Broadwell-H<br />Broadwell-U<br />Broadwell-Y
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tock (Architecture)
</td>
<td rowspan="6"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a><sup id="cite_ref-BroadwellSA_26-1" class="reference"><a href="#cite_note-BroadwellSA-26">&#91;26&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a><sup id="cite_ref-BroadwellSA_26-2" class="reference"><a href="#cite_note-BroadwellSA-26">&#91;26&#93;</a></sup>
</td>
<td>6
</td>
<td>5
</td>
<td>SKL
</td>
<td>SKX
</td>
<td>2015-08-05<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup>
</td>
<td colspan="2">Skylake-SP
</td>
<td>Skylake-DE
</td>
<td>Skylake-DT/H
</td>
<td>Skylake-X
</td>
<td><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
</td>
<td>Skylake-H<br />Skylake-U<br />Skylake-Y
</td></tr>
<tr>
<td rowspan="5">Optimization<br /><small>(Refresh)</small><br /><sup id="cite_ref-anandtech-pao_4-1" class="reference"><a href="#cite_note-anandtech-pao-4">&#91;4&#93;</a></sup><sup id="cite_ref-wccftech_14nm_29-0" class="reference"><a href="#cite_note-wccftech_14nm-29">&#91;29&#93;</a></sup><sup id="cite_ref-legitreviews_30-0" class="reference"><a href="#cite_note-legitreviews-30">&#91;30&#93;</a></sup><sup id="cite_ref-wccftech20160120-Icelake_31-0" class="reference"><a href="#cite_note-wccftech20160120-Icelake-31">&#91;31&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a><sup id="cite_ref-arstechnica_32-0" class="reference"><a href="#cite_note-arstechnica-32">&#91;32&#93;</a></sup>
</td>
<td>7
</td>
<td>6
</td>
<td>KBL
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>2017-01-03<sup id="cite_ref-PC_Gamer_Kaby_Lake_33-0" class="reference"><a href="#cite_note-PC_Gamer_Kaby_Lake-33">&#91;33&#93;</a></sup>
</td>
<td colspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only 1P server (Xeon E3) version released
</td>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_processors#Kaby_Lake-based_Xeons" title="List of Intel Xeon processors">Kaby Lake-DT/H</a><br />cores: 4 (4/8)
</td>
<td>Kaby Lake-X<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a>
</td>
<td>Kaby Lake-H<br />Kaby Lake-U<br />Kaby Lake-Y
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Kaby_Lake_R" class="mw-redirect" title="Kaby Lake R">Kaby&#160;Lake&#160;R</a><sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;35&#93;</a></sup><sup id="cite_ref-KLR_36-0" class="reference"><a href="#cite_note-KLR-36">&#91;36&#93;</a></sup>
</td>
<td>8
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>KBL-R
</td>
<td>2017-08-21<sup id="cite_ref-KLR_36-1" class="reference"><a href="#cite_note-KLR-36">&#91;36&#93;</a></sup>
</td>
<td colspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only mobile version released
</td>
<td>Kaby Lake R
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a>
</td>
<td>8, 9<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup>
</td>
<td>E-2xxx
</td>
<td>CFL
</td>
<td>2017-10-05<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;38&#93;</a></sup>
</td>
<td colspan="2"><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microprocessor)#Cascade_Lake-SP_(Scalable)" title="Cascade Lake (microprocessor)">Cascade Lake-SP</a><br /><a href="https://en.wikipedia.org/wiki/Cooper_Lake_(microprocessor)" title="Cooper Lake (microprocessor)">Cooper Lake</a> (Q2'20)
</td>
<td><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microprocessor)#Cascade_Lake-AP_(Advanced_Performance)" title="Cascade Lake (microprocessor)">Cascade Lake-AP</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_processors#Coffee_Lake-based_Xeons" title="List of Intel Xeon processors">Coffee Lake-DT/H</a><br />cores: 6 (12)
</td>
<td>Skylake-X Refresh
</td>
<td><a href="https://en.wikipedia.org/wiki/Coffee_Lake#Desktop_processors_(Coffee_Lake_S)" title="Coffee Lake">Coffee Lake-S</a><br /><a href="https://en.wikipedia.org/wiki/Coffee_Lake#List_of_9th_generation_Coffee_Lake_processors_(Coffee_Lake_Refresh)" title="Coffee Lake">Coffee Lake-R</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Coffee_Lake#Mobile_processors_(Coffee_Lake_H_&amp;_Coffee_Lake_U)" title="Coffee Lake">Coffee Lake-H</a><br />Coffee Lake-U<br />Coffee Lake-H Refresh
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microprocessor)" title="Whiskey Lake (microprocessor)">Whiskey Lake</a>,<br /><a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a><sup id="cite_ref-:0_39-0" class="reference"><a href="#cite_note-:0-39">&#91;39&#93;</a></sup>
</td>
<td>8
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>WHL<br />AML
</td>
<td>2018-08-28<sup id="cite_ref-:0_39-1" class="reference"><a href="#cite_note-:0-39">&#91;39&#93;</a></sup>
</td>
<td colspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only mobile version released
</td>
<td>Whiskey Lake-U<br />Amber Lake-Y
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)" title="Comet Lake (microprocessor)">Comet Lake</a><sup id="cite_ref-Comet_40-0" class="reference"><a href="#cite_note-Comet-40">&#91;40&#93;</a></sup>
</td>
<td>10
</td>
<td>CML
</td>
<td>2019-08-21<sup id="cite_ref-Comet_40-1" class="reference"><a href="#cite_note-Comet-40">&#91;40&#93;</a></sup>
</td>
<td colspan="4" rowspan="1" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server version released
</td>
<td><a href="https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)#Workstation_processors" title="Comet Lake (microprocessor)">Comet Lake-W</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)#Desktop_processors" title="Comet Lake (microprocessor)">Comet Lake-S</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)#H-series_(High_power)" title="Comet Lake (microprocessor)">Comet Lake-H</a><br />Comet Lake-U
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a><sup id="cite_ref-Rocketlake_41-0" class="reference"><a href="#cite_note-Rocketlake-41">&#91;41&#93;</a></sup>
</td>
<td><a href="https://en.wikipedia.org/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a><sup id="cite_ref-Rocketlake_41-1" class="reference"><a href="#cite_note-Rocketlake-41">&#91;41&#93;</a></sup>
</td>
<td>11
</td>
<td>RKL
</td>
<td>2021-03-30<sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;42&#93;</a></sup>
</td>
<td colspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>Rocket Lake-S
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td></tr>
<tr style="background-color:#FEF6E7">
<td style="background-color:#FEF6E7">Process
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/10_nm_process" title="10 nm process">10 nm</a>
</td>
<td style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Palm_Cove_(microarchitecture)" class="mw-redirect" title="Palm Cove (microarchitecture)">Palm Cove</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microprocessor)" title="Cannon Lake (microprocessor)">Cannon Lake</a>
</td>
<td>8
</td>
<td>CNL
</td>
<td>2018-05-16<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;43&#93;</a></sup>
</td>
<td colspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only mobile version released
</td>
<td>Cannon Lake-U
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/Sunny_Cove_(microarchitecture)" title="Sunny Cove (microarchitecture)">Sunny Cove</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a><sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;44&#93;</a></sup>
</td>
<td>10
</td>
<td>3
</td>
<td>ICL
</td>
<td>2019-08-01<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;45&#93;</a></sup>
</td>
<td colspan="2">Ice Lake-SP (1H21)<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;46&#93;</a></sup>
</td>
<td colspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>Ice Lake-U<br />Ice Lake-Y
</td></tr>
<tr>
<td>Optimization<sup id="cite_ref-wccftech20160120-Icelake_31-1" class="reference"><a href="#cite_note-wccftech20160120-Icelake-31">&#91;31&#93;</a></sup>
</td>
<td style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a><sup id="cite_ref-wccftech20160120-Icelake_31-2" class="reference"><a href="#cite_note-wccftech20160120-Icelake-31">&#91;31&#93;</a></sup>
</td>
<td>11
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>TGL
</td>
<td>2020-09-02<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;47&#93;</a></sup>
</td>
<td colspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only mobile version released
</td>
<td>Tiger Lake-H35<br />Tiger Lake-UP3<br />Tiger Lake-UP4
</td></tr>
<tr style="background-color:#FEFAF3">
<td rowspan="2">Architecture
</td>
<td style="background-color:#FEF6E7" rowspan="4"><a href="https://en.wikipedia.org/wiki/7_nm_process" title="7 nm process">Intel 7</a>
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a>
</td>
<td>12
</td>
<td>ADL
</td>
<td>2021-11-04
</td>
<td colspan="5" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server / WS version released
</td>
<td>Alder Lake-S
</td>
<td>Alder Lake-H<br />Alder Lake-P<br />Alder Lake-U
</td></tr>
<tr style="background-color:#FEFAF3">
<td><a href="https://en.wikipedia.org/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a><sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;48&#93;</a></sup>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>4
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>SPR
</td>
<td>2022
</td>
<td colspan="2">Sapphire Rapids-SP
</td>
<td colspan="3">TBA
</td>
<td colspan="2" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only server / WS version released
</td></tr>
<tr>
<td rowspan="2">Optimization
</td>
<td rowspan="6">TBA
</td>
<td><a href="https://en.wikipedia.org/wiki/Raptor_Lake" title="Raptor Lake">Raptor Lake</a>
</td>
<td>13
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>RPL
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>2022
</td>
<td colspan="5" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server / WS version released
</td>
<td colspan="2">TBA
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Emerald_Rapids" title="Emerald Rapids">Emerald Rapids</a>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>5
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>EMR
</td>
<td>2023
</td>
<td colspan="2">Emerald Rapids-SP
</td>
<td colspan="3">TBA
</td>
<td colspan="2" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only server / WS version released
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick
</td>
<td><a href="https://en.wikipedia.org/wiki/5_nm_process" title="5 nm process">Intel 4</a><sup id="cite_ref-NewRoadmap_49-0" class="reference"><a href="#cite_note-NewRoadmap-49">&#91;49&#93;</a></sup>
</td>
<td>Meteor Lake<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;50&#93;</a></sup>
</td>
<td>14
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>MTL
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>2023
</td>
<td colspan="5" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server / WS version released
</td>
<td colspan="2">TBA
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tick
</td>
<td style="background-color:#FEF6E7"><a href="https://en.wikipedia.org/wiki/3_nm_process" title="3 nm process">Intel 3</a>
</td>
<td>Granite Rapids<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;51&#93;</a></sup>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>6
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>GNR
</td>
<td>2024
</td>
<td colspan="2">Granite Rapids-SP
</td>
<td colspan="3">TBA
</td>
<td colspan="2" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">Only server / WS version released
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Tick
</td>
<td><a href="https://en.wikipedia.org/wiki/Intel_20A" class="mw-redirect" title="Intel 20A">Intel 20A</a>
</td>
<td>Arrow Lake<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;52&#93;</a></sup>
</td>
<td>15
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>ARL
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>2024
</td>
<td colspan="5" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server / WS version released
</td>
<td colspan="2">TBA
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Tick
</td>
<td style="background-color:#FEF6E7">Intel 18A
</td>
<td>Lunar Lake
</td>
<td>16
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>LNL
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td>TBA
</td>
<td colspan="5" align="center" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">No server / WS version released
</td>
<td colspan="2">TBA
</td></tr>
<tr>
<th rowspan="2">Change<br />(step)
</th>
<th rowspan="2"><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Fabri&#173;cation<br />process</a>
</th>
<th rowspan="2"><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Micro-<br />architecture</a>
</th>
<th rowspan="2">Code names<br />for step
</th>
<th rowspan="2">Intel<br />Generation<br />Desktop
</th>
<th rowspan="2">Intel<br />Generation<br />Xeon
</th>
<th rowspan="2">Intel Microcode<br />shortcut(s)<br />Desktop/WS<sup id="cite_ref-:1_7-1" class="reference"><a href="#cite_note-:1-7">&#91;7&#93;</a></sup><sup id="cite_ref-:2_8-1" class="reference"><a href="#cite_note-:2-8">&#91;8&#93;</a></sup>
</th>
<th rowspan="2">Intel Microcode<br />shortcut(s)<br />Xeon/Server
</th>
<th rowspan="2">Release<br />date
</th>
<th>8P/4P Server
</th>
<th>4P/2P Server/<abbr title="Workstation">WS</abbr>
</th>
<th>Embedded Xeon
</th>
<th>1P Xeon
</th>
<th>Enthusiast/<abbr title="Workstation">WS</abbr>
</th>
<th>Desktop
</th>
<th>Mobile
</th></tr>
<tr>
<th colspan="7">Processors
</th></tr></tbody></table>
<h3><span class="mw-headline" id="Atom_roadmap">Atom roadmap</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=4" title="Edit section: Atom roadmap">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="atom-roadmap"></span>
</p><p>With <a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a> Intel tried to start Tick-Tock in Atom architecture but problems with the <a href="https://en.wikipedia.org/wiki/10_nm_process" title="10 nm process">10 nm process</a> did not allow to do this. In the table below instead of Tick-Tock steps Process-Architecture-Optimization are used. There is no official confirmation that Intel uses Process-Architecture-Optimization for Atom but it allows us to understand what changes happened in each generation.
</p>
<table class="wikitable" style="text-align: center; font-size: 0.5rem;">
<caption>Atom roadmap<sup id="cite_ref-atom-ticktock_53-0" class="reference"><a href="#cite_note-atom-ticktock-53">&#91;53&#93;</a></sup>
</caption>
<tbody><tr>
<th rowspan="2">Change
</th>
<th rowspan="2" style="background-color:#EBE5D9"><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Fabri&#173;cation<br />process</a>
</th>
<th rowspan="2" style="background-color:#ECE8E4"><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Micro-<br />architecture</a><br /><small>(Abbr.)</small><sup id="cite_ref-github.com_13-2" class="reference"><a href="#cite_note-github.com-13">&#91;13&#93;</a></sup>
</th>
<th rowspan="2">Code names<br />for step
</th>
<th rowspan="2">Release<br />date
</th>
<th colspan="7">Processors/SoCs
</th></tr>
<tr>
<th><abbr title="Mobile Internet device">MID</abbr>, Smartphone
</th>
<th>Tablet
</th>
<th>Netbook
</th>
<th>Nettop
</th>
<th>Embedded
</th>
<th>Server
</th>
<th><abbr title="Consumer Electronics">CE</abbr>
</th></tr>
<tr style="background-color:#FEF6E7">
<td>Process / Architecture
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nanometer" class="mw-redirect" title="45 nanometer">45 nm</a>
</td>
<td rowspan="3" style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a> (BNL)
</td>
<td><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
</td>
<td>2008
</td>
<td><a href="https://en.wikipedia.org/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td colspan="2"><a href="https://en.wikipedia.org/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td>Optimization
</td>
<td><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
</td>
<td>2010
</td>
<td colspan="2"><a href="https://en.wikipedia.org/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a>
</td>
<td colspan="2"><a href="https://en.wikipedia.org/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel&#160;Creek</a><br />Stellarton
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td><a href="https://en.wikipedia.org/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a><br /><a href="https://en.wikipedia.org/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a>
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Process
</td>
<td><a href="https://en.wikipedia.org/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32 nm</a>
</td>
<td>Saltwell
</td>
<td>2011
</td>
<td>Medfield (<a href="https://en.wikipedia.org/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a> &amp; Lexington) &amp; Clover Trail+ (Cloverview)
</td>
<td>Clover Trail (<a href="https://en.wikipedia.org/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a>)
</td>
<td colspan="2">Cedar Trail (<a href="https://en.wikipedia.org/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a>)
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A
</td>
<td><a href="https://en.wikipedia.org/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a> &amp; Briarwood
</td>
<td><a href="https://en.wikipedia.org/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a>
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Process / Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/22_nanometer" class="mw-redirect" title="22 nanometer">22 nm</a>
</td>
<td rowspan="2" style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Silvermont_(microarchitecture)" class="mw-redirect" title="Silvermont (microarchitecture)">Silvermont</a> (SLM)
</td>
<td><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a>
</td>
<td>2013
</td>
<td>Merrifield (Tangier)<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;54&#93;</a></sup> &amp; Moorefield (Anniedale)<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;55&#93;</a></sup> &amp; Slayton
</td>
<td>Bay Trail-T<br />(Valleyview)
</td>
<td>Bay Trail-M<br />(Valleyview)
</td>
<td>Bay Trail-D<br />(Valleyview)
</td>
<td>Bay Trail-I<br />(Valleyview)
</td>
<td>Avoton<br />Rangeley
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Process
</td>
<td rowspan="4"><a href="https://en.wikipedia.org/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14 nm</a><sup id="cite_ref-atom-ticktock_53-1" class="reference"><a href="#cite_note-atom-ticktock-53">&#91;53&#93;</a></sup>
</td>
<td>Airmont
</td>
<td>2014
</td>
<td>Binghamton &amp; Riverton
</td>
<td>Cherry Trail-T (Cherryview)<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;56&#93;</a></sup>
</td>
<td colspan="3">Braswell<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;57&#93;</a></sup>
</td>
<td>Denverton<br /><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/10px-Cancelled_cross.svg.png" decoding="async" width="10" height="10" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/15px-Cancelled_cross.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/20px-Cancelled_cross.svg.png 2x" data-file-width="300" data-file-height="300" /> <b>Cancelled</b>
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a><sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;58&#93;</a></sup><br />(GLM)
</td>
<td><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a>
</td>
<td>2016
</td>
<td>Broxton <img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/10px-Cancelled_cross.svg.png" decoding="async" width="10" height="10" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/15px-Cancelled_cross.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/20px-Cancelled_cross.svg.png 2x" data-file-width="300" data-file-height="300" /> <b>Cancelled</b>
</td>
<td>Broxton <img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/10px-Cancelled_cross.svg.png" decoding="async" width="10" height="10" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/15px-Cancelled_cross.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f0/Cancelled_cross.svg/20px-Cancelled_cross.svg.png 2x" data-file-width="300" data-file-height="300" /> <b>Cancelled</b><br />Apollo Lake
</td>
<td>Apollo Lake
</td>
<td>Apollo Lake
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td>Denverton
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Architecture
</td>
<td rowspan="2"><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a><br />(GLM+, GLP)
</td>
<td><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>
</td>
<td>2017
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td>Gemini Lake
</td>
<td>Gemini Lake
</td>
<td>Gemini Lake
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr>
<td>Optimization
</td>
<td><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>
</td>
<td>2019
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td>Gemini Lake Refresh
</td>
<td>Gemini Lake Refresh
</td>
<td>Gemini Lake Refresh
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Process / Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/10_nm_process" title="10 nm process">10 nm</a>
</td>
<td style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
</td>
<td>2020
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td>Jasper Lake
</td>
<td>Jasper Lake
</td>
<td>Jasper Lake
</td>
<td>Elkhart Lake
</td>
<td>Snow Ridge
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEFAF3">
<td>Architecture
</td>
<td style="background-color:#FEF6E7"><a href="https://en.wikipedia.org/wiki/7_nm_process" title="7 nm process">Intel 7</a>
</td>
<td style="background-color:#FEFAF3"><a href="https://en.wikipedia.org/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a>
</td>
<td>2021
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td colspan="3"><a href="https://en.wikipedia.org/wiki/Alder_Lake_(microprocessor)" class="mw-redirect" title="Alder Lake (microprocessor)">Alder Lake</a> (hybrid)
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr>
<tr style="background-color:#FEF6E7">
<td>Process / Architecture
</td>
<td><a href="https://en.wikipedia.org/wiki/3_nm_process" title="3 nm process">Intel 3</a>
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td>
<td><a href="https://en.wikipedia.org/wiki/Sierra_Forest" title="Sierra Forest">Sierra Forest-AP</a>
</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">Un&#173;known
</td></tr></tbody></table>
<p>Note: There is further the <a href="https://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a>. It has up to now undergone four development steps with a current top model that got the code name <i>Knights Landing</i> (shortcut: KNL;<sup id="cite_ref-github.com_13-3" class="reference"><a href="#cite_note-github.com-13">&#91;13&#93;</a></sup> the predecessor code names all had the leading term <i>Knights</i> in their name) that is derived from the Silvermont architecture as used for the Intel Atom series but realized in a shrunk 14&#160;nm (FinFET) technology.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;59&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Both">Both</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=5" title="Edit section: Both">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="navbox-styles nomobile"><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Intel_CPU_core_roadmaps_from_P6_to_Lunar_Lake" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;font-size: 0.5rem"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_CPU_core_roadmaps_from_P6_to_Lunar_Lake" style="font-size:114%;margin:0 4em">Intel CPU core roadmaps from <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> to Lunar Lake</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><table class="wikitable" style="border:none; text-align:center;font-size: 0.5rem;">
    <tbody><tr>
        <th colspan="2" style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom (ULV)</a></th>
        <td rowspan="38" style="background-color:white; border:none;"></td>
        <th rowspan="2">Feature size</th>
        <td rowspan="38" style="background-color:white; border:none;"></td>
        <th colspan="2" style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></th>
        <td colspan="6" rowspan="7" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <th style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarch.</a></th>
        <th style="background-color:#E6E6FF">Step</th>
        <th style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarch.</a></th>
        <th style="background-color:#E6E6FF">Step</th>
    </tr>
    <tr>
        <td colspan="2" rowspan="13"></td>
        <th><a href="https://en.wikipedia.org/wiki/600_nm_process" title="600 nm process">600 nm</a></th>
        <td rowspan="12"><b><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b></td>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(133 MHz)</td>
    </tr>
    <tr>
        <th><a href="https://en.wikipedia.org/wiki/600_nm_process" title="600 nm process">500 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(150 MHz)</td>
    </tr>
    <tr>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/350_nanometer" class="mw-redirect" title="350 nanometer">350 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(166–200 MHz)</td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/250_nm_process" title="250 nm process">250 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></td>
        <td rowspan="7" style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/NetBurst" class="mw-redirect" title="NetBurst">NetBurst</a></th>
        <td colspan="4" rowspan="3" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <th><a href="https://en.wikipedia.org/wiki/180_nm_process" title="180 nm process">180 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></td>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/130_nm_process" title="130 nm process">130 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></td>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></td>
        <td style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF"><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">NetBurst(HT)</a></th>
        <td style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF">NetBurst(<a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">×2</a>)</th>
    </tr>
    <tr>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/90_nm_process" title="90 nm process">90 nm</a></th>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></td>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott‑2M</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="https://en.wikipedia.org/wiki/Smithfield_(microprocessor)" class="mw-redirect" title="Smithfield (microprocessor)">Smithfield</a></td>
    </tr>
    <tr>
        <td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></s></td>
        <td style="background-color:white; border:none;">→</td>
        <td>⇩</td>
        <td style="background-color:white; border:none;">→</td>
        <td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedarmill (Tejas)</a></s></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/65_nm_process" title="65 nm process">65 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></td>
        <td><s><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)#Successor" title="NetBurst (microarchitecture)">Nehalem (NetBurst)</a></s></td>
        <td style="background-color:white; border:none;"></td>
        <td><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="https://en.wikipedia.org/wiki/Presler_(microprocessor)" class="mw-redirect" title="Presler (microprocessor)">Presler</a></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Core</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Merom</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">4 cores on mainstream desktop, <a href="https://en.wikipedia.org/wiki/DDR3" class="mw-redirect" title="DDR3">DDR3</a> introduced</td>
    </tr>
    <tr>
        <td rowspan="4"><b>Bonnell</b></td>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a></td>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nm_process" title="45 nm process">45 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Nehalem</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">HT</a> reintroduced, integrated <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">MC</a>, PCH<br />L3-cache introduced, 256KB L2-cache/core</td>
    </tr>
    <tr>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></td>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">Introduced GPU on same package and <a href="https://en.wikipedia.org/wiki/AES-NI" class="mw-redirect" title="AES-NI">AES-NI</a></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Sandy Bridge</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">On-die ring bus, no more non-<a href="https://en.wikipedia.org/wiki/UEFI" class="mw-redirect" title="UEFI">UEFI</a> motherboards</td>
    </tr>
    <tr>
        <td rowspan="4"><b>Silvermont</b></td>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a></td>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/22_nm_process" title="22 nm process">22 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Haswell</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">FIVR</td>
    </tr>
    <tr>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Airmont_(microarchitecture)" class="mw-redirect" title="Airmont (microarchitecture)">Airmont</a></td>
        <th rowspan="9"><a href="https://en.wikipedia.org/wiki/14_nm_process" title="14 nm process">14 nm</a></th>
        <td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="7"><b>Skylake</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a> introduced on mainstream desktop</td>
    </tr>
    <tr>
        <td rowspan="7"><b>Goldmont</b></td>
        <td rowspan="3"><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a></td>
        <td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">6 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td rowspan="4"><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></td>
        <td><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microprocessor)" title="Whiskey Lake (microprocessor)">Whiskey Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a> Refresh</td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">8 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><a href="https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)" title="Comet Lake (microprocessor)">Comet Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">10 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><b><a href="https://en.wikipedia.org/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></b></td>
        <td><a href="https://en.wikipedia.org/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;">Backported Sunny Cove microarchitecture for 14nm</td>
    </tr>
    <tr>
        <td rowspan="3"><b>Tremont</b></td>
        <td rowspan="3"><a href="https://en.wikipedia.org/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></td>
        <th rowspan="3"><a href="https://en.wikipedia.org/wiki/10_nm_process" title="10 nm process">10 nm</a></th>
        <td><b>Palm Cove</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" class="mw-redirect" title="Cannon Lake (microarchitecture)">Cannon Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td><strong><a href="https://en.wikipedia.org/wiki/Sunny_Cove" class="mw-redirect" title="Sunny Cove">Sunny Cove</a></strong></td>
        <td><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align: left; border:none;">512 KB L2-cache/core</td>
    </tr>
    <tr>
        <td><b><a href="https://en.wikipedia.org/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></b></td>
        <td><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microprocessor)" class="mw-redirect" title="Tiger Lake (microprocessor)">Tiger Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;"><a href="https://en.wikipedia.org/wiki/Intel_Xe" title="Intel Xe">X<sup>e</sup></a> graphics engine</td>
    </tr>
    <tr>
        <td rowspan="2"><b>Gracemont</b></td>
        <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></td>
        <th rowspan="2"><a href="https://en.wikipedia.org/wiki/7_nm_process" title="7 nm process">Intel 7</a></th>
        <td><b><a href="https://en.wikipedia.org/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></b></td>
        <td><a href="https://en.wikipedia.org/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;">Hybrid, DDR5, PCIe 5.0</td>
    </tr>
    <tr>
        <td rowspan="4"><b>TBA</b></td>
        <td><a href="https://en.wikipedia.org/wiki/Raptor_Lake" title="Raptor Lake">Raptor Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <td rowspan="3"><b>TBA</b></td>
        <td rowspan="3">TBA</td>
        <th><a href="https://en.wikipedia.org/wiki/5_nm_process" title="5 nm process">Intel 4</a></th>
        <td><a href="/w/index.php?title=Meteor_Lake&amp;action=edit&amp;redlink=1" class="new" title="Meteor Lake (page does not exist)">Meteor Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <th><a href="https://en.wikipedia.org/wiki/Intel_20A" class="mw-redirect" title="Intel 20A">Intel 20A</a></th>
        <td><a href="/w/index.php?title=Arrow_Lake_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Arrow Lake (microprocessor) (page does not exist)">Arrow Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <th>Intel 18A</th>
        <td><a href="/w/index.php?title=Lunar_Lake&amp;action=edit&amp;redlink=1" class="new" title="Lunar Lake (page does not exist)">Lunar Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr class="mw-empty-elt">
</tr></tbody></table>
<ul style="text-align:left;">
    <li><s>Strike-through</s> indicates cancelled processors
    </li><li><b>Bold names</b> are microarchitectures
    </li><li><i>Italic names</i> are future processors
</li></ul></div></td></tr></tbody></table></div>
<div class="navbox-styles nomobile"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"/></div><div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;font-size: 0.5rem"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"/><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_processors" title="List of Intel processors">Intel processors</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_processors" title="List of Intel processors">Processors</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_processors" title="List of Intel Atom processors">Atom</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Celeron_processors" title="List of Intel Celeron processors">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_processors" title="List of Intel Pentium processors">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_Pro_processors" title="List of Intel Pentium Pro processors">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_II_processors" title="List of Intel Pentium II processors">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_III_processors" title="List of Intel Pentium III processors">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_4_processors" title="List of Intel Pentium 4 processors">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_D_processors" title="List of Intel Pentium D processors">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_M_processors" title="List of Intel Pentium M processors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_processors" title="List of Intel Core processors">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_2_processors" title="List of Intel Core 2 processors">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i3_processors" title="List of Intel Core i3 processors">i3</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i5_processors" title="List of Intel Core i5 processors">i5</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_processors" title="List of Intel Core i7 processors">i7</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i9_processors" title="List of Intel Core i9 processors">i9</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_processors" title="List of Intel Xeon processors">Xeon</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quark#List_of_Intel_Quark_processors" title="Intel Quark">Quark</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Itanium_processors" title="List of Intel Itanium processors">Itanium</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0;font-size: 0.5rem;"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">x86-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a></li>
<li><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">P6 variant (Pentium M)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">P6 variant (Enhanced Pentium M)</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microprocessor)" title="Cannon Lake (microprocessor)">Cannon Lake</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Sunny_Cove_(microarchitecture)" title="Sunny Cove (microarchitecture)">Sunny Cove</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></li>
<li><a href="https://en.wikipedia.org/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> <a href="https://en.wikipedia.org/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">ULV</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></li>
<li><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current products</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0;font-size: 0.5rem;"><tbody><tr><th id="x86-64_(64-bit)" scope="row" class="navbox-group" style="width:8.5em"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#12th_generation" title="Intel Core">12th gen</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0;font-size: 0.5rem;"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="https://en.wikipedia.org/wiki/4-bit_computing" title="4-bit computing">4-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">pre-x86 (<a href="https://en.wikipedia.org/wiki/8-bit_computing" title="8-bit computing">8-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Early <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> (<a href="https://en.wikipedia.org/wiki/16-bit_computing" title="16-bit computing">16-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/X87" title="X87">x87</a> (external <a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/I386" title="I386">80386</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/I486" title="I486">80486</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_DX2" title="Intel DX2">DX2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Stealey" title="Stealey">A100/A110</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_a_chip)" title="Atom (system on a chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_(original)" title="Pentium (original)">Original P5</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#Core" title="Intel Core">Core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_P6-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel P6-based Xeon microprocessors">P6-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_NetBurst-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel NetBurst-based Xeon microprocessors">NetBurst-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Core-based Xeon microprocessors">Core-based</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quark" title="Intel Quark">Quark</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#1st_generation" title="Intel Core">1st gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#2nd_generation" title="Intel Core">2nd gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#3rd_generation" title="Intel Core">3rd gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#4th_generation" title="Intel Core">4th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#5th_generation" title="Intel Core">5th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#6th_generation" title="Intel Core">6th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#7th_generation" title="Intel Core">7th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#8th_generation" title="Intel Core">8th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#9th_generation" title="Intel Core">9th gen</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Nehalem-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Nehalem-based Xeon microprocessors">Nehalem-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Sandy_Bridge-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Sandy Bridge-based Xeon microprocessors">Sandy Bridge-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Ivy_Bridge-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Ivy Bridge-based Xeon microprocessors">Ivy Bridge-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Haswell-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Haswell-based Xeon microprocessors">Haswell-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Broadwell-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Broadwell-based Xeon microprocessors">Broadwell-based</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Skylake-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Skylake-based Xeon microprocessors">Skylake-based</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Tick–tock model</a></li>
<li><a href="https://en.wikipedia.org/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">Process–architecture–optimization model</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel GPUs</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology">Intel HD, UHD, and Iris Graphics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Xe" title="Intel Xe">Xe</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="https://en.wikipedia.org/wiki/Larrabee_(microarchitecture)" title="Larrabee (microarchitecture)">Larrabee</a></li></ul>
</div></td></tr></tbody></table></div>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=6" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=7" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-IntelTickTockModel-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-IntelTickTockModel_1-0">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1067248974">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html">"Intel Tick–Tock Model"</a>. <i>Intel.com</i>. Intel Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel+Tick%E2%80%93Tock+Model&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsilicon-innovations%2Fintel-tick-tock-model-general.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html">"Intel tick–tock model"</a>. <i>intel.com</i>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-11-02</span></span>. <q>A yearly product cadence moves the industry forward in a predictable fashion that can be planned in advance.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=intel.com&amp;rft.atitle=Intel+tick%E2%80%93tock+model&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsilicon-innovations%2Fintel-tick-tock-model-general.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-haswell-refresh-processors-codenamed-devils-canyon-launching-mid-2014-unlocked-design-improved-tim/">"Intel Haswell Refresh Processors Codenamed Devil's Canyon - Launching in Mid 2014 With Unlocked Design and Improved TIM"</a>. <i>Wccftech.com</i>. 2014-03-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Wccftech.com&amp;rft.atitle=Intel+Haswell+Refresh+Processors+Codenamed+Devil%27s+Canyon+-+Launching+in+Mid+2014+With+Unlocked+Design+and+Improved+TIM&amp;rft.date=2014-03-20&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-haswell-refresh-processors-codenamed-devils-canyon-launching-mid-2014-unlocked-design-improved-tim%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech-pao-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-anandtech-pao_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anandtech-pao_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/10183/intels-tick-tock-seemingly-dead-becomes-process-architecture-optimization">"Intel's 'Tick–Tock' Seemingly Dead, Becomes 'Process–Architecture–Optimization'<span class="cs1-kern-right"></span>"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 March</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Intel%27s+%27Tick%E2%80%93Tock%27+Seemingly+Dead%2C+Becomes+%27Process%E2%80%93Architecture%E2%80%93Optimization%27&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F10183%2Fintels-tick-tock-seemingly-dead-becomes-process-architecture-optimization&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://twitter.com/intelnews/status/829773829471744000">"Intel Official News on Twitter"</a>. <i>Twitter</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Twitter&amp;rft.atitle=Intel+Official+News+on+Twitter&amp;rft_id=https%3A%2F%2Ftwitter.com%2Fintelnews%2Fstatus%2F829773829471744000&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/3168827/components-processors/intels-8th-gen-coffee-lake-chips-reuse-14nm-process-as-other-core-cpus-ease-into-new-tech.html">"Intel's 8th-gen 'Coffee Lake' chips reuse 14nm process as other Core CPUs ease into new tech"</a>. <i>PC World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PC+World&amp;rft.atitle=Intel%27s+8th-gen+%27Coffee+Lake%27+chips+reuse+14nm+process+as+other+Core+CPUs+ease+into+new+tech&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F3168827%2Fcomponents-processors%2Fintels-8th-gen-coffee-lake-chips-reuse-14nm-process-as-other-core-cpus-ease-into-new-tech.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-:1-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.bleepingcomputer.com/news/security/intel-releases-linux-cpu-microcodes-to-fix-meltdown-and-spectre-bugs/">Intel Releases Linux CPU Microcodes To fix Meltdown &amp; Spectre Bugs</a> by Lawrence Abrams on January 11, 2018</span>
</li>
<li id="cite_note-:2-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-:2_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:2_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://downloadcenter.intel.com/download/27591/Linux-Processor-Microcode-Data-File">Linux* Processor Microcode Data File</a> Version 20180312 on 3/12/2018</span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFCrothers2009" class="citation web cs1">Crothers, Brooke (2009-02-10). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13924_3-10160673-64.html">"Intel moves up rollout of new chips &#124; Nanotech - The Circuits Blog"</a>. <i>CNet.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNet.com&amp;rft.atitle=Intel+moves+up+rollout+of+new+chips+%26%23124%3B+Nanotech+-+The+Circuits+Blog&amp;rft.date=2009-02-10&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13924_3-10160673-64.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/archive/releases/20060105corp.htm">"Intel CEO: Latest Platforms, Processors Form New Foundations For Digital Entertainment And Wireless Computing"</a>. <i>Intel.com</i>. Intel Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel+CEO%3A+Latest+Platforms%2C+Processors+Form+New+Foundations+For+Digital+Entertainment+And+Wireless+Computing&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F20060105corp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/archive/releases/20060727comp.htm">"Intel Unveils World's Best Processor"</a>. <i>Intel.com</i> (Press release). Intel Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Unveils+World%27s+Best+Processor&amp;rft.pub=Intel+Corporation&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F20060727comp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/archive/releases/20080107comp.htm">"Intel Unveils 16 Next-Generation Processors, Including First Notebook Chips Built on 45nm Technology"</a>. <i>Intel.com</i> (Press release). Intel Corporation. January 7, 2008.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Unveils+16+Next-Generation+Processors%2C+Including+First+Notebook+Chips+Built+on+45nm+Technology&amp;rft.pub=Intel+Corporation&amp;rft.date=2008-01-07&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F20080107comp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-github.com-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-github.com_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-github.com_13-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-github.com_13-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-github.com_13-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/gz/rust-x86/blob/master/x86data/perfmon_data/mapfile.csv">"X86 / Amd64 library"</a>. 25 October 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=X86+%2F+Amd64+library&amp;rft.date=2021-10-25&amp;rft_id=https%3A%2F%2Fgithub.com%2Fgz%2Frust-x86%2Fblob%2Fmaster%2Fx86data%2Fperfmon_data%2Fmapfile.csv&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/archive/releases/2008/20081117comp_sm.htm">"Intel Launches Fastest Processor on the Planet"</a>. <i>Intel.com</i> (Press release). Intel Corporation. November 17, 2008.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Launches+Fastest+Processor+on+the+Planet&amp;rft.pub=Intel+Corporation&amp;rft.date=2008-11-17&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2008%2F20081117comp_sm.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-MarkBohr-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-MarkBohr_15-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFBohr2009" class="citation web cs1">Bohr, Mark (February 10, 2009). <a rel="nofollow" class="external text" href="http://download.intel.com/pressroom/kits/32nm/westmere/Mark_Bohr_32nm.pdf">"Intel 32nm Technology"</a> <span class="cs1-format">(PDF)</span>. <i>Intel.com</i>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel+32nm+Technology&amp;rft.date=2009-02-10&amp;rft.aulast=Bohr&amp;rft.aufirst=Mark&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fpressroom%2Fkits%2F32nm%2Fwestmere%2FMark_Bohr_32nm.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/architecture-silicon/32nm/index.htm">"Revolutionizing How We Use Technology—Today and Beyond"</a>. <i>Intel.com</i>. Logic Technology Development, Intel Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Revolutionizing+How+We+Use+Technology%E2%80%94Today+and+Beyond&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Farchitecture-silicon%2F32nm%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFCrothers2010" class="citation web cs1">Crothers, Brooke (November 15, 2010). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13924_3-20022893-64.html">"Intel Sandy Bridge chip coming January 5"</a>. <i>CNet.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNet.com&amp;rft.atitle=Intel+Sandy+Bridge+chip+coming+January+5&amp;rft.date=2010-11-15&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13924_3-20022893-64.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFPop2012" class="citation web cs1">Pop, Sebastian (April 9, 2012). <a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-Ivy-Bridge-CPU-Range-Complete-by-Next-Year-263451.shtml">"Intel Ivy Bridge CPU Range Complete by Next Year"</a>. <i>Softpedia.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Softpedia.com&amp;rft.atitle=Intel+Ivy+Bridge+CPU+Range+Complete+by+Next+Year&amp;rft.date=2012-04-09&amp;rft.aulast=Pop&amp;rft.aufirst=Sebastian&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-Ivy-Bridge-CPU-Range-Complete-by-Next-Year-263451.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-22nm-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-22nm_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-22nm_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFBohrMistry2011" class="citation web cs1">Bohr, Mark; Mistry, Kaizad (May 2011). <a rel="nofollow" class="external text" href="http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf">"Intel's Revolutionary 22 nm Transistor Technology"</a> <span class="cs1-format">(PDF)</span>. <i>Intel.com</i>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel%27s+Revolutionary+22+nm+Transistor+Technology&amp;rft.date=2011-05&amp;rft.aulast=Bohr&amp;rft.aufirst=Mark&amp;rft.au=Mistry%2C+Kaizad&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fnewsroom%2Fkits%2F22nm%2Fpdfs%2F22nm-Details_Presentation.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-vr-z-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-vr-z_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vr-z_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFNovakovic2012" class="citation web cs1">Novakovic, Nebojsa (April 9, 2012). <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/ivy-bridge-ep-and-ex-coming-up-in-a-year-s-time--the-multi-socket-platform-heaven/15488.html">"Ivy Bridge EP and EX coming up in a year's time – the multi-socket platform heaven"</a>. <i>VR-Zone.com</i>. VR Zone AP Pte. Ltd<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VR-Zone.com&amp;rft.atitle=Ivy+Bridge+EP+and+EX+coming+up+in+a+year%27s+time+%E2%80%93+the+multi-socket+platform+heaven&amp;rft.date=2012-04-09&amp;rft.aulast=Novakovic&amp;rft.aufirst=Nebojsa&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fivy-bridge-ep-and-ex-coming-up-in-a-year-s-time--the-multi-socket-platform-heaven%2F15488.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFKnight2012" class="citation web cs1">Knight, Shawn (March 19, 2012). <a rel="nofollow" class="external text" href="http://www.techspot.com/news/47849-ivy-bridge-e-delayed-until-second-half-of-2013.html">"Ivy Bridge-E Delayed Until Second Half of 2013"</a>. <i>techspot.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=techspot.com&amp;rft.atitle=Ivy+Bridge-E+Delayed+Until+Second+Half+of+2013&amp;rft.date=2012-03-19&amp;rft.aulast=Knight&amp;rft.aufirst=Shawn&amp;rft_id=http%3A%2F%2Fwww.techspot.com%2Fnews%2F47849-ivy-bridge-e-delayed-until-second-half-of-2013.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-Products_formerly_Crystal_Well-22"><span class="mw-cite-backlink">^ <a href="#cite_ref-Products_formerly_Crystal_Well_22-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Products_formerly_Crystal_Well_22-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/51802/Crystal-Well">Products formerly Crystal Well</a> at Intel web page</span>
</li>
<li id="cite_note-What_is_Crystalwell-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-What_is_Crystalwell_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-What_is_Crystalwell_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.macworld.com/article/2059743/components-graphics/what-is-crystalwell.html">What is Crystalwell?</a> by Matt Egan on OCT 31, 2013 at macworld.com</span>
</li>
<li id="cite_note-hsw-specs-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-hsw-specs_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hsw-specs_24-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://technewspedia.com/leaked-specifications-of-haswell-gt1gt2gt3-igp">"Leaked specifications of Haswell GT1/GT2/GT3 IGP"</a>. <i>TechNewsPedia.com</i>. 2012-05-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechNewsPedia.com&amp;rft.atitle=Leaked+specifications+of+Haswell+GT1%2FGT2%2FGT3+IGP&amp;rft.date=2012-05-20&amp;rft_id=http%3A%2F%2Ftechnewspedia.com%2Fleaked-specifications-of-haswell-gt1gt2gt3-igp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-golem-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-golem_25-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1 cs1-prop-foreign-lang-source"><a rel="nofollow" class="external text" href="http://www.golem.de/news/intel-core-i7-4790k-devils-canyon-mit-bis-zu-4-4-ghz-aber-ohne-verloeteten-deckel-1406-106846.html">"Intel Core i7-4790K: Devils Canyon mit bis zu 4,4 GHz, ohne verlöteten Deckel"</a> &#91;Intel Core i7-4790K: Devils Canyon with up to 4.4 GHz, without soldered lid&#93;. <i>golem.de</i> (in German). June 3, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=golem.de&amp;rft.atitle=Intel+Core+i7-4790K%3A+Devils+Canyon+mit+bis+zu+4%2C4+GHz%2C+ohne+verl%C3%B6teten+Deckel&amp;rft.date=2014-06-03&amp;rft_id=http%3A%2F%2Fwww.golem.de%2Fnews%2Fintel-core-i7-4790k-devils-canyon-mit-bis-zu-4-4-ghz-aber-ohne-verloeteten-deckel-1406-106846.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-BroadwellSA-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-BroadwellSA_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-BroadwellSA_26-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-BroadwellSA_26-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFDemerjian2011" class="citation web cs1">Demerjian, Charlie (March 31, 2011). <a rel="nofollow" class="external text" href="http://semiaccurate.com/2011/03/31/after-intels-haswell-comes-broadwell-sk/">"After Intel's Haswell comes Broadwell"</a>. <i>SemiAccurate.com</i>. Stone Arch Networking Services, Inc<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SemiAccurate.com&amp;rft.atitle=After+Intel%27s+Haswell+comes+Broadwell&amp;rft.date=2011-03-31&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2011%2F03%2F31%2Fafter-intels-haswell-comes-broadwell-sk%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-BroadwellEP-27"><span class="mw-cite-backlink">^ <a href="#cite_ref-BroadwellEP_27-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-BroadwellEP_27-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFShilov2015" class="citation web cs1">Shilov, Anton (August 21, 2015). <a rel="nofollow" class="external text" href="http://www.kitguru.net/components/cpu/anton-shilov/intel-to-release-22-core-xeon-e5-v4-broadwell-ep-late-in-2015-company/">"Intel to release 22-core Xeon E5 v4 'Broadwell-EP' late in 2015"</a>. <i>KitGuru.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=KitGuru.net&amp;rft.atitle=Intel+to+release+22-core+Xeon+E5+v4+%27Broadwell-EP%27+late+in+2015&amp;rft.date=2015-08-21&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.kitguru.net%2Fcomponents%2Fcpu%2Fanton-shilov%2Fintel-to-release-22-core-xeon-e5-v4-broadwell-ep-late-in-2015-company%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFCarey2015" class="citation web cs1">Carey, Gabe (July 7, 2015). <a rel="nofollow" class="external text" href="http://www.digitaltrends.com/computing/unlocked-intel-skylake-s-processors-reportedly-coming-august-5th/">"The wait for Skylake is almost over, first desktop chips likely to hit August 5"</a>. <i>DigitalTrends.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=DigitalTrends.com&amp;rft.atitle=The+wait+for+Skylake+is+almost+over%2C+first+desktop+chips+likely+to+hit+August+5&amp;rft.date=2015-07-07&amp;rft.aulast=Carey&amp;rft.aufirst=Gabe&amp;rft_id=http%3A%2F%2Fwww.digitaltrends.com%2Fcomputing%2Funlocked-intel-skylake-s-processors-reportedly-coming-august-5th%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-wccftech_14nm-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-wccftech_14nm_29-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-14nm-kaby-lake-haswell-refresh-platform-detailed-launching-2h-2016-256-mb-edram-hseries-91w-kseries-unveiled/">"Intel 14nm Kaby Lake "Skylake Refresh" Platform Detailed – Launching in 2H 2016, 256 MB eDRAM H-Series and 91W K-Series Unveiled"</a>. <i>wccftech.com</i>. July 2015. <q>The Kaby Lake platform will be similar to Skylake platform that launches this year and will act as a platform refresher</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=wccftech.com&amp;rft.atitle=Intel+14nm+Kaby+Lake+%22Skylake+Refresh%22+Platform+Detailed+%E2%80%93+Launching+in+2H+2016%2C+256+MB+eDRAM+H-Series+and+91W+K-Series+Unveiled&amp;rft.date=2015-07&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-14nm-kaby-lake-haswell-refresh-platform-detailed-launching-2h-2016-256-mb-edram-hseries-91w-kseries-unveiled%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-legitreviews-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-legitreviews_30-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.legitreviews.com/intel-releasing-14nm-kaby-lake-processor-in-2016-ahead-of-10nm-cannonlake_168841/">"Intel Releasing 14nm Kaby Lake Processor in 2016 Ahead of 10nm Cannonlake"</a>. <i>legitreviews.com</i>. 2015-07-08. <q>We have long known that Intel was planning a 'Skylake Refresh' that has always been on the roadmap between Skylake and Cannonlake, but it appears that refresh might be going by the code name Kaby lake now.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=legitreviews.com&amp;rft.atitle=Intel+Releasing+14nm+Kaby+Lake+Processor+in+2016+Ahead+of+10nm+Cannonlake&amp;rft.date=2015-07-08&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fintel-releasing-14nm-kaby-lake-processor-in-2016-ahead-of-10nm-cannonlake_168841%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-wccftech20160120-Icelake-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-wccftech20160120-Icelake_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-wccftech20160120-Icelake_31-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-wccftech20160120-Icelake_31-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFMujtaba2016" class="citation web cs1">Mujtaba, Hassan (January 20, 2016). <a rel="nofollow" class="external text" href="http://wccftech.com/intel-10nm-cannonlake-ice-lake-tiger-lake-cpu/">"Intel's Cannonlake CPUs To Be Succeeded By 10nm Ice Lake Family in 2018 and 10nm Tiger Lake Family in 2019"</a>. <i>WCCFTech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFTech.com&amp;rft.atitle=Intel%27s+Cannonlake+CPUs+To+Be+Succeeded+By+10nm+Ice+Lake+Family+in+2018+and+10nm+Tiger+Lake+Family+in+2019&amp;rft.date=2016-01-20&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-10nm-cannonlake-ice-lake-tiger-lake-cpu%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-arstechnica-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-arstechnica_32-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFBright2015" class="citation web cs1">Bright, Peter (July 15, 2015). <a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2015/07/intel-confirms-tick-tock-shattering-kaby-lake-processor-as-moores-law-falters/">"Intel confirms tick–tock shattering Kaby Lake processor as Moore's Law falters"</a>. <i>ArsTechnica.com</i>. <q>the switch to 10nm manufacturing has been delayed until the second half of 2017.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ArsTechnica.com&amp;rft.atitle=Intel+confirms+tick%E2%80%93tock+shattering+Kaby+Lake+processor+as+Moore%27s+Law+falters&amp;rft.date=2015-07-15&amp;rft.aulast=Bright&amp;rft.aufirst=Peter&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2015%2F07%2Fintel-confirms-tick-tock-shattering-kaby-lake-processor-as-moores-law-falters%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-PC_Gamer_Kaby_Lake-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-PC_Gamer_Kaby_Lake_33-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFWalton2017" class="citation web cs1">Walton, Jarred (January 4, 2017). <a rel="nofollow" class="external text" href="http://www.pcgamer.com/intels-kaby-lake-everything-you-need-to-know/">"Intel's Kaby Lake: Everything you need to know"</a>. <i>PCGamer.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>. <q>Today marks the official launch date of the desktop S-series 7th Generation Core processors...</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PCGamer.com&amp;rft.atitle=Intel%27s+Kaby+Lake%3A+Everything+you+need+to+know&amp;rft.date=2017-01-04&amp;rft.aulast=Walton&amp;rft.aufirst=Jarred&amp;rft_id=http%3A%2F%2Fwww.pcgamer.com%2Fintels-kaby-lake-everything-you-need-to-know%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/series/123588/Intel-Core-X-series-Processors">"Intel Core X-series Processors Product Specifications"</a>. <i>Intel ARK (Product Specs)</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-10-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Intel+ARK+%28Product+Specs%29&amp;rft.atitle=Intel+Core+X-series+Processors+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fseries%2F123588%2FIntel-Core-X-series-Processors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/126287/Kaby-Lake-R"><i>Products formerly Kaby Lake R</i></a></span>
</li>
<li id="cite_note-KLR-36"><span class="mw-cite-backlink">^ <a href="#cite_ref-KLR_36-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-KLR_36-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFNgo2017" class="citation web cs1">Ngo, Allen (August 21, 2017). <a rel="nofollow" class="external text" href="https://www.notebookcheck.net/Intel-Core-i5-8250U-i5-8350U-i7-8550U-and-i7-8650U-Kaby-Lake-R-series-launches-today.241768.0.html">"Intel Core i5-8250U, i5-8350U, i7-8550U, and i7-8650U Kaby Lake-R series launches today"</a>. <i>Notebookcheck</i>. <q>Intel Core i5-8250U, i5-8350U, i7-8550U, and i7-8650U Kaby Lake-R launches today (Source: Intel)</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Notebookcheck&amp;rft.atitle=Intel+Core+i5-8250U%2C+i5-8350U%2C+i7-8550U%2C+and+i7-8650U+Kaby+Lake-R+series+launches+today&amp;rft.date=2017-08-21&amp;rft.aulast=Ngo&amp;rft.aufirst=Allen&amp;rft_id=https%3A%2F%2Fwww.notebookcheck.net%2FIntel-Core-i5-8250U-i5-8350U-i7-8550U-and-i7-8650U-Kaby-Lake-R-series-launches-today.241768.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/97787/Coffee-Lake">"Products formerly Coffee Lake"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Products+formerly+Coffee+Lake&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F97787%2FCoffee-Lake&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news-releases/intel-unveils-8th-gen-intel-core-processor-family-desktop/">"Intel Unveils the 8th Gen Intel Core Processor Family for Desktop, Featuring Intel's Best Gaming Processor Ever | Intel Newsroom"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-10-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=Intel+Unveils+the+8th+Gen+Intel+Core+Processor+Family+for+Desktop%2C+Featuring+Intel%27s+Best+Gaming+Processor+Ever+%7C+Intel+Newsroom&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews-releases%2Fintel-unveils-8th-gen-intel-core-processor-family-desktop%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-:0-39"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_39-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_39-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news/new-8th-gen-intel-core-processors-optimized-connectivity-great-performance-long-battery-life-laptops/">"New 8th Gen Intel Core Processors Optimize Connectivity, Great Performance, Battery Life for Laptops | Intel Newsroom"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-08-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=New+8th+Gen+Intel+Core+Processors+Optimize+Connectivity%2C+Great+Performance%2C+Battery+Life+for+Laptops+%7C+Intel+Newsroom&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews%2Fnew-8th-gen-intel-core-processors-optimized-connectivity-great-performance-long-battery-life-laptops%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-Comet-40"><span class="mw-cite-backlink">^ <a href="#cite_ref-Comet_40-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Comet_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news/intel-expands-10th-gen-intel-core-mobile-processor-family-offering-double-digit-performance-gains/">"Intel Expands 10th Gen Intel Core Mobile Processor Family, Offering Double Digit Performance Gains"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=Intel+Expands+10th+Gen+Intel+Core+Mobile+Processor+Family%2C+Offering+Double+Digit+Performance+Gains&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews%2Fintel-expands-10th-gen-intel-core-mobile-processor-family-offering-double-digit-performance-gains%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-Rocketlake-41"><span class="mw-cite-backlink">^ <a href="#cite_ref-Rocketlake_41-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Rocketlake_41-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16390/intel-previews-11th-gen-core-rocket-lake-core-i911900k-and-z590-coming-q1">"Intel Previews 11th Gen Core Rocket Lake: Core i9-11900K and Z590, Coming Q1"</a>. 2021-01-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+Previews+11th+Gen+Core+Rocket+Lake%3A+Core+i9-11900K+and+Z590%2C+Coming+Q1&amp;rft.date=2021-01-11&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16390%2Fintel-previews-11th-gen-core-rocket-lake-core-i911900k-and-z590-coming-q1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://simplecore.intel.com/newsroom/news/11th-gen-intel-core-unmatched-performance/">"11th Gen Intel Core: Unmatched Overclocking, Game Performance"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-03-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=11th+Gen+Intel+Core%3A+Unmatched+Overclocking%2C+Game+Performance&amp;rft_id=https%3A%2F%2Fsimplecore.intel.com%2Fnewsroom%2Fnews%2F11th-gen-intel-core-unmatched-performance%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFTyson" class="citation news cs1">Tyson, Mark. <a rel="nofollow" class="external text" href="https://hexus.net/tech/news/cpu/118217-intel-core-i3-8121u-10nm-processor-hits-ark-database/">"Intel Core i3-8121U 10nm processor hits ARK database"</a>. <i>HEXUS.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=HEXUS.net&amp;rft.atitle=Intel+Core+i3-8121U+10nm+processor+hits+ARK+database&amp;rft.aulast=Tyson&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fcpu%2F118217-intel-core-i3-8121u-10nm-processor-hits-ark-database%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFEassa2016" class="citation web cs1">Eassa, Ashraf (January 18, 2016). <a rel="nofollow" class="external text" href="http://www.fool.com/investing/general/2016/01/18/what-is-the-name-of-intels-third-10-nanometer-chip.aspx">"What's the Name of Intel's Third 10-Nanometer Chip? This Fool has learned the code name of the follow-on to Intel's Icelake processor"</a>. <i>Fool.com; <a href="https://en.wikipedia.org/wiki/The_Motley_Fool" title="The Motley Fool">The Motley Fool</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Fool.com%3B+The+Motley+Fool&amp;rft.atitle=What%27s+the+Name+of+Intel%27s+Third+10-Nanometer+Chip%3F+This+Fool+has+learned+the+code+name+of+the+follow-on+to+Intel%27s+Icelake+processor.&amp;rft.date=2016-01-18&amp;rft.aulast=Eassa&amp;rft.aufirst=Ashraf&amp;rft_id=http%3A%2F%2Fwww.fool.com%2Finvesting%2Fgeneral%2F2016%2F01%2F18%2Fwhat-is-the-name-of-intels-third-10-nanometer-chip.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news/intel-launches-first-10th-gen-intel-core-processors-redefining-next-era-laptop-experiences/">"Intel Launches First 10th Gen Intel Core Processors: Redefining the Next Era of Laptop Experiences"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Launches+First+10th+Gen+Intel+Core+Processors%3A+Redefining+the+Next+Era+of+Laptop+Experiences&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews%2Fintel-launches-first-10th-gen-intel-core-processors-redefining-next-era-laptop-experiences%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16380/intel-confirms-10nm-ice-lake-xeon-production-has-started">"Intel Confirms 10nm Ice Lake Xeon Production Has Started"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Confirms+10nm+Ice+Lake+Xeon+Production+Has+Started&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16380%2Fintel-confirms-10nm-ice-lake-xeon-production-has-started&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news-releases/11th-gen-tiger-lake-evo/">"Intel Launches World's Best Processor for Thin-and-Light Laptops: 11th Gen Intel Core"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+Launches+World%27s+Best+Processor+for+Thin-and-Light+Laptops%3A+11th+Gen+Intel+Core&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews-releases%2F11th-gen-tiger-lake-evo%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16380/intel-confirms-10nm-ice-lake-xeon-production-has-started">"Intel Confirms 10nm Ice Lake Xeon Production Has Started"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Confirms+10nm+Ice+Lake+Xeon+Production+Has+Started&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16380%2Fintel-confirms-10nm-ice-lake-xeon-production-has-started&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-NewRoadmap-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-NewRoadmap_49-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFTyson2012" class="citation web cs1">Tyson, Mark (2012-05-15). <a rel="nofollow" class="external text" href="http://hexus.net/tech/news/cpu/39381-intel-currently-developing-14nm-aiming-towards-5nm-chips/">"Intel currently developing 14nm, aiming towards 5nm chips"</a>. <i>HEXUS.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HEXUS.net&amp;rft.atitle=Intel+currently+developing+14nm%2C+aiming+towards+5nm+chips&amp;rft.date=2012-05-15&amp;rft.aulast=Tyson&amp;rft.aufirst=Mark&amp;rft_id=http%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fcpu%2F39381-intel-currently-developing-14nm-aiming-towards-5nm-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFJames2021" class="citation web cs1">James, Dave (2021-03-23). <a rel="nofollow" class="external text" href="https://www.pcgamer.com/intel-meteor-lake-tape-/">"Meteor Lake, Intel's first 7nm CPU, to tape in before July this year and release in 2023"</a>. <i>PC Gamer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-07-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+Gamer&amp;rft.atitle=Meteor+Lake%2C+Intel%27s+first+7nm+CPU%2C+to+tape+in+before+July+this+year+and+release+in+2023&amp;rft.date=2021-03-23&amp;rft.aulast=James&amp;rft.aufirst=Dave&amp;rft_id=https%3A%2F%2Fwww.pcgamer.com%2Fintel-meteor-lake-tape-%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.com/newz/intel-reveals-the-design-of-alder-lake-sapphire-rapids-meteor-lake-and-granite-rapids-cpus">"Intel reveals the design of Alder Lake, Sapphire Rapids, Meteor Lake and Granite Rapids CPUs"</a>. <i>VideoCardz.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-08-28</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz.com&amp;rft.atitle=Intel+reveals+the+design+of+Alder+Lake%2C+Sapphire+Rapids%2C+Meteor+Lake+and+Granite+Rapids+CPUs&amp;rft_id=https%3A%2F%2Fvideocardz.com%2Fnewz%2Fintel-reveals-the-design-of-alder-lake-sapphire-rapids-meteor-lake-and-granite-rapids-cpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wccftech.com/intel-client-server-cpu-roadmap-updates-meteor-lake-in-2023-20a-18a-powered-xeons-core-chips-beyond-2024/">"Intel Client &amp; Server CPU Roadmap Updates: Meteor Lake In 2023, 20A &amp; 18A Powered Xeons &amp; Core Chips Beyond 2024"</a>. <i>Wccftech</i>. 17 February 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-02-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Client+%26+Server+CPU+Roadmap+Updates%3A+Meteor+Lake+In+2023%2C+20A+%26+18A+Powered+Xeons+%26+Core+Chips+Beyond+2024&amp;rft.date=2022-02-17&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-client-server-cpu-roadmap-updates-meteor-lake-in-2023-20a-18a-powered-xeons-core-chips-beyond-2024%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="https://en.wikipedia.org/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: url-status (<a href="https://en.wikipedia.org/wiki/Category:CS1_maint:_url-status" title="Category:CS1 maint: url-status">link</a>)</span></span>
</li>
<li id="cite_note-atom-ticktock-53"><span class="mw-cite-backlink">^ <a href="#cite_ref-atom-ticktock_53-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-atom-ticktock_53-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFLal_Shimpi2013" class="citation web cs1">Lal Shimpi, Anand (May 6, 2013). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6936/intels-silvermont-architecture-revealed-getting-serious-about-mobile">"Intel's Silvermont Architecture Revealed: Getting Serious About Mobile"</a>. <i>AnandTech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech.com&amp;rft.atitle=Intel%27s+Silvermont+Architecture+Revealed%3A+Getting+Serious+About+Mobile&amp;rft.date=2013-05-06&amp;rft.aulast=Lal+Shimpi&amp;rft.aufirst=Anand&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6936%2Fintels-silvermont-architecture-revealed-getting-serious-about-mobile&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFHiroshige" class="citation web cs1">Hiroshige, Goto. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131114063059/http://pc.watch.impress.co.jp/video/pcw/docs/569/575/p2.pdf">"Intel Products for Tablets &amp; SmartPhones"</a> <span class="cs1-format">(PDF)</span>. <i>Impress.co.jp</i>. Archived from <a rel="nofollow" class="external text" href="http://pc.watch.impress.co.jp/video/pcw/docs/569/575/p2.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2013-11-14.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Impress.co.jp&amp;rft.atitle=Intel+Products+for+Tablets+%26+SmartPhones&amp;rft.aulast=Hiroshige&amp;rft.aufirst=Goto&amp;rft_id=http%3A%2F%2Fpc.watch.impress.co.jp%2Fvideo%2Fpcw%2Fdocs%2F569%2F575%2Fp2.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.zauba.com/import-anniedale-hs-code.html">"Import Data and Price of Anniedale"</a>. <i>zauba.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=zauba.com&amp;rft.atitle=Import+Data+and+Price+of+Anniedale&amp;rft_id=https%3A%2F%2Fwww.zauba.com%2Fimport-anniedale-hs-code.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFKazuaki_Kasahara2012" class="citation web cs1 cs1-prop-foreign-lang-source">Kazuaki Kasahara (November 30, 2012). <a rel="nofollow" class="external text" href="http://pc.watch.impress.co.jp/docs/column/ubiq/20121130_576105.html">"アウトオブオーダーと最新プロセスを採用する今後のAtom"</a> &#91;Future Atom adopting out-of-order and latest process&#93;. <i>Impress.co.jp</i> (in Japanese)<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Impress.co.jp&amp;rft.atitle=%E3%82%A2%E3%82%A6%E3%83%88%E3%82%AA%E3%83%96%E3%82%AA%E3%83%BC%E3%83%80%E3%83%BC%E3%81%A8%E6%9C%80%E6%96%B0%E3%83%97%E3%83%AD%E3%82%BB%E3%82%B9%E3%82%92%E6%8E%A1%E7%94%A8%E3%81%99%E3%82%8B%E4%BB%8A%E5%BE%8C%E3%81%AEAtom&amp;rft.date=2012-11-30&amp;rft.au=Kazuaki+Kasahara&amp;rft_id=http%3A%2F%2Fpc.watch.impress.co.jp%2Fdocs%2Fcolumn%2Fubiq%2F20121130_576105.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/codename/66094/Braswell#@All">"Products (Formerly Braswell)"</a>. <i>Ark.Intel.com</i>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">5 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ark.Intel.com&amp;rft.atitle=Products+%28Formerly+Braswell%29&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F66094%2FBraswell%23%40All&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFSmithCutress2016" class="citation news cs1">Smith, Ryan; Cutress, Ian (29 April 2016). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/10288/intel-broxton-sofia-smartphone-socs-cancelled">"Intel's Changing Future: Smartphone SoCs Broxton &amp; SoFIA Officially Canceled"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">29 June</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Intel%27s+Changing+Future%3A+Smartphone+SoCs+Broxton+%26+SoFIA+Officially+Canceled&amp;rft.date=2016-04-29&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft.au=Cutress%2C+Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F10288%2Fintel-broxton-sofia-smartphone-socs-cancelled&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.golem.de/news/knights-landing-intel-veroeffentlicht-xeon-phi-mit-bis-zu-7-teraflops-1606-121642.html">Intel veröffentlicht Xeon Phi mit bis zu 7 Teraflops</a></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit&amp;section=8" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html">"Intel Tick–Tock Model of Architecture &amp; Silicon Cadence"</a>. <i>intel.com</i>. Intel Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=intel.com&amp;rft.atitle=Intel+Tick%E2%80%93Tock+Model+of+Architecture+%26+Silicon+Cadence&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsilicon-innovations%2Fintel-tick-tock-model-general.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></li>
<li><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/2842">Intel Tick–Tock Model at IDF 2009</a>, Anandtech.com</li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf#page=21">"Intel Tick–Tock Model at IDF 2011"</a> <span class="cs1-format">(PDF)</span>. <i>intel.com</i>. Intel Corporation. p.&#160;21.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=intel.com&amp;rft.atitle=Intel+Tick%E2%80%93Tock+Model+at+IDF+2011&amp;rft.pages=21&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fnewsroom%2Fkits%2Fidf%2F2011_fall%2Fpdfs%2FKirk_Skaugen_DCSG_MegaBriefing.pdf%23page%3D21&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATick%E2%80%93tock+model" class="Z3988"></span></li></ul>
<!-- 
NewPP limit report
Parsed by mw1329
Cached time: 20220611185252
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1]
CPU time usage: 1.096 seconds
Real time usage: 1.189 seconds
Preprocessor visited node count: 3340/1000000
Post‐expand include size: 192502/2097152 bytes
Template argument size: 1409/2097152 bytes
Highest expansion depth: 8/100
Expensive parser function count: 0/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 173137/5000000 bytes
Lua time usage: 0.593/10.000 seconds
Lua memory usage: 6261168/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  942.366      1 -total
 64.70%  609.680      1 Template:Reflist
 44.13%  415.855     42 Template:Cite_web
 13.12%  123.608      5 Template:Navbox
 11.39%  107.379      1 Template:Short_description
 10.63%  100.133      1 Template:Intel_processor_roadmap
  9.18%   86.547     10 Template:Cite_news
  6.04%   56.933      1 Template:Pagetype
  2.33%   21.917      1 Template:Intel_processors
  2.29%   21.581      3 Template:Cite_press_release
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:15286988-0!canonical and timestamp 20220611185251 and revision id 1091622952. Serialized with JSON.
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript>
<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Tick–tock_model&amp;oldid=1091622952">https://en.wikipedia.org/w/index.php?title=Tick–tock_model&amp;oldid=1091622952</a>"</div></div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Technology_strategy" title="Category:Technology strategy">Technology strategy</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Intel_microarchitectures" title="Category:Intel microarchitectures">Intel microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:CS1_German-language_sources_(de)" title="Category:CS1 German-language sources (de)">CS1 German-language sources (de)</a></li><li><a href="https://en.wikipedia.org/wiki/Category:CS1_maint:_url-status" title="Category:CS1 maint: url-status">CS1 maint: url-status</a></li><li><a href="https://en.wikipedia.org/wiki/Category:CS1_Japanese-language_sources_(ja)" title="Category:CS1 Japanese-language sources (ja)">CS1 Japanese-language sources (ja)</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Short_description_matches_Wikidata" title="Category:Short description matches Wikidata">Short description matches Wikidata</a></li></ul></div></div>
	</div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		

<nav id="p-personal" class="mw-portlet mw-portlet-personal vector-user-menu-legacy vector-menu" aria-labelledby="p-personal-label" role="navigation"  >
	<h3
		id="p-personal-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Personal tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-anonuserpage" class="mw-list-item"><span title="The user page for the IP address you are editing as">Not logged in</span></li><li id="pt-anontalk" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li><li id="pt-anoncontribs" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-createaccount" class="mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Tick%E2%80%93tock+model" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login" class="mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Tick%E2%80%93tock+model" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li></ul>
		
	</div>
</nav>

		<div id="left-navigation">
			

<nav id="p-namespaces" class="mw-portlet mw-portlet-namespaces vector-menu vector-menu-tabs" aria-labelledby="p-namespaces-label" role="navigation"  >
	<h3
		id="p-namespaces-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Namespaces</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-nstab-main" class="selected mw-list-item"><a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Talk:Tick%E2%80%93tock_model" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-variants" class="mw-portlet mw-portlet-variants emptyPortlet vector-menu-dropdown-noicon vector-menu vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation"  >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-menu-checkbox"
		aria-labelledby="p-variants-label"
	/>
	<label
		id="p-variants-label"
		 aria-label="Change language variant"
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

		</div>
		<div id="right-navigation">
			

<nav id="p-views" class="mw-portlet mw-portlet-views vector-menu vector-menu-tabs" aria-labelledby="p-views-label" role="navigation"  >
	<h3
		id="p-views-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Views</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-view" class="selected mw-list-item"><a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model"><span>Read</span></a></li><li id="ca-edit" class="mw-list-item"><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="mw-list-item"><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-cactions" class="mw-portlet mw-portlet-cactions emptyPortlet vector-menu-dropdown-noicon vector-menu vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation"  title="More options" >
	<input type="checkbox"
		id="p-cactions-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-cactions"
		class="vector-menu-checkbox"
		aria-labelledby="p-cactions-label"
	/>
	<label
		id="p-cactions-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">More</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<div>
			<h3 >
				<label for="searchInput">Search</label>
			</h3>
		<form action="/w/index.php" id="searchform"
			class="vector-search-box-form">
			<div id="simpleSearch"
				class="vector-search-box-inner"
				 data-search-loc="header-navigation">
				<input class="vector-search-box-input"
					 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
				>
				<input type="hidden" name="title" value="Special:Search">
				<input id="mw-searchButton"
					 class="searchButton mw-fallbackSearchButton" type="submit" name="fulltext" title="Search Wikipedia for this text" value="Search">
				<input id="searchButton"
					 class="searchButton" type="submit" name="go" title="Go to a page with this exact name if it exists" value="Go">
			</div>
		</form>
	</div>
</div>

		</div>
	</div>
	

<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page"
			title="Visit the main page"></a>
	</div>
	

<nav id="p-navigation" class="mw-portlet mw-portlet-navigation vector-menu vector-menu-portal portal" aria-labelledby="p-navigation-label" role="navigation"  >
	<h3
		id="p-navigation-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Navigation</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage-description" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Main_Page" icon="home" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:Random" icon="die" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li></ul>
		
	</div>
</nav>

	

<nav id="p-interaction" class="mw-portlet mw-portlet-interaction vector-menu vector-menu-portal portal" aria-labelledby="p-interaction-label" role="navigation"  >
	<h3
		id="p-interaction-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Contribute</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-help" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Help:Contents" icon="help" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" icon="recentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li></ul>
		
	</div>
</nav>


<nav id="p-tb" class="mw-portlet mw-portlet-tb vector-menu vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation"  >
	<h3
		id="p-tb-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Tick%E2%80%93tock_model" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Tick%E2%80%93tock_model" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;oldid=1091622952" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Tick%E2%80%93tock_model&amp;id=1091622952&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1366099" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li></ul>
		
	</div>
</nav>


<nav id="p-coll-print_export" class="mw-portlet mw-portlet-coll-print_export vector-menu vector-menu-portal portal" aria-labelledby="p-coll-print_export-label" role="navigation"  >
	<h3
		id="p-coll-print_export-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Print/export</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Tick%E2%80%93tock_model&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Tick%E2%80%93tock_model&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li></ul>
		
	</div>
</nav>

	

<nav id="p-lang" class="mw-portlet mw-portlet-lang vector-menu vector-menu-portal portal" aria-labelledby="p-lang-label" role="navigation"  >
	<h3
		id="p-lang-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Languages</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Intel_ticktock" title="Intel ticktock – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-da mw-list-item"><a href="https://da.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Danish" lang="da" hreflang="da" class="interlanguage-link-target"><span>Dansk</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Intel#Stratégies_tic-tac_et_processus-architecture-optimisation" title="Intel – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/%EC%9D%B8%ED%85%94_%ED%8B%B1%ED%86%A1" title="인텔 틱톡 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/Tick-Tock_(Intel)" title="Tick-Tock (Intel) – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/%E3%82%A4%E3%83%B3%E3%83%86%E3%83%AB_%E3%83%81%E3%83%83%E3%82%AF%E3%83%BB%E3%82%BF%E3%83%83%E3%82%AF" title="インテル チック・タック – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/Tick-Tock_(Intel)" title="Tick-Tock (Intel) – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target"><span>Română</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/%D0%A2%D0%B8%D0%BA-%D1%82%D0%B0%D0%BA_(%D1%81%D1%82%D1%80%D0%B0%D1%82%D0%B5%D0%B3%D0%B8%D1%8F)" title="Тик-так (стратегия) – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/%D0%A2%D1%96%D0%BA-%D1%82%D0%B0%D0%BA_(%D1%81%D1%82%D1%80%D0%B0%D1%82%D0%B5%D0%B3%D1%96%D1%8F)" title="Тік-так (стратегія) – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/Intel_Tick-Tock" title="Intel Tick-Tock – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li></ul>
		<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1366099#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
	</div>
</nav>

</div>

</div>

<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 5 June 2022, at 11:06<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License 3.0</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Tick%E2%80%93tock_model&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li>
</ul>

</footer>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.096","walltime":"1.189","ppvisitednodes":{"value":3340,"limit":1000000},"postexpandincludesize":{"value":192502,"limit":2097152},"templateargumentsize":{"value":1409,"limit":2097152},"expansiondepth":{"value":8,"limit":100},"expensivefunctioncount":{"value":0,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":173137,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  942.366      1 -total"," 64.70%  609.680      1 Template:Reflist"," 44.13%  415.855     42 Template:Cite_web"," 13.12%  123.608      5 Template:Navbox"," 11.39%  107.379      1 Template:Short_description"," 10.63%  100.133      1 Template:Intel_processor_roadmap","  9.18%   86.547     10 Template:Cite_news","  6.04%   56.933      1 Template:Pagetype","  2.33%   21.917      1 Template:Intel_processors","  2.29%   21.581      3 Template:Cite_press_release"]},"scribunto":{"limitreport-timeusage":{"value":"0.593","limit":"10.000"},"limitreport-memusage":{"value":6261168,"limit":52428800}},"cachereport":{"origin":"mw1329","timestamp":"20220611185252","ttl":1814400,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Tick\u2013tock model","url":"https:\/\/en.wikipedia.org\/wiki\/Tick%E2%80%93tock_model","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1366099","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1366099","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2008-01-18T00:06:02Z","dateModified":"2022-06-05T11:06:57Z","headline":"production model by Intel"}</script><script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Tick\u2013tock model","url":"https:\/\/en.wikipedia.org\/wiki\/Tick%E2%80%93tock_model","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1366099","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1366099","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2008-01-18T00:06:02Z","dateModified":"2022-06-05T11:06:57Z","headline":"production model by Intel"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":175,"wgHostname":"mw1324"});});</script>
</body>
</html>

{% endraw %}
