// Seed: 265259665
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri0  id_0,
    input tri1  id_1,
    input tri0  id_2,
    input uwire id_3
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    output uwire id_8,
    input supply1 id_9,
    output wire id_10,
    input tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    output wor id_14,
    input wand id_15,
    input tri0 id_16,
    input supply0 id_17,
    input wor id_18
);
  wand id_20;
  wand id_21;
  assign id_3 = (id_1);
  assign id_6 = 1'd0;
  supply1 id_22;
  supply1 id_23, id_24;
  assign id_21 = 1;
  assign id_23 = id_24;
  assign id_23 = id_17 ? -1 : -1 * id_20;
  if (1) always id_14 = id_9;
  else rtran (id_10, 1'd0 + (id_3) && id_22, 1'd0 !== 1 - -1'b0);
  assign id_10 = 1;
  wire id_25;
endmodule
module module_3 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    output tri id_4,
    output logic id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    id_32 = "",
    input tri1 id_9,
    input tri id_10,
    output tri id_11,
    input supply0 id_12,
    input tri id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wor id_16,
    input wire id_17,
    input supply0 id_18,
    input supply0 id_19,
    output wor id_20,
    input tri1 id_21,
    input tri0 id_22,
    output supply1 id_23,
    input supply1 id_24,
    input supply0 id_25,
    input supply0 id_26,
    input supply0 id_27,
    input wor id_28,
    input tri id_29,
    input tri id_30
);
  assign id_20 = 1'b0;
  id_33(
      id_23 !== -1, id_17, id_32
  );
  module_2 modCall_1 (
      id_6,
      id_22,
      id_7,
      id_15,
      id_20,
      id_10,
      id_32,
      id_7,
      id_4,
      id_6,
      id_32,
      id_29,
      id_27,
      id_16,
      id_0,
      id_24,
      id_6,
      id_13,
      id_26
  );
  assign modCall_1.id_18 = 0;
  id_34 :
  assert property (@(id_8) -1) id_5 <= - -1;
endmodule
