<stg><name>kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC</name>


<trans_list>

<trans id="797" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="69" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %l_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %l_1

]]></Node>
<StgValue><ssdm name="l_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %zext_ln197_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln197

]]></Node>
<StgValue><ssdm name="zext_ln197_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %h_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_3

]]></Node>
<StgValue><ssdm name="h_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
newFuncRoot:6 %tmp_36_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_36_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="7">
<![CDATA[
newFuncRoot:7 %zext_ln197_cast = zext i7 %zext_ln197_read

]]></Node>
<StgValue><ssdm name="zext_ln197_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:73 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:76 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:78 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:88 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:90 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:93 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:96 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:97 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:100 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:103 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="69" op_0_bw="38">
<![CDATA[
newFuncRoot:104 %bound4 = sext i38 %tmp_36_read

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="69" op_1_bw="69">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i69 0, i69 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:106 %store_ln197 = store i64 0, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:107 %store_ln203 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:108 %br_ln0 = br void %for.inc217

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="69" op_0_bw="69" op_1_bw="0">
<![CDATA[
for.inc217:0 %indvar_flatten6_load = load i69 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
for.inc217:1 %add_ln197 = add i69 %indvar_flatten6_load, i69 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="69" op_1_bw="69">
<![CDATA[
for.inc217:2 %icmp_ln197 = icmp_eq  i69 %indvar_flatten6_load, i69 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc217:3 %br_ln197 = br i1 %icmp_ln197, void %fpga_resource_hint.for.inc217.1, void %ACCUM_WRITEBACK.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:1 %t_load = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc217.1:2 %trunc_ln197 = trunc i7 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc217.1:6 %select_ln203 = select i1 %tmp, i6 0, i6 %trunc_ln197

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:8 %add_ln197_1 = add i64 %t_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:9 %select_ln197 = select i1 %tmp, i64 %add_ln197_1, i64 %t_load

]]></Node>
<StgValue><ssdm name="select_ln197"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:47 %empty = trunc i64 %select_ln197

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc217.1:48 %p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:49 %empty_169 = trunc i64 %select_ln197

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc217.1:50 %p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %empty_169, i5 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:51 %p_udiv27122716 = sub i16 %p_shl, i16 %p_shl1

]]></Node>
<StgValue><ssdm name="p_udiv27122716"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:52 %p_udiv2714 = add i16 %p_udiv27122716, i16 %zext_ln197_cast

]]></Node>
<StgValue><ssdm name="p_udiv2714"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc217.1:53 %trunc_ln203 = trunc i6 %select_ln203

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:55 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln203, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:56 %tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_udiv2714, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:415 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:456 %switch_ln208 = switch i6 %select_ln203, void %arrayidx215.1.case.63, i6 0, void %arrayidx215.1.case.1, i6 2, void %arrayidx215.1.case.3, i6 4, void %arrayidx215.1.case.5, i6 6, void %arrayidx215.1.case.7, i6 8, void %arrayidx215.1.case.9, i6 10, void %arrayidx215.1.case.11, i6 12, void %arrayidx215.1.case.13, i6 14, void %arrayidx215.1.case.15, i6 16, void %arrayidx215.1.case.17, i6 18, void %arrayidx215.1.case.19, i6 20, void %arrayidx215.1.case.21, i6 22, void %arrayidx215.1.case.23, i6 24, void %arrayidx215.1.case.25, i6 26, void %arrayidx215.1.case.27, i6 28, void %arrayidx215.1.case.29, i6 30, void %arrayidx215.1.case.31, i6 32, void %arrayidx215.1.case.33, i6 34, void %arrayidx215.1.case.35, i6 36, void %arrayidx215.1.case.37, i6 38, void %arrayidx215.1.case.39, i6 40, void %arrayidx215.1.case.41, i6 42, void %arrayidx215.1.case.43, i6 44, void %arrayidx215.1.case.45, i6 46, void %arrayidx215.1.case.47, i6 48, void %arrayidx215.1.case.49, i6 50, void %arrayidx215.1.case.51, i6 52, void %arrayidx215.1.case.53, i6 54, void %arrayidx215.1.case.55, i6 56, void %arrayidx215.1.case.57, i6 58, void %arrayidx215.1.case.59, i6 60, void %arrayidx215.1.case.61

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.61:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.59:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.57:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.55:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.53:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.51:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.49:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.47:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.45:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.43:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.41:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.39:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.37:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.35:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.33:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.31:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.29:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.27:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.25:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.23:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.21:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.19:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.17:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.15:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.13:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.11:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.9:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.7:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.5:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.3:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.1:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="select_ln203" val="!0"/>
<literal name="select_ln203" val="!2"/>
<literal name="select_ln203" val="!4"/>
<literal name="select_ln203" val="!6"/>
<literal name="select_ln203" val="!8"/>
<literal name="select_ln203" val="!10"/>
<literal name="select_ln203" val="!12"/>
<literal name="select_ln203" val="!14"/>
<literal name="select_ln203" val="!16"/>
<literal name="select_ln203" val="!18"/>
<literal name="select_ln203" val="!20"/>
<literal name="select_ln203" val="!22"/>
<literal name="select_ln203" val="!24"/>
<literal name="select_ln203" val="!26"/>
<literal name="select_ln203" val="!28"/>
<literal name="select_ln203" val="!30"/>
<literal name="select_ln203" val="!32"/>
<literal name="select_ln203" val="!34"/>
<literal name="select_ln203" val="!36"/>
<literal name="select_ln203" val="!38"/>
<literal name="select_ln203" val="!40"/>
<literal name="select_ln203" val="!42"/>
<literal name="select_ln203" val="!44"/>
<literal name="select_ln203" val="!46"/>
<literal name="select_ln203" val="!48"/>
<literal name="select_ln203" val="!50"/>
<literal name="select_ln203" val="!52"/>
<literal name="select_ln203" val="!54"/>
<literal name="select_ln203" val="!56"/>
<literal name="select_ln203" val="!58"/>
<literal name="select_ln203" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx215.1.case.63:2 %br_ln208 = br void %fpga_resource_hint.for.inc217.0_end

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc217.1:7 %zext_ln197_1 = zext i6 %select_ln203

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:10 %att_addr = getelementptr i32 %att, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_addr"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:11 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:12 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:13 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:14 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:15 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:16 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:17 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:18 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:19 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:20 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:21 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %select_ln197

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:22 %muxLogicRAMAddr_to_att_load = muxlogic i9 %att_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:23 %att_load = load i9 %att_addr

]]></Node>
<StgValue><ssdm name="att_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:24 %muxLogicRAMAddr_to_att_1_load = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_1_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:25 %att_1_load = load i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="att_1_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:26 %muxLogicRAMAddr_to_att_2_load = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_2_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:27 %att_2_load = load i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="att_2_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:28 %muxLogicRAMAddr_to_att_3_load = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_3_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:29 %att_3_load = load i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="att_3_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:30 %muxLogicRAMAddr_to_att_4_load = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_4_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:31 %att_4_load = load i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="att_4_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:32 %muxLogicRAMAddr_to_att_5_load = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_5_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:33 %att_5_load = load i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="att_5_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:34 %muxLogicRAMAddr_to_att_6_load = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_6_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:35 %att_6_load = load i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="att_6_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:36 %muxLogicRAMAddr_to_att_7_load = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_7_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:37 %att_7_load = load i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="att_7_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:38 %muxLogicRAMAddr_to_att_8_load = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_8_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:39 %att_8_load = load i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="att_8_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:40 %muxLogicRAMAddr_to_att_9_load = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_9_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:41 %att_9_load = load i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="att_9_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:42 %muxLogicRAMAddr_to_att_10_load = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_10_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:43 %att_10_load = load i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="att_10_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:44 %muxLogicRAMAddr_to_att_11_load = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_11_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:45 %att_11_load = load i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="att_11_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:57 %or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %tmp_s, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:58 %zext_ln206 = zext i16 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:59 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:60 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:61 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:62 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:63 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:64 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:65 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:66 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:67 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:68 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:69 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:70 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:71 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:72 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:73 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:74 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:75 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:76 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:77 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:78 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:79 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:80 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:81 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:82 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:83 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:84 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:85 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:86 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:87 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:88 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:89 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:90 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:91 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:92 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:93 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:94 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:95 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:96 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:97 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:98 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:99 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:100 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:101 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:102 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:103 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:104 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:105 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:106 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:107 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:108 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:109 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:110 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:111 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:112 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:113 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:114 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:116 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:117 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:118 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:119 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:120 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:121 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:122 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:123 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:125 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:126 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:127 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:128 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:129 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:130 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:131 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:132 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:134 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:135 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:136 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:137 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:138 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:139 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:140 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:141 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:143 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:144 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:145 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:146 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:147 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:148 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:149 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:150 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:152 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:153 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:154 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:155 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:156 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:157 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:158 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:159 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:161 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:162 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:163 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:164 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:165 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:166 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:167 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:168 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:170 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:171 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:172 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:173 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:174 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:175 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:176 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:177 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:179 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:180 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:181 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:182 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:183 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:184 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:185 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:186 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:188 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:189 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:190 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:191 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:192 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:193 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:194 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:195 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:197 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:198 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:199 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:200 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:201 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:202 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:203 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:204 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:206 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:207 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:208 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:209 %kernel_mhsa_float_int_float_value_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:210 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_170 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_170"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:211 %kernel_mhsa_float_int_float_value_cache_170 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_170"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:212 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:213 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:258 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:259 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:260 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:261 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:262 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:263 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:264 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:265 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:266 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:267 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:268 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:269 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:270 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:271 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:272 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:273 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:274 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:275 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:276 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:277 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:278 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:279 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:280 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:281 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:282 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:283 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:284 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:285 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:286 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:287 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:288 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:289 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:290 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:291 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:292 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:293 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:294 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:295 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:296 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:297 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:298 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:299 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:300 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:301 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:302 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:303 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:304 %kernel_mhsa_float_int_float_value_cache_171 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_171"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:305 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:306 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:307 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:308 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:309 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:310 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:311 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:312 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:313 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:315 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:316 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:317 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:318 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:319 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:320 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:321 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:322 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:324 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:325 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:326 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:327 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:328 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:329 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:330 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:331 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:333 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:334 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:335 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:336 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:337 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:338 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:339 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:340 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:342 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:343 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:344 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:345 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:346 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:347 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:348 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:349 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:351 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:352 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:353 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:354 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:355 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:356 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:357 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:358 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:360 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:361 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:362 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:363 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:364 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:365 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:366 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:367 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:369 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:370 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:371 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:372 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:373 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:374 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:375 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:376 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:378 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:379 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:380 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:381 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:382 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:383 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:384 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:385 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:387 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:388 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:389 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:390 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:391 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:392 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:393 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:394 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:396 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:397 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:398 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:399 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:400 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:401 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:402 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:403 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:405 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_172 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_172"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:406 %kernel_mhsa_float_int_float_value_cache_172 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_172"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:407 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_173 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_173"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:408 %kernel_mhsa_float_int_float_value_cache_173 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_173"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:409 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_174 = muxlogic i16 %kernel_mhsa_float_int_float_value_cache_171

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_174"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:410 %kernel_mhsa_float_int_float_value_cache_174 = load i16 %kernel_mhsa_float_int_float_value_cache_171

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_174"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:411 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:412 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:0 %rend443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend443"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:1 %add_ln203 = add i7 %zext_ln197_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="69" op_1_bw="69" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:2 %store_ln197 = store i69 %add_ln197, i69 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:3 %store_ln197 = store i64 %select_ln197, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:4 %store_ln203 = store i7 %add_ln203, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.0_end:5 %br_ln203 = br void %for.inc217

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="508" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:23 %att_load = load i9 %att_addr

]]></Node>
<StgValue><ssdm name="att_load"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:25 %att_1_load = load i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="att_1_load"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:27 %att_2_load = load i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="att_2_load"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:29 %att_3_load = load i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="att_3_load"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:31 %att_4_load = load i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="att_4_load"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:33 %att_5_load = load i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="att_5_load"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:35 %att_6_load = load i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="att_6_load"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:37 %att_7_load = load i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="att_7_load"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:39 %att_8_load = load i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="att_8_load"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:41 %att_9_load = load i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="att_9_load"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:43 %att_10_load = load i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="att_10_load"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc217.1:45 %att_11_load = load i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="att_11_load"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.for.inc217.1:46 %att_weight = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %att_load, i4 1, i32 %att_1_load, i4 2, i32 %att_2_load, i4 3, i32 %att_3_load, i4 4, i32 %att_4_load, i4 5, i32 %att_5_load, i4 6, i32 %att_6_load, i4 7, i32 %att_7_load, i4 8, i32 %att_8_load, i4 9, i32 %att_9_load, i4 10, i32 %att_10_load, i4 11, i32 %att_11_load, i32 <undef>, i4 %h_3_read

]]></Node>
<StgValue><ssdm name="att_weight"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:108 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:110 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:112 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:114 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:115 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:117 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:119 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:121 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:123 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:124 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:126 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:128 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:130 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:132 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:133 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:135 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:137 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:139 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:141 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:142 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:144 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:146 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:148 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:150 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:151 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:153 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:155 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:157 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:159 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:160 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:162 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:164 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:166 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:168 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:169 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:171 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:173 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:175 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:177 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:178 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:180 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:182 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:184 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:186 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:187 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:189 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:191 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:193 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:195 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:196 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:198 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:200 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:202 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:204 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:205 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:207 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:209 %kernel_mhsa_float_int_float_value_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:211 %kernel_mhsa_float_int_float_value_cache_170 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_170"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:213 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:214 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load, i3 2, i32 %kernel_mhsa_float_int_float_value_cache, i3 4, i32 %kernel_mhsa_float_int_float_value_cache_170, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:307 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:309 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:311 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:313 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:314 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:316 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:318 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:320 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:322 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:323 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:325 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:327 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:329 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:331 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:332 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:334 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:336 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:338 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:340 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:341 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:343 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:345 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:347 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:349 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:350 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:352 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:354 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:356 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:358 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:359 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:361 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:363 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:365 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:367 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:368 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:370 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:372 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:374 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:376 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:377 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:379 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:381 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:383 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:385 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:386 %tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:388 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:390 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:392 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:394 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:395 %tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:397 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:399 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:401 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:403 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:404 %tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:406 %kernel_mhsa_float_int_float_value_cache_172 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_172"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:408 %kernel_mhsa_float_int_float_value_cache_173 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_173"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:410 %kernel_mhsa_float_int_float_value_cache_174 = load i16 %kernel_mhsa_float_int_float_value_cache_171

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_value_cache_174"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.inc217.1:412 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
fpga_resource_hint.for.inc217.1:413 %tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %kernel_mhsa_float_int_float_value_cache_172, i3 2, i32 %kernel_mhsa_float_int_float_value_cache_173, i3 4, i32 %kernel_mhsa_float_int_float_value_cache_174, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load, i32 <undef>, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="641" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.for.inc217.1:215 %v_val = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %tmp_7, i4 1, i32 %tmp_8, i4 2, i32 %tmp_9, i4 3, i32 %tmp_1, i4 4, i32 %tmp_4, i4 5, i32 %tmp_5, i4 6, i32 %tmp_6, i4 7, i32 %tmp_10, i4 8, i32 %tmp_11, i4 9, i32 %tmp_12, i4 10, i32 %tmp_13, i4 11, i32 %tmp_14, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="v_val"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:217 %muxLogicI0_to_mul2 = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul2"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:218 %muxLogicI1_to_mul2 = muxlogic i32 %v_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul2"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.for.inc217.1:414 %v_val_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %tmp_16, i4 1, i32 %tmp_17, i4 2, i32 %tmp_18, i4 3, i32 %tmp_19, i4 4, i32 %tmp_20, i4 5, i32 %tmp_21, i4 6, i32 %tmp_22, i4 7, i32 %tmp_23, i4 8, i32 %tmp_24, i4 9, i32 %tmp_25, i4 10, i32 %tmp_26, i4 11, i32 %tmp_27, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="v_val_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="645" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:219 %mul2 = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:416 %muxLogicI0_to_mul213_1 = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul213_1"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:417 %muxLogicI1_to_mul213_1 = muxlogic i32 %v_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul213_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="648" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:219 %mul2 = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:418 %mul213_1 = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul213_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="650" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:219 %mul2 = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:220 %specfucore_ln207 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul2, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln207"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:221 %local_accum_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum

]]></Node>
<StgValue><ssdm name="local_accum_read"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:222 %local_accum_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_2

]]></Node>
<StgValue><ssdm name="local_accum_2_read"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:223 %local_accum_4_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_4

]]></Node>
<StgValue><ssdm name="local_accum_4_read"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:224 %local_accum_6_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_6

]]></Node>
<StgValue><ssdm name="local_accum_6_read"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:225 %local_accum_8_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_8

]]></Node>
<StgValue><ssdm name="local_accum_8_read"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:226 %local_accum_10_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_10

]]></Node>
<StgValue><ssdm name="local_accum_10_read"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:227 %local_accum_12_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_12

]]></Node>
<StgValue><ssdm name="local_accum_12_read"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:228 %local_accum_14_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_14

]]></Node>
<StgValue><ssdm name="local_accum_14_read"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:229 %local_accum_16_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_16

]]></Node>
<StgValue><ssdm name="local_accum_16_read"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:230 %local_accum_18_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_18

]]></Node>
<StgValue><ssdm name="local_accum_18_read"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:231 %local_accum_20_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_20

]]></Node>
<StgValue><ssdm name="local_accum_20_read"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:232 %local_accum_22_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_22

]]></Node>
<StgValue><ssdm name="local_accum_22_read"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:233 %local_accum_24_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_24

]]></Node>
<StgValue><ssdm name="local_accum_24_read"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:234 %local_accum_26_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_26

]]></Node>
<StgValue><ssdm name="local_accum_26_read"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:235 %local_accum_28_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_28

]]></Node>
<StgValue><ssdm name="local_accum_28_read"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:236 %local_accum_30_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_30

]]></Node>
<StgValue><ssdm name="local_accum_30_read"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:237 %local_accum_32_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_32

]]></Node>
<StgValue><ssdm name="local_accum_32_read"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:238 %local_accum_34_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_34

]]></Node>
<StgValue><ssdm name="local_accum_34_read"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:239 %local_accum_36_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_36

]]></Node>
<StgValue><ssdm name="local_accum_36_read"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:240 %local_accum_38_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_38

]]></Node>
<StgValue><ssdm name="local_accum_38_read"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:241 %local_accum_40_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_40

]]></Node>
<StgValue><ssdm name="local_accum_40_read"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:242 %local_accum_42_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_42

]]></Node>
<StgValue><ssdm name="local_accum_42_read"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:243 %local_accum_44_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_44

]]></Node>
<StgValue><ssdm name="local_accum_44_read"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:244 %local_accum_46_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_46

]]></Node>
<StgValue><ssdm name="local_accum_46_read"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:245 %local_accum_48_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_48

]]></Node>
<StgValue><ssdm name="local_accum_48_read"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:246 %local_accum_50_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_50

]]></Node>
<StgValue><ssdm name="local_accum_50_read"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:247 %local_accum_52_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_52

]]></Node>
<StgValue><ssdm name="local_accum_52_read"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:248 %local_accum_54_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_54

]]></Node>
<StgValue><ssdm name="local_accum_54_read"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:249 %local_accum_56_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_56

]]></Node>
<StgValue><ssdm name="local_accum_56_read"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:250 %local_accum_58_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_58

]]></Node>
<StgValue><ssdm name="local_accum_58_read"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:251 %local_accum_60_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_60

]]></Node>
<StgValue><ssdm name="local_accum_60_read"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:252 %local_accum_62_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_62

]]></Node>
<StgValue><ssdm name="local_accum_62_read"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="6" op_34_bw="32" op_35_bw="6" op_36_bw="32" op_37_bw="6" op_38_bw="32" op_39_bw="6" op_40_bw="32" op_41_bw="6" op_42_bw="32" op_43_bw="6" op_44_bw="32" op_45_bw="6" op_46_bw="32" op_47_bw="6" op_48_bw="32" op_49_bw="6" op_50_bw="32" op_51_bw="6" op_52_bw="32" op_53_bw="6" op_54_bw="32" op_55_bw="6" op_56_bw="32" op_57_bw="6" op_58_bw="32" op_59_bw="6" op_60_bw="32" op_61_bw="6" op_62_bw="32" op_63_bw="6" op_64_bw="32" op_65_bw="32" op_66_bw="6">
<![CDATA[
fpga_resource_hint.for.inc217.1:253 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 %local_accum_read, i6 2, i32 %local_accum_2_read, i6 4, i32 %local_accum_4_read, i6 6, i32 %local_accum_6_read, i6 8, i32 %local_accum_8_read, i6 10, i32 %local_accum_10_read, i6 12, i32 %local_accum_12_read, i6 14, i32 %local_accum_14_read, i6 16, i32 %local_accum_16_read, i6 18, i32 %local_accum_18_read, i6 20, i32 %local_accum_20_read, i6 22, i32 %local_accum_22_read, i6 24, i32 %local_accum_24_read, i6 26, i32 %local_accum_26_read, i6 28, i32 %local_accum_28_read, i6 30, i32 %local_accum_30_read, i6 32, i32 %local_accum_32_read, i6 34, i32 %local_accum_34_read, i6 36, i32 %local_accum_36_read, i6 38, i32 %local_accum_38_read, i6 40, i32 %local_accum_40_read, i6 42, i32 %local_accum_42_read, i6 44, i32 %local_accum_44_read, i6 46, i32 %local_accum_46_read, i6 48, i32 %local_accum_48_read, i6 50, i32 %local_accum_50_read, i6 52, i32 %local_accum_52_read, i6 54, i32 %local_accum_54_read, i6 56, i32 %local_accum_56_read, i6 58, i32 %local_accum_58_read, i6 60, i32 %local_accum_60_read, i6 62, i32 %local_accum_62_read, i32 <undef>, i6 %select_ln203

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:254 %muxLogicI0_to_local_accum_65 = muxlogic i32 %tmp_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum_65"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:255 %muxLogicI1_to_local_accum_65 = muxlogic i32 %mul2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum_65"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:418 %mul213_1 = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul213_1"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0">
<![CDATA[
ACCUM_WRITEBACK.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="688" st_id="9" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:256 %local_accum_65 = fadd i32 %tmp_15, i32 %mul2

]]></Node>
<StgValue><ssdm name="local_accum_65"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:418 %mul213_1 = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul213_1"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:419 %specfucore_ln207 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul213_1, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln207"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:420 %local_accum_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_1

]]></Node>
<StgValue><ssdm name="local_accum_1_read"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:421 %local_accum_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_3

]]></Node>
<StgValue><ssdm name="local_accum_3_read"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:422 %local_accum_5_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_5

]]></Node>
<StgValue><ssdm name="local_accum_5_read"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:423 %local_accum_7_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_7

]]></Node>
<StgValue><ssdm name="local_accum_7_read"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:424 %local_accum_9_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_9

]]></Node>
<StgValue><ssdm name="local_accum_9_read"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:425 %local_accum_11_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_11

]]></Node>
<StgValue><ssdm name="local_accum_11_read"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:426 %local_accum_13_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_13

]]></Node>
<StgValue><ssdm name="local_accum_13_read"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:427 %local_accum_15_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_15

]]></Node>
<StgValue><ssdm name="local_accum_15_read"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:428 %local_accum_17_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_17

]]></Node>
<StgValue><ssdm name="local_accum_17_read"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:429 %local_accum_19_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_19

]]></Node>
<StgValue><ssdm name="local_accum_19_read"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:430 %local_accum_21_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_21

]]></Node>
<StgValue><ssdm name="local_accum_21_read"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:431 %local_accum_23_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_23

]]></Node>
<StgValue><ssdm name="local_accum_23_read"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:432 %local_accum_25_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_25

]]></Node>
<StgValue><ssdm name="local_accum_25_read"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:433 %local_accum_27_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_27

]]></Node>
<StgValue><ssdm name="local_accum_27_read"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:434 %local_accum_29_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_29

]]></Node>
<StgValue><ssdm name="local_accum_29_read"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:435 %local_accum_31_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_31

]]></Node>
<StgValue><ssdm name="local_accum_31_read"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:436 %local_accum_33_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_33

]]></Node>
<StgValue><ssdm name="local_accum_33_read"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:437 %local_accum_35_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_35

]]></Node>
<StgValue><ssdm name="local_accum_35_read"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:438 %local_accum_37_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_37

]]></Node>
<StgValue><ssdm name="local_accum_37_read"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:439 %local_accum_39_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_39

]]></Node>
<StgValue><ssdm name="local_accum_39_read"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:440 %local_accum_41_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_41

]]></Node>
<StgValue><ssdm name="local_accum_41_read"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:441 %local_accum_43_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_43

]]></Node>
<StgValue><ssdm name="local_accum_43_read"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:442 %local_accum_45_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_45

]]></Node>
<StgValue><ssdm name="local_accum_45_read"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:443 %local_accum_47_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_47

]]></Node>
<StgValue><ssdm name="local_accum_47_read"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:444 %local_accum_49_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_49

]]></Node>
<StgValue><ssdm name="local_accum_49_read"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:445 %local_accum_51_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_51

]]></Node>
<StgValue><ssdm name="local_accum_51_read"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:446 %local_accum_53_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_53

]]></Node>
<StgValue><ssdm name="local_accum_53_read"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:447 %local_accum_55_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_55

]]></Node>
<StgValue><ssdm name="local_accum_55_read"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:448 %local_accum_57_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_57

]]></Node>
<StgValue><ssdm name="local_accum_57_read"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:449 %local_accum_59_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_59

]]></Node>
<StgValue><ssdm name="local_accum_59_read"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:450 %local_accum_61_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_61

]]></Node>
<StgValue><ssdm name="local_accum_61_read"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:451 %local_accum_63_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_63

]]></Node>
<StgValue><ssdm name="local_accum_63_read"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="6" op_34_bw="32" op_35_bw="6" op_36_bw="32" op_37_bw="6" op_38_bw="32" op_39_bw="6" op_40_bw="32" op_41_bw="6" op_42_bw="32" op_43_bw="6" op_44_bw="32" op_45_bw="6" op_46_bw="32" op_47_bw="6" op_48_bw="32" op_49_bw="6" op_50_bw="32" op_51_bw="6" op_52_bw="32" op_53_bw="6" op_54_bw="32" op_55_bw="6" op_56_bw="32" op_57_bw="6" op_58_bw="32" op_59_bw="6" op_60_bw="32" op_61_bw="6" op_62_bw="32" op_63_bw="6" op_64_bw="32" op_65_bw="32" op_66_bw="6">
<![CDATA[
fpga_resource_hint.for.inc217.1:452 %tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 %local_accum_1_read, i6 2, i32 %local_accum_3_read, i6 4, i32 %local_accum_5_read, i6 6, i32 %local_accum_7_read, i6 8, i32 %local_accum_9_read, i6 10, i32 %local_accum_11_read, i6 12, i32 %local_accum_13_read, i6 14, i32 %local_accum_15_read, i6 16, i32 %local_accum_17_read, i6 18, i32 %local_accum_19_read, i6 20, i32 %local_accum_21_read, i6 22, i32 %local_accum_23_read, i6 24, i32 %local_accum_25_read, i6 26, i32 %local_accum_27_read, i6 28, i32 %local_accum_29_read, i6 30, i32 %local_accum_31_read, i6 32, i32 %local_accum_33_read, i6 34, i32 %local_accum_35_read, i6 36, i32 %local_accum_37_read, i6 38, i32 %local_accum_39_read, i6 40, i32 %local_accum_41_read, i6 42, i32 %local_accum_43_read, i6 44, i32 %local_accum_45_read, i6 46, i32 %local_accum_47_read, i6 48, i32 %local_accum_49_read, i6 50, i32 %local_accum_51_read, i6 52, i32 %local_accum_53_read, i6 54, i32 %local_accum_55_read, i6 56, i32 %local_accum_57_read, i6 58, i32 %local_accum_59_read, i6 60, i32 %local_accum_61_read, i6 62, i32 %local_accum_63_read, i32 <undef>, i6 %select_ln203

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:453 %muxLogicI0_to_local_accum_64 = muxlogic i32 %tmp_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum_64"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:454 %muxLogicI1_to_local_accum_64 = muxlogic i32 %mul213_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum_64"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.61:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_60, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.59:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_58, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.57:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_56, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.55:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_54, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.53:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_52, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.51:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_50, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.49:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_48, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.47:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_46, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.45:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_44, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.43:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_42, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.41:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_40, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.39:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_38, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.37:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_36, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.35:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_34, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.33:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_32, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.31:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_30, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.29:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_28, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.27:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_26, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.25:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_24, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.23:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_22, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.21:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_20, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.19:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_18, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.17:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_16, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.15:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_14, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.13:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_12, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.11:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_10, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.9:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_8, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.7:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_6, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.5:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_4, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.3:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_2, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.1:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="!0"/>
<literal name="select_ln203" val="!2"/>
<literal name="select_ln203" val="!4"/>
<literal name="select_ln203" val="!6"/>
<literal name="select_ln203" val="!8"/>
<literal name="select_ln203" val="!10"/>
<literal name="select_ln203" val="!12"/>
<literal name="select_ln203" val="!14"/>
<literal name="select_ln203" val="!16"/>
<literal name="select_ln203" val="!18"/>
<literal name="select_ln203" val="!20"/>
<literal name="select_ln203" val="!22"/>
<literal name="select_ln203" val="!24"/>
<literal name="select_ln203" val="!26"/>
<literal name="select_ln203" val="!28"/>
<literal name="select_ln203" val="!30"/>
<literal name="select_ln203" val="!32"/>
<literal name="select_ln203" val="!34"/>
<literal name="select_ln203" val="!36"/>
<literal name="select_ln203" val="!38"/>
<literal name="select_ln203" val="!40"/>
<literal name="select_ln203" val="!42"/>
<literal name="select_ln203" val="!44"/>
<literal name="select_ln203" val="!46"/>
<literal name="select_ln203" val="!48"/>
<literal name="select_ln203" val="!50"/>
<literal name="select_ln203" val="!52"/>
<literal name="select_ln203" val="!54"/>
<literal name="select_ln203" val="!56"/>
<literal name="select_ln203" val="!58"/>
<literal name="select_ln203" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.63:0 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_62, i32 %local_accum_65

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="758" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TOKEN_STREAM_VALUE_MAC_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc217.1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 16384, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:54 %specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln204"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc217.1:216 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:257 %rend445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend445"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc217.1:455 %local_accum_64 = fadd i32 %tmp_28, i32 %mul213_1

]]></Node>
<StgValue><ssdm name="local_accum_64"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.61:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_61, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.59:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_59, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.57:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_57, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.55:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_55, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.53:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_53, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.51:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_51, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.49:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_49, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.47:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_47, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.45:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_45, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.43:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_43, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="774" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.41:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_41, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="775" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.39:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_39, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="776" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.37:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_37, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="777" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.35:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_35, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="778" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.33:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_33, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.31:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_31, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="780" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.29:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_29, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="781" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.27:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_27, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="782" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.25:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_25, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="783" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.23:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_23, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="784" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.21:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_21, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="785" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.19:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_19, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="786" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.17:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_17, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="787" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.15:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_15, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="788" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.13:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_13, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.11:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_11, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="790" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.9:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_9, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="791" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.7:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_7, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="792" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.5:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_5, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="793" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.3:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_3, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="794" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.1:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_1, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="795" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln203" val="!0"/>
<literal name="select_ln203" val="!2"/>
<literal name="select_ln203" val="!4"/>
<literal name="select_ln203" val="!6"/>
<literal name="select_ln203" val="!8"/>
<literal name="select_ln203" val="!10"/>
<literal name="select_ln203" val="!12"/>
<literal name="select_ln203" val="!14"/>
<literal name="select_ln203" val="!16"/>
<literal name="select_ln203" val="!18"/>
<literal name="select_ln203" val="!20"/>
<literal name="select_ln203" val="!22"/>
<literal name="select_ln203" val="!24"/>
<literal name="select_ln203" val="!26"/>
<literal name="select_ln203" val="!28"/>
<literal name="select_ln203" val="!30"/>
<literal name="select_ln203" val="!32"/>
<literal name="select_ln203" val="!34"/>
<literal name="select_ln203" val="!36"/>
<literal name="select_ln203" val="!38"/>
<literal name="select_ln203" val="!40"/>
<literal name="select_ln203" val="!42"/>
<literal name="select_ln203" val="!44"/>
<literal name="select_ln203" val="!46"/>
<literal name="select_ln203" val="!48"/>
<literal name="select_ln203" val="!50"/>
<literal name="select_ln203" val="!52"/>
<literal name="select_ln203" val="!54"/>
<literal name="select_ln203" val="!56"/>
<literal name="select_ln203" val="!58"/>
<literal name="select_ln203" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx215.1.case.63:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_63, i32 %local_accum_64

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
