
*** Running vivado
    with args -log ads8681_block_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ads8681_block_1_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jan 19 15:30:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ads8681_block_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.457 ; gain = 46.836 ; free physical = 6956 ; free virtual = 43958
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top ads8681_block_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/ads8681_block_1_axi_gpio_0_0.dcp' for cell 'ads8681_block_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0.dcp' for cell 'ads8681_block_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/ads8681_block_1_axi_uartlite_0_0.dcp' for cell 'ads8681_block_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0.dcp' for cell 'ads8681_block_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_mdm_1_0/ads8681_block_1_mdm_1_0.dcp' for cell 'ads8681_block_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_0/ads8681_block_1_microblaze_0_0.dcp' for cell 'ads8681_block_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/ads8681_block_1_microblaze_0_axi_intc_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/ads8681_block_1_rst_clk_wiz_1_100M_0.dcp' for cell 'ads8681_block_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_xbar_0/ads8681_block_1_xbar_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_dlmb_bram_if_cntlr_0/ads8681_block_1_dlmb_bram_if_cntlr_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_dlmb_v10_0/ads8681_block_1_dlmb_v10_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_bram_if_cntlr_0/ads8681_block_1_ilmb_bram_if_cntlr_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/ads8681_block_1_ilmb_v10_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_lmb_bram_0/ads8681_block_1_lmb_bram_0.dcp' for cell 'ads8681_block_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1887.199 ; gain = 0.000 ; free physical = 6460 ; free virtual = 43446
INFO: [Netlist 29-17] Analyzing 450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_0/ads8681_block_1_microblaze_0_0.xdc] for cell 'ads8681_block_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_0/ads8681_block_1_microblaze_0_0.xdc] for cell 'ads8681_block_1_i/microblaze_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/ads8681_block_1_microblaze_0_axi_intc_0.xdc] for cell 'ads8681_block_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/ads8681_block_1_microblaze_0_axi_intc_0.xdc] for cell 'ads8681_block_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0_board.xdc] for cell 'ads8681_block_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0_board.xdc] for cell 'ads8681_block_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0.xdc] for cell 'ads8681_block_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2616.492 ; gain = 562.797 ; free physical = 5923 ; free virtual = 42920
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_clk_wiz_1_0/ads8681_block_1_clk_wiz_1_0.xdc] for cell 'ads8681_block_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/ads8681_block_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ads8681_block_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/ads8681_block_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ads8681_block_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/ads8681_block_1_rst_clk_wiz_1_100M_0.xdc] for cell 'ads8681_block_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_rst_clk_wiz_1_100M_0/ads8681_block_1_rst_clk_wiz_1_100M_0.xdc] for cell 'ads8681_block_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/ads8681_block_1_axi_uartlite_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/ads8681_block_1_axi_uartlite_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/ads8681_block_1_axi_uartlite_0_0.xdc] for cell 'ads8681_block_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_uartlite_0_0/ads8681_block_1_axi_uartlite_0_0.xdc] for cell 'ads8681_block_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/ads8681_block_1_axi_gpio_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/ads8681_block_1_axi_gpio_0_0_board.xdc] for cell 'ads8681_block_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/ads8681_block_1_axi_gpio_0_0.xdc] for cell 'ads8681_block_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_gpio_0_0/ads8681_block_1_axi_gpio_0_0.xdc] for cell 'ads8681_block_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.srcs/constrs_1/new/ads8681_constr_1.xdc]
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.srcs/constrs_1/new/ads8681_constr_1.xdc]
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/ads8681_block_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'ads8681_block_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_axi_intc_0/ads8681_block_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'ads8681_block_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_mdm_1_0/ads8681_block_1_mdm_1_0.xdc] for cell 'ads8681_block_1_i/mdm_1/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_mdm_1_0/ads8681_block_1_mdm_1_0.xdc] for cell 'ads8681_block_1_i/mdm_1/U0'
Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0_clocks.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_axi_quad_spi_0_0/ads8681_block_1_axi_quad_spi_0_0_clocks.xdc] for cell 'ads8681_block_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'ads8681_block_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.590 ; gain = 0.000 ; free physical = 5750 ; free virtual = 42748
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2816.590 ; gain = 1337.438 ; free physical = 5750 ; free virtual = 42748
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2816.590 ; gain = 0.000 ; free physical = 5758 ; free virtual = 42764

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2816.590 ; gain = 0.000 ; free physical = 5770 ; free virtual = 42776

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505
Phase 1 Initialization | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505
Phase 2 Timer Update And Timing Data Collection | Checksum: 26b9c5bed

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5492 ; free virtual = 42505

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 60 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2544b057e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5479 ; free virtual = 42510
Retarget | Checksum: 2544b057e
INFO: [Opt 31-389] Phase Retarget created 118 cells and removed 211 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 20d9eaa90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5478 ; free virtual = 42510
Constant propagation | Checksum: 20d9eaa90
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23c6aa9f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5488 ; free virtual = 42520
Sweep | Checksum: 23c6aa9f0
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ads8681_block_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net ads8681_block_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2153154e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5488 ; free virtual = 42520
BUFG optimization | Checksum: 2153154e0
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2153154e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5488 ; free virtual = 42520
Shift Register Optimization | Checksum: 2153154e0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2e7e75aff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520
Post Processing Netlist | Checksum: 2e7e75aff
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5f1c813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5f1c813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520
Phase 9 Finalization | Checksum: 1b5f1c813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             118  |             211  |                                              3  |
|  Constant propagation         |               8  |              37  |                                              2  |
|  Sweep                        |               4  |             234  |                                              6  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5f1c813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.406 ; gain = 0.000 ; free physical = 5487 ; free virtual = 42520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 29e4a0287

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5374 ; free virtual = 42379
Ending Power Optimization Task | Checksum: 29e4a0287

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3240.391 ; gain = 296.984 ; free physical = 5374 ; free virtual = 42380

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c9052fd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5398 ; free virtual = 42404
Ending Final Cleanup Task | Checksum: 1c9052fd8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5398 ; free virtual = 42404

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5398 ; free virtual = 42404
Ending Netlist Obfuscation Task | Checksum: 1c9052fd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5398 ; free virtual = 42404
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3240.391 ; gain = 423.801 ; free physical = 5398 ; free virtual = 42404
INFO: [Vivado 12-24828] Executing command : report_drc -file ads8681_block_1_wrapper_drc_opted.rpt -pb ads8681_block_1_wrapper_drc_opted.pb -rpx ads8681_block_1_wrapper_drc_opted.rpx
Command: report_drc -file ads8681_block_1_wrapper_drc_opted.rpt -pb ads8681_block_1_wrapper_drc_opted.pb -rpx ads8681_block_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42403
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42403
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42403
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42403
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42403
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42404
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5396 ; free virtual = 42404
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42378
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c0b463e5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42378
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42378

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21b9001c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5371 ; free virtual = 42384

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 281c2bd08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42382

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 281c2bd08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42382
Phase 1 Placer Initialization | Checksum: 281c2bd08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5368 ; free virtual = 42382

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 360763549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5385 ; free virtual = 42400

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2cd91e354

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5384 ; free virtual = 42399

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2cd91e354

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5384 ; free virtual = 42399

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2cf109375

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5389 ; free virtual = 42405

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 210 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 92 nets or LUTs. Breaked 0 LUT, combined 92 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5388 ; free virtual = 42404

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             92  |                    92  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             92  |                    92  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26ada07fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5388 ; free virtual = 42404
Phase 2.4 Global Placement Core | Checksum: 23a78f1c9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5386 ; free virtual = 42403
Phase 2 Global Placement | Checksum: 23a78f1c9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5386 ; free virtual = 42403

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2951b02f7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5386 ; free virtual = 42403

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fcc5a8e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5384 ; free virtual = 42401

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d7c98c52

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5384 ; free virtual = 42401

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2233113f4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5384 ; free virtual = 42401

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 204a64d7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5358 ; free virtual = 42389

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 284c77432

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5361 ; free virtual = 42392

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2c4f09484

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5367 ; free virtual = 42397
Phase 3 Detail Placement | Checksum: 2c4f09484

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5367 ; free virtual = 42397

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2872ce7bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.475 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1147e41dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5334 ; free virtual = 42371
INFO: [Place 46-33] Processed net ads8681_block_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b4649671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375
Phase 4.1.1.1 BUFG Insertion | Checksum: 2872ce7bb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.475. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a6eea6fc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375
Phase 4.1 Post Commit Optimization | Checksum: 2a6eea6fc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a6eea6fc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42375

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a6eea6fc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5336 ; free virtual = 42373
Phase 4.3 Placer Reporting | Checksum: 2a6eea6fc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5336 ; free virtual = 42373

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5336 ; free virtual = 42373

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5336 ; free virtual = 42373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 290cfa837

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5336 ; free virtual = 42373
Ending Placer Task | Checksum: 195f4cbb9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42376
97 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42377
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ads8681_block_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42377
INFO: [Vivado 12-24828] Executing command : report_io -file ads8681_block_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42377
INFO: [Vivado 12-24828] Executing command : report_utilization -file ads8681_block_1_wrapper_utilization_placed.rpt -pb ads8681_block_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5338 ; free virtual = 42378
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42378
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42378
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42378
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42379
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42379
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5327 ; free virtual = 42379
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5328 ; free virtual = 42373
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.475 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5309 ; free virtual = 42363
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42370
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42370
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42370
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42371
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42371
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5308 ; free virtual = 42371
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c92d123b ConstDB: 0 ShapeSum: 1af559e8 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 89407990 | NumContArr: 827d7d1a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2910febe4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5236 ; free virtual = 42303

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2910febe4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5236 ; free virtual = 42303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2910febe4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5236 ; free virtual = 42303
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a7cf628e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5200 ; free virtual = 42268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.672  | TNS=0.000  | WHS=-0.156 | THS=-76.255|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6160
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1da42b203

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5185 ; free virtual = 42253

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1da42b203

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 3240.391 ; gain = 0.000 ; free physical = 5185 ; free virtual = 42253

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2097bb9fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5090 ; free virtual = 42158
Phase 4 Initial Routing | Checksum: 2097bb9fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5090 ; free virtual = 42158

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 799
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1bf0b1c5e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 34a056066

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197
Phase 5 Rip-up And Reroute | Checksum: 34a056066

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 34a056066

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 34a056066

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197
Phase 6 Delay and Skew Optimization | Checksum: 34a056066

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5151 ; free virtual = 42197

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.712  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a4ed5b8b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194
Phase 7 Post Hold Fix | Checksum: 2a4ed5b8b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35083 %
  Global Horizontal Routing Utilization  = 1.73544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a4ed5b8b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a4ed5b8b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25b933446

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25b933446

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.712  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 25b933446

Time (s): cpu = 00:01:27 ; elapsed = 00:00:53 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194
Total Elapsed time in route_design: 52.61 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b14fa566

Time (s): cpu = 00:01:27 ; elapsed = 00:00:53 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42195
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b14fa566

Time (s): cpu = 00:01:27 ; elapsed = 00:00:53 . Memory (MB): peak = 3313.207 ; gain = 72.816 ; free physical = 5149 ; free virtual = 42194

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3314.266 ; gain = 73.875 ; free physical = 5148 ; free virtual = 42192
INFO: [Vivado 12-24828] Executing command : report_drc -file ads8681_block_1_wrapper_drc_routed.rpt -pb ads8681_block_1_wrapper_drc_routed.pb -rpx ads8681_block_1_wrapper_drc_routed.rpx
Command: report_drc -file ads8681_block_1_wrapper_drc_routed.rpt -pb ads8681_block_1_wrapper_drc_routed.pb -rpx ads8681_block_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ads8681_block_1_wrapper_methodology_drc_routed.rpt -pb ads8681_block_1_wrapper_methodology_drc_routed.pb -rpx ads8681_block_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ads8681_block_1_wrapper_methodology_drc_routed.rpt -pb ads8681_block_1_wrapper_methodology_drc_routed.pb -rpx ads8681_block_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ads8681_block_1_wrapper_timing_summary_routed.rpt -pb ads8681_block_1_wrapper_timing_summary_routed.pb -rpx ads8681_block_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ads8681_block_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ads8681_block_1_wrapper_bus_skew_routed.rpt -pb ads8681_block_1_wrapper_bus_skew_routed.pb -rpx ads8681_block_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file ads8681_block_1_wrapper_route_status.rpt -pb ads8681_block_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file ads8681_block_1_wrapper_power_routed.rpt -pb ads8681_block_1_wrapper_power_summary_routed.pb -rpx ads8681_block_1_wrapper_power_routed.rpx
Command: report_power -file ads8681_block_1_wrapper_power_routed.rpt -pb ads8681_block_1_wrapper_power_summary_routed.pb -rpx ads8681_block_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ads8681_block_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3394.020 ; gain = 79.754 ; free physical = 5142 ; free virtual = 42214
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5142 ; free virtual = 42215
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5138 ; free virtual = 42219
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5138 ; free virtual = 42219
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5138 ; free virtual = 42220
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5138 ; free virtual = 42220
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5137 ; free virtual = 42220
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3394.020 ; gain = 0.000 ; free physical = 5137 ; free virtual = 42220
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vivado/ADS8681/ADS8681.runs/impl_1/ads8681_block_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ads8681_block_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ads8681_block_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ads8681_block_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3582.723 ; gain = 188.703 ; free physical = 4608 ; free virtual = 41874
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 15:34:03 2025...
