Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/FPMultiply/FPMultiply_TB_isim_beh.exe -prj C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/FPMultiply/FPMultiply_TB_beh.prj work.FPMultiply_TB 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/FPMultiply/FPMultiply.vhd" into library work
Parsing VHDL file "C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/FPMultiply/FPMultiply_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package vcomponents
Compiling architecture behavioral of entity fpmultiply [fpmultiply_default]
Compiling architecture behavior of entity fpmultiply_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/FPMultiply/FPMultiply_TB_isim_beh.exe
Fuse Memory Usage: 31940 KB
Fuse CPU Usage: 265 ms
