//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.6.17
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: Top ()
//
module Top // "top"
(
);

// Variables generated for SystemC signals
logic signed [31:0] sig[2];
logic signed [31:0] vsig[2];

//------------------------------------------------------------------------------
// Method process: proc (test_array_module.cpp:46:5) 

always_comb 
begin : proc     // test_array_module.cpp:46:5
    sig[0] = 1;
end


//------------------------------------------------------------------------------
// Child module instances

Bottom mod
(
  .in(sig[0]),
  .out(vsig)
);

endmodule



//==============================================================================
//
// Module: Bottom (test_array_module.cpp:33:5)
//
module Bottom // "top.mod"
(
    input logic signed [31:0] in,
    output logic signed [31:0] out[2]
);

//------------------------------------------------------------------------------
// Method process: proc (test_array_module.cpp:21:5) 

always_comb 
begin : proc     // test_array_module.cpp:21:5
    out[0] = in;
    out[1] = in;
end

endmodule


