// Seed: 144527906
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3
    , id_5,
    input logic id_4
);
  wire  id_6;
  logic id_7;
  always @(id_5 or posedge id_6);
  assign id_6[1] = id_7;
endmodule
