// clang-format off
byte avx512_bf16_vl_test00[] = {0x62,0x02,0x17,0x20,0x72,0xf4,};
byte avx512_bf16_vl_test01[] = {0x62,0x02,0x17,0x00,0x72,0xf4,};
byte avx512_bf16_vl_test02[] = {0x62,0x22,0x17,0x27,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test03[] = {0x62,0x42,0x17,0x30,0x72,0x31,};
byte avx512_bf16_vl_test04[] = {0x62,0x62,0x17,0x20,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test05[] = {0x62,0x62,0x17,0xb7,0x72,0xb2,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test06[] = {0x62,0x22,0x17,0x07,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test07[] = {0x62,0x42,0x17,0x10,0x72,0x31,};
byte avx512_bf16_vl_test08[] = {0x62,0x62,0x17,0x00,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test09[] = {0x62,0x62,0x17,0x97,0x72,0xa2,0x00,0xf8,0xff,0xff,};
byte avx512_bf16_vl_test10[] = {0x62,0x02,0x7e,0x08,0x72,0xf5,};
byte avx512_bf16_vl_test11[] = {0x62,0x02,0x7e,0x28,0x72,0xf5,};
byte avx512_bf16_vl_test12[] = {0x62,0x22,0x7e,0x0f,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test13[] = {0x62,0xc2,0x7e,0x18,0x72,0x29,};
byte avx512_bf16_vl_test14[] = {0x62,0xf2,0x7e,0x18,0x72,0x09,};
byte avx512_bf16_vl_test15[] = {0x62,0x62,0x7e,0x08,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test16[] = {0x62,0x62,0x7e,0x9f,0x72,0xaa,0x00,0xf8,0xff,0xff,};
byte avx512_bf16_vl_test17[] = {0x62,0xc2,0x7e,0x38,0x72,0x31,};
byte avx512_bf16_vl_test18[] = {0x62,0xf2,0x7e,0x38,0x72,0x11,};
byte avx512_bf16_vl_test19[] = {0x62,0xe2,0x7e,0x28,0x72,0x79,0x7f,};
byte avx512_bf16_vl_test20[] = {0x62,0x62,0x7e,0xbf,0x72,0x9a,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test21[] = {0x62,0x02,0x16,0x20,0x52,0xf4,};
byte avx512_bf16_vl_test22[] = {0x62,0x02,0x16,0x00,0x52,0xf4,};
byte avx512_bf16_vl_test23[] = {0x62,0x22,0x16,0x27,0x52,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test24[] = {0x62,0x42,0x16,0x30,0x52,0x31,};
byte avx512_bf16_vl_test25[] = {0x62,0x62,0x16,0x20,0x52,0x71,0x7f,};
byte avx512_bf16_vl_test26[] = {0x62,0x62,0x16,0xb7,0x52,0xb2,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test27[] = {0x62,0x22,0x16,0x07,0x52,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test28[] = {0x62,0x42,0x16,0x10,0x52,0x31,};
byte avx512_bf16_vl_test29[] = {0x62,0x62,0x16,0x00,0x52,0x71,0x7f,};
byte avx512_bf16_vl_test30[] = {0x62,0x62,0x16,0x97,0x52,0xb2,0x00,0xf8,0xff,0xff,};
byte avx512_bf16_vl_test31[] = {0x62,0x02,0x17,0x20,0x72,0xf4,};
byte avx512_bf16_vl_test32[] = {0x62,0x02,0x17,0x00,0x72,0xf4,};
byte avx512_bf16_vl_test33[] = {0x62,0x22,0x17,0x27,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test34[] = {0x62,0x42,0x17,0x30,0x72,0x31,};
byte avx512_bf16_vl_test35[] = {0x62,0x62,0x17,0x20,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test36[] = {0x62,0x62,0x17,0xb7,0x72,0xb2,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test37[] = {0x62,0x22,0x17,0x07,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test38[] = {0x62,0x42,0x17,0x10,0x72,0x31,};
byte avx512_bf16_vl_test39[] = {0x62,0x62,0x17,0x00,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test40[] = {0x62,0x62,0x17,0x97,0x72,0xb2,0x00,0xf8,0xff,0xff,};
byte avx512_bf16_vl_test41[] = {0x62,0x02,0x7e,0x08,0x72,0xf5,};
byte avx512_bf16_vl_test42[] = {0x62,0x02,0x7e,0x28,0x72,0xf5,};
byte avx512_bf16_vl_test43[] = {0x62,0x22,0x7e,0x0f,0x72,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test44[] = {0x62,0xf2,0x7e,0x18,0x72,0x29,};
byte avx512_bf16_vl_test45[] = {0x62,0x42,0x7e,0x18,0x72,0x09,};
byte avx512_bf16_vl_test46[] = {0x62,0x62,0x7e,0x08,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test47[] = {0x62,0x62,0x7e,0x9f,0x72,0xb2,0x00,0xf8,0xff,0xff,};
byte avx512_bf16_vl_test48[] = {0x62,0xf2,0x7e,0x38,0x72,0x21,};
byte avx512_bf16_vl_test49[] = {0x62,0x42,0x7e,0x38,0x72,0x01,};
byte avx512_bf16_vl_test50[] = {0x62,0x62,0x7e,0x28,0x72,0x71,0x7f,};
byte avx512_bf16_vl_test51[] = {0x62,0x62,0x7e,0xbf,0x72,0xb2,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test52[] = {0x62,0x02,0x16,0x20,0x52,0xf4,};
byte avx512_bf16_vl_test53[] = {0x62,0x02,0x16,0x00,0x52,0xf4,};
byte avx512_bf16_vl_test54[] = {0x62,0x22,0x16,0x27,0x52,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test55[] = {0x62,0x42,0x16,0x30,0x52,0x31,};
byte avx512_bf16_vl_test56[] = {0x62,0x62,0x16,0x20,0x52,0x71,0x7f,};
byte avx512_bf16_vl_test57[] = {0x62,0x62,0x16,0xb7,0x52,0xb2,0x00,0xf0,0xff,0xff,};
byte avx512_bf16_vl_test58[] = {0x62,0x22,0x16,0x07,0x52,0xb4,0xf5,0x00,0x00,0x00,0x10,};
byte avx512_bf16_vl_test59[] = {0x62,0x42,0x16,0x10,0x52,0x31,};
byte avx512_bf16_vl_test60[] = {0x62,0x62,0x16,0x00,0x52,0x71,0x7f,};
byte avx512_bf16_vl_test61[] = {0x62,0x62,0x16,0x97,0x52,0xb2,0x00,0xf8,0xff,0xff,};

ENCODE_TEST_4args(avx512_bf16_vl_test00, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), REGARG (YMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test01, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), REGARG (XMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test02, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test03, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test04, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test05, vcvtne2ps2bf16_mask, ENCODE_FLAG_Z, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test06, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test07, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test08, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test09, vcvtne2ps2bf16_mask, ENCODE_FLAG_Z, REGARG (XMM28), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test10, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K0), REGARG (XMM29));
// changed XMM30 to YMM30
ENCODE_TEST_3args(avx512_bf16_vl_test11, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM30), REGARG(K0), REGARG (YMM29));
ENCODE_TEST_3args(avx512_bf16_vl_test12, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K7), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_3args(avx512_bf16_vl_test13, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM21), REGARG(K0), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test14, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM1), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test15, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_3args(avx512_bf16_vl_test16, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF | ENCODE_FLAG_Z, REGARG (XMM29), REGARG(K7), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));
// the following four tests "imply" YMM
ENCODE_TEST_3args(avx512_bf16_vl_test17, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM22), REGARG(K0), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test18, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM2), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test19, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM23), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_3args(avx512_bf16_vl_test20, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF | ENCODE_FLAG_Z, REGARG (YMM27), REGARG(K7), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));

ENCODE_TEST_4args(avx512_bf16_vl_test21, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), REGARG (YMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test22, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), REGARG (XMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test23, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test24, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test25, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test26, vdpbf16ps_mask, ENCODE_FLAG_Z, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test27, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test28, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test29, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test30, vdpbf16ps_mask, ENCODE_FLAG_Z, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test31, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), REGARG (YMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test32, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), REGARG (XMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test33, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test34, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test35, vcvtne2ps2bf16_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test36, vcvtne2ps2bf16_mask, ENCODE_FLAG_Z, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test37, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test38, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test39, vcvtne2ps2bf16_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test40, vcvtne2ps2bf16_mask, ENCODE_FLAG_Z, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test41, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K0), REGARG (XMM29));
ENCODE_TEST_3args(avx512_bf16_vl_test42, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM30), REGARG(K0), REGARG (YMM29));
ENCODE_TEST_3args(avx512_bf16_vl_test43, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K7), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_3args(avx512_bf16_vl_test44, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM5), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test45, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM25), REGARG(K0), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test46, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (XMM30), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_3args(avx512_bf16_vl_test47, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF | ENCODE_FLAG_Z, REGARG (XMM30), REGARG(K7), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));
// the following four tests "imply" YMM
ENCODE_TEST_3args(avx512_bf16_vl_test48, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM4), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test49, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM24), REGARG(K0), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_3args(avx512_bf16_vl_test50, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF, REGARG (YMM30), REGARG(K0), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_3args(avx512_bf16_vl_test51, vcvtneps2bf16_mask, ENCODE_FLAG_SET_DST_SIZE_HALF | ENCODE_FLAG_Z, REGARG (YMM30), REGARG(K7), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));
//
ENCODE_TEST_4args(avx512_bf16_vl_test52, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), REGARG (YMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test53, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), REGARG (XMM28));
ENCODE_TEST_4args(avx512_bf16_vl_test54, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test55, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test56, vdpbf16ps_mask, 0, REGARG (YMM30), REGARG(K0), REGARG (YMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0xfe0, OPSZ_32));
ENCODE_TEST_4args(avx512_bf16_vl_test57, vdpbf16ps_mask, ENCODE_FLAG_Z, REGARG (YMM30), REGARG(K7), REGARG (YMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff000, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test58, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RBP, DR_REG_R14, 8, 0x10000000, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test59, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_R9, DR_REG_NULL, 0, 0, OPSZ_4));
ENCODE_TEST_4args(avx512_bf16_vl_test60, vdpbf16ps_mask, 0, REGARG (XMM30), REGARG(K0), REGARG (XMM29), opnd_create_base_disp(DR_REG_RCX, DR_REG_NULL, 0, 0x7f0, OPSZ_16));
ENCODE_TEST_4args(avx512_bf16_vl_test61, vdpbf16ps_mask, ENCODE_FLAG_Z, REGARG (XMM30), REGARG(K7), REGARG (XMM29), opnd_create_base_disp(DR_REG_RDX, DR_REG_NULL, 0, 0xfffff800, OPSZ_4));

