<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v</a>
time_elapsed: 0.100s
ram usage: 11572 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-65" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:65</a>: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_narrowed.main_fifo.unhardened.fifo.ft.rptr
               ptr_wrap = { 1&#39;b0, ptr_r } - slots_p + add_i;
                                                    ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v:40</a>: ... note: In file included from bsg_fifo_tracker.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-61" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:61</a>: ... note: In file included from bsg_fifo_1r1w_small_unhardened.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-66" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:66</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_narrowed.main_fifo.unhardened.fifo.ft.rptr
               ptr_n = ptr_r + add_i;
                             ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v:40</a>: ... note: In file included from bsg_fifo_tracker.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-61" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:61</a>: ... note: In file included from bsg_fifo_1r1w_small_unhardened.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-75" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:75</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_narrowed.main_fifo.unhardened.fifo.ft.rptr
               assert( (ptr_n &lt; slots_p) || (|ptr_n === &#39;X) || reset_i || (add_i &gt; slots_p))
                                                                                 ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v:40</a>: ... note: In file included from bsg_fifo_tracker.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-61" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:61</a>: ... note: In file included from bsg_fifo_1r1w_small_unhardened.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]  data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:30</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v.html#l-72" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v:72</a>: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
   bsg_mem_1r1w #(.width_p (width_p)
   ^~~~~~~~~~~~
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:44</a>: ... note: In file included from bsg_fifo_1r1w_small.v
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
        ... Looked in:
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v:22</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
            , input  [width_in_p-1:0]        data_i
                     ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-60" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:60</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
            , output logic [width_out_p-1:0] data_o
                           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-60" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:60</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_channel_narrow.v:43</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  logic [width_out_p - 1: 0] data [divisions_lp - 1: 0];
        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-60" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:60</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:30</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]  data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v:33</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:41</a>: ... note: In file included from bsg_fifo_1r1w_narrowed.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-20" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:20</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                    , input [width_p-1:0]      data_i
                            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                    , output [width_out_p-1:0] data_o
                             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  logic [width_p-1:0] data;
        ^
%Error: Exiting due to 1 error(s)

</pre>
</body>