Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TestBench_behav xil_defaultlib.ALU_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.btnReg
Compiling module xil_defaultlib.PushButtonDebouncer
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALUslice
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder2to4
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.SSEG
Compiling module xil_defaultlib.SevenSeg
Compiling module xil_defaultlib.ArithmeticLogicUnit8Bit
Compiling module xil_defaultlib.ALU_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TestBench_behav
