$date
	Sun Feb 23 19:41:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! Result [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 3 # ALUControl [2:0] $end
$var reg 32 $ B [31:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 3 & ALUControl [2:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( Result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 (
b10 '
b0 &
b1 %
b10 $
b0 #
b1 "
b11 !
$end
#10
