Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  2 20:37:03 2024
| Host         : Lisa running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd_control_sets_placed.rpt
| Design       : lcd
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              40 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                   | p_0_in            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd_e_i_2_n_0     | lcd_e_reg_i_1_n_1 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                   |                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | lcd_e_reg_i_1_n_1 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | j                 | j[31]_i_1_n_0     |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | i[0]_i_1_n_0      |                   |                8 |             32 |         4.00 |
+----------------+-------------------+-------------------+------------------+----------------+--------------+


