Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: final_project_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_project_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_project_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : final_project_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v\" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\final_project.v\" into library work
Parsing module <final_project>.
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\final_project_top.v\" into library work
Parsing module <final_project_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <final_project_top>.
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 62: Assignment to q_Initial ignored, since the identifier is never used

Elaborating module <BUFGP>.

Elaborating module <final_project>.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 67: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 74: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 161: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:295 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 180: case condition never applies
WARNING:HDLCompiler:1511 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 15: Mix of blocking and non-blocking assignments to variable <gameOver> is not a recommended coding practice.
WARNING:HDLCompiler:1511 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 10: Mix of blocking and non-blocking assignments to variable <mapBoard> is not a recommended coding practice.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 200: Result of 71-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 202: Result of 55-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 204: Result of 55-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 206: Result of 63-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 208: Result of 63-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 98: Assignment to q_Initial ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 99: Assignment to q_Check ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 100: Assignment to q_Clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 101: Assignment to q_P1_Win ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 102: Assignment to q_P2_Win ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 103: Assignment to q_Draw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 114: Assignment to q_G22 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 128: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v" Line 35: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v" Line 45: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 135: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final_project_top>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/final_project_top.v".
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_Initial> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_Check> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_Clear> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_P1_Win> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_P2_Win> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 91: Output port <q_Draw> of the instance <fp> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <G00b>.
    Found 1-bit register for signal <G00g>.
    Found 1-bit register for signal <G10b>.
    Found 1-bit register for signal <G10g>.
    Found 1-bit register for signal <G20b>.
    Found 1-bit register for signal <G20g>.
    Found 1-bit register for signal <G01b>.
    Found 1-bit register for signal <G01g>.
    Found 1-bit register for signal <G11b>.
    Found 1-bit register for signal <G11g>.
    Found 1-bit register for signal <G21b>.
    Found 1-bit register for signal <G21g>.
    Found 1-bit register for signal <G02b>.
    Found 1-bit register for signal <G02g>.
    Found 1-bit register for signal <G12b>.
    Found 1-bit register for signal <G12g>.
    Found 1-bit register for signal <G22b>.
    Found 1-bit register for signal <G22g>.
    Found 27-bit register for signal <DIV_CLK>.
    Found 9-bit register for signal <displayState>.
    Found 1-bit register for signal <G00c>.
    Found 1-bit register for signal <G10c>.
    Found 1-bit register for signal <G20c>.
    Found 1-bit register for signal <G01c>.
    Found 1-bit register for signal <G11c>.
    Found 1-bit register for signal <G21c>.
    Found 1-bit register for signal <G02c>.
    Found 1-bit register for signal <G12c>.
    Found 1-bit register for signal <G22c>.
    Found 1-bit register for signal <vga_r>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found 27-bit adder for signal <DIV_CLK[26]_GND_1_o_add_2_OUT> created at line 81.
    Found 16x8-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 552.
    Found 10-bit comparator lessequal for signal <n0013> created at line 143
    Found 10-bit comparator lessequal for signal <n0016> created at line 143
    Found 10-bit comparator lessequal for signal <n0026> created at line 145
    Found 10-bit comparator lessequal for signal <n0029> created at line 145
    Found 10-bit comparator lessequal for signal <n0033> created at line 175
    Found 10-bit comparator lessequal for signal <n0037> created at line 176
    Found 10-bit comparator lessequal for signal <n0040> created at line 177
    Found 10-bit comparator lessequal for signal <n0042> created at line 177
    Found 10-bit comparator lessequal for signal <n0047> created at line 179
    Found 10-bit comparator lessequal for signal <n0052> created at line 182
    Found 10-bit comparator lessequal for signal <n0055> created at line 182
    Found 10-bit comparator lessequal for signal <n0062> created at line 188
    Found 10-bit comparator lessequal for signal <n0070> created at line 194
    Found 10-bit comparator lessequal for signal <n0072> created at line 194
    Found 10-bit comparator lessequal for signal <n0075> created at line 195
    Found 10-bit comparator lessequal for signal <n0078> created at line 195
    Found 10-bit comparator lessequal for signal <n0081> created at line 196
    Found 10-bit comparator lessequal for signal <n0083> created at line 196
    Found 10-bit comparator lessequal for signal <n0088> created at line 198
    Found 10-bit comparator lessequal for signal <n0090> created at line 198
    Found 10-bit comparator lessequal for signal <n0095> created at line 201
    Found 10-bit comparator lessequal for signal <n0098> created at line 201
    Found 10-bit comparator lessequal for signal <n0105> created at line 207
    Found 10-bit comparator lessequal for signal <n0108> created at line 207
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <final_project_top> synthesized.

Synthesizing Unit <final_project>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/final_project.v".
    Found 5-bit register for signal <state>.
    Found 4-bit register for signal <location>.
    Found 1-bit register for signal <p1Win>.
    Found 1-bit register for signal <p2Win>.
    Found 1-bit register for signal <draw>.
    Found 18-bit register for signal <n0164[17:0]>.
    Found 4-bit adder for signal <location[3]_GND_3_o_add_7_OUT> created at line 74.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_4_OUT<3:0>> created at line 67.
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_32_o> created at line 87
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_33_o> created at line 89
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_39_o> created at line 87
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_40_o> created at line 89
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_46_o> created at line 87
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_47_o> created at line 89
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_53_o> created at line 107
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_54_o> created at line 108
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_60_o> created at line 107
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_61_o> created at line 108
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_67_o> created at line 107
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_68_o> created at line 108
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_74_o> created at line 123
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_75_o> created at line 124
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_81_o> created at line 138
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_82_o> created at line 139
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <final_project> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_5_o_add_2_OUT> created at line 35.
    Found 10-bit adder for signal <CounterY[9]_GND_5_o_add_9_OUT> created at line 45.
    Found 10-bit comparator greater for signal <PWR_6_o_CounterX[9]_LessThan_16_o> created at line 50
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_6_o_LessThan_17_o> created at line 50
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_6_o_LessThan_21_o> created at line 62
    Found 10-bit comparator greater for signal <CounterY[9]_GND_5_o_LessThan_22_o> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 27-bit adder                                          : 1
 4-bit addsub                                          : 1
# Registers                                            : 43
 1-bit register                                        : 36
 10-bit register                                       : 2
 18-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 44
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 24
 2-bit comparator equal                                : 16
# Multiplexers                                         : 152
 1-bit 2-to-1 multiplexer                              : 92
 1-bit 4-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 20

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <final_project_top>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",SSD)>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Dp>            |          |
    -----------------------------------------------------------------------
Unit <final_project_top> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 44
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 24
 2-bit comparator equal                                : 16
# Multiplexers                                         : 152
 1-bit 2-to-1 multiplexer                              : 92
 1-bit 4-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <final_project_top>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <final_project_top>.

Optimizing unit <final_project_top> ...

Optimizing unit <final_project> ...

Optimizing unit <hvsync_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_project_top, actual ratio is 4.
FlipFlop fp/location_0 has been replicated 2 time(s)
FlipFlop fp/location_1 has been replicated 1 time(s)
FlipFlop fp/location_2 has been replicated 2 time(s)
FlipFlop fp/location_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final_project_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 462
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 42
#      LUT2                        : 16
#      LUT3                        : 18
#      LUT4                        : 20
#      LUT5                        : 73
#      LUT6                        : 193
#      MUXCY                       : 42
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 123
#      FD                          : 4
#      FDC                         : 37
#      FDCE                        : 18
#      FDE                         : 40
#      FDP                         : 2
#      FDR                         : 12
#      FDRE                        : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 6
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             123  out of  18224     0%  
 Number of Slice LUTs:                  368  out of   9112     4%  
    Number used as Logic:               368  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    373
   Number with an unused Flip Flop:     250  out of    373    67%  
   Number with an unused LUT:             5  out of    373     1%  
   Number of fully used LUT-FF pairs:   118  out of    373    31%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DIV_CLK_24                         | BUFG                   | 72    |
ClkPort                            | BUFGP                  | 25    |
DIV_CLK_1                          | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.791ns (Maximum Frequency: 147.255MHz)
   Minimum input arrival time before clock: 8.394ns
   Maximum output required time after clock: 5.244ns
   Maximum combinational path delay: 6.214ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_24'
  Clock period: 6.791ns (frequency: 147.255MHz)
  Total number of paths / destination ports: 7348 / 99
-------------------------------------------------------------------------
Delay:               6.791ns (Levels of Logic = 6)
  Source:            displayState_7 (FF)
  Destination:       displayState_6 (FF)
  Source Clock:      DIV_CLK_24 rising
  Destination Clock: DIV_CLK_24 rising

  Data Path: displayState_7 to displayState_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  displayState_7 (displayState_7)
     LUT5:I0->O           18   0.203   1.050  displayState[8]_GND_1_o_equal_114_o<8>11 (displayState[8]_GND_1_o_equal_114_o<8>1)
     LUT5:I4->O           10   0.205   0.857  displayState[8]_PWR_1_o_equal_118_o<8>1 (displayState[8]_PWR_1_o_equal_118_o)
     LUT4:I3->O            7   0.205   0.774  Mmux_displayState[8]_displayState[8]_mux_156_OUT2111 (Mmux_displayState[8]_displayState[8]_mux_156_OUT211)
     LUT6:I5->O            1   0.205   0.580  Mmux_displayState[8]_displayState[8]_mux_156_OUT72 (Mmux_displayState[8]_displayState[8]_mux_156_OUT71)
     LUT6:I5->O            1   0.205   0.580  Mmux_displayState[8]_displayState[8]_mux_156_OUT73_SW1_F (N150)
     LUT6:I5->O            1   0.205   0.000  Mmux_displayState[8]_displayState[8]_mux_156_OUT74 (displayState[8]_displayState[8]_mux_156_OUT<6>)
     FDC:D                     0.102          displayState_6
    ----------------------------------------
    Total                      6.791ns (1.777ns logic, 5.014ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.123ns (frequency: 471.065MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.123ns (Levels of Logic = 26)
  Source:            DIV_CLK_0 (FF)
  Destination:       DIV_CLK_24 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_0 to DIV_CLK_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  DIV_CLK_0 (DIV_CLK_0)
     INV:I->O              1   0.206   0.000  Mcount_DIV_CLK_lut<0>_INV_0 (Mcount_DIV_CLK_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<0> (Mcount_DIV_CLK_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<19> (Mcount_DIV_CLK_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<20> (Mcount_DIV_CLK_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<21> (Mcount_DIV_CLK_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<22> (Mcount_DIV_CLK_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<23> (Mcount_DIV_CLK_cy<23>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<24> (Result<24>)
     FDC:D                     0.102          DIV_CLK_24
    ----------------------------------------
    Total                      2.123ns (1.544ns logic, 0.579ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 5.682ns (frequency: 175.987MHz)
  Total number of paths / destination ports: 1219 / 58
-------------------------------------------------------------------------
Delay:               5.682ns (Levels of Logic = 5)
  Source:            syncgen/CounterX_1 (FF)
  Destination:       vga_g (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterX_1 to vga_g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.194  syncgen/CounterX_1 (syncgen/CounterX_1)
     LUT6:I0->O            1   0.203   0.580  GND_1_o_CounterX[9]_AND_55_o_SW1 (N144)
     LUT6:I5->O            4   0.205   0.684  GND_1_o_CounterX[9]_AND_55_o (GND_1_o_CounterX[9]_AND_55_o)
     LUT4:I3->O            2   0.205   0.845  B_inv3_SW1 (N91)
     LUT6:I3->O            1   0.205   0.808  B_inv3 (B_inv3)
     LUT4:I1->O            1   0.205   0.000  vga_b_rstpot (vga_b_rstpot)
     FD:D                      0.102          vga_b
    ----------------------------------------
    Total                      5.682ns (1.572ns logic, 4.110ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_24'
  Total number of paths / destination ports: 1079 / 150
-------------------------------------------------------------------------
Offset:              8.394ns (Levels of Logic = 7)
  Source:            Sw0 (PAD)
  Destination:       fp/state_4 (FF)
  Destination Clock: DIV_CLK_24 rising

  Data Path: Sw0 to fp/state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.898  Sw0_IBUF (Sw0_IBUF)
     LUT6:I0->O           19   0.203   1.319  fp/Mmux_GND_3_o_GND_3_o_mux_30_OUT131 (fp/GND_3_o_GND_3_o_mux_30_OUT<4>)
     LUT6:I2->O            4   0.203   0.788  fp/GND_3_o_GND_3_o_AND_31_o1 (fp/GND_3_o_GND_3_o_AND_31_o)
     LUT2:I0->O            1   0.203   0.580  fp/SF14311_SW0 (N50)
     LUT6:I5->O            1   0.205   0.580  fp/state[4]_state[4]_select_107_OUT<4>9 (fp/state[4]_state[4]_select_107_OUT<4>9)
     LUT6:I5->O            1   0.205   0.684  fp/state[4]_state[4]_select_107_OUT<4>11 (fp/state[4]_state[4]_select_107_OUT<4>11)
     LUT6:I4->O            1   0.203   0.000  fp/state[4]_state[4]_select_107_OUT<4>12 (fp/state[4]_state[4]_select_107_OUT<4>)
     FDC:D                     0.102          fp/state_4
    ----------------------------------------
    Total                      8.394ns (2.546ns logic, 5.848ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 1)
  Source:            BtnU (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: BtnU to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.606  BtnU_IBUF (BtnU_IBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      3.258ns (1.652ns logic, 1.606ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_24'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              5.244ns (Levels of Logic = 2)
  Source:            fp/draw (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_24 rising

  Data Path: fp/draw to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.447   1.340  fp/draw (fp/draw)
     LUT6:I2->O            4   0.203   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.244ns (3.221ns logic, 2.023ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 2)
  Source:            DIV_CLK_18 (FF)
  Destination:       Ca (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_18 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.109  DIV_CLK_18 (DIV_CLK_18)
     LUT6:I0->O            4   0.203   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.012ns (3.221ns logic, 1.791ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.214ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       Ca (PAD)

  Data Path: Sw0 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.534  Sw0_IBUF (Sw0_IBUF)
     LUT6:I5->O            4   0.205   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      6.214ns (3.998ns logic, 2.216ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.123|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    5.682|         |         |         |
DIV_CLK_24     |    3.596|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_24     |    6.791|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.24 secs
 
--> 

Total memory usage is 247244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    8 (   0 filtered)

