verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/infrastructure.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/ddr2.v"
verilog work "ipcore_dir/CMK_DCM.v"
vhdl work "user_read_ddr.vhd"
vhdl work "pico_out_demux.vhd"
vhdl work "PICO_CODE.vhd"
vhdl work "l_to_p.vhd"
verilog work "latch.v"
verilog work "kcpsm6.v"
vhdl work "pico_control.vhd"
verilog work "ipcore_dir/BRAM.v"
vhdl work "ddr_control.vhd"
vhdl work "top.vhd"
