Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		7	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5		8	5		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I3
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		4	1		#r4
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		4	3		#r5
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		6	3		#r6
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		6	5		#r7
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		8	3		#r8
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6		8	1		#r15
io1in_reset		1	0		#i16
io1in_reset$reg7		2	1		#r17
io1in_reset$reg8		6	1		#r18
op_hcompute_hw_output_stencil$inner_compute$bitor_267_269_270_i2141_i324		3	2		#p11
op_hcompute_hw_output_stencil$inner_compute$bitxor_270_269_271_i2142_i93		3	4		#p12
op_hcompute_hw_output_stencil$inner_compute$mux_271_272_273_i2143_i1269		9	4		#p13
op_hcompute_hw_output_stencil$inner_compute$ule_268_hw_input_global_wrapper_stencil_1_269_i2140_i478		5	4		#p9
op_hcompute_hw_output_stencil$inner_compute$ult_hw_input_global_wrapper_stencil_1_266_267_i2138_i1385		9	2		#p10
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m2
