{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740222814312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740222814319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 12:13:34 2025 " "Processing started: Sat Feb 22 12:13:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740222814319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740222814319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_V3 -c DE0_NANO_V3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_V3 -c DE0_NANO_V3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740222814319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740222815279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740222815279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740222826263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740222826263 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "corneille.sv(195) " "Verilog HDL Module Instantiation warning at corneille.sv(195): ignored dangling comma in List of Port Connections" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 195 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1740222826267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corneille.sv 3 3 " "Found 3 design units, including 3 entities, in source file corneille.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderSpeed " "Found entity 1: EncoderSpeed" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740222826267 ""} { "Info" "ISGN_ENTITY_NAME" "2 Odometer " "Found entity 2: Odometer" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740222826267 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_V3 " "Found entity 3: DE0_NANO_V3" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740222826267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740222826267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk corneille.sv(152) " "Verilog HDL Implicit Net warning at corneille.sv(152): created implicit net for \"clk\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset corneille.sv(154) " "Verilog HDL Implicit Net warning at corneille.sv(154): created implicit net for \"reset\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_1A corneille.sv(163) " "Verilog HDL Implicit Net warning at corneille.sv(163): created implicit net for \"ENC_1A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_1B corneille.sv(164) " "Verilog HDL Implicit Net warning at corneille.sv(164): created implicit net for \"ENC_1B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_2A corneille.sv(165) " "Verilog HDL Implicit Net warning at corneille.sv(165): created implicit net for \"ENC_2A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_2B corneille.sv(166) " "Verilog HDL Implicit Net warning at corneille.sv(166): created implicit net for \"ENC_2B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_1A corneille.sv(168) " "Verilog HDL Implicit Net warning at corneille.sv(168): created implicit net for \"ODO_1A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_1B corneille.sv(169) " "Verilog HDL Implicit Net warning at corneille.sv(169): created implicit net for \"ODO_1B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_2A corneille.sv(170) " "Verilog HDL Implicit Net warning at corneille.sv(170): created implicit net for \"ODO_2A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_2B corneille.sv(171) " "Verilog HDL Implicit Net warning at corneille.sv(171): created implicit net for \"ODO_2B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_V3 " "Elaborating entity \"DE0_NANO_V3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740222826312 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR corneille.sv(97) " "Output port \"DRAM_ADDR\" at corneille.sv(97) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA corneille.sv(98) " "Output port \"DRAM_BA\" at corneille.sv(98) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM corneille.sv(104) " "Output port \"DRAM_DQM\" at corneille.sv(104) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N corneille.sv(99) " "Output port \"DRAM_CAS_N\" at corneille.sv(99) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE corneille.sv(100) " "Output port \"DRAM_CKE\" at corneille.sv(100) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK corneille.sv(101) " "Output port \"DRAM_CLK\" at corneille.sv(101) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N corneille.sv(102) " "Output port \"DRAM_CS_N\" at corneille.sv(102) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N corneille.sv(105) " "Output port \"DRAM_RAS_N\" at corneille.sv(105) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N corneille.sv(106) " "Output port \"DRAM_WE_N\" at corneille.sv(106) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826316 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO corneille.sv(109) " "Output port \"EPCS_ASDO\" at corneille.sv(109) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK corneille.sv(111) " "Output port \"EPCS_DCLK\" at corneille.sv(111) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO corneille.sv(112) " "Output port \"EPCS_NCSO\" at corneille.sv(112) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N corneille.sv(115) " "Output port \"G_SENSOR_CS_N\" at corneille.sv(115) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK corneille.sv(117) " "Output port \"I2C_SCLK\" at corneille.sv(117) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N corneille.sv(121) " "Output port \"ADC_CS_N\" at corneille.sv(121) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR corneille.sv(122) " "Output port \"ADC_SADDR\" at corneille.sv(122) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK corneille.sv(123) " "Output port \"ADC_SCLK\" at corneille.sv(123) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740222826317 "|DE0_NANO_V3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi\"" {  } { { "corneille.sv" "spi" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderSpeed EncoderSpeed:left_encoder_speed " "Elaborating entity \"EncoderSpeed\" for hierarchy \"EncoderSpeed:left_encoder_speed\"" {  } { { "corneille.sv" "left_encoder_speed" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 corneille.sv(32) " "Verilog HDL assignment warning at corneille.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740222826378 "|DE0_NANO_V3|EncoderSpeed:left_encoder_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 corneille.sv(33) " "Verilog HDL assignment warning at corneille.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740222826378 "|DE0_NANO_V3|EncoderSpeed:left_encoder_speed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Odometer Odometer:left_odometer " "Elaborating entity \"Odometer\" for hierarchy \"Odometer:left_odometer\"" {  } { { "corneille.sv" "left_odometer" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222826388 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[14\] " "bidirectional pin \"GPIO_2\[14\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[16\] " "bidirectional pin \"GPIO_2\[16\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[18\] " "bidirectional pin \"GPIO_2\[18\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[22\] " "bidirectional pin \"GPIO_2\[22\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[24\] " "bidirectional pin \"GPIO_2\[24\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[28\] " "bidirectional pin \"GPIO_2\[28\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[30\] " "bidirectional pin \"GPIO_2\[30\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[0\] " "bidirectional pin \"GPIO_3\[0\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[1\] " "bidirectional pin \"GPIO_3\[1\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[2\] " "bidirectional pin \"GPIO_3\[2\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[3\] " "bidirectional pin \"GPIO_3\[3\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[4\] " "bidirectional pin \"GPIO_3\[4\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[5\] " "bidirectional pin \"GPIO_3\[5\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[6\] " "bidirectional pin \"GPIO_3\[6\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[7\] " "bidirectional pin \"GPIO_3\[7\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[8\] " "bidirectional pin \"GPIO_3\[8\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[9\] " "bidirectional pin \"GPIO_3\[9\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[10\] " "bidirectional pin \"GPIO_3\[10\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[11\] " "bidirectional pin \"GPIO_3\[11\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_3\[12\] " "bidirectional pin \"GPIO_3\[12\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[13\] " "bidirectional pin \"GPIO_2\[13\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[15\] " "bidirectional pin \"GPIO_2\[15\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[17\] " "bidirectional pin \"GPIO_2\[17\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[19\] " "bidirectional pin \"GPIO_2\[19\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[20\] " "bidirectional pin \"GPIO_2\[20\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[21\] " "bidirectional pin \"GPIO_2\[21\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[23\] " "bidirectional pin \"GPIO_2\[23\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[25\] " "bidirectional pin \"GPIO_2\[25\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[26\] " "bidirectional pin \"GPIO_2\[26\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[27\] " "bidirectional pin \"GPIO_2\[27\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[29\] " "bidirectional pin \"GPIO_2\[29\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[31\] " "bidirectional pin \"GPIO_2\[31\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[32\] " "bidirectional pin \"GPIO_2\[32\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[33\] " "bidirectional pin \"GPIO_2\[33\]\" has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1740222827129 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1740222827129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740222827217 "|DE0_NANO_V3|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740222827217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740222827309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740222827714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740222827904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740222827904 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_3_IN\[0\] " "No output dependent on input pin \"GPIO_3_IN\[0\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_3_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_3_IN\[1\] " "No output dependent on input pin \"GPIO_3_IN\[1\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_3_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_3_IN\[2\] " "No output dependent on input pin \"GPIO_3_IN\[2\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_3_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_1_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740222827970 "|DE0_NANO_V3|GPIO_2_IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740222827970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740222827971 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740222827971 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1740222827971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740222827971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740222827971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740222827998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 12:13:47 2025 " "Processing ended: Sat Feb 22 12:13:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740222827998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740222827998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740222827998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740222827998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1740222829355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740222829362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 12:13:48 2025 " "Processing started: Sat Feb 22 12:13:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740222829362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740222829362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_V3 -c DE0_NANO_V3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_V3 -c DE0_NANO_V3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740222829362 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740222829612 ""}
{ "Info" "0" "" "Project  = DE0_NANO_V3" {  } {  } 0 0 "Project  = DE0_NANO_V3" 0 0 "Fitter" 0 0 1740222829612 ""}
{ "Info" "0" "" "Revision = DE0_NANO_V3" {  } {  } 0 0 "Revision = DE0_NANO_V3" 0 0 "Fitter" 0 0 1740222829612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740222829686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740222829686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_V3 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO_V3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740222829697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740222829768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740222829768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740222829943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740222829958 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740222830550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740222830550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740222830550 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740222830550 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1740222830553 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1740222830553 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1740222830553 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1740222830553 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1740222830555 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 154 " "No exact pin location assignment(s) for 16 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1740222830924 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_V3.SDC " "Reading SDC File: 'DE0_NANO_V3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1740222831329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1740222831332 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|SPI_CLK_sync " "Node: spi_slave:spi\|SPI_CLK_sync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_To_Send\[31\] spi_slave:spi\|SPI_CLK_sync " "Register SPI_To_Send\[31\] is being clocked by spi_slave:spi\|SPI_CLK_sync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1740222831335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740222831335 "|DE0_NANO_V3|spi_slave:spi|SPI_CLK_sync"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1740222831339 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1740222831340 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740222831340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740222831340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740222831340 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740222831340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[0\] " "Destination node spi_slave:spi\|SPI_cnt\[0\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[1\] " "Destination node spi_slave:spi\|SPI_cnt\[1\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[2\] " "Destination node spi_slave:spi\|SPI_cnt\[2\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[3\] " "Destination node spi_slave:spi\|SPI_cnt\[3\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[4\] " "Destination node spi_slave:spi\|SPI_cnt\[4\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_cnt\[5\] " "Destination node spi_slave:spi\|SPI_cnt\[5\]" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_CLK_sync " "Destination node spi_slave:spi\|SPI_CLK_sync" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|state.S2 " "Destination node spi_slave:spi\|state.S2" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831392 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1740222831392 ""}  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740222831392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi\|Ready  " "Automatically promoted node spi_slave:spi\|Ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_MISO~1 " "Destination node spi_slave:spi\|SPI_MISO~1" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi\|SPI_reg\[26\]~45 " "Destination node spi_slave:spi\|SPI_reg\[26\]~45" {  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1740222831393 ""}  } { { "SPI.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/SPI.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740222831393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:right_odometer\|actual_B " "Destination node Odometer:right_odometer\|actual_B" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:right_odometer\|actual_A " "Destination node Odometer:right_odometer\|actual_A" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:right_odometer\|previous_B " "Destination node Odometer:right_odometer\|previous_B" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:right_odometer\|previous_A " "Destination node Odometer:right_odometer\|previous_A" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:left_odometer\|actual_B " "Destination node Odometer:left_odometer\|actual_B" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:left_odometer\|actual_A " "Destination node Odometer:left_odometer\|actual_A" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:left_odometer\|previous_B " "Destination node Odometer:left_odometer\|previous_B" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Odometer:left_odometer\|previous_A " "Destination node Odometer:left_odometer\|previous_A" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EncoderSpeed:right_encoder_speed\|previous_A " "Destination node EncoderSpeed:right_encoder_speed\|previous_A" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EncoderSpeed:right_encoder_speed\|actual_B " "Destination node EncoderSpeed:right_encoder_speed\|actual_B" {  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740222831393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1740222831393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1740222831393 ""}  } { { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 154 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740222831393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740222831731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740222831732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740222831732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740222831733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740222831735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1740222831736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1740222831736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740222831737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740222831762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1740222831763 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740222831763 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 3 0 13 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 13 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1740222831787 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1740222831787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1740222831787 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 17 1 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 3 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1740222831787 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1740222831787 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 18 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 10 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 3 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1740222831864 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1740222831864 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1740222831864 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "154 13 " "Design has 154 pins, but Fitter can't place 13 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1740222831864 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[0\] 2.5 V Off on " "Can't place pin GPIO_3\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[0\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831864 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[0\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831864 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831864 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831864 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831864 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[1\] 2.5 V Off on " "Can't place pin GPIO_3\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[1\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831866 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[1\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831866 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831866 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831866 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831866 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[2\] 2.5 V Off on " "Can't place pin GPIO_3\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[2\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831868 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[2\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831868 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831868 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831868 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831868 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[3\] 2.5 V Off on " "Can't place pin GPIO_3\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[3\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[3] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831870 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[3\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831870 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[3] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831870 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831870 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[3] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831870 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[4\] 2.5 V Off on " "Can't place pin GPIO_3\[4\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[4\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[4\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[4] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831873 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[4\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[4\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831873 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[4] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831873 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831873 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[4] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831873 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[5\] 2.5 V Off on " "Can't place pin GPIO_3\[5\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[5\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[5\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[5] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831875 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[5\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[5\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831875 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[5] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831875 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831875 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[5] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831875 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[6\] 2.5 V Off on " "Can't place pin GPIO_3\[6\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[6\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[6\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[6] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831877 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[6\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[6\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831877 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[6] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831877 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831877 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[6] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831877 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[7\] 2.5 V Off on " "Can't place pin GPIO_3\[7\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[7\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[7\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[7] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831879 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[7\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[7\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831879 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[7] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831879 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831879 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[7] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831879 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[8\] 2.5 V Off on " "Can't place pin GPIO_3\[8\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[8\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[8\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[8] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831881 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[8\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[8\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831881 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[8] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831881 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831881 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[8] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831881 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[9\] 2.5 V Off on " "Can't place pin GPIO_3\[9\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[9\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[9\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[9] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831883 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[9\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[9\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831883 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[9] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831883 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831883 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[9] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831883 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[10\] 2.5 V Off on " "Can't place pin GPIO_3\[10\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[10\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[10\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[10] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831886 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[10\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[10\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831886 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[10] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831886 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831886 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[10] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831886 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[11\] 2.5 V Off on " "Can't place pin GPIO_3\[11\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[11\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[11\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[11] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831888 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[11\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[11\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831888 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[11] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831888 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831888 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[11] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831888 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "GPIO_3\[12\] 2.5 V Off on " "Can't place pin GPIO_3\[12\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting on due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[12\] 6 2.5 V 2.5V 3.3V " "Pin GPIO_3\[12\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_2\[0\] 6 3.3V " "Pin GPIO_2\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[12] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831890 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_3\[12\] 7 2.5 V 2.5V 3.3V " "Pin GPIO_3\[12\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[0\] 7 3.3V " "Pin LED\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[1\] 7 3.3V " "Pin LED\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[2\] 7 3.3V " "Pin LED\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "LED\[3\] 7 3.3V " "Pin LED\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 7 3.3V " "Pin SW\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_CS_N 7 3.3V " "Pin ADC_CS_N in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SADDR 7 3.3V " "Pin ADC_SADDR in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SCLK 7 3.3V " "Pin ADC_SCLK in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ADC_SDAT 7 3.3V " "Pin ADC_SDAT in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[22\] 7 3.3V " "Pin GPIO_1\[22\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[23\] 7 3.3V " "Pin GPIO_1\[23\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[24\] 7 3.3V " "Pin GPIO_1\[24\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[25\] 7 3.3V " "Pin GPIO_1\[25\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[26\] 7 3.3V " "Pin GPIO_1\[26\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[27\] 7 3.3V " "Pin GPIO_1\[27\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[28\] 7 3.3V " "Pin GPIO_1\[28\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[29\] 7 3.3V " "Pin GPIO_1\[29\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[30\] 7 3.3V " "Pin GPIO_1\[30\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[31\] 7 3.3V " "Pin GPIO_1\[31\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[32\] 7 3.3V " "Pin GPIO_1\[32\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GPIO_1\[33\] 7 3.3V " "Pin GPIO_1\[33\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1740222831890 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[12] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1740222831890 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1740222831890 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[12] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1740222831890 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1740222831893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740222831893 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1740222832269 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1740222832288 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1740222832318 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "101 Cyclone IV E " "101 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_3_IN\[0\] 2.5 V M16 " "Pin GPIO_3_IN\[0\] uses I/O standard 2.5 V at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3_IN[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_3_IN\[1\] 2.5 V E16 " "Pin GPIO_3_IN\[1\] uses I/O standard 2.5 V at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3_IN[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_3_IN\[2\] 2.5 V E15 " "Pin GPIO_3_IN\[2\] uses I/O standard 2.5 V at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3_IN[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 132 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 132 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 118 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL D3 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL C3 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL A2 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL A3 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL B3 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL B4 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL A4 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL B5 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL A5 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL D5 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL B6 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL A6 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL B7 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL D6 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL A7 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL C6 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL C8 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL E6 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL E7 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL D8 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL E8 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL F8 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL F9 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL E9 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL C9 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL D9 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL E11 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL E10 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL C11 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL B11 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL A12 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL D11 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL D12 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL B12 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL F13 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL T15 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL T14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL T13 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL R13 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL T12 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL R12 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL T11 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL T10 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL R11 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[13\] 3.3-V LVTTL P9 " "Pin GPIO_2\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[15\] 3.3-V LVTTL N11 " "Pin GPIO_2\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[17\] 3.3-V LVTTL K16 " "Pin GPIO_2\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[17\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[19\] 3.3-V LVTTL L15 " "Pin GPIO_2\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[19\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[20\] 3.3-V LVTTL P15 " "Pin GPIO_2\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[20\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[21\] 3.3-V LVTTL P16 " "Pin GPIO_2\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[21\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[23\] 3.3-V LVTTL N16 " "Pin GPIO_2\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[25\] 3.3-V LVTTL P14 " "Pin GPIO_2\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[26\] 3.3-V LVTTL L14 " "Pin GPIO_2\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[27\] 3.3-V LVTTL N14 " "Pin GPIO_2\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[29\] 3.3-V LVTTL L13 " "Pin GPIO_2\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[31\] 3.3-V LVTTL K15 " "Pin GPIO_2\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[32\] 3.3-V LVTTL J13 " "Pin GPIO_2\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[33\] 3.3-V LVTTL J14 " "Pin GPIO_2\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL P11 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL R10 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL N12 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[14\] 3.3-V LVTTL N9 " "Pin GPIO_2\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[16\] 3.3-V LVTTL L16 " "Pin GPIO_2\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[16\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[18\] 3.3-V LVTTL R16 " "Pin GPIO_2\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[18\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[22\] 3.3-V LVTTL R14 " "Pin GPIO_2\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[24\] 3.3-V LVTTL N15 " "Pin GPIO_2\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[28\] 3.3-V LVTTL M10 " "Pin GPIO_2\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[30\] 3.3-V LVTTL J16 " "Pin GPIO_2\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832318 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1740222832318 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740222832328 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1740222832328 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 118 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[0\] a permanently disabled " "Pin GPIO_3\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[1\] a permanently disabled " "Pin GPIO_3\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[2\] a permanently disabled " "Pin GPIO_3\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[3\] a permanently disabled " "Pin GPIO_3\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[3] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[4\] a permanently disabled " "Pin GPIO_3\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[4] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[5\] a permanently disabled " "Pin GPIO_3\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[5] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[6\] a permanently disabled " "Pin GPIO_3\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[6] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[7\] a permanently disabled " "Pin GPIO_3\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[7] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[8\] a permanently disabled " "Pin GPIO_3\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[8] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[9\] a permanently disabled " "Pin GPIO_3\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[9] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[10\] a permanently disabled " "Pin GPIO_3\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[10] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[11\] a permanently disabled " "Pin GPIO_3\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[11] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_3\[12\] a permanently disabled " "Pin GPIO_3\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[12] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[13\] a permanently disabled " "Pin GPIO_2\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[13\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[15\] a permanently disabled " "Pin GPIO_2\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[15\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[17\] a permanently disabled " "Pin GPIO_2\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[17\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[19\] a permanently disabled " "Pin GPIO_2\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[19\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[20\] a permanently disabled " "Pin GPIO_2\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[20\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[21\] a permanently disabled " "Pin GPIO_2\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[21\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[23\] a permanently disabled " "Pin GPIO_2\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[23\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[25\] a permanently disabled " "Pin GPIO_2\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[25\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[26\] a permanently disabled " "Pin GPIO_2\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[26\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[27\] a permanently disabled " "Pin GPIO_2\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[27\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[29\] a permanently disabled " "Pin GPIO_2\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[29\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[31\] a permanently disabled " "Pin GPIO_2\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[31\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[32\] a permanently disabled " "Pin GPIO_2\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[32\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[33\] a permanently disabled " "Pin GPIO_2\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[33\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[14\] a permanently disabled " "Pin GPIO_2\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[14\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[16\] a permanently disabled " "Pin GPIO_2\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[16\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[18\] a permanently disabled " "Pin GPIO_2\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[18\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[22\] a permanently disabled " "Pin GPIO_2\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[22\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[24\] a permanently disabled " "Pin GPIO_2\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[24\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[28\] a permanently disabled " "Pin GPIO_2\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[28\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[30\] a permanently disabled " "Pin GPIO_2\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[30\]" } } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1740222832328 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1740222832328 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "13 " "Following 13 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[0\] VCC " "Pin GPIO_3\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[0] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[1\] VCC " "Pin GPIO_3\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[1] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[2\] VCC " "Pin GPIO_3\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[2] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[3\] VCC " "Pin GPIO_3\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[3] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[4\] VCC " "Pin GPIO_3\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[4] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[5\] VCC " "Pin GPIO_3\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[5] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[6\] VCC " "Pin GPIO_3\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[6] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[7\] VCC " "Pin GPIO_3\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[7] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[8\] VCC " "Pin GPIO_3\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[8] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[9\] VCC " "Pin GPIO_3\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[9] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[10\] VCC " "Pin GPIO_3\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[10] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[11\] VCC " "Pin GPIO_3\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[11] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_3\[12\] VCC " "Pin GPIO_3\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_3[12] } } } { "corneille.sv" "" { Text "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/corneille.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1740222832337 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1740222832337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/DE0_NANO_V3.fit.smsg " "Generated suppressed messages file D:/Inge/Q8/LELME2002/INFO/GitHub/Bot-save-the-Queen/Robot principal/DEO_NANO/DE0_NANO_V3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740222832576 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 55 s 11 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 55 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740222832647 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 22 12:13:52 2025 " "Processing ended: Sat Feb 22 12:13:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740222832647 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740222832647 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740222832647 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740222832647 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 57 s 187 s " "Quartus Prime Full Compilation was unsuccessful. 57 errors, 187 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740222833353 ""}
