--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 576685589 paths analyzed, 17381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.458ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (SLICE_X9Y5.A3), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.392ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.690 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.D2      net (fanout=516)      2.168   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y5.A3        net (fanout=20)       1.563   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<137>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     14.392ns (2.640ns logic, 11.752ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.390ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.690 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.C2      net (fanout=516)      2.131   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyc                0.295   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y5.A3        net (fanout=20)       1.563   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<137>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     14.390ns (2.675ns logic, 11.715ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.387ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.690 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.B3      net (fanout=516)      2.048   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y5.A3        net (fanout=20)       1.563   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<137>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     14.387ns (2.755ns logic, 11.632ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158 (SLICE_X14Y6.B3), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.658 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.D2      net (fanout=516)      2.168   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X14Y6.B3       net (fanout=20)       1.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X14Y6.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<160>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[9][23]_m_DataIn[23]_mux_7_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    -------------------------------------------------  ---------------------------
    Total                                     14.345ns (2.659ns logic, 11.686ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.343ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.658 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.C2      net (fanout=516)      2.131   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyc                0.295   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X14Y6.B3       net (fanout=20)       1.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X14Y6.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<160>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[9][23]_m_DataIn[23]_mux_7_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    -------------------------------------------------  ---------------------------
    Total                                     14.343ns (2.694ns logic, 11.649ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.340ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.658 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.B3      net (fanout=516)      2.048   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X14Y6.B3       net (fanout=20)       1.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X14Y6.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<160>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[9][23]_m_DataIn[23]_mux_7_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_158
    -------------------------------------------------  ---------------------------
    Total                                     14.340ns (2.774ns logic, 11.566ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (SLICE_X12Y4.B4), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.260ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.662 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.D2      net (fanout=516)      2.168   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X12Y4.B4       net (fanout=20)       1.464   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X12Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<256>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     14.260ns (2.607ns logic, 11.653ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.258ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.662 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.C2      net (fanout=516)      2.131   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyc                0.295   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X12Y4.B4       net (fanout=20)       1.464   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X12Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<256>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     14.258ns (2.642ns logic, 11.616ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_14 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.255ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.662 - 0.721)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_14 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_14
    SLICE_X5Y50.B3       net (fanout=15)       2.191   DDA_Partition_1/m_DDATimeBase<14>
    SLICE_X5Y50.B        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X5Y50.A2       net (fanout=1)        0.765   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X5Y50.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<4>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X14Y44.B3      net (fanout=516)      2.048   DDA_Partition_1/m_DistributorEnable
    SLICE_X14Y44.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y45.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y46.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X14Y47.CMUX    Tcinc                 0.272   N92
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X16Y46.B2      net (fanout=1)        0.690   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X16Y46.BMUX    Topbb                 0.449   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X23Y3.C6       net (fanout=405)      4.366   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<110>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X12Y4.B4       net (fanout=20)       1.464   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X12Y4.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<256>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_254
    -------------------------------------------------  ---------------------------
    Total                                     14.255ns (2.722ns logic, 11.533ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_7 (SLICE_X14Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_6 to DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<7>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_6
    SLICE_X14Y19.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<6>
    SLICE_X14Y19.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<7>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (SLICE_X22Y19.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X22Y19.A5      net (fanout=4)        0.065   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X22Y19.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2-In1
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.319ns logic, 0.065ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23 (SLICE_X2Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<23>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22
    SLICE_X2Y24.DX       net (fanout=2)        0.136   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<22>
    SLICE_X2Y24.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<23>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.248ns logic, 0.136ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.458|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 576685589 paths, 0 nets, and 22395 connections

Design statistics:
   Minimum period:  14.458ns{1}   (Maximum frequency:  69.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 15 12:36:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



