module ALU_op(
input logic r_type_i,
input logic i_type_i,
input logic store_i,
input logic branch_i,
input logic load_i,
input logic jalr_i,
input logic jal_i,
input logic lui_i,
output logic [2:0] aluop_o,
);
always @ (r_type_i,i_type_i,store_i,branch_i, load_i,jalr_i, jal_i, lui_i)
begin
if (r_type_i==1) begin
	aluop_o=000;
end
else if (load_i==1) begin
	aluop_o=100;
end
else if (store_i==1) begin
	aluop_o=101;
end
else if (branch_i==1) begin
	aluop_o=010;
end
else if (i_type_i==1) begin
	aluop_o=001;
end
else if (jalr_i==1) begin
	aluop_o=011;
end
else if (jal_i==1) begin
	aluop_o=011;
end
else if (lui_i==1) begin
	aluop_o=110;
end
else
 begin 
	aluop_o=111;
end
end
endmodule: ALU_op