Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 15 11:11:29 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hvsync_generator_control_sets_placed.rpt
| Design       : hvsync_generator
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              42 |            4 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------+------------------+----------------+
|  board_clk_IBUF_BUFG |                      | reset_IBUF       |                1 |              2 |
|  DIV_CLK_reg_BUFG[0] |                      |                  |                2 |              4 |
|  DIV_CLK_reg_BUFG[0] | CounterY[19]_i_1_n_0 | reset_IBUF       |                7 |             40 |
|  DIV_CLK_reg_BUFG[0] |                      | reset_IBUF       |                7 |             56 |
+----------------------+----------------------+------------------+------------------+----------------+


