-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity server_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    runExperiment_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    runExperiment_V_empty_n : IN STD_LOGIC;
    runExperiment_V_read : OUT STD_LOGIC;
    usePort_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    usePort_V_empty_n : IN STD_LOGIC;
    usePort_V_read : OUT STD_LOGIC;
    regBasePort_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    regBasePort_V_empty_n : IN STD_LOGIC;
    regBasePort_V_read : OUT STD_LOGIC;
    listenPortStatus_V_TVALID : IN STD_LOGIC;
    notifications_V_TVALID : IN STD_LOGIC;
    rxMetaData_V_V_TVALID : IN STD_LOGIC;
    s_axis_rx_data_TVALID : IN STD_LOGIC;
    listenPort_V_V_TREADY : IN STD_LOGIC;
    readRequest_V_TREADY : IN STD_LOGIC;
    listenPort_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    listenPort_V_V_TVALID : OUT STD_LOGIC;
    listenPortStatus_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    listenPortStatus_V_TREADY : OUT STD_LOGIC;
    notifications_V_TDATA : IN STD_LOGIC_VECTOR (87 downto 0);
    notifications_V_TREADY : OUT STD_LOGIC;
    readRequest_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    readRequest_V_TVALID : OUT STD_LOGIC;
    rxMetaData_V_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    rxMetaData_V_V_TREADY : OUT STD_LOGIC;
    s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    s_axis_rx_data_TREADY : OUT STD_LOGIC;
    s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of server_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal listenState_load_load_fu_282_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_nbreadreq_fu_128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op12_read_state1 : BOOLEAN;
    signal tmp_2_nbreadreq_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_164_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op37_read_state1 : BOOLEAN;
    signal ap_predicate_op38_read_state1 : BOOLEAN;
    signal ap_predicate_op43_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal listenState_load_reg_421 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op57_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_listenPort_V_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_readRequest_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal listenState_load_reg_421_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_445_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_reg_449_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal listenState : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal currentPort_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal openedPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal serverFsmState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal listenPort_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal listenPortStatus_V_TDATA_blk_n : STD_LOGIC;
    signal notifications_V_TDATA_blk_n : STD_LOGIC;
    signal readRequest_V_TDATA_blk_n : STD_LOGIC;
    signal rxMetaData_V_V_TDATA_blk_n : STD_LOGIC;
    signal s_axis_rx_data_TDATA_blk_n : STD_LOGIC;
    signal runExperiment_V_blk_n : STD_LOGIC;
    signal usePort_V_blk_n : STD_LOGIC;
    signal regBasePort_V_blk_n : STD_LOGIC;
    signal currentPort_V_1_flag_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_290_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_429 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_1_fu_294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_1_reg_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_439 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln400_fu_387_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_currentPort_V_1_flag_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal runExperiment_V_read_read_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_openedPort_V_new_3_i_reg_231 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln400_1_fu_394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_currentPort_V_1_new_s_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln392_fu_318_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_tmp_V : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_t_V_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal and_ln163_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln163_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_length_V_fu_340_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_fu_381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal listenPort_V_V_TVALID_int : STD_LOGIC;
    signal listenPort_V_V_TREADY_int : STD_LOGIC;
    signal regslice_both_listenPort_V_V_U_vld_out : STD_LOGIC;
    signal readRequest_V_TVALID_int : STD_LOGIC;
    signal readRequest_V_TREADY_int : STD_LOGIC;
    signal regslice_both_readRequest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_156 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;
    signal ap_condition_462 : BOOLEAN;
    signal ap_condition_461 : BOOLEAN;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_listenPort_V_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_sig_allocacmp_tmp_V,
        vld_in => listenPort_V_V_TVALID_int,
        ack_in => listenPort_V_V_TREADY_int,
        data_out => listenPort_V_V_TDATA,
        vld_out => regslice_both_listenPort_V_V_U_vld_out,
        ack_out => listenPort_V_V_TREADY,
        apdone_blk => regslice_both_listenPort_V_V_U_apdone_blk);

    regslice_both_readRequest_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_11_reg_453,
        vld_in => readRequest_V_TVALID_int,
        ack_in => readRequest_V_TREADY_int,
        data_out => readRequest_V_TDATA,
        vld_out => regslice_both_readRequest_V_U_vld_out,
        ack_out => readRequest_V_TREADY,
        apdone_blk => regslice_both_readRequest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    listenState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                listenState <= ap_const_lv2_0;
            else
                if ((ap_const_boolean_1 = ap_condition_156)) then
                    if (((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_1) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0))) then 
                        listenState <= ap_const_lv2_1;
                    elsif ((listenState_load_load_fu_282_p1 = ap_const_lv2_1)) then 
                        listenState <= ap_const_lv2_2;
                    elsif (((tmp_nbreadreq_fu_128_p3 = ap_const_lv1_1) and (listenState = ap_const_lv2_2))) then 
                        listenState <= zext_ln392_fu_318_p1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_0) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_1) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206 <= ap_const_lv1_1;
            elsif ((((tmp_nbreadreq_fu_128_p3 = ap_const_lv1_0) and (listenState = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((listenState_load_load_fu_282_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((listenState_load_load_fu_282_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206 <= ap_phi_reg_pp0_iter0_currentPort_V_1_flag_reg_206;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_156)) then
                if (((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_0) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0))) then 
                    ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255 <= ap_const_lv16_0;
                elsif (((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_1) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0))) then 
                    ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255 <= regBasePort_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255 <= ap_phi_reg_pp0_iter0_currentPort_V_1_new_s_reg_255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_0) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((runExperiment_V_read_read_fu_110_p2 = ap_const_lv1_1) and (listenState_load_load_fu_282_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231 <= ap_const_lv16_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231 <= ap_phi_reg_pp0_iter0_openedPort_V_new_3_i_reg_231;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_284)) then
                if (((tmp_reg_425 = ap_const_lv1_1) and (listenState_load_reg_421 = ap_const_lv2_2))) then 
                    ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255 <= select_ln400_fu_387_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255 <= ap_phi_reg_pp0_iter1_currentPort_V_1_new_s_reg_255;
                end if;
            end if; 
        end if;
    end process;

    currentPort_V_1_flag_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_284)) then
                if (((tmp_reg_425 = ap_const_lv1_1) and (listenState_load_reg_421 = ap_const_lv2_2))) then 
                    currentPort_V_1_flag_reg_206 <= tmp_6_reg_429;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    currentPort_V_1_flag_reg_206 <= ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206;
                end if;
            end if; 
        end if;
    end process;

    serverFsmState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_461)) then
                if (((serverFsmState = ap_const_lv1_1) and (grp_fu_278_p1 = ap_const_lv1_1))) then 
                    serverFsmState <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_462)) then 
                    serverFsmState <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_128_p3 = ap_const_lv1_1) and (listenState = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln700_1_reg_434 <= add_ln700_1_fu_294_p2;
                icmp_ln879_reg_439 <= icmp_ln879_fu_300_p2;
                tmp_6_reg_429 <= tmp_6_fu_290_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((currentPort_V_1_flag_reg_206 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currentPort_V_1 <= ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln883_reg_449 <= icmp_ln883_fu_350_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln883_reg_449_pp0_iter1_reg <= icmp_ln883_reg_449;
                listenState_load_reg_421 <= listenState;
                listenState_load_reg_421_pp0_iter1_reg <= listenState_load_reg_421;
                tmp_2_reg_445 <= tmp_2_nbreadreq_fu_142_p3;
                tmp_2_reg_445_pp0_iter1_reg <= tmp_2_reg_445;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                openedPort_V <= ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln883_fu_350_p2 = ap_const_lv1_0) and (tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_11_reg_453 <= tmp_11_fu_356_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((listenState = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_425 <= tmp_nbreadreq_fu_128_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_1_fu_294_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ap_sig_allocacmp_t_V_1));
    add_ln700_fu_381_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ap_sig_allocacmp_tmp_V));
    and_ln163_fu_306_p2 <= (tmp_6_fu_290_p1 and icmp_ln879_fu_300_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, runExperiment_V_empty_n, usePort_V_empty_n, regBasePort_V_empty_n, listenPortStatus_V_TVALID, ap_predicate_op12_read_state1, notifications_V_TVALID, tmp_2_nbreadreq_fu_142_p3, rxMetaData_V_V_TVALID, ap_predicate_op37_read_state1, s_axis_rx_data_TVALID, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1, regslice_both_listenPort_V_V_U_apdone_blk, regslice_both_readRequest_V_U_apdone_blk)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (regBasePort_V_empty_n = ap_const_logic_0) or (usePort_V_empty_n = ap_const_logic_0) or (runExperiment_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1)) or ((rxMetaData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (notifications_V_TVALID = ap_const_logic_0)) or ((listenPortStatus_V_TVALID = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_readRequest_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_listenPort_V_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, runExperiment_V_empty_n, usePort_V_empty_n, regBasePort_V_empty_n, listenPortStatus_V_TVALID, ap_predicate_op12_read_state1, notifications_V_TVALID, tmp_2_nbreadreq_fu_142_p3, rxMetaData_V_V_TVALID, ap_predicate_op37_read_state1, s_axis_rx_data_TVALID, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1, ap_block_state2_io, regslice_both_listenPort_V_V_U_apdone_blk, regslice_both_readRequest_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (regBasePort_V_empty_n = ap_const_logic_0) or (usePort_V_empty_n = ap_const_logic_0) or (runExperiment_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1)) or ((rxMetaData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (notifications_V_TVALID = ap_const_logic_0)) or ((listenPortStatus_V_TVALID = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_readRequest_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_listenPort_V_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, runExperiment_V_empty_n, usePort_V_empty_n, regBasePort_V_empty_n, listenPortStatus_V_TVALID, ap_predicate_op12_read_state1, notifications_V_TVALID, tmp_2_nbreadreq_fu_142_p3, rxMetaData_V_V_TVALID, ap_predicate_op37_read_state1, s_axis_rx_data_TVALID, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1, ap_block_state2_io, regslice_both_listenPort_V_V_U_apdone_blk, regslice_both_readRequest_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (regBasePort_V_empty_n = ap_const_logic_0) or (usePort_V_empty_n = ap_const_logic_0) or (runExperiment_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1)) or ((rxMetaData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (notifications_V_TVALID = ap_const_logic_0)) or ((listenPortStatus_V_TVALID = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_readRequest_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_listenPort_V_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, runExperiment_V_empty_n, usePort_V_empty_n, regBasePort_V_empty_n, listenPortStatus_V_TVALID, ap_predicate_op12_read_state1, notifications_V_TVALID, tmp_2_nbreadreq_fu_142_p3, rxMetaData_V_V_TVALID, ap_predicate_op37_read_state1, s_axis_rx_data_TVALID, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (regBasePort_V_empty_n = ap_const_logic_0) or (usePort_V_empty_n = ap_const_logic_0) or (runExperiment_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1)) or ((rxMetaData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (notifications_V_TVALID = ap_const_logic_0)) or ((listenPortStatus_V_TVALID = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(listenState_load_reg_421, ap_predicate_op57_write_state2, listenPort_V_V_TREADY_int, readRequest_V_TREADY_int)
    begin
                ap_block_state2_io <= (((readRequest_V_TREADY_int = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((listenPort_V_V_TREADY_int = ap_const_logic_0) and (listenState_load_reg_421 = ap_const_lv2_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(listenState_load_reg_421_pp0_iter1_reg, ap_predicate_op83_write_state3, listenPort_V_V_TREADY_int, readRequest_V_TREADY_int)
    begin
                ap_block_state3_io <= (((readRequest_V_TREADY_int = ap_const_logic_0) and (ap_predicate_op83_write_state3 = ap_const_boolean_1)) or ((listenPort_V_V_TREADY_int = ap_const_logic_0) and (listenState_load_reg_421_pp0_iter1_reg = ap_const_lv2_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_both_listenPort_V_V_U_apdone_blk, regslice_both_readRequest_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_readRequest_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_listenPort_V_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_condition_156_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_156 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_284_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_284 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_461_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_164_p5, ap_block_pp0_stage0_11001)
    begin
                ap_condition_461 <= ((grp_nbreadreq_fu_164_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_462_assign_proc : process(tmp_4_nbreadreq_fu_156_p3, serverFsmState, grp_fu_278_p1)
    begin
                ap_condition_462 <= ((grp_fu_278_p1 = ap_const_lv1_0) and (serverFsmState = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_156_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12_assign_proc : process(listenState_load_reg_421, tmp_reg_425, tmp_6_reg_429, ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206)
    begin
        if (((tmp_reg_425 = ap_const_lv1_1) and (listenState_load_reg_421 = ap_const_lv2_2))) then 
            ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12 <= tmp_6_reg_429;
        else 
            ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12 <= ap_phi_reg_pp0_iter1_currentPort_V_1_flag_reg_206;
        end if; 
    end process;


    ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12_assign_proc : process(listenState_load_reg_421, tmp_reg_425, ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231, select_ln400_1_fu_394_p3)
    begin
        if (((tmp_reg_425 = ap_const_lv1_1) and (listenState_load_reg_421 = ap_const_lv2_2))) then 
            ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12 <= select_ln400_1_fu_394_p3;
        else 
            ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12 <= ap_phi_reg_pp0_iter1_openedPort_V_new_3_i_reg_231;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_currentPort_V_1_flag_reg_206 <= "X";
    ap_phi_reg_pp0_iter0_currentPort_V_1_new_s_reg_255 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_openedPort_V_new_3_i_reg_231 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op12_read_state1_assign_proc : process(tmp_nbreadreq_fu_128_p3, listenState)
    begin
                ap_predicate_op12_read_state1 <= ((tmp_nbreadreq_fu_128_p3 = ap_const_lv1_1) and (listenState = ap_const_lv2_2));
    end process;


    ap_predicate_op37_read_state1_assign_proc : process(tmp_4_nbreadreq_fu_156_p3, grp_nbreadreq_fu_164_p5, serverFsmState)
    begin
                ap_predicate_op37_read_state1 <= ((serverFsmState = ap_const_lv1_0) and (grp_nbreadreq_fu_164_p5 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_156_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op38_read_state1_assign_proc : process(tmp_4_nbreadreq_fu_156_p3, grp_nbreadreq_fu_164_p5, serverFsmState)
    begin
                ap_predicate_op38_read_state1 <= ((serverFsmState = ap_const_lv1_0) and (grp_nbreadreq_fu_164_p5 = ap_const_lv1_1) and (tmp_4_nbreadreq_fu_156_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op43_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p5, serverFsmState)
    begin
                ap_predicate_op43_read_state1 <= ((grp_nbreadreq_fu_164_p5 = ap_const_lv1_1) and (serverFsmState = ap_const_lv1_1));
    end process;


    ap_predicate_op57_write_state2_assign_proc : process(tmp_2_reg_445, icmp_ln883_reg_449)
    begin
                ap_predicate_op57_write_state2 <= ((icmp_ln883_reg_449 = ap_const_lv1_0) and (tmp_2_reg_445 = ap_const_lv1_1));
    end process;


    ap_predicate_op83_write_state3_assign_proc : process(tmp_2_reg_445_pp0_iter1_reg, icmp_ln883_reg_449_pp0_iter1_reg)
    begin
                ap_predicate_op83_write_state3 <= ((icmp_ln883_reg_449_pp0_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_445_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_t_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, openedPort_V, ap_block_pp0_stage0, ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12, ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12)
    begin
        if (((ap_phi_mux_currentPort_V_1_flag_phi_fu_211_p12 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_t_V_1 <= ap_phi_mux_openedPort_V_new_3_i_phi_fu_236_p12;
        else 
            ap_sig_allocacmp_t_V_1 <= openedPort_V;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_V_assign_proc : process(ap_enable_reg_pp0_iter2, currentPort_V_1, ap_block_pp0_stage0, currentPort_V_1_flag_reg_206, ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255)
    begin
        if (((currentPort_V_1_flag_reg_206 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_V <= ap_phi_reg_pp0_iter2_currentPort_V_1_new_s_reg_255;
        else 
            ap_sig_allocacmp_tmp_V <= currentPort_V_1;
        end if; 
    end process;

    grp_fu_278_p1 <= s_axis_rx_data_TLAST;
    grp_nbreadreq_fu_164_p5 <= (0=>(s_axis_rx_data_TVALID), others=>'-');
    icmp_ln879_fu_300_p2 <= "1" when (add_ln700_1_fu_294_p2 = usePort_V_dout) else "0";
    icmp_ln883_fu_350_p2 <= "1" when (tmp_length_V_fu_340_p4 = ap_const_lv16_0) else "0";

    listenPortStatus_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, listenPortStatus_V_TVALID, ap_predicate_op12_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            listenPortStatus_V_TDATA_blk_n <= listenPortStatus_V_TVALID;
        else 
            listenPortStatus_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    listenPortStatus_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op12_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            listenPortStatus_V_TREADY <= ap_const_logic_1;
        else 
            listenPortStatus_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    listenPort_V_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, listenState_load_reg_421, listenState_load_reg_421_pp0_iter1_reg, ap_block_pp0_stage0, listenPort_V_V_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (listenState_load_reg_421 = ap_const_lv2_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (listenState_load_reg_421_pp0_iter1_reg = ap_const_lv2_1)))) then 
            listenPort_V_V_TDATA_blk_n <= listenPort_V_V_TREADY_int;
        else 
            listenPort_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    listenPort_V_V_TVALID <= regslice_both_listenPort_V_V_U_vld_out;

    listenPort_V_V_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, listenState_load_reg_421, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (listenState_load_reg_421 = ap_const_lv2_1))) then 
            listenPort_V_V_TVALID_int <= ap_const_logic_1;
        else 
            listenPort_V_V_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    listenState_load_load_fu_282_p1 <= listenState;

    notifications_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, notifications_V_TVALID, tmp_2_nbreadreq_fu_142_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            notifications_V_TDATA_blk_n <= notifications_V_TVALID;
        else 
            notifications_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    notifications_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_2_nbreadreq_fu_142_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_2_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            notifications_V_TREADY <= ap_const_logic_1;
        else 
            notifications_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    readRequest_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op57_write_state2, ap_predicate_op83_write_state3, ap_block_pp0_stage0, readRequest_V_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op83_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            readRequest_V_TDATA_blk_n <= readRequest_V_TREADY_int;
        else 
            readRequest_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    readRequest_V_TVALID <= regslice_both_readRequest_V_U_vld_out;

    readRequest_V_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op57_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            readRequest_V_TVALID_int <= ap_const_logic_1;
        else 
            readRequest_V_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    regBasePort_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, regBasePort_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            regBasePort_V_blk_n <= regBasePort_V_empty_n;
        else 
            regBasePort_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    regBasePort_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            regBasePort_V_read <= ap_const_logic_1;
        else 
            regBasePort_V_read <= ap_const_logic_0;
        end if; 
    end process;


    runExperiment_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, runExperiment_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            runExperiment_V_blk_n <= runExperiment_V_empty_n;
        else 
            runExperiment_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    runExperiment_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            runExperiment_V_read <= ap_const_logic_1;
        else 
            runExperiment_V_read <= ap_const_logic_0;
        end if; 
    end process;

    runExperiment_V_read_read_fu_110_p2 <= runExperiment_V_dout;

    rxMetaData_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxMetaData_V_V_TVALID, ap_predicate_op37_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxMetaData_V_V_TDATA_blk_n <= rxMetaData_V_V_TVALID;
        else 
            rxMetaData_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxMetaData_V_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op37_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxMetaData_V_V_TREADY <= ap_const_logic_1;
        else 
            rxMetaData_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, s_axis_rx_data_TVALID, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            s_axis_rx_data_TDATA_blk_n <= s_axis_rx_data_TVALID;
        else 
            s_axis_rx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_rx_data_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op38_read_state1, ap_predicate_op43_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            s_axis_rx_data_TREADY <= ap_const_logic_1;
        else 
            s_axis_rx_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln400_1_fu_394_p3 <= 
        ap_const_lv16_0 when (icmp_ln879_reg_439(0) = '1') else 
        add_ln700_1_reg_434;
    select_ln400_fu_387_p3 <= 
        ap_const_lv16_0 when (icmp_ln879_reg_439(0) = '1') else 
        add_ln700_fu_381_p2;
    tmp_11_fu_356_p1 <= notifications_V_TDATA(32 - 1 downto 0);
    tmp_2_nbreadreq_fu_142_p3 <= (0=>(notifications_V_TVALID), others=>'-');
    tmp_4_nbreadreq_fu_156_p3 <= (0=>(rxMetaData_V_V_TVALID), others=>'-');
    tmp_6_fu_290_p1 <= listenPortStatus_V_TDATA(1 - 1 downto 0);
    tmp_length_V_fu_340_p4 <= notifications_V_TDATA(31 downto 16);
    tmp_nbreadreq_fu_128_p3 <= (0=>(listenPortStatus_V_TVALID), others=>'-');

    usePort_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, usePort_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            usePort_V_blk_n <= usePort_V_empty_n;
        else 
            usePort_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    usePort_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            usePort_V_read <= ap_const_logic_1;
        else 
            usePort_V_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln163_fu_312_p2 <= (ap_const_lv1_1 xor and_ln163_fu_306_p2);
    zext_ln392_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln163_fu_312_p2),2));
end behav;
