

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Tue Mar 12 12:11:11 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        matrixmul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |   Modules   |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |   & Loops   |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ matrixmul  |  Timing|  -0.90|       24|  240.000|         -|       25|     -|        no|     -|  2 (2%)|  64 (~0%)|  353 (2%)|    -|
    | o Row_Col   |      II|   7.30|       22|  220.000|         7|        2|     9|       yes|     -|       -|         -|         -|    -|
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| a_address0   | out       | 4        |
| a_address1   | out       | 4        |
| a_q0         | in        | 8        |
| a_q1         | in        | 8        |
| b_address0   | out       | 4        |
| b_address1   | out       | 4        |
| b_q0         | in        | 8        |
| b_q1         | in        | 8        |
| res_address0 | out       | 4        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_q1         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| b        | b_address1   | port    | offset   |
| b        | b_ce1        | port    |          |
| b        | b_q1         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+-----------------------------------+-----+--------+------------+-----+-----------+---------+
| + matrixmul                       | 2   |        |            |     |           |         |
|   add_ln9_1_fu_181_p2             |     |        | add_ln9_1  | add | fabric    | 0       |
|   add_ln9_fu_193_p2               |     |        | add_ln9    | add | fabric    | 0       |
|   sub_ln15_fu_250_p2              |     |        | sub_ln15   | sub | fabric    | 0       |
|   add_ln15_2_fu_256_p2            |     |        | add_ln15_2 | add | fabric    | 0       |
|   add_ln15_3_fu_267_p2            |     |        | add_ln15_3 | add | fabric    | 0       |
|   add_ln15_4_fu_281_p2            |     |        | add_ln15_4 | add | fabric    | 0       |
|   add_ln15_5_fu_217_p2            |     |        | add_ln15_5 | add | fabric    | 0       |
|   add_ln15_6_fu_319_p2            |     |        | add_ln15_6 | add | fabric    | 0       |
|   mul_8s_8s_16_1_1_U1             |     |        | mul_ln15   | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | mul_ln15_1 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | mul_ln15_2 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | add_ln15   | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | add_ln15_1 | add | dsp_slice | 3       |
|   add_ln11_fu_292_p2              |     |        | add_ln11   | add | fabric    | 0       |
+-----------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

