<strong>vhdl-packages</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre></br>
("std_logic_1164" "numeric_std" "numeric_bit" "standard" "textio" "std_logic_arith" "std_logic_signed" "std_logic_unsigned" "std_logic_misc" "std_logic_textio" "ieee" "std" "work")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
List of VHDL standardized packages and libraries.