{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668071741036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668071741043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 01:15:40 2022 " "Processing started: Thu Nov 10 01:15:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668071741043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071741043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071741043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1668071741406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668071741406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747271 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747271 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747271 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747272 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(85) " "Verilog HDL warning at alu.sv(85): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alu.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668071747274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(86) " "Verilog HDL warning at alu.sv(86): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alu.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668071747274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747274 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUmini " "Found entity 2: ALUmini" {  } { { "alu.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alu.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alustim.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1_2scomp.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1_2scomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1_2scomp " "Found entity 1: mux64x2_1_2scomp" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747277 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_2scomp_testbench " "Found entity 2: mux64x2_1_2scomp_testbench" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_64_bit " "Found entity 1: xor_64_bit" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747278 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_64_bit_testbench " "Found entity 2: xor_64_bit_testbench" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_64_bit " "Found entity 1: or_64_bit" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747280 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_64_bit_testbench " "Found entity 2: or_64_bit_testbench" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_64_bit " "Found entity 1: and_64_bit" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747281 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_64_bit_testbench " "Found entity 2: and_64_bit_testbench" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747284 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64_bit " "Found entity 1: adder64_bit" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747285 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_bit_testbench " "Found entity 2: adder64_bit_testbench" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747289 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x8_1_testbench " "Found entity 2: mux64x8_1_testbench" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file zerocheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroCheck " "Found entity 1: zeroCheck" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747290 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroCheck_tb " "Found entity 2: zeroCheck_tb" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747291 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747293 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747294 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_tb " "Found entity 2: zero_extender_tb" {  } { { "zero_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747295 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_tb " "Found entity 2: se_tb" {  } { { "sign_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_4_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_pc " "Found entity 1: adder_4_pc" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747297 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4_pc_tb " "Found entity 2: adder_4_pc_tb" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747298 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter_tb " "Found entity 2: programCounter_tb" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668071747298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071747298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programCounter " "Elaborating entity \"programCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668071747327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:condBranch " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:condBranch\"" {  } { { "programCounter.sv" "condBranch" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:uncondBranch " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:uncondBranch\"" {  } { { "programCounter.sv" "uncondBranch" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x2_1 mux64x2_1:branchType " "Elaborating entity \"mux64x2_1\" for hierarchy \"mux64x2_1:branchType\"" {  } { { "programCounter.sv" "branchType" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi " "Elaborating entity \"mux2_1\" for hierarchy \"mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi\"" {  } { { "mux64x2_1.sv" "muxy\[0\].miniboi" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:leftShift2 " "Elaborating entity \"shifter\" for hierarchy \"shifter:leftShift2\"" {  } { { "programCounter.sv" "leftShift2" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_pc adder_4_pc:add4 " "Elaborating entity \"adder_4_pc\" for hierarchy \"adder_4_pc:add4\"" {  } { { "programCounter.sv" "add4" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder_4_pc:add4\|fullAdder:fA " "Elaborating entity \"fullAdder\" for hierarchy \"adder_4_pc:add4\|fullAdder:fA\"" {  } { { "adder_4_pc.sv" "fA" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64_bit adder64_bit:branchAdd " "Elaborating entity \"adder64_bit\" for hierarchy \"adder64_bit:branchAdd\"" {  } { { "programCounter.sv" "branchAdd" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071747361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668071747791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668071747878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gerin/Documents/GitHub/EE469_Labs/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Gerin/Documents/GitHub/EE469_Labs/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071748035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668071748155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668071748155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[1\] " "No output dependent on input pin \"condAddr19\[1\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[2\] " "No output dependent on input pin \"condAddr19\[2\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[3\] " "No output dependent on input pin \"condAddr19\[3\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[4\] " "No output dependent on input pin \"condAddr19\[4\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[5\] " "No output dependent on input pin \"condAddr19\[5\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[6\] " "No output dependent on input pin \"condAddr19\[6\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[7\] " "No output dependent on input pin \"condAddr19\[7\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[8\] " "No output dependent on input pin \"condAddr19\[8\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[9\] " "No output dependent on input pin \"condAddr19\[9\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[10\] " "No output dependent on input pin \"condAddr19\[10\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[11\] " "No output dependent on input pin \"condAddr19\[11\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[12\] " "No output dependent on input pin \"condAddr19\[12\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[13\] " "No output dependent on input pin \"condAddr19\[13\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[14\] " "No output dependent on input pin \"condAddr19\[14\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[15\] " "No output dependent on input pin \"condAddr19\[15\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[16\] " "No output dependent on input pin \"condAddr19\[16\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[17\] " "No output dependent on input pin \"condAddr19\[17\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "condAddr19\[18\] " "No output dependent on input pin \"condAddr19\[18\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|condAddr19[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[1\] " "No output dependent on input pin \"brAddr26\[1\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[2\] " "No output dependent on input pin \"brAddr26\[2\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[3\] " "No output dependent on input pin \"brAddr26\[3\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[4\] " "No output dependent on input pin \"brAddr26\[4\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[5\] " "No output dependent on input pin \"brAddr26\[5\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[6\] " "No output dependent on input pin \"brAddr26\[6\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[7\] " "No output dependent on input pin \"brAddr26\[7\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[8\] " "No output dependent on input pin \"brAddr26\[8\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[9\] " "No output dependent on input pin \"brAddr26\[9\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[10\] " "No output dependent on input pin \"brAddr26\[10\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[11\] " "No output dependent on input pin \"brAddr26\[11\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[12\] " "No output dependent on input pin \"brAddr26\[12\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[13\] " "No output dependent on input pin \"brAddr26\[13\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[14\] " "No output dependent on input pin \"brAddr26\[14\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[15\] " "No output dependent on input pin \"brAddr26\[15\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[16\] " "No output dependent on input pin \"brAddr26\[16\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[17\] " "No output dependent on input pin \"brAddr26\[17\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[18\] " "No output dependent on input pin \"brAddr26\[18\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[19\] " "No output dependent on input pin \"brAddr26\[19\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[20\] " "No output dependent on input pin \"brAddr26\[20\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[21\] " "No output dependent on input pin \"brAddr26\[21\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[22\] " "No output dependent on input pin \"brAddr26\[22\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[23\] " "No output dependent on input pin \"brAddr26\[23\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[24\] " "No output dependent on input pin \"brAddr26\[24\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "brAddr26\[25\] " "No output dependent on input pin \"brAddr26\[25\]\"" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668071748187 "|programCounter|brAddr26[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1668071748187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "111 " "Implemented 111 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668071748189 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668071748189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668071748189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668071748189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668071748207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 01:15:48 2022 " "Processing ended: Thu Nov 10 01:15:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668071748207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668071748207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668071748207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668071748207 ""}
