module abro( 
input clk,
input reset,
input  a,
input  b,
output z );
parameter IDLE = 0,
SA = 1,
SB = 2,
SAB = 3;
reg [1:0] cur_state,next_state;

always @(posedge clk)
	if (reset)
		cur_state <= IDLE;
	else 
		cur_state <= next_state;
		
	assign z = (cur_state == SAB);
	
	always_comb begin
		case (cur_state)
			IDLE: next_state = a ? SB : SA;
			SA: next_state = a ? SAB : SB;
			SB: next_state = b ? SAB : SA;
			SAB: next_state = a ? SAB : SB;
		endcase
	end
	
endmodule