0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.srcs/sim_1/new/test_bench.v,1569931015,verilog,,,,test_bench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.srcs/sources_1/new/2_bit_2_to_1_MUX.v,1569997457,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.srcs/sim_1/new/test_bench.v,,MUX_2_bit_2_to_1,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.srcs/sources_1/new/2_to_1_mux.v,1569930221,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/2bit_2to_1 _MUX/2bit_2to_1 _MUX.srcs/sim_1/new/test_bench.v,,MUX_2_to_1,,,,,,,,
