library ieee;
use ieee.std_logic_1164.all;
use work.componentes.all;

entity Multiplier is


	port ( 
		
		m0,m1,q0,q1: in std_logic;
		P: out std_logic_vector (3 downto 0)
		);


	end Multiplier;

architecture logic of Multiplier is

    signal carry: std_logic;
    signal PP: std_logic_vector (2 downto 0);

	begin
		P(0) <= q0 AND m0;

		PP(0) <= q0 AND m1;
		PP(1) <= q1 AND m0;

		soma0: fulladd PORT MAP (conta(1), PP(0), '0' , prod(1),carry);

		PP(2) <= q1 AND m1;

		soma1: fulladd PORT MAP (carry, PP(2), '0' ,prod(2),prod(3));

	end logic;