Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a5b8bd4f85124e7298a254649fcbcec6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/memory.v" Line 1. Module memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/controller.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/maindec.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/aludec.v" Line 1. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ffen.v" Line 1. Module flopen(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ffen.v" Line 1. Module flopen(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ff.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/mux.v" Line 1. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/register.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ff.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ff.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/srcbmux.v" Line 1. Module srcbmux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/signextend.v" Line 1. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/ff.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/Multicycle CPU/Multicycle CPU.srcs/sources_1/new/mux3.v" Line 4. Module mux3 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.flopen(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.srcbmux
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
