{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: input_serializer_on_chip"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":13
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_serializer_on_chip.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":15
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":15
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":17
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"16"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_first"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":22
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_first.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":23
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_first.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":25
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Iteration executed serially across input_loader_first.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"34"
                        }
                        , {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"36"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"41"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_first.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":26
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":26
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":44
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":47
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"36"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"31"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"41"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":33
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_loader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":183
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_loader.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":188
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":188
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":189
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"189"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"weight_loader.B2"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":191
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":191
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":194
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":197
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"193"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_unloader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":411
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_unloader.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":413
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":413
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":420
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"415"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"416"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":58
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":60
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_0_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Iteration executed serially across input_loader_0_0_0.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"70"
                        }
                        , {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"72"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"77"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_0_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":61
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":80
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"72"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"77"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":69
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":58
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":60
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_1_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Iteration executed serially across input_loader_1_0_0.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"70"
                        }
                        , {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"72"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"77"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_1_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":61
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":80
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"72"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"77"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":69
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":58
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":60
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_2_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Iteration executed serially across input_loader_2_0_0.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"70"
                        }
                        , {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"72"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"77"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_2_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":61
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":80
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"72"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"77"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":69
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":175
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":175
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":175
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_0_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":175
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_1_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_2_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"166"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_0_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_0_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_1_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_1_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_2_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_2_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_2_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_3_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":110
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Iteration executed serially across input_feeder_3_3_0.B3. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"168"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"172"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_feeder_3_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":158
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":176
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"164"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"172"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"230"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"230"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"230"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_3_0_0.B1"
          , "data":
          ["Yes", "1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":261
              }
            ]
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_2_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_2_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_3_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_3_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":328
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.6 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"294"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                    , {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"324"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"354"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"356"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"354"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"356"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"354"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"356"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"354"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"356"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_2_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_2_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_2_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_3_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_3_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":349
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":350
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_3_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":350
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"352"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"354"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"356"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":388
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":392
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":393
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":407
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"379"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"393"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":388
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":392
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":407
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"379"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"395"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":392
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":407
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"379"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"395"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":388
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":392
              }
            ]
            , [
              {
                "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":407
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"379"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/non-fmax/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"395"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
