/-
Copyright (c) 2023 Amazon.com, Inc. or its affiliates. All Rights Reserved.
Released under Apache 2.0 license as described in the file LICENSE.
Author(s): Shilpi Goel
-/
import Arm.BitVec
import Arm.Decode
import Arm.Insts

def exec_inst (ai : ArmInst) (s : ArmState) : ArmState :=
  open ArmInst in
  match ai with
  | DPI (DataProcImmInst.Add_sub_imm i) =>
    DPI.exec_add_sub_imm i s
  | DPI (DataProcImmInst.PC_rel_addressing i) =>
    DPI.exec_pc_rel_addressing i s
  | DPI (DataProcImmInst.Logical_imm i) =>
    DPI.exec_logical_imm i s
  | DPI (DataProcImmInst.Bitfield i) =>
    DPI.exec_bitfield i s
  | DPI (DataProcImmInst.Move_wide_imm i) =>
    DPI.exec_move_wide_imm i s

  | BR (BranchInst.Compare_branch i) =>
    BR.exec_compare_branch i s
  | BR (BranchInst.Uncond_branch_imm i) =>
    BR.exec_uncond_branch_imm i s
  | BR (BranchInst.Uncond_branch_reg i) =>
    BR.exec_uncond_branch_reg i s
  | BR (BranchInst.Cond_branch_imm i) =>
    BR.exec_cond_branch_imm i s
  | BR (BranchInst.Hints i) =>
    BR.exec_hints i s

  | DPR (DataProcRegInst.Add_sub_carry i) =>
    DPR.exec_add_sub_carry i s
  | DPR (DataProcRegInst.Add_sub_shifted_reg i) =>
    DPR.exec_add_sub_shifted_reg i s
  | DPR (DataProcRegInst.Conditional_select i) =>
    DPR.exec_conditional_select i s
  | DPR (DataProcRegInst.Data_processing_one_source i) =>
    DPR.exec_data_processing_one_source i s
  | DPR (DataProcRegInst.Data_processing_two_source i) =>
    DPR.exec_data_processing_two_source i s
  | DPR (DataProcRegInst.Logical_shifted_reg i) =>
    DPR.exec_logical_shifted_reg i s
  | DPR (DataProcRegInst.Data_processing_three_source i) =>
    DPR.exec_data_processing_three_source i s

  | DPSFP (DataProcSFPInst.Advanced_simd_copy i) =>
    DPSFP.exec_advanced_simd_copy i s
  | DPSFP (DataProcSFPInst.Crypto_aes i) =>
    DPSFP.exec_crypto_aes i s
  | DPSFP (DataProcSFPInst.Crypto_two_reg_sha512 i) =>
    DPSFP.exec_crypto_two_reg_sha512 i s
  | DPSFP (DataProcSFPInst.Crypto_three_reg_sha512 i) =>
    DPSFP.exec_crypto_three_reg_sha512 i s
  | DPSFP (DataProcSFPInst.Crypto_four_reg i) =>
    DPSFP.exec_crypto_four_reg i s
  | DPSFP (DataProcSFPInst.Advanced_simd_two_reg_misc i) =>
    DPSFP.exec_advanced_simd_two_reg_misc i s
  | DPSFP (DataProcSFPInst.Advanced_simd_extract i) =>
    DPSFP.exec_advanced_simd_extract i s
  | DPSFP (DataProcSFPInst.Advanced_simd_permute i) =>
    DPSFP.exec_advanced_simd_permute i s
  | DPSFP (DataProcSFPInst.Advanced_simd_modified_immediate i) =>
    DPSFP.exec_advanced_simd_modified_immediate i s
  | DPSFP (DataProcSFPInst.Advanced_simd_shift_by_immediate i) =>
    DPSFP.exec_advanced_simd_shift_by_immediate i s
  | DPSFP (DataProcSFPInst.Advanced_simd_scalar_shift_by_immediate i) =>
    DPSFP.exec_advanced_simd_scalar_shift_by_immediate i s
  | DPSFP (DataProcSFPInst.Advanced_simd_scalar_copy i) =>
    DPSFP.exec_advanced_simd_scalar_copy i s
  | DPSFP (DataProcSFPInst.Advanced_simd_table_lookup i) =>
    DPSFP.exec_advanced_simd_table_lookup i s
  | DPSFP (DataProcSFPInst.Advanced_simd_three_same i) =>
    DPSFP.exec_advanced_simd_three_same i s
  | DPSFP (DataProcSFPInst.Advanced_simd_three_different i) =>
    DPSFP.exec_advanced_simd_three_different i s
  | DPSFP (DataProcSFPInst.Conversion_between_FP_and_Int i) =>
    DPSFP.exec_conversion_between_FP_and_Int i s

  | LDST (LDSTInst.Reg_imm_post_indexed i) =>
    LDST.exec_reg_imm_post_indexed i s
  | LDST (LDSTInst.Reg_unsigned_imm i) =>
    LDST.exec_reg_imm_unsigned_offset i s
  | LDST (LDSTInst.Reg_unscaled_imm i) =>
    LDST.exec_reg_unscaled_imm i s
  | LDST (LDSTInst.Reg_pair_pre_indexed i) =>
    LDST.exec_reg_pair_pre_indexed i s
  | LDST (LDSTInst.Reg_pair_post_indexed i) =>
    LDST.exec_reg_pair_post_indexed i s
  | LDST (LDSTInst.Reg_pair_signed_offset i) =>
    LDST.exec_reg_pair_signed_offset i s
  | LDST (LDSTInst.Advanced_simd_multiple_struct i) =>
    LDST.exec_advanced_simd_multiple_struct i s
  | LDST (LDSTInst.Advanced_simd_multiple_struct_post_indexed i) =>
    LDST.exec_advanced_simd_multiple_struct_post_indexed i s

  -- | _ =>
  --   write_err
  --     (StateError.Unimplemented s!"Unsupported ArmInst {ai} encountered in exec_inst!") s


def stepi (s : ArmState) : ArmState :=
  -- This function should be simulated away automatically because the
  -- the program will always be concrete. Even the PC can be symbolic,
  -- as long as we can establish that it points to some instruction in
  -- the program.
  let err := read_err s
  match err with
  -- We take a step only if the starting state is error-free.
  | StateError.None =>
    (let pc := read_pc s
     let raw_inst := fetch_inst pc s
     match raw_inst with
      | none =>
        write_err (StateError.NotFound s!"No instruction found at PC {pc}!") s
      | some i =>
        let eai := decode_raw_inst i
        match eai with
          | none =>
            write_err (StateError.Unimplemented s!"Could not decode instruction {i} at PC {pc}!") s
          | some arm_inst => exec_inst arm_inst s)
  | _ => s

def run (n : Nat) (s : ArmState) : ArmState :=
  match n with
  | 0 => s
  | n' + 1 =>
    let s' := stepi s
    run n' s'

theorem run_opener_zero (s : ArmState) :
  run 0 s = s := rfl

theorem run_opener_general
  (n : Nat) (s : ArmState) :
  run (n + 1) s = run n (stepi s) := by
  conv =>
    lhs
    unfold run
    simp

theorem run_plus (n1 : Nat) (n2 : Nat) (s : ArmState) :
  run (n1 + n2) s = run n2 (run n1 s) := by
  induction n1 generalizing s with
  | zero => simp only [run_opener_zero, minimal_theory]
  | succ n n_ih =>
    simp [run_opener_general]
    conv =>
      lhs
      pattern (Nat.succ n + n2)
      apply Nat.succ_add
    conv =>
      lhs
      unfold run
    simp
    exact n_ih (stepi s)

theorem run_onestep {s s': ArmState} {n : Nat} :
    (s' = run (n + 1) s) → ∃ s'', stepi s = s'' ∧ s' = run n s'' := by
  simp only [run, exists_eq_left', imp_self]

/-- helper lemma for automation -/
theorem stepi_eq_of_fetch_inst_of_decode_raw_inst
    (s : ArmState) (addr : BitVec 64) (rawInst : BitVec 32) (inst : ArmInst)
    (h_err    : r .ERR s = .None)
    (h_pc     : r .PC s = addr)
    (h_fetch  : fetch_inst addr s = some rawInst)
    (h_decode : decode_raw_inst rawInst = some inst) :
    stepi s = exec_inst inst s := by
  simp only [stepi, h_err, h_pc, h_fetch, h_decode, read_err, read_pc]
