quirks	,	V_4
parent	,	V_67
ENOMEM	,	V_73
ngpio	,	V_86
gpiochip_remove	,	F_78
zynq_gpio_runtime_resume	,	F_57
of_match_node	,	F_65
pm_runtime_force_resume	,	F_54
hwirq	,	V_27
writel_relaxed	,	F_13
platform_driver_unregister	,	F_85
zynq_gpio_is_zynq	,	F_1
direction_output	,	V_84
bank	,	V_10
err_pm_dis	,	V_87
zynq_gpio_set_irq_type	,	F_27
zynq_gpio_set_wake	,	F_32
dev	,	V_62
gpio_data_ro_bug	,	F_2
irq_desc	,	V_49
context	,	V_55
zynq_gpio_request	,	F_59
irq_set_chip_handler_name_locked	,	F_31
irq_domain	,	V_45
state	,	V_19
to_platform_device	,	F_47
clk	,	V_66
zynq_gpio_edge_irqchip	,	V_39
irq_set_irq_wake	,	F_33
int_type	,	V_28
pm_runtime_put	,	F_62
ZYNQ_GPIO_OUTEN_OFFSET	,	F_18
base_addr	,	V_18
zynq_gpio_dir_out	,	F_17
IRQ_TYPE_LEVEL_LOW	,	V_35
int_any	,	V_30
gpio_irq	,	V_48
zynq_gpio_get_value	,	F_5
GPIO_QUIRK_DATA_RO_BUG	,	V_6
bank_num	,	V_8
IRQ_TYPE_LEVEL_HIGH	,	V_34
zynq_gpio_dir_in	,	F_14
__maybe_unused	,	T_2
ZYNQ_GPIO_INTEN_OFFSET	,	F_23
ZYNQ_GPIO_INTSTS_OFFSET	,	F_25
of_node	,	V_75
int_enb	,	V_52
GFP_KERNEL	,	V_72
chained_irq_enter	,	F_41
device	,	V_61
irq_data	,	V_25
"Failed to add gpio chip\n"	,	L_6
IRQ_TYPE_NONE	,	V_90
ZYNQ_GPIO_DIRM_OFFSET	,	F_15
ZYNQ_GPIO_MID_PIN_NUM	,	V_21
handle_level_irq	,	V_40
gpiochip_irqchip_add	,	F_76
int_pol	,	V_29
gpiochip_get_data	,	F_6
ZYNQ_GPIO_DATA_RO_OFFSET	,	F_8
int_sts	,	V_51
IRQ_TYPE_EDGE_BOTH	,	V_33
for_each_set_bit	,	F_35
"invalid GPIO pin number: %u"	,	L_1
irq_data_get_irq_chip_data	,	F_20
zynq_gpio_of_match	,	V_74
get	,	V_80
pm_runtime_disable	,	F_79
bank_pin_num	,	V_9
clk_prepare_enable	,	F_58
gpiochip_add_data	,	F_75
chip	,	V_15
devm_ioremap_resource	,	F_69
set	,	V_81
zynq_gpio_free	,	F_61
irq	,	V_42
reg_offset	,	V_20
ZYNQ_GPIO_INTPOL_OFFSET	,	F_29
pm_runtime_get_sync	,	F_60
IRQ_TYPE_EDGE_RISING	,	V_31
ZYNQ_GPIO_DATA_LSW_OFFSET	,	F_12
zynq_gpio_irq_ack	,	F_24
EINVAL	,	V_24
__init	,	T_3
__exit	,	T_4
ZYNQ_GPIO_IXR_DISABLE_ALL	,	V_89
bank_offset	,	V_44
zynq_gpio_runtime_suspend	,	F_55
max_bank	,	V_11
platform_device	,	V_63
zynq_gpio_probe	,	F_63
data	,	V_17
zynq_gpio_handle_bank_irq	,	F_34
direction_input	,	V_83
int_en	,	V_59
ZYNQ_GPIO_INTANY_OFFSET	,	F_30
"invalid IRQ\n"	,	L_3
IRQ_TYPE_EDGE_FALLING	,	V_32
p_data	,	V_3
pdev	,	V_64
zynq_gpio_irq_unmask	,	F_22
err_pm_put	,	V_88
pin	,	V_16
u32	,	T_1
reg	,	V_23
zynq_gpio	,	V_1
zynq_gpio_suspend	,	F_46
device_set_wakeup_capable	,	F_81
platform_get_irq	,	F_48
ret	,	V_65
res	,	V_69
"Failed to add irq chip\n"	,	L_7
datamsw	,	V_57
err_rm_gpiochip	,	V_91
offset	,	V_47
resource	,	V_68
ZYNQ_GPIO_INTDIS_OFFSET	,	F_21
"Unable to enable clock.\n"	,	L_5
platform_driver_register	,	F_83
zynq_gpio_exit	,	F_84
handle_fasteoi_irq	,	V_38
THIS_MODULE	,	V_79
zynq_gpio_remove	,	F_80
PTR_ERR	,	F_71
WARN	,	F_4
dirm	,	V_58
ZYNQ_GPIO_DATA_OFFSET	,	F_9
readl_relaxed	,	F_7
irq_desc_get_chip	,	F_40
zynq_gpio_level_irqchip	,	V_37
zynq_gpio_driver	,	V_92
generic_handle_irq	,	F_37
zynq_gpio_init	,	F_82
platform_get_resource	,	F_68
zynq_gpio_restore_context	,	F_45
"input clock not found.\n"	,	L_4
desc	,	V_50
platform_set_drvdata	,	F_67
devm_kzalloc	,	F_64
request	,	V_82
chained_irq_exit	,	F_43
platform_get_drvdata	,	F_50
zynq_gpio_irq_enable	,	F_26
pending	,	V_43
irqdomain	,	V_46
dev_err	,	F_66
zynq_gpio_save_context	,	F_44
pm_runtime_set_active	,	F_73
"of_match_node() failed\n"	,	L_2
ZYNQ_GPIO_QUIRK_IS_ZYNQ	,	V_5
bank_max	,	V_13
ZYNQ_GPIO_UPPER_MASK	,	V_22
zynq_gpio_irq_mask	,	F_19
irq_find_mapping	,	F_36
ZYNQ_GPIO_DATA_MSW_OFFSET	,	F_11
irqd_is_wakeup_set	,	F_51
of_device_id	,	V_70
IORESOURCE_MEM	,	V_76
irq_chip	,	V_53
gpiochip_set_chained_irqchip	,	F_77
on	,	V_41
pm_runtime_enable	,	F_74
owner	,	V_78
pm_runtime_force_suspend	,	F_52
datalsw	,	V_56
devm_clk_get	,	F_72
device_pin_num	,	V_26
match	,	V_71
irqchip	,	V_54
clk_disable_unprepare	,	F_56
IRQ_TYPE_LEVEL_MASK	,	V_36
label	,	V_77
BIT	,	F_16
irq_get_irq_data	,	F_49
gpio_chip	,	V_14
ZYNQ_GPIO_INTMASK_OFFSET	,	F_42
ZYNQ_GPIO_INTTYPE_OFFSET	,	F_28
zynq_gpio_set_value	,	F_10
bank_min	,	V_12
zynq_gpio_irqhandler	,	F_38
pin_num	,	V_7
int_polarity	,	V_60
zynq_gpio_get_bank_pin	,	F_3
zynq_gpio_resume	,	F_53
gpio	,	V_2
irq_desc_get_handler_data	,	F_39
IS_ERR	,	F_70
base	,	V_85
