#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 23 20:20:56 2018
# Process ID: 8412
# Current directory: C:/Users/Dhruv Sandesara/Desktop/lab4part3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6372 C:\Users\Dhruv Sandesara\Desktop\lab4part3\lab4part3.xpr
# Log file: C:/Users/Dhruv Sandesara/Desktop/lab4part3/vivado.log
# Journal file: C:/Users/Dhruv Sandesara/Desktop/lab4part3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/shash/Desktop/EE316/lab4part3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 742.129 ; gain = 78.234
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_time_multiplexing_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_time_multiplexing_main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.srcs/sources_1/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.srcs/sources_1/new/time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexing_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.srcs/sources_1/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.srcs/sim_1/imports/Downloads/tb_time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_time_multiplexing_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1de360ac870b49c0af3592180ea5150e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_time_multiplexing_main_behav xil_defaultlib.tb_time_multiplexing_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.time_multiplexing_main
Compiling module xil_defaultlib.tb_time_multiplexing_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_multiplexing_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv Sandesara/Desktop/lab4part3/lab4part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_time_multiplexing_main_behav -key {Behavioral:sim_1:Functional:tb_time_multiplexing_main} -tclbatch {tb_time_multiplexing_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_time_multiplexing_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_time_multiplexing_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 753.086 ; gain = 5.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 23 20:22:01 2018...
