{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/drumWSean/drum.v " "Info: Source file: C:/drumWSean/drum.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/drumWSean/drum.v " "Info: Source file: C:/drumWSean/drum.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/drumWSean/drum.v " "Info: Source file: C:/drumWSean/drum.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 10:34:44 2015 " "Info: Processing started: Fri Mar 13 10:34:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drum -c drum " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/drumWSean/testbench.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drum.v(204) " "Warning (10268): Verilog HDL information at drum.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drum.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file drum.v" { { "Info" "ISGN_ENTITY_NAME" "1 drum " "Info: Found entity 1: drum" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 drum_node " "Info: Found entity 2: drum_node" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 105 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom " "Info: Found entity 1: sync_rom" {  } { { "sync_rom.v" "" { Text "C:/drumWSean/sync_rom.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/drumWSean/DDS.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 signed_mult " "Info: Found entity 2: signed_mult" {  } { { "DDS.v" "" { Text "C:/drumWSean/DDS.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 test_node " "Info: Found entity 3: test_node" {  } { { "DDS.v" "" { Text "C:/drumWSean/DDS.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 AV_Config " "Info: Found entity 1: AV_Config" {  } { { "AV_Config.v" "" { Text "C:/drumWSean/AV_Config.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Info: Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/drumWSean/Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_ADC " "Info: Found entity 1: AUDIO_DAC_ADC" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../qw77_lab3/projects2/org_node.v " "Warning: Can't analyze file -- file ../qw77_lab3/projects2/org_node.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m9kblock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m9kblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 m9kblock " "Info: Found entity 1: m9kblock" {  } { { "m9kblock.v" "" { Text "C:/drumWSean/m9kblock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inL drum.v(59) " "Warning (10236): Verilog HDL Implicit Net warning at drum.v(59): created implicit net for \"audio_inL\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inR drum.v(60) " "Warning (10236): Verilog HDL Implicit Net warning at drum.v(60): created implicit net for \"audio_inR\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "drum " "Info: Elaborating entity \"drum\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_out_out drum.v(76) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(76): object \"u_out_out\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK drum.v(25) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at drum.v(25) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 25 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/drumWSean/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "drum.v" "r0" { Text "C:/drumWSean/drum.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/drumWSean/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:p1 " "Info: Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:p1\"" {  } { { "drum.v" "p1" { Text "C:/drumWSean/drum.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/drumWSean/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/drumWSean/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_PLL.v" "" { Text "C:/drumWSean/Audio_PLL.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL_altpll " "Info: Found entity 1: Audio_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/drumWSean/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL_altpll Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated " "Info: Elaborating entity \"Audio_PLL_altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "drum.v" "u3" { Text "C:/drumWSean/drum.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/drumWSean/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_ADC AUDIO_DAC_ADC:u4 " "Info: Elaborating entity \"AUDIO_DAC_ADC\" for hierarchy \"AUDIO_DAC_ADC:u4\"" {  } { { "drum.v" "u4" { Text "C:/drumWSean/drum.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(77) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_ADC.v(105) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_ADC.v(113) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC_ADC.v(121) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(140) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[0\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[0\].node\"" {  } { { "drum.v" "d\[0\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9kblock drum_node:d\[0\].node\|m9kblock:d_n_m9k_1 " "Info: Elaborating entity \"m9kblock\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\"" {  } { { "drum.v" "d_n_m9k_1" { Text "C:/drumWSean/drum.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\"" {  } { { "m9kblock.v" "altsyncram_component" { Text "C:/drumWSean/m9kblock.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\"" {  } { { "m9kblock.v" "" { Text "C:/drumWSean/m9kblock.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100 " "Info: Parameter \"numwords_a\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 100 " "Info: Parameter \"numwords_b\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Info: Parameter \"width_a\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Info: Parameter \"width_b\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "m9kblock.v" "" { Text "C:/drumWSean/m9kblock.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aph2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aph2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aph2 " "Info: Found entity 1: altsyncram_aph2" {  } { { "db/altsyncram_aph2.tdf" "" { Text "C:/drumWSean/db/altsyncram_aph2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aph2 drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\|altsyncram_aph2:auto_generated " "Info: Elaborating entity \"altsyncram_aph2\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\|altsyncram_aph2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[1\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[1\].node\"" {  } { { "drum.v" "d\[1\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[2\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[2\].node\"" {  } { { "drum.v" "d\[2\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[3\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[3\].node\"" {  } { { "drum.v" "d\[3\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[4\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[4\].node\"" {  } { { "drum.v" "d\[4\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[5\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[5\].node\"" {  } { { "drum.v" "d\[5\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[6\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[6\].node\"" {  } { { "drum.v" "d\[6\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[7\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[7\].node\"" {  } { { "drum.v" "d\[7\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[8\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[8\].node\"" {  } { { "drum.v" "d\[8\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[9\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[9\].node\"" {  } { { "drum.v" "d\[9\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[10\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[10\].node\"" {  } { { "drum.v" "d\[10\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[11\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[11\].node\"" {  } { { "drum.v" "d\[11\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[12\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[12\].node\"" {  } { { "drum.v" "d\[12\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[13\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[13\].node\"" {  } { { "drum.v" "d\[13\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[14\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[14\].node\"" {  } { { "drum.v" "d\[14\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[15\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[15\].node\"" {  } { { "drum.v" "d\[15\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[16\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[16\].node\"" {  } { { "drum.v" "d\[16\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[17\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[17\].node\"" {  } { { "drum.v" "d\[17\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[18\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[18\].node\"" {  } { { "drum.v" "d\[18\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[19\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[19\].node\"" {  } { { "drum.v" "d\[19\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[20\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[20\].node\"" {  } { { "drum.v" "d\[20\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[21\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[21\].node\"" {  } { { "drum.v" "d\[21\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[22\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[22\].node\"" {  } { { "drum.v" "d\[22\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[23\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[23\].node\"" {  } { { "drum.v" "d\[23\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[24\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[24\].node\"" {  } { { "drum.v" "d\[24\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[25\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[25\].node\"" {  } { { "drum.v" "d\[25\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[26\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[26\].node\"" {  } { { "drum.v" "d\[26\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[27\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[27\].node\"" {  } { { "drum.v" "d\[27\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[28\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[28\].node\"" {  } { { "drum.v" "d\[28\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[29\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[29\].node\"" {  } { { "drum.v" "d\[29\].node" { Text "C:/drumWSean/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Info: Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 0 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SDAT I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SDAT " "Warning: Converted the fanout from the always-enabled tri-state buffer \"I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SDAT\" to the node \"I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SDAT\" into a wire" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 61 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~1 " "Warning: Node \"AUD_ADCLRCK~1\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~1 " "Warning: Node \"AUD_DACLRCK~1\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "_subnet_pin_15 I2C_SDAT " "Warning: Output pin \"_subnet_pin_15\" driven by bidirectional pin \"I2C_SDAT\" cannot be tri-stated" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 31 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/drumWSean/drum.map.smsg " "Info: Generated suppressed messages file C:/drumWSean/drum.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1 " "Info: Adding node \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20413 " "Info: Implemented 20413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19299 " "Info: Implemented 19299 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "1080 " "Info: Implemented 1080 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 910 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 910 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Info: Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 10:36:26 2015 " "Info: Processing ended: Fri Mar 13 10:36:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Info: Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Info: Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 10:36:27 2015 " "Info: Processing started: Fri Mar 13 10:36:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off drum -c drum " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "drum EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"drum\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 9 25 0 0 " "Info: Implementing clock multiplication of 9, clock division of 25, and phase shift of 0 degrees (0 ps) for Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/drumWSean/db/audio_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/audio_pll_altpll.v" "" { Text "C:/drumWSean/db/audio_pll_altpll.v" 92 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57485 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57487 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57489 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57491 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57493 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "drum.SDC " "Info: Reading SDC File: 'drum.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|LRCK_1X " "Warning: Node: AUDIO_DAC_ADC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|oAUD_BCK " "Warning: Node: AUDIO_DAC_ADC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Info: Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "Info:   20.000    CLOCK2_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "Info:   20.000    CLOCK3_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.555 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   55.555 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/audio_pll_altpll.v" "" { Text "C:/drumWSean/db/audio_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Audio_PLL:p1|altpll:altpll_component|Audio_PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 6600 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 6579 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 57467 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Info: Destination node I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/drumWSean/I2C_Controller.v" 62 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 8828 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 8851 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "I2C_AV_Config.v" "" { Text "C:/drumWSean/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 6579 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC_ADC:u4\|LRCK_1X  " "Info: Automatically promoted node AUDIO_DAC_ADC:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Info: Destination node AUD_DACLRCK~output" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 25 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 33682 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK~output " "Info: Destination node AUD_ADCLRCK~output" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 33680 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC_ADC:u4\|LRCK_1X~0 " "Info: Destination node AUDIO_DAC_ADC:u4\|LRCK_1X~0" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 99 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 8860 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 99 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 6506 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC_ADC:u4\|oAUD_BCK  " "Info: Automatically promoted node AUDIO_DAC_ADC:u4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Info: Destination node AUD_BCLK~output" {  } { { "drum.v" "" { Text "C:/drumWSean/drum.v" 23 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 33681 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC_ADC:u4\|oAUD_BCK~0 " "Info: Destination node AUDIO_DAC_ADC:u4\|oAUD_BCK~0" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 36 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 8861 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/drumWSean/AUDIO_DAC_ADC.v" 36 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 6505 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1 clk\[0\] AUD_XCK~output " "Warning: PLL \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/drumWSean/db/audio_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio_PLL.v" "" { Text "C:/drumWSean/Audio_PLL.v" 103 0 0 } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 46 0 0 } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 26 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Info: Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_SCM_IGNORING_PREVIOUS_PLACEMENT" "" "Info: Rapid Recompile failed to use the previous placement information to reduce compilation time." {  } {  } 0 0 "Rapid Recompile failed to use the previous placement information to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Info: Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_SCM_IGNORING_PREVIOUS_ROUTING" "" "Info: Rapid Recompile has failed to use the previous routing information to reduce compilation time" {  } {  } 0 0 "Rapid Recompile has failed to use the previous routing information to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X58_Y24 X68_Y36 " "Info: Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:44 " "Info: Fitter routing operations ending: elapsed time is 00:00:44" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "Warning: 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info: Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 11 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 246 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info: Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 12 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 247 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Info: Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 223 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Info: Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 224 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Info: Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 225 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Info: Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 236 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Info: Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 237 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Info: Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 238 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Info: Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 239 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Info: Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 240 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Info: Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 241 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Info: Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 242 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Info: Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 243 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info: Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 21 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 248 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info: Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 22 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 244 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info: Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 249 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info: Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 25 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 251 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info: Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 31 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 254 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 245 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Info: Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 15 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 222 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 227 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 226 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 230 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 228 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 229 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 231 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 232 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 235 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 233 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 234 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Warning: Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Info: Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 22 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 244 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 249 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "drum.v" "" { Text "C:/drumWSean/drum.v" 25 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/drumWSean/" { { 0 { 0 ""} 0 251 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/drumWSean/drum.fit.smsg " "Info: Generated suppressed messages file C:/drumWSean/drum.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Info: Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 10:38:23 2015 " "Info: Processing ended: Fri Mar 13 10:38:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Info: Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Info: Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 10:38:24 2015 " "Info: Processing started: Fri Mar 13 10:38:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off drum -c drum " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 10:38:24 2015 " "Info: Processing started: Fri Mar 13 10:38:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta drum -c drum " "Info: Command: quartus_sta drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "drum.SDC " "Info: Reading SDC File: 'drum.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|LRCK_1X " "Warning: Node: AUDIO_DAC_ADC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|oAUD_BCK " "Warning: Node: AUDIO_DAC_ADC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.105 " "Info: Worst-case setup slack is 16.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.105         0.000 CLOCK_50  " "Info:    16.105         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.182         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    23.182         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.269 " "Info: Worst-case hold slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.269         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 CLOCK_50  " "Info:     0.303         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.799 " "Info: Worst-case recovery slack is -2.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799       -37.530 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.799       -37.530 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.755 " "Info: Worst-case removal slack is 3.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.755         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.755         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.683 " "Info: Worst-case minimum pulse width slack is 9.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683         0.000 CLOCK_50  " "Info:     9.683         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.483         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    27.483         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Info: Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 10:38:33 2015 " "Info: Processing ended: Fri Mar 13 10:38:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|LRCK_1X " "Warning: Node: AUDIO_DAC_ADC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|oAUD_BCK " "Warning: Node: AUDIO_DAC_ADC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.466 " "Info: Worst-case setup slack is 16.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.466         0.000 CLOCK_50  " "Info:    16.466         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.863         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    25.863         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Info: Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.272         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 CLOCK_50  " "Info:     0.286         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.222 " "Info: Worst-case recovery slack is -2.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222       -29.524 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.222       -29.524 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.302 " "Info: Worst-case removal slack is 3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.302         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.302         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.660 " "Info: Worst-case minimum pulse width slack is 9.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660         0.000 CLOCK_50  " "Info:     9.660         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.485         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    27.485         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|LRCK_1X " "Warning: Node: AUDIO_DAC_ADC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC_ADC:u4\|oAUD_BCK " "Warning: Node: AUDIO_DAC_ADC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.086 " "Info: Worst-case setup slack is 18.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.086         0.000 CLOCK_50  " "Info:    18.086         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.162         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.162         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Info: Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041         0.000 CLOCK_50  " "Info:     0.041         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.092         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.487 " "Info: Worst-case recovery slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487        -5.936 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.487        -5.936 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.949 " "Info: Worst-case removal slack is 1.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.949         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.949         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Info: Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266         0.000 CLOCK_50  " "Info:     9.266         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.529         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    27.529         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Info: Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 10:38:51 2015 " "Info: Processing ended: Fri Mar 13 10:38:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 10:38:53 2015 " "Info: Processing started: Fri Mar 13 10:38:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off drum -c drum " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_7_1200mv_85c_slow.vo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_7_1200mv_85c_slow.vo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_7_1200mv_0c_slow.vo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_7_1200mv_0c_slow.vo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_min_1200mv_0c_fast.vo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_min_1200mv_0c_fast.vo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum.vo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum.vo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_7_1200mv_85c_v_slow.sdo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_7_1200mv_85c_v_slow.sdo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_7_1200mv_0c_v_slow.sdo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_7_1200mv_0c_v_slow.sdo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_min_1200mv_0c_v_fast.sdo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_min_1200mv_0c_v_fast.sdo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "drum_v.sdo C:/drumWSean/simulation/modelsim/ simulation " "Info: Generated file drum_v.sdo in folder \"C:/drumWSean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Info: Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 10:39:24 2015 " "Info: Processing ended: Fri Mar 13 10:39:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 934 s " "Info: Quartus II Full Compilation was successful. 0 errors, 934 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
