# Generated by Yosys 0.58+74 (git sha1 272aa9cde, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 2679
attribute \src "rvfi_testbench.sv:15.1-71.10"
attribute \top 1
attribute \hdlname "rvfi_testbench"
attribute \keep 1
module \rvfi_testbench
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.50-6.60"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_valid"
  wire \wrapper.rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.217-6.226"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_trap"
  wire \wrapper.rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.673-6.687"
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  wire width 64 \wrapper.rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.583-6.596"
  attribute \hdlname "wrapper rvfi_rs2_addr"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.628-6.642"
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  wire width 64 \wrapper.rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.522-6.535"
  attribute \hdlname "wrapper rvfi_rs1_addr"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.779-6.792"
  attribute \hdlname "wrapper rvfi_rd_wdata"
  wire width 64 \wrapper.rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.734-6.746"
  attribute \hdlname "wrapper rvfi_rd_addr"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.869-6.882"
  attribute \hdlname "wrapper rvfi_pc_wdata"
  wire width 64 \wrapper.rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.824-6.837"
  attribute \hdlname "wrapper rvfi_pc_rdata"
  wire width 64 \wrapper.rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.111-6.121"
  attribute \hdlname "wrapper rvfi_order"
  wire width 64 \wrapper.rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.400-6.409"
  attribute \hdlname "wrapper rvfi_mode"
  wire width 2 \wrapper.rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1004-6.1018"
  attribute \hdlname "wrapper rvfi_mem_wmask"
  wire width 8 \wrapper.rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1094-6.1108"
  attribute \hdlname "wrapper rvfi_mem_wdata"
  wire width 64 \wrapper.rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.959-6.973"
  attribute \hdlname "wrapper rvfi_mem_rmask"
  wire width 8 \wrapper.rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1049-6.1063"
  attribute \hdlname "wrapper rvfi_mem_rdata"
  wire width 64 \wrapper.rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.914-6.927"
  attribute \hdlname "wrapper rvfi_mem_addr"
  wire width 64 \wrapper.rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.461-6.469"
  attribute \hdlname "wrapper rvfi_ixl"
  wire width 2 \wrapper.rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.339-6.348"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_intr"
  wire \wrapper.rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.156-6.165"
  attribute \hdlname "wrapper rvfi_insn"
  wire width 32 \wrapper.rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.278-6.287"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_halt"
  wire \wrapper.rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:5.11-5.16"
  attribute \hdlname "wrapper reset"
  wire \wrapper.reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_valid"
  wire \wrapper.ibus_resp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_id"
  wire width 16 \wrapper.ibus_resp_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_data"
  wire width 64 \wrapper.ibus_resp_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_addr"
  wire width 64 \wrapper.ibus_resp_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:737.23-737.42"
  attribute \hdlname "wrapper cpu when_scheduler_l251"
  wire \wrapper.cpu.when_scheduler_l251
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:724.23-724.42"
  attribute \hdlname "wrapper cpu when_scheduler_l201"
  wire \wrapper.cpu.when_scheduler_l201
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:723.23-723.42"
  attribute \hdlname "wrapper cpu when_scheduler_l197"
  wire \wrapper.cpu.when_scheduler_l197
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:722.23-722.42"
  attribute \hdlname "wrapper cpu when_scheduler_l188"
  wire \wrapper.cpu.when_scheduler_l188
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:720.23-720.42"
  attribute \hdlname "wrapper cpu when_scheduler_l153"
  wire \wrapper.cpu.when_scheduler_l153
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:719.23-719.42"
  attribute \hdlname "wrapper cpu when_scheduler_l149"
  wire \wrapper.cpu.when_scheduler_l149
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:718.23-718.42"
  attribute \hdlname "wrapper cpu when_scheduler_l145"
  wire \wrapper.cpu.when_scheduler_l145
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:772.23-772.38"
  attribute \hdlname "wrapper cpu when_branch_l98"
  wire \wrapper.cpu.when_branch_l98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:771.23-771.38"
  attribute \hdlname "wrapper cpu when_branch_l90"
  wire \wrapper.cpu.when_branch_l90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:753.23-753.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l77"
  wire \wrapper.cpu.when_IntAlu_l77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:751.23-751.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l34"
  wire \wrapper.cpu.when_IntAlu_l34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:819.23-819.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_4"
  wire \wrapper.cpu.when_CtrlLink_l198_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:818.23-818.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_3"
  wire \wrapper.cpu.when_CtrlLink_l198_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:816.23-816.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_2"
  wire \wrapper.cpu.when_CtrlLink_l198_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:815.23-815.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_1"
  wire \wrapper.cpu.when_CtrlLink_l198_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:813.23-813.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198"
  wire \wrapper.cpu.when_CtrlLink_l198
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:817.23-817.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191_2"
  wire \wrapper.cpu.when_CtrlLink_l191_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:812.23-812.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191"
  wire \wrapper.cpu.when_CtrlLink_l191
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:27.24-27.37"
  attribute \hdlname "wrapper cpu io_rvfi_valid"
  wire \wrapper.cpu.io_rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:30.24-30.36"
  attribute \hdlname "wrapper cpu io_rvfi_trap"
  wire \wrapper.cpu.io_rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:38.24-38.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:36.24-36.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:37.24-37.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:35.24-35.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:40.24-40.40"
  attribute \hdlname "wrapper cpu io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:39.24-39.39"
  attribute \hdlname "wrapper cpu io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:42.24-42.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:41.24-41.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:28.24-28.37"
  attribute \hdlname "wrapper cpu io_rvfi_order"
  wire width 64 \wrapper.cpu.io_rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:33.24-33.36"
  attribute \hdlname "wrapper cpu io_rvfi_mode"
  wire width 2 \wrapper.cpu.io_rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:45.24-45.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:47.24-47.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:44.24-44.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:46.24-46.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:43.24-43.40"
  attribute \hdlname "wrapper cpu io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.io_rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:34.24-34.35"
  attribute \hdlname "wrapper cpu io_rvfi_ixl"
  wire width 2 \wrapper.cpu.io_rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:32.24-32.36"
  attribute \hdlname "wrapper cpu io_rvfi_intr"
  wire \wrapper.cpu.io_rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:29.24-29.36"
  attribute \hdlname "wrapper cpu io_rvfi_insn"
  wire width 32 \wrapper.cpu.io_rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:31.24-31.36"
  attribute \hdlname "wrapper cpu io_rvfi_halt"
  wire \wrapper.cpu.io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:10.24-10.32"
  attribute \hdlname "wrapper cpu io_reset"
  wire \wrapper.cpu.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:15.24-15.41"
  attribute \hdlname "wrapper cpu io_iBus_rsp_valid"
  wire \wrapper.cpu.io_iBus_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:18.24-18.46"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:16.24-16.48"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:17.24-17.51"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:11.24-11.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_valid"
  wire \wrapper.cpu.io_iBus_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:12.24-12.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_ready"
  wire \wrapper.cpu.io_iBus_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:14.24-14.46"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:13.24-13.51"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:57.24-57.35"
  attribute \hdlname "wrapper cpu io_dbg_x_pc"
  wire width 64 \wrapper.cpu.io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:58.24-58.36"
  attribute \hdlname "wrapper cpu io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:55.24-55.35"
  attribute \hdlname "wrapper cpu io_dbg_f_pc"
  wire width 64 \wrapper.cpu.io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:56.24-56.35"
  attribute \hdlname "wrapper cpu io_dbg_d_pc"
  wire width 64 \wrapper.cpu.io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:48.24-48.42"
  attribute \hdlname "wrapper cpu io_dbg_commitValid"
  wire \wrapper.cpu.io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:49.24-49.39"
  attribute \hdlname "wrapper cpu io_dbg_commitPc"
  wire width 64 \wrapper.cpu.io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:50.24-50.41"
  attribute \hdlname "wrapper cpu io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:25.24-25.41"
  attribute \hdlname "wrapper cpu io_dBus_rsp_valid"
  wire \wrapper.cpu.io_dBus_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:26.24-26.48"
  attribute \hdlname "wrapper cpu io_dBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.io_dBus_rsp_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:24.24-24.49"
  attribute \hdlname "wrapper cpu io_dBus_cmd_payload_write"
  wire \wrapper.cpu.io_dBus_cmd_payload_write
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:21.24-21.51"
  attribute \hdlname "wrapper cpu io_dBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.io_dBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:9.24-9.36"
  attribute \hdlname "wrapper cpu io_clkEnable"
  wire \wrapper.cpu.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:8.24-8.30"
  attribute \hdlname "wrapper cpu io_clk"
  wire \wrapper.cpu.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:738.23-738.50"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_wasReset"
  wire \wrapper.cpu.coreArea_srcPlugin_wasReset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:749.23-749.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs2Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:748.23-748.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs1Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:747.23-747.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:746.23-746.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:744.23-744.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:743.23-743.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:176.23-176.77"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:184.23-184.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:183.23-183.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3398.23-3398.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile when_regFile_l66"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3396.23-3396.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port1"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3395.23-3395.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port0"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3387.24-3387.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3389.24-3389.38"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3388.24-3388.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3391.24-3391.32"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_reset"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3386.24-3386.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3385.24-3385.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3383.24-3383.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3382.24-3382.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3392.24-3392.36"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clkEnable"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3390.24-3390.30"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clk"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3397.23-3397.28"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile _zz_1"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:739.23-739.53"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:799.23-799.48"
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:59.46-59.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_valid"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:62.46-62.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_trap"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:70.46-70.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:68.46-68.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:69.46-69.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:67.46-67.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:72.46-72.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:71.46-71.81"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:74.46-74.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:73.46-73.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:60.46-60.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:65.46-65.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mode"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:77.46-77.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:79.46-79.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:76.46-76.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:78.46-78.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:75.46-75.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:66.46-66.77"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_ixl"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:64.46-64.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_intr"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:61.46-61.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_insn"
  wire width 32 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:63.46-63.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_halt"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:478.23-478.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:511.23-511.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:517.23-517.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:547.23-547.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:548.23-548.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:543.23-543.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:538.23-538.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK"
  wire width 8 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:536.23-536.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:539.23-539.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK"
  wire width 8 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:537.23-537.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:540.23-540.63"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:544.23-544.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:546.23-546.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:545.23-545.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:549.23-549.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:550.23-550.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:552.23-552.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:551.23-551.62"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:535.23-535.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:553.23-553.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_COMMIT"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:541.23-541.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:542.23-542.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:477.23-477.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:532.23-532.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:410.23-410.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:413.23-413.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:600.23-600.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:601.23-601.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:603.23-603.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:602.23-602.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:480.23-480.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:509.23-509.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:518.23-518.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:572.23-572.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:573.23-573.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:570.23-570.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:571.23-571.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:568.23-568.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:585.23-585.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:563.23-563.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOAGU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOAGU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:576.23-576.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:436.23-436.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:437.23-437.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:575.23-575.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:584.23-584.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:574.23-574.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:438.23-438.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:569.23-569.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:479.23-479.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:510.23-510.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:421.23-421.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:422.23-422.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:565.23-565.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:581.23-581.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:583.23-583.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:582.23-582.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:580.23-580.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:560.23-560.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_LSU_MEM_WMASK"
  wire width 8 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WMASK
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:561.23-561.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_LSU_MEM_WDATA"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WDATA
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:559.23-559.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_LSU_MEM_RMASK"
  wire width 8 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_RMASK
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:558.23-558.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_LSU_MEM_RDATA"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_RDATA
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:562.23-562.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_LSU_MEM_ADDR"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:577.23-577.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:579.23-579.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:578.23-578.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:414.23-414.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:418.23-418.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:416.23-416.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:417.23-417.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:564.23-564.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:420.23-420.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:557.23-557.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:415.23-415.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:566.23-566.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:567.23-567.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:482.23-482.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:506.23-506.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:520.23-520.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:800.23-800.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:507.23-507.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:514.23-514.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:453.23-453.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:454.23-454.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:452.23-452.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOAGU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOAGU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:594.23-594.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:591.23-591.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:586.23-586.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:592.23-592.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:587.23-587.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:456.23-456.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:457.23-457.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:458.23-458.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:459.23-459.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:596.23-596.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:512.23-512.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:455.23-455.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:796.23-796.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_throwWhen_CPU_l144"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:481.23-481.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:508.23-508.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:434.23-434.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:435.23-435.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:519.23-519.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:589.23-589.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:590.23-590.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:588.23-588.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:433.23-433.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:424.23-424.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:425.23-425.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:423.23-423.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOAGU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOAGU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:432.23-432.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:427.23-427.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:593.23-593.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:428.23-428.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:595.23-595.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:429.23-429.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:430.23-430.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:431.23-431.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:597.23-597.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:554.23-554.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:426.23-426.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:484.23-484.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:503.23-503.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:522.23-522.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:412.23-412.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:607.23-607.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:411.23-411.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isCancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:801.23-801.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:504.23-504.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:515.23-515.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:605.23-605.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:598.23-598.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:464.23-464.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:599.23-599.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:465.23-465.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:604.23-604.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:462.23-462.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:466.23-466.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:468.23-468.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:463.23-463.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:606.23-606.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:467.23-467.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:795.23-795.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_throwWhen_CPU_l144"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l144
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:728.23-728.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:483.23-483.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:505.23-505.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:450.23-450.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:451.23-451.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:521.23-521.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:449.23-449.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:609.23-609.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:610.23-610.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:608.23-608.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOAGU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOAGU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:447.23-447.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:439.23-439.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:444.23-444.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:440.23-440.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:445.23-445.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:441.23-441.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:442.23-442.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:446.23-446.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:448.23-448.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:443.23-443.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:555.23-555.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:611.23-611.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:486.23-486.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:500.23-500.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:524.23-524.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:802.23-802.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:501.23-501.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:516.23-516.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:627.23-627.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:471.23-471.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:794.23-794.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_throwWhen_CPU_l144"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:485.23-485.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:502.23-502.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:460.23-460.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:461.23-461.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:533.23-533.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:630.23-630.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:616.23-616.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:612.23-612.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:622.23-622.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:613.23-613.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:623.23-623.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:614.23-614.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:624.23-624.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:619.23-619.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:628.23-628.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:626.23-626.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:629.23-629.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:620.23-620.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:621.23-621.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:625.23-625.75"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:556.23-556.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:488.23-488.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:497.23-497.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:525.23-525.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:803.23-803.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:474.23-474.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:667.23-667.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:798.23-798.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_CPU_l150"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l150
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:487.23-487.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:499.23-499.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:469.23-469.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:470.23-470.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:631.23-631.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:534.23-534.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:633.23-633.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:632.23-632.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:490.23-490.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:494.23-494.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:635.23-635.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:804.23-804.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:495.23-495.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:476.23-476.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:797.23-797.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_throwWhen_CPU_l150"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l150
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:664.23-664.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:489.23-489.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:496.23-496.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:472.23-472.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:473.23-473.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:636.23-636.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:634.23-634.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:639.23-639.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:492.23-492.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:527.23-527.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:491.23-491.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:493.23-493.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:475.23-475.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:638.23-638.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:526.23-526.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:637.23-637.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:640.23-640.45"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_valid"
  wire \wrapper.cpu.coreArea_pc_jump_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:641.23-641.54"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_target"
  wire width 64 \wrapper.cpu.coreArea_pc_jump_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:642.23-642.55"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_jump"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:643.23-643.57"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_branch"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:644.23-644.46"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_valid"
  wire \wrapper.cpu.coreArea_pc_flush_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:646.23-646.50"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_valid"
  wire \wrapper.cpu.coreArea_pc_exception_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:648.23-648.41"
  attribute \hdlname "wrapper cpu coreArea_pc_PC_cur"
  wire width 64 \wrapper.cpu.coreArea_pc_PC_cur
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:787.23-787.54"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_rawWriteMask"
  wire width 8 \wrapper.cpu.coreArea_lsu_logic_rawWriteMask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:790.23-790.54"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_rawStoreData"
  wire width 64 \wrapper.cpu.coreArea_lsu_logic_rawStoreData
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:783.23-783.52"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_misaligned"
  wire \wrapper.cpu.coreArea_lsu_logic_misaligned
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:785.23-785.51"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_localTrap"
  wire \wrapper.cpu.coreArea_lsu_logic_localTrap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:781.23-781.55"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_effectiveAddr"
  wire width 64 \wrapper.cpu.coreArea_lsu_logic_effectiveAddr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:786.23-786.52"
  attribute \hdlname "wrapper cpu coreArea_lsu_logic_byteOffset"
  wire width 3 \wrapper.cpu.coreArea_lsu_logic_byteOffset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:779.23-779.53"
  attribute \hdlname "wrapper cpu coreArea_lsu_io_dBus_rsp_valid"
  wire \wrapper.cpu.coreArea_lsu_io_dBus_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:780.23-780.60"
  attribute \hdlname "wrapper cpu coreArea_lsu_io_dBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.coreArea_lsu_io_dBus_rsp_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:778.23-778.61"
  attribute \hdlname "wrapper cpu coreArea_lsu_io_dBus_cmd_payload_write"
  wire \wrapper.cpu.coreArea_lsu_io_dBus_cmd_payload_write
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:775.23-775.63"
  attribute \hdlname "wrapper cpu coreArea_lsu_io_dBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.coreArea_lsu_io_dBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:750.23-750.58"
  attribute \hdlname "wrapper cpu coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:666.23-666.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_stalePacket"
  wire \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:665.23-665.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_epochMatch"
  wire \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:653.23-653.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:656.23-656.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:654.23-654.65"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:655.23-655.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:649.23-649.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:650.23-650.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_ready"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:652.23-652.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:651.23-651.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:657.23-657.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_flush"
  wire \wrapper.cpu.coreArea_fetch_io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:658.23-658.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_fetch_io_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:659.23-659.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu.coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:662.23-662.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_flushPending"
  wire \wrapper.cpu.coreArea_fetch_flushPending
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:177.23-177.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:178.23-178.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:175.23-175.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:180.23-180.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:179.23-179.62"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:181.23-181.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:182.23-182.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3441.23-3441.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram_spinal_port1"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3455.23-3455.51"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3458.23-3458.64"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3457.23-3457.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3456.23-3456.61"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_address"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3448.23-3448.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_push"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3451.23-3451.40"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_popOnIo"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3449.23-3449.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_pop"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3450.23-3450.42"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3446.23-3446.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_full"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3447.23-3447.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_empty"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3444.23-3444.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPush"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3445.23-3445.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPop"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3472.23-3472.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3471.23-3471.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3469.23-3469.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3470.23-3470.58"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3463.23-3463.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3476.23-3476.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3477.23-3477.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3479.23-3479.77"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3478.23-3478.76"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3464.23-3464.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3480.23-3480.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3481.23-3481.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_popReg"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3459.23-3459.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3474.23-3474.60"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3475.23-3475.62"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3460.23-3460.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3466.23-3466.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_rValid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3461.23-3461.51"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3462.23-3462.48"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3437.24-3437.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_reset"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3425.24-3425.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3426.24-3426.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3428.24-3428.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3427.24-3427.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3454.23-3454.35"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3429.24-3429.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3430.24-3430.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3432.24-3432.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3431.24-3431.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3434.24-3434.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3433.24-3433.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_flush"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3438.24-3438.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clkEnable"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3436.24-3436.30"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clk"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3435.24-3435.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3442.23-3442.41"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_ram_port"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3473.23-3473.59"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_pop_sync_readPort_rsp_data"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3443.23-3443.28"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_1"
  wire \wrapper.cpu.coreArea_fetch_fifo._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:661.23-661.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:660.23-660.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdFire"
  wire \wrapper.cpu.coreArea_fetch_cmdFire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:663.23-663.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdArea_reqSent"
  wire \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:726.23-726.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs2Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:725.23-725.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs1Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:727.23-727.60"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_hazard"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:721.23-721.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_regBusy"
  wire width 32 \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:735.23-735.69"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflowIfInc"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:736.23-736.64"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflow"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:731.23-731.65"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willIncrement"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:732.23-732.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willClear"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:733.23-733.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:734.23-734.57"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_value"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:730.23-730.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_hazards"
  wire width 4 \wrapper.cpu.coreArea_dispatcher_hcs_hazards
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:89.24-89.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_x_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:90.24-90.57"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:87.24-87.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_f_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:88.24-88.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_d_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:80.24-80.63"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitValid"
  wire \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:81.24-81.60"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitPc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:82.24-82.62"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:793.23-793.44"
  attribute \hdlname "wrapper cpu coreArea_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:766.23-766.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_willTrap"
  wire \wrapper.cpu.coreArea_branch_logic_willTrap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:761.23-761.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:758.23-758.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:756.23-756.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:757.23-757.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:755.23-755.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:765.23-765.55"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_misaligned"
  wire \wrapper.cpu.coreArea_branch_logic_misaligned
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:767.23-767.58"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_valid"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:768.23-768.67"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:769.23-769.68"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_jump"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:770.23-770.70"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_branch"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:762.23-762.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isJump"
  wire \wrapper.cpu.coreArea_branch_logic_isJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:763.23-763.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isBranch"
  wire \wrapper.cpu.coreArea_branch_logic_isBranch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:759.23-759.48"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_imm"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_imm
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:764.23-764.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_doJump"
  wire \wrapper.cpu.coreArea_branch_logic_doJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:760.23-760.54"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_condition"
  wire \wrapper.cpu.coreArea_branch_logic_condition
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:741.23-741.59"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:740.23-740.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:409.23-409.63"
  attribute \hdlname "wrapper cpu _zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:401.23-401.77"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:400.23-400.75"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:200.23-200.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:199.23-199.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:198.23-198.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:197.23-197.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:196.23-196.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5"
  wire width 9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:195.23-195.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:194.23-194.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:193.23-193.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:202.23-202.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:201.23-201.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:192.23-192.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:191.23-191.70"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:676.23-676.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:713.23-713.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:712.23-712.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:711.23-711.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:672.23-672.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:693.23-693.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:692.23-692.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:691.23-691.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:690.23-690.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:689.23-689.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:688.23-688.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:687.23-687.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:684.23-684.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:683.23-683.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:682.23-682.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:704.23-704.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:703.23-703.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:702.23-702.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:701.23-701.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:697.23-697.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:686.23-686.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:671.23-671.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:670.23-670.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:669.23-669.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:677.23-677.69"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:675.23-675.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:674.23-674.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:673.23-673.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:700.23-700.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:699.23-699.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:698.23-698.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:685.23-685.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:681.23-681.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:696.23-696.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:695.23-695.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:694.23-694.71"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:680.23-680.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:679.23-679.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:678.23-678.79"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:408.23-408.55"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_storeData"
  wire width 6 \wrapper.cpu._zz_coreArea_lsu_logic_storeData
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:788.23-788.58"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_rawWriteMask"
  wire width 8 \wrapper.cpu._zz_coreArea_lsu_logic_rawWriteMask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:791.23-791.58"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_rawStoreData"
  wire width 64 \wrapper.cpu._zz_coreArea_lsu_logic_rawStoreData
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:784.23-784.56"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_misaligned"
  wire \wrapper.cpu._zz_coreArea_lsu_logic_misaligned
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:404.23-404.61"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_effectiveAddr_2"
  wire width 64 \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:403.23-403.61"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_effectiveAddr_1"
  wire width 64 \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:402.23-402.59"
  attribute \hdlname "wrapper cpu _zz_coreArea_lsu_logic_effectiveAddr"
  wire width 64 \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:752.23-752.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:190.23-190.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_io_readCmd_cmd_valid"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:189.23-189.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_4"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:188.23-188.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_3"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:187.23-187.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_2"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:186.23-186.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_1"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:185.23-185.50"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:330.23-330.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext_1"
  wire \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:329.23-329.65"
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:399.23-399.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_5"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:398.23-398.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_4"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:397.23-397.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_3"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:396.23-396.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_2"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:395.23-395.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_1"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:394.23-394.55"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:335.23-335.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_3"
  wire width 21 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:334.23-334.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_2"
  wire width 13 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:333.23-333.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:332.23-332.63"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:331.23-331.61"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:302.23-302.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:301.23-301.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:300.23-300.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:299.23-299.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:298.23-298.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:297.23-297.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:296.23-296.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93"
  wire width 14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:295.23-295.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:294.23-294.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:293.23-293.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:212.23-212.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:292.23-292.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:291.23-291.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:290.23-290.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:289.23-289.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:288.23-288.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:287.23-287.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:286.23-286.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:285.23-285.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:284.23-284.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:283.23-283.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:211.23-211.82"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:282.23-282.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:281.23-281.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:280.23-280.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:279.23-279.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:278.23-278.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:277.23-277.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:276.23-276.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:275.23-275.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:274.23-274.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:273.23-273.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:210.23-210.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:272.23-272.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69"
  wire width 10 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:271.23-271.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:270.23-270.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:269.23-269.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:268.23-268.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:267.23-267.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:266.23-266.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:265.23-265.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:264.23-264.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:263.23-263.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:209.23-209.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:262.23-262.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:261.23-261.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:260.23-260.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:259.23-259.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:258.23-258.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:257.23-257.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:256.23-256.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:255.23-255.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:254.23-254.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:253.23-253.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:208.23-208.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:252.23-252.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:251.23-251.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:250.23-250.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:249.23-249.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:248.23-248.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:247.23-247.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:246.23-246.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:245.23-245.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:244.23-244.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:243.23-243.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:207.23-207.82"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:242.23-242.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:241.23-241.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:240.23-240.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:239.23-239.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:238.23-238.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:237.23-237.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:236.23-236.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:235.23-235.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:234.23-234.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:233.23-233.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:206.23-206.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:232.23-232.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:231.23-231.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:230.23-230.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:229.23-229.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:228.23-228.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:227.23-227.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:226.23-226.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:225.23-225.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:224.23-224.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:223.23-223.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:205.23-205.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:222.23-222.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:221.23-221.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:220.23-220.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:219.23-219.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:218.23-218.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:217.23-217.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:216.23-216.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:328.23-328.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_125"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_125
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:327.23-327.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_124"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_124
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:326.23-326.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_123"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_123
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:325.23-325.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_122"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_122
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:324.23-324.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_121"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_121
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:323.23-323.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_120"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_120
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:215.23-215.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:322.23-322.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:321.23-321.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:320.23-320.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_117"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_117
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:319.23-319.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_116"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_116
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:318.23-318.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_115"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_115
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:317.23-317.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_114"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_114
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:316.23-316.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:315.23-315.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:314.23-314.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:313.23-313.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:214.23-214.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:312.23-312.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:311.23-311.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:310.23-310.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:309.23-309.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:308.23-308.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105"
  wire width 10 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:307.23-307.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:306.23-306.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:305.23-305.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:304.23-304.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:303.23-303.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:213.23-213.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:204.23-204.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:203.23-203.80"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:407.23-407.64"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_lsu_logic_rawStoreData_2"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:406.23-406.64"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_lsu_logic_rawStoreData_1"
  wire width 16 \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:405.23-405.62"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_lsu_logic_rawStoreData"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:345.23-345.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_9"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:344.23-344.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_8"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:343.23-343.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_7"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:342.23-342.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_6"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:393.23-393.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_57"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:392.23-392.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_56"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:391.23-391.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_55"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:390.23-390.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_54"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:389.23-389.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_53"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:388.23-388.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_52"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:387.23-387.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_51"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:386.23-386.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_50"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:341.23-341.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_5"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:385.23-385.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_49"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:384.23-384.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_48"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:383.23-383.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_47"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:382.23-382.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_46"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:381.23-381.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_45"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:380.23-380.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_44"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:379.23-379.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_43"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:378.23-378.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_42"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:377.23-377.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:376.23-376.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_40"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:340.23-340.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_4"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:375.23-375.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_39"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:374.23-374.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:373.23-373.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_37"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:372.23-372.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_36"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:371.23-371.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_35"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:370.23-370.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:369.23-369.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_33"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:368.23-368.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_32"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:367.23-367.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_31"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:366.23-366.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_30"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:339.23-339.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_3"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:365.23-365.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_29"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:364.23-364.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_28"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:363.23-363.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:362.23-362.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_26"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:361.23-361.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_25"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:360.23-360.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_24"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:359.23-359.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_23"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:358.23-358.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_22"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:357.23-357.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_21"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:356.23-356.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_20"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:338.23-338.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_2"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:355.23-355.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_19"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:354.23-354.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_18"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:353.23-353.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_17"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:352.23-352.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_16"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:351.23-351.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_15"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:350.23-350.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_14"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:349.23-349.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_13"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:348.23-348.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_12"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:347.23-347.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_11"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:346.23-346.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_10"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:337.23-337.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_1"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:336.23-336.66"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:782.23-782.34"
  attribute \hdlname "wrapper cpu LSU_isStore"
  wire \wrapper.cpu.LSU_isStore
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:4.11-4.16"
  attribute \hdlname "wrapper clock"
  wire \wrapper.clock
  attribute \src "rvfi_testbench.sv:26.56-26.66"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_valid
  attribute \src "rvfi_testbench.sv:26.250-26.259"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_trap
  attribute \src "rvfi_testbench.sv:26.778-26.792"
  attribute \keep 1
  wire width 64 \rvfi_rs2_rdata
  attribute \src "rvfi_testbench.sv:26.670-26.683"
  attribute \keep 1
  wire width 5 \rvfi_rs2_addr
  attribute \src "rvfi_testbench.sv:26.724-26.738"
  attribute \keep 1
  wire width 64 \rvfi_rs1_rdata
  attribute \src "rvfi_testbench.sv:26.600-26.613"
  attribute \keep 1
  wire width 5 \rvfi_rs1_addr
  attribute \src "rvfi_testbench.sv:26.902-26.915"
  attribute \keep 1
  wire width 64 \rvfi_rd_wdata
  attribute \src "rvfi_testbench.sv:26.848-26.860"
  attribute \keep 1
  wire width 5 \rvfi_rd_addr
  attribute \src "rvfi_testbench.sv:26.1010-26.1023"
  attribute \keep 1
  wire width 64 \rvfi_pc_wdata
  attribute \src "rvfi_testbench.sv:26.956-26.969"
  attribute \keep 1
  wire width 64 \rvfi_pc_rdata
  attribute \src "rvfi_testbench.sv:26.126-26.136"
  attribute \keep 1
  wire width 64 \rvfi_order
  attribute \src "rvfi_testbench.sv:26.460-26.469"
  attribute \keep 1
  wire width 2 \rvfi_mode
  attribute \src "rvfi_testbench.sv:26.1172-26.1186"
  attribute \keep 1
  wire width 8 \rvfi_mem_wmask
  attribute \src "rvfi_testbench.sv:26.1280-26.1294"
  attribute \keep 1
  wire width 64 \rvfi_mem_wdata
  attribute \src "rvfi_testbench.sv:26.1118-26.1132"
  attribute \keep 1
  wire width 8 \rvfi_mem_rmask
  attribute \src "rvfi_testbench.sv:26.1226-26.1240"
  attribute \keep 1
  wire width 64 \rvfi_mem_rdata
  attribute \src "rvfi_testbench.sv:26.1064-26.1077"
  attribute \keep 1
  wire width 64 \rvfi_mem_addr
  attribute \src "rvfi_testbench.sv:26.530-26.538"
  attribute \keep 1
  wire width 2 \rvfi_ixl
  attribute \src "rvfi_testbench.sv:26.390-26.399"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_intr
  attribute \src "rvfi_testbench.sv:26.180-26.189"
  attribute \keep 1
  wire width 32 \rvfi_insn
  attribute \src "rvfi_testbench.sv:26.320-26.329"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_halt
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \src "rvfi_testbench.sv:33.12-33.21"
  attribute \init 8'00000000
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:34.13-34.18"
  wire width 8 \cycle
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clock
  attribute \src "rvfi_insn_check.sv:25.19-25.24"
  attribute \keep 1
  attribute \hdlname "checker_inst valid"
  wire \checker_inst.valid
  attribute \src "rvfi_insn_check.sv:27.50-27.54"
  attribute \keep 1
  attribute \hdlname "checker_inst trap"
  wire \checker_inst.trap
  attribute \src "rvfi_insn_check.sv:56.50-56.60"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_valid"
  wire \checker_inst.spec_valid
  attribute \src "rvfi_insn_check.sv:57.50-57.59"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_trap"
  wire \checker_inst.spec_trap
  attribute \src "rvfi_insn_check.sv:59.50-59.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs2_addr"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \src "rvfi_insn_check.sv:58.50-58.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs1_addr"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \src "rvfi_insn_check.sv:61.34-61.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_wdata"
  wire width 64 \checker_inst.spec_rd_wdata
  attribute \src "rvfi_insn_check.sv:60.50-60.62"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_addr"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \src "rvfi_insn_check.sv:62.34-62.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_pc_wdata"
  wire width 64 \checker_inst.spec_pc_wdata
  attribute \src "rvfi_insn_check.sv:65.34-65.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wmask"
  wire width 8 \checker_inst.spec_mem_wmask
  attribute \src "rvfi_insn_check.sv:66.34-66.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wdata"
  wire width 64 \checker_inst.spec_mem_wdata
  attribute \src "rvfi_insn_check.sv:64.34-64.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_rmask"
  wire width 8 \checker_inst.spec_mem_rmask
  attribute \src "rvfi_insn_check.sv:63.34-63.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_addr"
  wire width 64 \checker_inst.spec_mem_addr
  attribute \src "rvfi_insn_check.sv:17.46-17.56"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_valid"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_insn_check.sv:17.210-17.219"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_trap"
  wire \checker_inst.rvfi_trap
  attribute \src "rvfi_insn_check.sv:17.658-17.672"
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  wire width 64 \checker_inst.rvfi_rs2_rdata
  attribute \src "rvfi_insn_check.sv:17.570-17.583"
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \src "rvfi_insn_check.sv:17.614-17.628"
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  wire width 64 \checker_inst.rvfi_rs1_rdata
  attribute \src "rvfi_insn_check.sv:17.510-17.523"
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \src "rvfi_insn_check.sv:17.762-17.775"
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  wire width 64 \checker_inst.rvfi_rd_wdata
  attribute \src "rvfi_insn_check.sv:17.718-17.730"
  attribute \hdlname "checker_inst rvfi_rd_addr"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \src "rvfi_insn_check.sv:17.850-17.863"
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  wire width 64 \checker_inst.rvfi_pc_wdata
  attribute \src "rvfi_insn_check.sv:17.806-17.819"
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  wire width 64 \checker_inst.rvfi_pc_rdata
  attribute \src "rvfi_insn_check.sv:17.106-17.116"
  attribute \hdlname "checker_inst rvfi_order"
  wire width 64 \checker_inst.rvfi_order
  attribute \src "rvfi_insn_check.sv:17.390-17.399"
  attribute \hdlname "checker_inst rvfi_mode"
  wire width 2 \checker_inst.rvfi_mode
  attribute \src "rvfi_insn_check.sv:17.982-17.996"
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  wire width 8 \checker_inst.rvfi_mem_wmask
  attribute \src "rvfi_insn_check.sv:17.1070-17.1084"
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  wire width 64 \checker_inst.rvfi_mem_wdata
  attribute \src "rvfi_insn_check.sv:17.938-17.952"
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  wire width 8 \checker_inst.rvfi_mem_rmask
  attribute \src "rvfi_insn_check.sv:17.1026-17.1040"
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  wire width 64 \checker_inst.rvfi_mem_rdata
  attribute \src "rvfi_insn_check.sv:17.894-17.907"
  attribute \hdlname "checker_inst rvfi_mem_addr"
  wire width 64 \checker_inst.rvfi_mem_addr
  attribute \src "rvfi_insn_check.sv:17.450-17.458"
  attribute \hdlname "checker_inst rvfi_ixl"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \src "rvfi_insn_check.sv:17.330-17.339"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_intr"
  wire \checker_inst.rvfi_intr
  attribute \src "rvfi_insn_check.sv:17.150-17.159"
  attribute \hdlname "checker_inst rvfi_insn"
  wire width 32 \checker_inst.rvfi_insn
  attribute \src "rvfi_insn_check.sv:17.270-17.279"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_halt"
  wire \checker_inst.rvfi_halt
  attribute \src "rvfi_insn_check.sv:69.34-69.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  wire width 64 \checker_inst.rs2_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:33.34-33.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata"
  wire width 64 \checker_inst.rs2_rdata
  attribute \src "rvfi_insn_check.sv:31.50-31.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_addr"
  wire width 5 \checker_inst.rs2_addr
  attribute \src "rvfi_insn_check.sv:68.34-68.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  wire width 64 \checker_inst.rs1_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:32.34-32.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata"
  wire width 64 \checker_inst.rs1_rdata
  attribute \src "rvfi_insn_check.sv:30.50-30.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_addr"
  wire width 5 \checker_inst.rs1_addr
  attribute \src "rvfi_insn_check.sv:16.15-16.20"
  attribute \hdlname "checker_inst reset"
  wire \checker_inst.reset
  attribute \src "rvfi_insn_check.sv:35.34-35.42"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_wdata"
  wire width 64 \checker_inst.rd_wdata
  attribute \src "rvfi_insn_check.sv:34.50-34.57"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_addr"
  wire width 5 \checker_inst.rd_addr
  attribute \src "rvfi_insn_check.sv:37.34-37.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_wdata"
  wire width 64 \checker_inst.pc_wdata
  attribute \src "rvfi_insn_check.sv:36.34-36.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_rdata"
  wire width 64 \checker_inst.pc_rdata
  attribute \src "rvfi_insn_check.sv:41.34-41.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wmask"
  wire width 8 \checker_inst.mem_wmask
  attribute \src "rvfi_insn_check.sv:43.34-43.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wdata"
  wire width 64 \checker_inst.mem_wdata
  attribute \src "rvfi_insn_check.sv:40.34-40.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rmask"
  wire width 8 \checker_inst.mem_rmask
  attribute \src "rvfi_insn_check.sv:42.34-42.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rdata"
  wire width 64 \checker_inst.mem_rdata
  attribute \src "rvfi_insn_check.sv:97.31-97.40"
  attribute \hdlname "checker_inst mem_pma_w"
  wire \checker_inst.mem_pma_w
  attribute \src "rvfi_insn_check.sv:97.20-97.29"
  attribute \hdlname "checker_inst mem_pma_r"
  wire \checker_inst.mem_pma_r
  attribute \src "rvfi_insn_check.sv:99.14-99.25"
  attribute \hdlname "checker_inst mem_log2len"
  wire width 2 \checker_inst.mem_log2len
  attribute \src "rvfi_insn_check.sv:39.34-39.42"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_addr"
  wire width 64 \checker_inst.mem_addr
  attribute \src "rvfi_insn_check.sv:126.8-126.24"
  attribute \hdlname "checker_inst mem_access_fault"
  wire \checker_inst.mem_access_fault
  attribute \src "rvfi_insn_check.sv:29.50-29.54"
  attribute \keep 1
  attribute \hdlname "checker_inst intr"
  wire \checker_inst.intr
  attribute \src "insn_blt.v:15.41-15.51"
  attribute \hdlname "checker_inst insn_spec spec_valid"
  wire \checker_inst.insn_spec.spec_valid
  attribute \src "insn_blt.v:16.41-16.50"
  attribute \hdlname "checker_inst insn_spec spec_trap"
  wire \checker_inst.insn_spec.spec_trap
  attribute \src "insn_blt.v:18.41-18.54"
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \src "insn_blt.v:17.41-17.54"
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \src "insn_blt.v:20.25-20.38"
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  wire width 64 \checker_inst.insn_spec.spec_rd_wdata
  attribute \src "insn_blt.v:19.41-19.53"
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \src "insn_blt.v:21.25-21.38"
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  wire width 64 \checker_inst.insn_spec.spec_pc_wdata
  attribute \src "insn_blt.v:24.25-24.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_wmask
  attribute \src "insn_blt.v:25.25-25.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  wire width 64 \checker_inst.insn_spec.spec_mem_wdata
  attribute \src "insn_blt.v:23.25-23.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_rmask
  attribute \src "insn_blt.v:22.25-22.38"
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  wire width 64 \checker_inst.insn_spec.spec_mem_addr
  attribute \src "insn_blt.v:4.41-4.51"
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \src "insn_blt.v:8.25-8.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \src "insn_blt.v:7.25-7.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \src "insn_blt.v:6.25-6.38"
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \src "insn_blt.v:9.25-9.39"
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \src "insn_blt.v:5.25-5.34"
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \src "insn_blt.v:51.17-51.24"
  attribute \hdlname "checker_inst insn_spec next_pc"
  wire width 64 \checker_inst.insn_spec.next_pc
  attribute \src "insn_blt.v:41.8-41.15"
  attribute \hdlname "checker_inst insn_spec misa_ok"
  wire \checker_inst.insn_spec.misa_ok
  attribute \src "insn_blt.v:31.14-31.22"
  attribute \hdlname "checker_inst insn_spec insn_rs2"
  wire width 5 \checker_inst.insn_spec.insn_rs2
  attribute \src "insn_blt.v:32.14-32.22"
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \src "insn_blt.v:29.17-29.29"
  attribute \hdlname "checker_inst insn_spec insn_padding"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \src "insn_blt.v:34.14-34.25"
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \src "insn_blt.v:30.17-30.25"
  attribute \hdlname "checker_inst insn_spec insn_imm"
  wire width 64 \checker_inst.insn_spec.insn_imm
  attribute \src "insn_blt.v:33.14-33.25"
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \src "insn_blt.v:45.8-45.16"
  attribute \hdlname "checker_inst insn_spec ialign16"
  wire \checker_inst.insn_spec.ialign16
  attribute \src "insn_blt.v:50.8-50.12"
  attribute \hdlname "checker_inst insn_spec cond"
  wire \checker_inst.insn_spec.cond
  attribute \src "rvfi_insn_check.sv:97.8-97.18"
  attribute \hdlname "checker_inst insn_pma_x"
  wire \checker_inst.insn_pma_x
  attribute \src "rvfi_insn_check.sv:26.34-26.38"
  attribute \keep 1
  attribute \hdlname "checker_inst insn"
  wire width 32 \checker_inst.insn
  attribute \src "rvfi_insn_check.sv:28.50-28.54"
  attribute \keep 1
  attribute \hdlname "checker_inst halt"
  wire \checker_inst.halt
  attribute \src "rvfi_insn_check.sv:16.8-16.13"
  attribute \hdlname "checker_inst clock"
  wire \checker_inst.clock
  attribute \src "rvfi_insn_check.sv:16.22-16.27"
  attribute \hdlname "checker_inst check"
  wire \checker_inst.check
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2673"
  wire width 5 \_witness_.anyseq_auto_setundef_cc_533_execute_2673
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2671"
  wire width 64 \_witness_.anyseq_auto_setundef_cc_533_execute_2671
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2669"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_2669
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2667"
  wire width 80 \_witness_.anyseq_auto_setundef_cc_533_execute_2667
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2665"
  wire width 64 \_witness_.anyseq_auto_setundef_cc_533_execute_2665
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2663"
  wire width 64 \_witness_.anyseq_auto_setundef_cc_533_execute_2663
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2661"
  wire width 64 \_witness_.anyseq_auto_setundef_cc_533_execute_2661
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2659"
  wire width 8 \_witness_.anyseq_auto_setundef_cc_533_execute_2659
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2657"
  wire width 64 \_witness_.anyseq_auto_setundef_cc_533_execute_2657
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2655"
  wire width 32 \_witness_.anyseq_auto_setundef_cc_533_execute_2655
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_2653"
  wire width 32 \_witness_.anyseq_auto_setundef_cc_533_execute_2653
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  wire $initstate$2_wire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3403.3-3409.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3403.3-3409.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_DATA[63:0]$635
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3403.3-3409.6"
  wire width 5 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_ADDR[4:0]$634
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509.30-3509.64"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$665_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1363_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1361_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1354_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1352_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1336_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1334_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1327_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1325_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3496.35-3496.44"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3496$662_DATA
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2350
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571.29-3571.50"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571$680_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568.30-3568.52"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568$679_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3493.3-3499.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3485.3-3491.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3485.3-3491.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_DATA[79:0]$653
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3485.3-3491.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_ADDR[0:0]$652
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549.52-2549.141"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549$445_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522.52-2522.143"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522$442_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638.61-2638.177"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638$453_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634.59-2634.158"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$451_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212.37-3212.96"
  wire width 4 $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212$597_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$615_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$611_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602_Y
  wire $flatten\wrapper.\cpu.$procmux$2158_CMP
  wire $flatten\wrapper.\cpu.$procmux$2157_CMP
  wire $flatten\wrapper.\cpu.$procmux$2156_CMP
  wire $flatten\wrapper.\cpu.$procmux$2155_CMP
  wire $flatten\wrapper.\cpu.$procmux$2154_CMP
  wire $flatten\wrapper.\cpu.$procmux$2148_CMP
  wire $flatten\wrapper.\cpu.$procmux$2147_CMP
  wire $flatten\wrapper.\cpu.$procmux$2146_CMP
  wire $flatten\wrapper.\cpu.$procmux$2145_CMP
  wire $flatten\wrapper.\cpu.$procmux$2144_CMP
  wire $flatten\wrapper.\cpu.$procmux$2143_CMP
  wire $flatten\wrapper.\cpu.$procmux$2142_CMP
  wire $flatten\wrapper.\cpu.$procmux$2141_CMP
  wire $flatten\wrapper.\cpu.$procmux$2140_CMP
  wire $flatten\wrapper.\cpu.$procmux$2139_CMP
  wire $flatten\wrapper.\cpu.$procmux$2138_CMP
  wire $flatten\wrapper.\cpu.$procmux$2137_CMP
  wire $flatten\wrapper.\cpu.$procmux$2136_CMP
  wire $flatten\wrapper.\cpu.$procmux$2135_CMP
  wire $flatten\wrapper.\cpu.$procmux$2134_CMP
  wire $flatten\wrapper.\cpu.$procmux$2133_CMP
  wire $flatten\wrapper.\cpu.$procmux$2132_CMP
  wire $flatten\wrapper.\cpu.$procmux$2131_CMP
  wire $flatten\wrapper.\cpu.$procmux$2130_CMP
  wire $flatten\wrapper.\cpu.$procmux$2129_CMP
  wire $flatten\wrapper.\cpu.$procmux$2128_CMP
  wire $flatten\wrapper.\cpu.$procmux$2127_CMP
  wire $flatten\wrapper.\cpu.$procmux$2126_CMP
  wire $flatten\wrapper.\cpu.$procmux$2125_CMP
  wire $flatten\wrapper.\cpu.$procmux$2124_CMP
  wire $flatten\wrapper.\cpu.$procmux$2123_CMP
  wire $flatten\wrapper.\cpu.$procmux$2122_CMP
  wire $flatten\wrapper.\cpu.$procmux$2121_CMP
  wire $flatten\wrapper.\cpu.$procmux$2120_CMP
  wire $flatten\wrapper.\cpu.$procmux$2048_CMP
  wire $flatten\wrapper.\cpu.$procmux$2047_CMP
  wire $flatten\wrapper.\cpu.$procmux$2044_CMP
  wire $flatten\wrapper.\cpu.$procmux$2043_CMP
  wire $flatten\wrapper.\cpu.$procmux$2042_CMP
  wire $flatten\wrapper.\cpu.$procmux$2041_CMP
  wire $flatten\wrapper.\cpu.$procmux$2040_CMP
  wire $flatten\wrapper.\cpu.$procmux$2039_CMP
  wire $flatten\wrapper.\cpu.$procmux$2019_CMP
  wire $flatten\wrapper.\cpu.$procmux$2018_CMP
  wire $flatten\wrapper.\cpu.$procmux$2017_CMP
  wire $flatten\wrapper.\cpu.$procmux$2016_CMP
  wire $flatten\wrapper.\cpu.$procmux$1928_Y
  wire $flatten\wrapper.\cpu.$procmux$1926_Y
  wire $flatten\wrapper.\cpu.$procmux$1918_Y
  wire $flatten\wrapper.\cpu.$procmux$1908_Y
  wire $flatten\wrapper.\cpu.$procmux$1906_Y
  wire $flatten\wrapper.\cpu.$procmux$1898_Y
  wire $flatten\wrapper.\cpu.$procmux$1896_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1882_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1879_Y
  wire width 16 $flatten\wrapper.\cpu.$procmux$1865_Y
  wire $flatten\wrapper.\cpu.$procmux$1851_Y
  wire $flatten\wrapper.\cpu.$procmux$1849_Y
  wire $flatten\wrapper.\cpu.$procmux$1847_Y
  wire width 4 $flatten\wrapper.\cpu.$procmux$1833_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1825_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1772_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1754_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.11-3233.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$625_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$616_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$607_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552.52-2552.141"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552$446_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525.52-2525.143"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525$443_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$612_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$603_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$610_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$601_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787.46-2787.95"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787$495_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784.46-2784.94"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784$494_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673.44-2673.118"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673$467_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.131-2424.190"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$405_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423.74-2423.125"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423$402_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.130-2310.195"
  wire $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$328_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.44-2745.143"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$476_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.97-2428.177"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$411_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157.131-3157.169"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$576_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848.126-2848.157"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$508_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653.170-2653.202"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$459_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315.85-2315.120"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315$336_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.99-2313.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$333_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.202-2310.227"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$330_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.91-2310.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$326_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157.51-3157.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$575_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849.58-2849.106"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849$512_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848.58-2848.158"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$509_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847.57-2847.118"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$505_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.43-2745.191"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$477_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.77-2745.142"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$475_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653.62-2653.203"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$460_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649.60-2649.159"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.34-2424.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$404_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.50-2310.196"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$329_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.51-2310.124"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$327_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685.44-2685.102"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$471_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679.44-2679.118"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679$469_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870.97-2870.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870$519_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869.97-2869.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869$517_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868.97-2868.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868$515_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670.44-2670.118"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670$466_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649.61-2649.113"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$455_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634.60-2634.111"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$450_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509.44-2509.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509$437_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.44-2508.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508$435_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492.48-2492.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$430_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.48-2491.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$428_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.60-2321.142"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$346_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.146-2321.228"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$344_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.232-2321.349"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$342_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.353-2321.455"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$340_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.11-3233.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$622_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$613_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$604_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555.52-2555.141"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555$447_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528.52-2528.143"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528$444_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243.41-3243.89"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243$628_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240.37-3240.68"
  wire width 4 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240$627_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215.36-3215.67"
  wire width 16 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215$598_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207.40-3207.81"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207$596_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449.49-2449.128"
  wire width 3 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449$418_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 32 $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$626
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 32 $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$618
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2646.3-2659.6"
  wire $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2631.3-2644.6"
  wire width 64 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2616.3-2629.6"
  wire width 5 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 32 $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$609
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2646.3-2659.6"
  wire $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2631.3-2644.6"
  wire width 64 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2616.3-2629.6"
  wire width 5 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 32 $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$600
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2386.3-2397.6"
  wire $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2646.3-2659.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2631.3-2644.6"
  wire width 64 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2616.3-2629.6"
  wire width 5 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3068.3-3076.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2386.3-2397.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3036.3-3044.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3016.3-3024.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 6 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 16 $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  wire width 32 $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$587
  attribute \src "insn_blt.v:52.23-52.76"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_blt.v:52$164_Y
  attribute \src "insn_blt.v:52.80-52.106"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$165_Y
  attribute \src "insn_blt.v:52.54-52.76"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$163_Y
  attribute \src "insn_blt.v:51.34-51.58"
  wire width 64 $flatten\checker_inst.\insn_spec.$add$insn_blt.v:51$158_Y
  wire $flatten\checker_inst.$procmux$976_Y
  wire $flatten\checker_inst.$procmux$971_Y
  wire $flatten\checker_inst.$procmux$913_Y
  wire $flatten\checker_inst.$procmux$908_Y
  wire $flatten\checker_inst.$procmux$850_Y
  wire $flatten\checker_inst.$procmux$845_Y
  wire $flatten\checker_inst.$procmux$787_Y
  wire $flatten\checker_inst.$procmux$782_Y
  wire $flatten\checker_inst.$procmux$724_Y
  wire $flatten\checker_inst.$procmux$719_Y
  wire $flatten\checker_inst.$procmux$1279_Y
  wire $flatten\checker_inst.$procmux$1271_Y
  wire $flatten\checker_inst.$procmux$1263_Y
  wire $flatten\checker_inst.$procmux$1261_Y
  wire $flatten\checker_inst.$procmux$1252_Y
  wire $flatten\checker_inst.$procmux$1250_Y
  wire $flatten\checker_inst.$procmux$1223_Y
  wire $flatten\checker_inst.$procmux$1165_Y
  wire $flatten\checker_inst.$procmux$1160_Y
  wire $flatten\checker_inst.$procmux$1102_Y
  wire $flatten\checker_inst.$procmux$1097_Y
  wire $flatten\checker_inst.$procmux$1039_Y
  wire $flatten\checker_inst.$procmux$1034_Y
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  attribute \src "rvfi_insn_check.sv:140.8-140.23"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$151_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$144_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$137_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$130_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$123_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$116_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$109_Y
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$102_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$99_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$148_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$141_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$134_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$127_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$120_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$113_Y
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$106_Y
  attribute \src "rvfi_insn_check.sv:181.48-181.73"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:181$94_Y
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
  attribute \src "rvfi_insn_check.sv:147.13-147.27"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$70_Y
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  attribute \src "rvfi_insn_check.sv:198.6-198.31"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:198$153_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$149_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$142_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$135_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$128_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$121_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$114_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$107_EN
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$100_EN
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  wire $eq$rvfi_testbench.sv:30$5_Y
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  wire width 8 $auto$wreduce.cc:514:run$2363
  wire $auto$opt_reduce.cc:137:opt_pmux$2362
  wire $auto$opt_reduce.cc:137:opt_pmux$2360
  wire $auto$opt_reduce.cc:137:opt_pmux$2358
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  wire width 8 $add$rvfi_testbench.sv:37$9_Y
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  wire width 8 $0\cycle_reg[7:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3399.46-3399.49"
  attribute \ram_style "distributed"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem"
  cell $mem_v2 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 64
    parameter \SIZE 32
    parameter \RD_WIDE_CONTINUATION 2'00
    parameter \RD_TRANSPARENCY_MASK 2'00
    parameter \RD_SRST_VALUE 128'x
    parameter \RD_PORTS 2
    parameter \RD_INIT_VALUE 128'x
    parameter \RD_COLLISION_X_MASK 2'00
    parameter \RD_CLK_POLARITY 2'00
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CE_OVER_SRST 2'00
    parameter \RD_ARST_VALUE 128'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem"
    parameter \INIT 2048'x
    parameter \ABITS 5
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_DATA[63:0]$635
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_ADDR[4:0]$634
    connect \RD_SRST 2'00
    connect \RD_EN 2'11
    connect \RD_DATA { \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1 }
    connect \RD_CLK 2'00
    connect \RD_ARST 2'00
    connect \RD_ADDR { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR }
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3380.1-3422.10"
  attribute \module_hdlname "IntRegFile"
  attribute \module "IntRegFile"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1140.14-1153.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile
    parameter \TYPE "module"
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3482.14-3482.23"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram"
  cell $mem_v2 \wrapper.cpu.coreArea_fetch_fifo.logic_ram
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 80
    parameter \SIZE 2
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_SRST_VALUE 80'x
    parameter \RD_PORTS 1
    parameter \RD_INIT_VALUE 80'x
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 80'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_fetch_fifo.logic_ram"
    parameter \INIT 160'x
    parameter \ABITS 1
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_DATA[79:0]$653
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_ADDR[0:0]$652
    connect \RD_SRST 1'0
    connect \RD_EN 1'1
    connect \RD_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3496$662_DATA
    connect \RD_CLK 1'0
    connect \RD_ARST 1'0
    connect \RD_ADDR \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3424.1-3602.10"
  attribute \module_hdlname "StreamFifo"
  attribute \module "StreamFifo"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1124.14-1139.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_fetch_fifo
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:7.1-3378.10"
  attribute \module_hdlname "CPU"
  attribute \module "CPU"
  attribute \hdlname "wrapper cpu"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:23.9-84.6"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:3.1-86.10"
  attribute \module_hdlname "rvfi_wrapper"
  attribute \module "rvfi_wrapper"
  attribute \cell_src "rvfi_testbench.sv:61.15-66.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper
    parameter \TYPE "module"
  end
  attribute \module_src "insn_blt.v:3.1-65.10"
  attribute \module_hdlname "rvfi_insn_blt"
  attribute \module "rvfi_insn_blt"
  attribute \hdlname "checker_inst insn_spec"
  attribute \cell_src "rvfi_insn_check.sv:71.17-95.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst.insn_spec
    parameter \TYPE "module"
  end
  attribute \module_src "rvfi_insn_check.sv:15.1-205.10"
  attribute \module_keep 1
  attribute \module_hdlname "rvfi_insn_check"
  attribute \module "rvfi_insn_check"
  attribute \cell_src "rvfi_testbench.sv:40.18-59.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst
    parameter \TYPE "module"
  end
  attribute \src "rvfi_insn_check.sv:141.5-141.23"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60"
  cell $assume \_witness_.check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:198$153_EN
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.6-198.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:198$153_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [7]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [6]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [5]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [4]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [3]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [2]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [1]
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [0]
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$149_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$151_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$142_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$144_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$135_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$137_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$128_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$130_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$121_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$123_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$114_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$116_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$107_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$109_Y
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$100_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$102_Y
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$149_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [7]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$142_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [6]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$135_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [5]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$128_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [4]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$121_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [3]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$114_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [2]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$107_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [1]
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$100_EN
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK [0]
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$99_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$148_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$141_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$134_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$127_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$120_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$113_Y
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$106_Y
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [0]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [7]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [6]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [5]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [4]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [3]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [2]
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [1]
  end
  attribute \src "rvfi_insn_check.sv:181.8-181.79"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:181$94_Y
  end
  attribute \src "rvfi_insn_check.sv:178.7-178.76"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  end
  attribute \src "rvfi_insn_check.sv:177.7-177.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  end
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  end
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  end
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  end
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  end
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  end
  attribute \src "rvfi_insn_check.sv:147.6-147.28"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$70_Y
  end
  attribute \src "rvfi_insn_check.sv:146.6-146.27"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  end
  attribute \src "rvfi_insn_check.sv:145.6-145.26"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65
    connect \EN 1'0
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  end
  attribute \src "rvfi_insn_check.sv:144.6-144.18"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64"
  cell $assert \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64
    connect \EN 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_testbench.sv:30.14-30.42"
  attribute \hdlname "_witness_ check_assume_rvfi_testbench_sv_30_4"
  cell $assume \_witness_.check_assume_rvfi_testbench_sv_30_4
    connect \EN 1'1
    connect \A $eq$rvfi_testbench.sv:30$5_Y
  end
  attribute \src "rvfi_testbench.sv:37.16-37.65"
  cell $mux $ternary$rvfi_testbench.sv:37$10
    parameter \WIDTH 8
    connect \Y $0\cycle_reg[7:0]
    connect \S \reset
    connect \B 8'00000001
    connect \A $add$rvfi_testbench.sv:37$9_Y
  end
  attribute \src "rvfi_testbench.sv:34.21-34.46"
  cell $mux $ternary$rvfi_testbench.sv:34$6
    parameter \WIDTH 8
    connect \Y \cycle
    connect \S \reset
    connect \B 8'00000000
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  cell $ff $procdff$2241
    parameter \WIDTH 8
    connect \Q \cycle_reg
    connect \D $0\cycle_reg[7:0]
  end
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  cell $ne $ne$rvfi_testbench.sv:37$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$2363 [0]
    connect \B 8'11111111
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:42.12-42.21"
  cell $lt $lt$rvfi_testbench.sv:42$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.reset
    connect \B 1'1
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  attribute \module_not_derived 1
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.10-3405.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.7-3407.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1424
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_ADDR[4:0]$634
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2673
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.10-3405.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.7-3407.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1418
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_DATA[63:0]$635
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2671
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.10-3405.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3405.7-3407.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1412
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63]
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3413.8-3413.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3413.5-3415.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1408
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3420.30-3420.76"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3420$649
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$405_Y
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509.30-3509.64"
  cell $xor $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$665
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$665_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3551.29-3551.56"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3551$677
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \A 2'10
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3511.33-3511.67"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3511$669
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.10-3487.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.7-3489.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1394
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_ADDR[0:0]$652
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2669
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.10-3487.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.7-3489.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1388
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_DATA[79:0]$653
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2667
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.10-3487.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3487.7-3489.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1382
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79]
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3495.10-3495.43|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3495.7-3497.10"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1376
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3496$662_DATA
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3503.8-3503.36|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3503.5-3505.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1374
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3525.8-3525.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3525.5-3527.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1371
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.10-3554.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.7-3589.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1366
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1363_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3573.12-3573.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3573.9-3576.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1363
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1363_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1361_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3567.12-3567.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3567.9-3569.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1361
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1361_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568$679_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.10-3554.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.7-3589.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1357
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1354_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3573.12-3573.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3573.9-3576.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1354
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1354_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1352_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3570.12-3570.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3570.9-3572.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1352
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1352_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571$680_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.10-3554.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.7-3589.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1339
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1336_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3580.12-3580.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3580.9-3582.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1336
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1336_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1334_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3577.12-3577.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3577.9-3579.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1334
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1334_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.10-3554.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3554.7-3589.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1330
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1327_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3586.12-3586.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3586.9-3588.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1327
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1327_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1325_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3583.12-3583.46|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3583.9-3585.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1325
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1325_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3493.3-3499.6"
  cell $anyinit $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2248
    parameter \WIDTH 80
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  cell $anyinit $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2247
    parameter \WIDTH 2
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  cell $anyinit $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2246
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  cell $anyinit $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2244
    parameter \WIDTH 2
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3552.3-3591.6"
  cell $anyinit $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2243
    parameter \WIDTH 2
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3519.40-3519.57"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3519$672
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3512.27-3512.43"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3512$670
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3548.48-3548.122"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3548$676
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3521.39-3521.95"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3521$673
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3513.26-3513.56"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3513$671
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3510.29-3510.60"
  cell $eq $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3510$668
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509.28-3509.83"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$667
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
    connect \A { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2350 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$665_Y [0] }
  end
  cell $not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$opt_expr.cc:716:replace_const_cells$2349
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2350
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3509$665_Y [1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571.29-3571.50"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571$680
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3571$680_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568.30-3568.52"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568$679
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3568$679_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549.52-2549.141"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549$445
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549$445_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522.52-2522.143"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522$442
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522$442_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2888.50-2888.191"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2888$521
    parameter \WIDTH 64
    connect \Y \checker_inst.pc_wdata
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \A \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849.57-2849.148"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849$513
    parameter \WIDTH 8
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WMASK
    connect \S $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849$512_Y
    connect \B \wrapper.cpu.coreArea_lsu_logic_rawWriteMask
    connect \A 8'00000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848.57-2848.201"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$510
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WDATA
    connect \S $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$509_Y
    connect \B \wrapper.cpu.coreArea_lsu_logic_rawStoreData
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847.56-2847.162"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$506
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_ADDR
    connect \S $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$505_Y
    connect \B \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638.61-2638.177"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638$453
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638$453_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$450_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634.59-2634.158"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$451
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$451_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$450_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509.43-2509.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509$438
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509$437_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.43-2508.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508$436
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508$435_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492.47-2492.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$431
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$430_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.47-2491.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$429
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$428_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:941.60-941.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:941$190
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:930.60-930.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:930$186
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212.37-3212.96"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212$597
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212$597_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
    connect \A \wrapper.cpu._zz_coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:964.60-964.172"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:964$197
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:963.60-963.168"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:963$196
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:955.60-955.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:955$194
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:954.60-954.166"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:954$193
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:928.60-928.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:928$185
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:927.60-927.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:927$184
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:921.59-921.171"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:921$181
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:920.59-920.159"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:920$180
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960.60-960.168"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960$195
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:951.60-951.166"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:951$192
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:926.60-926.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:926$183
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:919.59-919.159"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:919$179
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427.82-2427.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$410
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2426.82-2426.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2426$409
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$615
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$615_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$610_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$611
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$611_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$610_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$601_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2954.51-2954.142"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2954$537
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \A { \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid \wrapper.cpu.coreArea_fetch_rspArea_stalePacket }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363.68-2363.244"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363$384
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363.248-2363.426"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363$383
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [4]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363.430-2363.554"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363$382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [3]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363.558-2363.619"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363$381
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [2]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2358.226-2358.332"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2358$376
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0]
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349.259-2349.362"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$368
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2344.66-2344.171"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2344$365
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.57-2321.614"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$347
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$346_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$344_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$342_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$340_Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [8:5] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [2:0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1006.74-1006.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1006$235
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1005.74-1005.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1005$234
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 13
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2388.8-2388.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2388.5-2390.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2184
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391.8-2391.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391.5-2393.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2181
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394.8-2394.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394.5-2396.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2178
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \S \wrapper.cpu.when_scheduler_l153
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2401.8-2401.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2401.5-2403.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2175
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2408.8-2408.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2408.5-2410.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2172
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2415.8-2415.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2415.5-2417.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2169
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOAGU
    connect \S \wrapper.cpu.when_scheduler_l153
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2437.8-2437.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2437.5-2439.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2166
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2446.8-2446.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2446.5-2450.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2163
    parameter \WIDTH 3
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B 3'001
    connect \A $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449$418_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.53-2466.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2158_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2158_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2469.10-2469.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2157_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2157_CMP
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2472.10-2472.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2156_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2156_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2475.10-2475.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2155_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2155_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2478.10-2478.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2154_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2154_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2478.10-2478.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.5-2484.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2153
    parameter \WIDTH 64
    parameter \S_WIDTH 5
    connect \Y \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \S { $flatten\wrapper.\cpu.$procmux$2158_CMP $flatten\wrapper.\cpu.$procmux$2157_CMP $flatten\wrapper.\cpu.$procmux$2156_CMP $flatten\wrapper.\cpu.$procmux$2155_CMP $flatten\wrapper.\cpu.$procmux$2154_CMP }
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2665
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.8-2512.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.5-2514.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2150
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_intalu_aluNodeStage_result
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \B \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2663
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.56-2520.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2148_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2148_CMP
    connect \B 5'10110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2523.10-2523.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2147_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2147_CMP
    connect \B 5'10111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2526.10-2526.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2146_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2146_CMP
    connect \B 5'11000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2529.10-2529.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2145_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2145_CMP
    connect \B 5'10011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2532.10-2532.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2144_CMP
    connect \B 5'10100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2535.10-2535.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2143_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2143_CMP
    connect \B 5'10101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2538.10-2538.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2142_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2142_CMP
    connect \B 5'11001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2541.10-2541.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2141_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2141_CMP
    connect \B 5'11010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2544.10-2544.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2140_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2140_CMP
    connect \B 5'11011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2547.10-2547.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2139_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2139_CMP
    connect \B 6'100001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2550.10-2550.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2138_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2138_CMP
    connect \B 6'100100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553.10-2553.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2137_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2137_CMP
    connect \B 6'100101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2556.10-2556.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2136_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2136_CMP
    connect \B 5'11100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2559.10-2559.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2135_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2135_CMP
    connect \B 5'11110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2562.10-2562.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2134_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2134_CMP
    connect \B 6'100010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2565.10-2565.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2133_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2133_CMP
    connect \B 6'100011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568.10-2568.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2132_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2132_CMP
    connect \B 5'11101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2571.10-2571.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2131_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2131_CMP
    connect \B 5'11111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2574.10-2574.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2130_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2130_CMP
    connect \B 6'100000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.10-2577.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2129_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2129_CMP
    connect \B 6'110111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2580.10-2580.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2128_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2128_CMP
    connect \B 6'111000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2583.10-2583.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2127_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2127_CMP
    connect \B 6'110011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2586.10-2586.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2126_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2126_CMP
    connect \B 6'111001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589.10-2589.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2125_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2125_CMP
    connect \B 6'111010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592.10-2592.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2124_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2124_CMP
    connect \B 6'111011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2595.10-2595.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2123_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2123_CMP
    connect \B 6'110100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598.10-2598.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2122_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2122_CMP
    connect \B 6'110101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2601.10-2601.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2121_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2121_CMP
    connect \B 6'110110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604.10-2604.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2120_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2120_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2607.10-2607.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2613.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2118
    parameter \WIDTH 64
    parameter \S_WIDTH 30
    connect \Y \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \S { $flatten\wrapper.\cpu.$procmux$2148_CMP $flatten\wrapper.\cpu.$procmux$2147_CMP $flatten\wrapper.\cpu.$procmux$2146_CMP $flatten\wrapper.\cpu.$procmux$2145_CMP $flatten\wrapper.\cpu.$procmux$2144_CMP $flatten\wrapper.\cpu.$procmux$2143_CMP $flatten\wrapper.\cpu.$procmux$2142_CMP $flatten\wrapper.\cpu.$procmux$2141_CMP $flatten\wrapper.\cpu.$procmux$2140_CMP $flatten\wrapper.\cpu.$procmux$2139_CMP $flatten\wrapper.\cpu.$procmux$2138_CMP $flatten\wrapper.\cpu.$procmux$2137_CMP $flatten\wrapper.\cpu.$procmux$2136_CMP $flatten\wrapper.\cpu.$procmux$2135_CMP $flatten\wrapper.\cpu.$procmux$2134_CMP $flatten\wrapper.\cpu.$procmux$2133_CMP $flatten\wrapper.\cpu.$procmux$2132_CMP $flatten\wrapper.\cpu.$procmux$2131_CMP $flatten\wrapper.\cpu.$procmux$2130_CMP $flatten\wrapper.\cpu.$procmux$2129_CMP $flatten\wrapper.\cpu.$procmux$2128_CMP $flatten\wrapper.\cpu.$procmux$2127_CMP $flatten\wrapper.\cpu.$procmux$2126_CMP $flatten\wrapper.\cpu.$procmux$2125_CMP $flatten\wrapper.\cpu.$procmux$2124_CMP $flatten\wrapper.\cpu.$procmux$2123_CMP $flatten\wrapper.\cpu.$procmux$2122_CMP $flatten\wrapper.\cpu.$procmux$2121_CMP $flatten\wrapper.\cpu.$procmux$2120_CMP \wrapper.cpu.when_branch_l98 }
    connect \B { $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2522$442_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525$443_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528$444_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2549$445_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552$446_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555$447_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2661
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2618.8-2618.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2618.5-2620.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2115
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A 5'00000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2621.8-2621.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2621.5-2628.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2112
    parameter \WIDTH 5
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622.10-2622.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622.7-2624.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2107
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.10-2625.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.7-2627.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2101
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2633.8-2633.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2633.5-2635.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2097
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$451_Y
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2636.8-2636.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2636.5-2643.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2094
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2637.10-2637.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2637.7-2639.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2089
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2638$453_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2640.10-2640.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2640.7-2642.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2083
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2648.8-2648.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2648.5-2650.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2079
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2651.8-2651.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2651.5-2658.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2076
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2652.10-2652.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2652.7-2654.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2071
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$460_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2655.10-2655.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2655.7-2657.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2065
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456_Y
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2668.5-2690.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2056
    parameter \WIDTH 1
    parameter \S_WIDTH 6
    connect \Y \wrapper.cpu.coreArea_branch_logic_condition
    connect \S { $flatten\wrapper.\cpu.$procmux$2044_CMP $flatten\wrapper.\cpu.$procmux$2043_CMP $flatten\wrapper.\cpu.$procmux$2042_CMP $flatten\wrapper.\cpu.$procmux$2041_CMP $flatten\wrapper.\cpu.$procmux$2040_CMP $flatten\wrapper.\cpu.$procmux$2039_CMP }
    connect \B { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670$466_Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673$467_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679$469_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$471_Y }
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2694.56-2694.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2694.5-2702.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2053
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_target [0]
    connect \S $flatten\wrapper.\cpu.$procmux$2047_CMP
    connect \B 1'0
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 [0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2694.56-2694.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2694.5-2702.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2050
    parameter \WIDTH 63
    connect \Y \wrapper.cpu.coreArea_branch_logic_target [63:1]
    connect \S $flatten\wrapper.\cpu.$procmux$2047_CMP
    connect \B \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [63:1]
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 [63:1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2706.56-2706.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2706.5-2716.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2048_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2048_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2709.10-2709.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2706.5-2716.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2047_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2047_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2709.10-2709.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2706.5-2716.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2046
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isJump
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2362
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.56-2720.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2044_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2044_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.10-2723.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2043_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2043_CMP
    connect \B 3'110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2726.10-2726.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2042_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2042_CMP
    connect \B 3'111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2729.10-2729.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2041_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2041_CMP
    connect \B 4'1000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2732.10-2732.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2040_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2040_CMP
    connect \B 4'1001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2735.10-2735.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2039_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2039_CMP
    connect \B 4'1010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2735.10-2735.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.5-2742.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2038
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isBranch
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2360
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2768.10-2768.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2759.5-2775.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2032
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.LSU_isStore
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2358
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2785.10-2785.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2779.5-2792.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2027
    parameter \WIDTH 1
    parameter \S_WIDTH 3
    connect \Y \wrapper.cpu.coreArea_lsu_logic_misaligned
    connect \S { $flatten\wrapper.\cpu.$procmux$2018_CMP $flatten\wrapper.\cpu.$procmux$2017_CMP $flatten\wrapper.\cpu.$procmux$2016_CMP }
    connect \B { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [0] $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784$494_Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787$495_Y }
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2809.10-2809.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2800.5-2815.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2021
    parameter \WIDTH 8
    parameter \S_WIDTH 4
    connect \Y \wrapper.cpu.coreArea_lsu_logic_rawWriteMask
    connect \S { $flatten\wrapper.\cpu.$procmux$2019_CMP $flatten\wrapper.\cpu.$procmux$2018_CMP $flatten\wrapper.\cpu.$procmux$2017_CMP $flatten\wrapper.\cpu.$procmux$2016_CMP }
    connect \B 16977919
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2659
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.56-2822.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.5-2837.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2019_CMP
    connect \B 5'10000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2825.10-2825.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.5-2837.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2018_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2018_CMP
    connect \B 5'10001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2828.10-2828.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.5-2837.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2017_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2017_CMP
    connect \B 5'10010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2831.10-2831.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.5-2837.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2016_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2016_CMP
    connect \B 6'110010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2831.10-2831.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.5-2837.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2015
    parameter \WIDTH 64
    parameter \S_WIDTH 4
    connect \Y \wrapper.cpu.coreArea_lsu_logic_rawStoreData
    connect \S { $flatten\wrapper.\cpu.$procmux$2019_CMP $flatten\wrapper.\cpu.$procmux$2018_CMP $flatten\wrapper.\cpu.$procmux$2017_CMP $flatten\wrapper.\cpu.$procmux$2016_CMP }
    connect \B { 56'00000000000000000000000000000000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [7:0] 48'000000000000000000000000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [15:0] 32'00000000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0] \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_2657
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.8-2960.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.5-2962.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2012
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968.8-2968.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968.5-2970.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2009
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2976.8-2976.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2976.5-2978.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2006
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2984.8-2984.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2984.5-2986.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2003
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3018.8-3018.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3018.5-3020.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1992
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3021.8-3021.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3021.5-3023.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1989
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3028.8-3028.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3028.5-3030.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1986
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.8-3038.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.5-3040.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1983
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.8-3041.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.5-3043.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1980
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.8-3048.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.5-3050.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1977
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3070.8-3070.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3070.5-3072.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1971
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3073.8-3073.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3073.5-3075.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1968
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3080.8-3080.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3080.5-3082.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1965
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3101.8-3101.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3101.5-3103.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1962
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1957
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1949
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1941
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1931
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1928_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3266.12-3266.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3266.9-3268.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1928
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1928_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \A $flatten\wrapper.\cpu.$procmux$1926_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3263.12-3263.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3263.9-3265.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1926
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1926_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1921
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1918_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3260.12-3260.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3260.9-3262.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1918
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1918_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3257.12-3257.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3257.9-3259.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1916
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1911
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1908_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3254.12-3254.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3254.9-3256.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1908
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1908_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \A $flatten\wrapper.\cpu.$procmux$1906_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3251.12-3251.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3251.9-3253.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1906
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1906_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1901
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1898_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3248.12-3248.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3248.9-3250.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1898
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1898_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B 1'1
    connect \A $flatten\wrapper.\cpu.$procmux$1896_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3245.12-3245.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3245.9-3247.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1896
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1896_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1891
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1882_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3203.16-3203.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3203.13-3209.16"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1882
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1882_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B \wrapper.cpu.coreArea_branch_logic_target
    connect \A $flatten\wrapper.\cpu.$procmux$1879_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3206.18-3206.55|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3206.15-3208.18"
  cell $mux $flatten\wrapper.\cpu.$procmux$1879
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1879_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207$596_Y
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1874
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212$597_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1868
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
    connect \S \reset
    connect \B 16'0000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1865_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214.12-3214.39|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214.9-3216.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1865
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$procmux$1865_Y
    connect \S \wrapper.cpu.coreArea_fetch_flushPending
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215$598_Y
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1860
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1854
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1851_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3223.12-3223.35|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3223.9-3225.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1851
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1851_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1849_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3220.12-3220.50|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3220.9-3222.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1849
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1849_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1847_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3217.12-3217.34|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3217.9-3219.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1847
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1847_Y
    connect \S \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1842
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \S \reset
    connect \B 3'001
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1836
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$procmux$1833_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3239.12-3239.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3239.9-3241.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1833
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$procmux$1833_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240$627_Y
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1828
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1825_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242.12-3242.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242.9-3244.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1825
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1825_Y
    connect \S \checker_inst.rvfi_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243$628_Y
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1790
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$587
    connect \S \reset
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$626
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1775
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$600
    connect \S \reset
    connect \B \_witness_.anyseq_auto_setundef_cc_533_execute_2655
    connect \A $flatten\wrapper.\cpu.$procmux$1772_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3226.12-3226.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3226.9-3228.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1772
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1772_Y
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$607_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.10-3179.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.7-3281.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1757
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$609
    connect \S \reset
    connect \B \_witness_.anyseq_auto_setundef_cc_533_execute_2653
    connect \A $flatten\wrapper.\cpu.$procmux$1754_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3229.12-3229.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3229.9-3231.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1754
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1754_Y
    connect \S \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$616_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$600
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3232.12-3232.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3232.9-3234.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1736
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$618
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$625_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$609
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3236.12-3236.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3236.9-3238.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1727
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$626
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$618
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1677
    parameter \WIDTH 6
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1673
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1669
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1665
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1661
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1657
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1653
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.10-3294.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.7-3298.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1649
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3291.10-3291.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3291.7-3293.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1645
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3288.10-3288.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3288.7-3290.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1641
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B \wrapper.cpu.coreArea_pc_PC_cur
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1625
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.10-3294.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.7-3298.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1621
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1457
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1453
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1449
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1445
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.10-3299.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3299.7-3313.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1441
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.10-3294.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.7-3298.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1437
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2342
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_rvfiPlugin_order
    connect \D $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2341
    parameter \WIDTH 4
    connect \Q \wrapper.cpu.coreArea_currentEpoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2340
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_init_value
    connect \D $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2339
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
    connect \D $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$587
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2338
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2337
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_fetch_flushPending
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2336
    parameter \WIDTH 16
    connect \Q \wrapper.cpu.coreArea_fetch_epoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2335
    parameter \WIDTH 4
    connect \Q \wrapper.cpu.coreArea_fetch_inflight
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2334
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pc_PC_cur
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2333
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2332
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2331
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2330
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2329
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2328
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.3-3283.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2327
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2326
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2325
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2324
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2323
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2322
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2321
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2320
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2319
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2318
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2317
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2316
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2315
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2314
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2313
    parameter \WIDTH 6
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2312
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2311
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2310
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2309
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2308
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2307
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2306
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \D \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2305
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2304
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2303
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOAGU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOAGU
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2302
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2301
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2300
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2299
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2298
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2297
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2296
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2295
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2294
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2293
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2292
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \D \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2291
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \D \wrapper.cpu.coreArea_branch_logic_target
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2290
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2289
    parameter \WIDTH 8
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
    connect \D 8'00000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2288
    parameter \WIDTH 8
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WMASK
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2287
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
    connect \D 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2286
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_WDATA
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2285
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2280
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2279
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2278
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2276
    parameter \WIDTH 4
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2275
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2274
    parameter \WIDTH 64
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2273
    parameter \WIDTH 4
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2272
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2271
    parameter \WIDTH 4
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2270
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2269
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2268
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2267
    parameter \WIDTH 3
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2266
    parameter \WIDTH 6
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2265
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2264
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2263
    parameter \WIDTH 6
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2262
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2261
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2260
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2259
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2258
    parameter \WIDTH 1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOAGU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOAGU
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2257
    parameter \WIDTH 32
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2256
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.3-3375.6"
  cell $anyinit $flatten\wrapper.\cpu.$procdff$2255
    parameter \WIDTH 5
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.11-3233.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$625
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$625_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$622_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$616
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$616_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$615_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$613_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$607
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$607_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$604_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552.52-2552.141"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552$446
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552$446_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525.52-2525.143"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525$443
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525$443_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$612
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$612_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$611_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$603
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$603_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$602_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$610
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$610_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$601
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$601_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787.46-2787.95"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787$495
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2787$495_Y
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [2:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784.46-2784.94"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784$494
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784$494_Y
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2746.46-2746.90"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2746$479
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_misaligned
    connect \A \wrapper.cpu.coreArea_branch_logic_target [1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673.44-2673.118"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673$467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2673$467_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2456.33-2456.77"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2456$419
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l251
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.131-2424.190"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$405
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$405_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423.74-2423.125"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423$402
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423$402_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:918.59-918.150"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:918$178
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:915.59-915.170"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:915$177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2682.44-2682.101"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2682$470
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2676.44-2676.117"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2676$468
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.130-2310.195"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$328
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$328_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2860.55-2860.117"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2860$514
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP
    connect \B \wrapper.cpu.coreArea_lsu_logic_localTrap
    connect \A \wrapper.cpu.coreArea_branch_logic_willTrap
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.44-2745.143"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$476
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$476_Y
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$475_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_isJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.97-2428.177"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$411
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$411_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.46-2320.122"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320$339
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \B \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157.131-3157.169"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$576
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$576_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848.126-2848.157"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$508
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$508_Y
    connect \A \wrapper.cpu.coreArea_lsu_logic_misaligned
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653.170-2653.202"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$459
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$459_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_willTrap
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315.85-2315.120"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315$336
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315$336_Y
    connect \A \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.99-2313.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$333
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$333_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdFire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.202-2310.227"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$330
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$330_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.91-2310.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$326
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$326_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157.50-3157.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$577
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$576_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$575_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157.51-3157.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$575
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3157$575_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3150.52-3150.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3150$573
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3146.52-3146.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3146$572
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2938.68-2938.204"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2938$530
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$404_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2937.55-2937.145"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2937$528
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.rvfi_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870.57-2870.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870$520
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870$519_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869.57-2869.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869$518
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869$517_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868.57-2868.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868$516
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868$515_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849.58-2849.106"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849$512
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849$512_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$508_Y
    connect \A \wrapper.cpu.LSU_isStore
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848.58-2848.158"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$509
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$509_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2848$508_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$505_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847.57-2847.118"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$505
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2847$505_Y
    connect \B \wrapper.cpu.LSU_isStore
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOAGU
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2796.42-2796.86"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2796$496
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_lsu_logic_localTrap
    connect \B \wrapper.cpu.LSU_isStore
    connect \A \wrapper.cpu.coreArea_lsu_logic_misaligned
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2755.29-2755.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2755$489
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l90
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2748.63-2748.129"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2748$482
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$459_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2747.44-2747.108"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2747$480
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_willTrap
    connect \B \wrapper.cpu.coreArea_branch_logic_misaligned
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.42-2745.245"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$478
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_doJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$477_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.43-2745.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$477
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$477_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \A $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$476_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745.77-2745.142"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$475
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2745$475_Y
    connect \B \wrapper.cpu.coreArea_branch_logic_condition
    connect \A \wrapper.cpu.coreArea_branch_logic_isBranch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2661.29-2661.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2661$464
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_IntAlu_l77
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653.62-2653.203"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$460
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$460_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2653$459_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649.60-2649.159"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$456_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \A $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$455_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444.55-2444.147"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444$416
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.51-2428.178"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$412
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$411_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.33-2424.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$406
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$405_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$404_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.34-2424.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$404
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$404_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423.33-2423.126"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423$403
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2423$402_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315.48-2315.121"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315$337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315$336_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.60-2313.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$334
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$333_Y
    connect \A $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$326_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.49-2310.228"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$330_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$329_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.50-2310.196"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$329_Y
    connect \B $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$328_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$327_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.51-2310.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$327_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310$326_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685.44-2685.102"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$471
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$471_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679.44-2679.118"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679$469
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2679$469_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:999.73-999.200"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:999$232
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:998.71-998.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:998$230
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997.65-997.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997$228
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [2]
    connect \B 9'101011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997.151-997.233"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997$226
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1]
    connect \B 7'1011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997.236-997.318"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997$224
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [0]
    connect \B 5'11011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:996.64-996.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:996$222
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:995.63-995.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:995$220
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
    connect \B 7'1001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.64-991.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [8]
    connect \B 6'100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.150-991.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$215
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7]
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:3] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [1:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.236-991.355"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$213
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [6]
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.359-991.461"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$211
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [5]
    connect \B 9'101001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:990.63-990.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:990$210
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
    connect \B 5'10011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:989.63-989.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:989$208
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
    connect \B 7'1100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870.97-2870.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870$519
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870$519_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869.97-2869.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869$517
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869$517_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868.97-2868.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868$515
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868$515_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2756.29-2756.96"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2756$490
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l98
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670.44-2670.118"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670$466
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2670$466_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649.61-2649.113"
  cell $not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$455
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2649$455_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634.60-2634.111"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$450
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2634$450_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509.44-2509.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509$437
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509$437_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.44-2508.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508$435
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508$435_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492.48-2492.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$430
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$430_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.48-2491.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$428
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$428_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2443.60-2443.104"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2443$415
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2422.33-2422.108"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2422$401
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l153
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.33-2421.107"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$400
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l149
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2420.33-2420.108"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2420$399
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l145
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2362.67-2362.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2362$380
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2357.67-2357.140"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2357$375
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349.68-2349.148"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$371
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2]
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2348.63-2348.136"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2348$367
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.65-2343.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$364
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342.64-2342.144"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$362
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2337.62-2337.135"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2337$358
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2332.60-2332.133"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2332$354
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.60-2321.142"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$346
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$346_Y
    connect \B 5'10111
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.146-2321.228"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$344
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$344_Y
    connect \B 7'1101111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.232-2321.349"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$342_Y
    connect \B 8'11100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321.353-2321.455"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$340
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2321$340_Y
    connect \B 8'10010011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2314.47-2314.111"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2314$335
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 16
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
    connect \B \wrapper.cpu.coreArea_fetch_epoch
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118.76-1118.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118$322
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2]
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118.202-1118.328"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118$320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [1]
    connect \B 6'100100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118.331-1118.457"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1118$319
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [0]
    connect \B 6'101000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1117.75-1117.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1117$318
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1116.75-1116.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1116$316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1112.74-1112.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1112$313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90
    connect \B 5'11100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1111.74-1111.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1111$311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89
    connect \B 6'101010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1110.74-1110.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1110$309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1106.76-1106.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1106$306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5]
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1105.75-1105.204"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1105$305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113
    connect \B 5'11101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1104.75-1104.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1104$303
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1100.75-1100.199"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1100$300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3]
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1099.74-1099.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1099$299
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1098.74-1098.147"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1098$297
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1091.75-1091.201"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1091$294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1090.75-1090.204"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1090$293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1085.74-1085.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1085$290
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1084.74-1084.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1084$289
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1080.74-1080.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1080$286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59
    connect \B 3'110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1079.74-1079.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1079$284
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1069.75-1069.201"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1069$279
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102
    connect \B 4'1001
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1068.75-1068.204"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1068$278
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100
    connect \B 4'1101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1063.74-1063.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1063$275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1062.74-1062.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1062$274
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1057.74-1057.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1057$271
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1056.74-1056.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1056$270
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1052.74-1052.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1052$267
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1051.74-1051.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1051$266
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32
    connect \B 4'1110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1050.74-1050.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1050$265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1045.74-1045.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1045$262
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1044.74-1044.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1044$261
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1042.74-1042.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1042$259
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
    connect \B 3'110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1041.74-1041.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1041$258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1039.74-1039.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1039$256
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1038.74-1038.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1038$255
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1033.74-1033.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1033$252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1032.74-1032.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1032$251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24
    connect \B 5'10110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1018.74-1018.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1018$246
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1017.74-1017.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1017$245
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1015.74-1015.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1015$243
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1014.74-1014.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1014$242
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1011.74-1011.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1011$239
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1010.73-1010.196"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1010$238
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1009.73-1009.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1009$237
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
    connect \A { 25'0000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1002.74-1002.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1002$233
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.11-3233.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$622
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233$622_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$603_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$609
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230.11-3230.103"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$613
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$613_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3230$612_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$582[31:0]$600
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.11-3227.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$604
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$604_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227$603_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555.52-2555.141"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555$447
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555$447_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528.52-2528.143"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528$444
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528$444_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:977.68-977.129"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:977$202
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:976.66-976.122"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:976$201
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:967.60-967.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:967$198
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:945.60-945.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:945$191
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937.60-937.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937$189
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923.60-923.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923$182
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:912.57-912.168"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:912$176
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899.41-899.96"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899$175
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_fetch_inflight
    connect \B \wrapper.cpu.coreArea_fetch_cmdFire
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243.41-3243.89"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243$628
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243$628_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240.37-3240.68"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240$627
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240$627_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215.36-3215.67"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215$598
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215$598_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207.40-3207.81"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207$596
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207$596_Y
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449.49-2449.128"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449$418
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449$418_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \reg "ibus_resp_id"
  cell $anyseq $flatten\wrapper.$anyseq$17
    parameter \WIDTH 16
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \reg "ibus_resp_addr"
  cell $anyseq $flatten\wrapper.$anyseq$16
    parameter \WIDTH 64
    connect \Y \wrapper.ibus_resp_addr
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \reg "ibus_resp_data"
  cell $anyseq $flatten\wrapper.$anyseq$15
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \reg "ibus_resp_valid"
  cell $anyseq $flatten\wrapper.$anyseq$14
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "insn_blt.v:51.27-51.78"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_blt.v:51$160
    parameter \WIDTH 64
    connect \Y \checker_inst.spec_pc_wdata
    connect \S \checker_inst.insn_spec.cond
    connect \B $flatten\checker_inst.\insn_spec.$add$insn_blt.v:51$158_Y
    connect \A \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  end
  attribute \src "insn_blt.v:56.55-56.72"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$ne$insn_blt.v:56$168
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_trap
    connect \A \checker_inst.spec_pc_wdata [1:0]
  end
  attribute \src "insn_blt.v:50.15-50.64"
  cell $lt $flatten\checker_inst.\insn_spec.$lt$insn_blt.v:50$157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \checker_inst.insn_spec.cond
    connect \B \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "insn_blt.v:52.23-52.106"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_blt.v:52$166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$165_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_blt.v:52$164_Y
  end
  attribute \src "insn_blt.v:52.23-52.76"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_blt.v:52$164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_blt.v:52$164_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$163_Y
    connect \A \checker_inst.valid
  end
  attribute \src "insn_blt.v:52.80-52.106"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$165_Y
    connect \B 7'1100011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "insn_blt.v:52.54-52.76"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_blt.v:52$163_Y
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  end
  attribute \src "insn_blt.v:51.61-51.78"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_blt.v:51$159
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  end
  attribute \src "insn_blt.v:51.34-51.58"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_blt.v:51$158
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$add$insn_blt.v:51$158_Y
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:8] 1'0 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  end
  attribute \src "rvfi_insn_check.sv:69.54-69.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:69$25
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:68.54-68.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:68$22
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$981
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$121_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$976_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$976
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$976_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$971_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$971
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$971_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [3]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$918
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$128_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$913_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$913
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$913_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$908_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$908
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$908_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [4]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$855
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$135_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$850_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$850
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$850_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$845_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$845
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$845_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [5]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$792
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$142_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$787_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$787
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$787_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$782_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$782
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$782_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [6]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$729
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$149_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$724_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$724
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$724_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$719_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$719
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$719_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [7]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1311
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:198$153_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1284
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1279_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23|rvfi_insn_check.sv:163.6-164.30"
  cell $mux $flatten\checker_inst.$procmux$1279
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1279_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1276
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1271_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23|rvfi_insn_check.sv:166.6-167.30"
  cell $mux $flatten\checker_inst.$procmux$1271
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1271_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1268
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1263_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1263
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1263_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$1261_Y
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29|rvfi_insn_check.sv:170.7-171.42"
  cell $mux $flatten\checker_inst.$procmux$1261
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1261_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1257
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1252_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1252
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1252_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$1250_Y
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29|rvfi_insn_check.sv:173.7-174.42"
  cell $mux $flatten\checker_inst.$procmux$1250
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1250_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1228
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1223_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1223
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1223_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1170
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$100_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1165_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1165
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1165_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$1160_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$1160
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1160_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [0]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1107
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$107_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1102_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1102
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1102_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$1097_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$1097
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1097_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [1]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1044
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:189$114_EN
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B $flatten\checker_inst.$procmux$1039_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:169.10-169.20|rvfi_insn_check.sv:169.6-196.9"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1039
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1039_Y
    connect \S \checker_inst.spec_trap
    connect \B 1'0
    connect \A $flatten\checker_inst.$procmux$1034_Y
  end
  attribute \src "rvfi_insn_check.sv:188.21-188.33|rvfi_insn_check.sv:188.17-191.11"
  cell $mux $flatten\checker_inst.$procmux$1034
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1034_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK [2]
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
    connect \A \checker_inst.reset
  end
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59_Y
    connect \B \checker_inst.check
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
    connect \A \checker_inst.spec_trap
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$151_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [63:56]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [63:56]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$144_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [55:48]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [55:48]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$137_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [47:40]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [47:40]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$130
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$130_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [39:32]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [39:32]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$123_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [31:24]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [31:24]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$116_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [23:16]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [23:16]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$109
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$109_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [15:8]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [15:8]
  end
  attribute \src "rvfi_insn_check.sv:190.16-190.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$102
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:190$102_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [7:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA [7:0]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$99
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$99_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [7:0]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$148
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$148_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [63:56]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$141
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$141_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [55:48]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$134
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$134_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [47:40]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$127
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$127_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [39:32]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$120
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$120_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [31:24]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$113
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$113_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [23:16]
  end
  attribute \src "rvfi_insn_check.sv:187.16-187.63"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$106
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:187$106_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA [15:8]
  end
  attribute \src "rvfi_insn_check.sv:181.48-181.73"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:181$94
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:181$94_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  end
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
    connect \B \checker_inst.pc_wdata
    connect \A \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  end
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  end
  attribute \src "rvfi_insn_check.sv:147.13-147.27"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$70
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$70_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  end
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  end
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "rvfi_testbench.sv:54.12-54.23"
  cell $eq $eq$rvfi_testbench.sv:54$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.check
    connect \B 5'10100
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  cell $eq $eq$rvfi_testbench.sv:30$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$rvfi_testbench.sv:30$5_Y
    connect \B $initstate$2_wire
    connect \A \reset
  end
  cell $anyseq $auto$setundef.cc:533:execute$2673
    parameter \WIDTH 5
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2673
  end
  cell $anyseq $auto$setundef.cc:533:execute$2671
    parameter \WIDTH 64
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2671
  end
  cell $anyseq $auto$setundef.cc:533:execute$2669
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2669
  end
  cell $anyseq $auto$setundef.cc:533:execute$2667
    parameter \WIDTH 80
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2667
  end
  cell $anyseq $auto$setundef.cc:533:execute$2665
    parameter \WIDTH 64
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2665
  end
  cell $anyseq $auto$setundef.cc:533:execute$2663
    parameter \WIDTH 64
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2663
  end
  cell $anyseq $auto$setundef.cc:533:execute$2661
    parameter \WIDTH 64
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2661
  end
  cell $anyseq $auto$setundef.cc:533:execute$2659
    parameter \WIDTH 8
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2659
  end
  cell $anyseq $auto$setundef.cc:533:execute$2657
    parameter \WIDTH 64
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2657
  end
  cell $anyseq $auto$setundef.cc:533:execute$2655
    parameter \WIDTH 32
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2655
  end
  cell $anyseq $auto$setundef.cc:533:execute$2653
    parameter \WIDTH 32
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_2653
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2361
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2362
    connect \A { $flatten\wrapper.\cpu.$procmux$2048_CMP $flatten\wrapper.\cpu.$procmux$2047_CMP }
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2359
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2360
    connect \A { $flatten\wrapper.\cpu.$procmux$2044_CMP $flatten\wrapper.\cpu.$procmux$2043_CMP $flatten\wrapper.\cpu.$procmux$2042_CMP $flatten\wrapper.\cpu.$procmux$2041_CMP $flatten\wrapper.\cpu.$procmux$2040_CMP $flatten\wrapper.\cpu.$procmux$2039_CMP }
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2358
    connect \A { $flatten\wrapper.\cpu.$procmux$2019_CMP $flatten\wrapper.\cpu.$procmux$2018_CMP $flatten\wrapper.\cpu.$procmux$2017_CMP $flatten\wrapper.\cpu.$procmux$2016_CMP }
  end
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  cell $add $add$rvfi_testbench.sv:37$9
    parameter \Y_WIDTH 8
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $add$rvfi_testbench.sv:37$9_Y
    connect \B $auto$wreduce.cc:514:run$2363 [0]
    connect \A \cycle_reg
  end
  connect $auto$wreduce.cc:514:run$2363 [7:1] 7'0000000
  connect $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [78:0] { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3488$650_EN[79:0]$654 [79] }
  connect $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [62:0] { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3406$630_EN[63:0]$636 [63] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.ialign16 1'0
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  connect \checker_inst.insn_spec.insn_imm { \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \checker_inst.insn_spec.insn_opcode \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.insn_rs2 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.next_pc \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_spec.rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_rmask 8'00000000
  connect \checker_inst.insn_spec.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_wmask 8'00000000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr 5'00000
  connect \checker_inst.insn_spec.spec_rd_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.spec_trap \checker_inst.spec_trap
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \checker_inst.mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \checker_inst.mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \checker_inst.mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \checker_inst.pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rs2_rdata_or_zero \checker_inst.insn_spec.rvfi_rs2_rdata
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'10
  connect \checker_inst.rvfi_mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \checker_inst.rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \checker_inst.rvfi_mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \checker_inst.rvfi_mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \checker_inst.rvfi_mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \checker_inst.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \checker_inst.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_rmask 8'00000000
  connect \checker_inst.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_wmask 8'00000000
  connect \checker_inst.spec_rd_addr 5'00000
  connect \checker_inst.spec_rd_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'10
  connect \rvfi_mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \rvfi_mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \rvfi_mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \rvfi_mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.clock \clock
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_48 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_49 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_51 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_52 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_54 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_56 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_57 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [7:0]
  connect \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [15:0]
  connect \wrapper.cpu._zz__zz_coreArea_lsu_logic_rawStoreData_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1 16484
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101 1073758304
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104 16416
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107 1073758248
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110 16392
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_114 28768
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_115 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_116 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_117 8240
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_120 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0]
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_121 28708
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_122 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_123 1073741840
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_124 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 16'0000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_125 1073745920
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16 16424
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19 20504
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 24576
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25 1073758260
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 20480
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3 12388
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 12332
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34 4144
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 48
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40 4136
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 64
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46 20516
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 64
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 24612
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 24608
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58 24636
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 1073762356
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [11:4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [2:0] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65 36
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68 12288
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7 80
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 20544
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 8
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 20512
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 16'0000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80 1073741824
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 24616
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [13:6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [4:3] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95 100
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98 64
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_118 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_119 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 [2:0] }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu._zz_coreArea_branch_logic_target \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_3 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext { 2'00 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement }
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_1 { 3'000 \wrapper.cpu.coreArea_fetch_cmdFire }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_2 \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_3 { 3'000 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_4 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid { 2'00 \wrapper.cpu.coreArea_fetch_fifo.io_availability }
  connect \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz_coreArea_lsu_logic_effectiveAddr_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_lsu_logic_misaligned \wrapper.cpu.coreArea_lsu_logic_misaligned
  connect \wrapper.cpu._zz_coreArea_lsu_logic_rawStoreData \wrapper.cpu.coreArea_lsu_logic_rawStoreData
  connect \wrapper.cpu._zz_coreArea_lsu_logic_rawWriteMask \wrapper.cpu.coreArea_lsu_logic_rawWriteMask
  connect \wrapper.cpu._zz_coreArea_lsu_logic_storeData { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [2:0] 3'000 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [1:0] { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_3 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID 16511
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [2:0]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2 8211
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [4:3] { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6 28791
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:26] 11'00000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8 20499
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu.coreArea_branch_logic_imm \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_branch_logic_src1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src1U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_branch_logic_src2U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_dispatcher_hcs_hazards 4'0000
  connect \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear 1'0
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clk \clock
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_fetch_fifo.io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_reset \reset
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo_io_availability \wrapper.cpu.coreArea_fetch_fifo.io_availability
  connect \wrapper.cpu.coreArea_fetch_fifo_io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo_io_push_ready \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  connect \wrapper.cpu.coreArea_fetch_io_currentEpoch \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_fetch_io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready 1'1
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.coreArea_lsu_io_dBus_cmd_payload_address \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu.coreArea_lsu_io_dBus_cmd_payload_write 1'1
  connect \wrapper.cpu.coreArea_lsu_io_dBus_rsp_payload_data 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_lsu_io_dBus_rsp_valid 1'0
  connect \wrapper.cpu.coreArea_lsu_logic_byteOffset \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [2:0]
  connect \wrapper.cpu.coreArea_lsu_logic_effectiveAddr \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu.coreArea_pc_exception_valid 1'0
  connect \wrapper.cpu.coreArea_pc_flush_valid 1'0
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_pc_jump_payload_target \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_pc_jump_valid \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC \wrapper.cpu.coreArea_pc_PC_cur
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l150 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l150 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92 \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l144 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOAGU \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOAGU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_RDATA 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_LSU_MEM_RMASK 8'00000000
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready 1'1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl 2'10
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode 2'11
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_sext \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk \clock
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset \reset
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  connect \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_srcPlugin_wasReset 1'0
  connect \wrapper.cpu.io_clk \clock
  connect \wrapper.cpu.io_clkEnable 1'1
  connect \wrapper.cpu.io_dBus_cmd_payload_address \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu.io_dBus_cmd_payload_write 1'1
  connect \wrapper.cpu.io_dBus_rsp_payload_data 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_dBus_rsp_valid 1'0
  connect \wrapper.cpu.io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.io_iBus_cmd_ready 1'1
  connect \wrapper.cpu.io_iBus_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.io_iBus_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.io_iBus_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.io_iBus_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.io_iBus_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.io_reset \reset
  connect \wrapper.cpu.io_rvfi_halt 1'0
  connect \wrapper.cpu.io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_rvfi_intr 1'0
  connect \wrapper.cpu.io_rvfi_ixl 2'10
  connect \wrapper.cpu.io_rvfi_mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \wrapper.cpu.io_rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \wrapper.cpu.io_rvfi_mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \wrapper.cpu.io_rvfi_mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \wrapper.cpu.io_rvfi_mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \wrapper.cpu.io_rvfi_mode 2'11
  connect \wrapper.cpu.io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.when_CtrlLink_l191 \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  connect \wrapper.cpu.when_CtrlLink_l191_2 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.when_CtrlLink_l198 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.when_CtrlLink_l198_1 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  connect \wrapper.cpu.when_CtrlLink_l198_2 \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l144
  connect \wrapper.cpu.when_CtrlLink_l198_3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.when_CtrlLink_l198_4 \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l144
  connect \wrapper.cpu.when_IntAlu_l34 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.when_scheduler_l201 \wrapper.cpu.when_scheduler_l188
  connect \wrapper.ibus_resp_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.ibus_resp_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.ibus_resp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'10
  connect \wrapper.rvfi_mem_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_ADDR
  connect \wrapper.rvfi_mem_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RDATA
  connect \wrapper.rvfi_mem_rmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_RMASK
  connect \wrapper.rvfi_mem_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WDATA
  connect \wrapper.rvfi_mem_wmask \wrapper.cpu.coreArea_pipeline_ctrl_7_up_LSU_MEM_WMASK
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
end
