{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519159919073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519159919074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 13:51:58 2018 " "Processing started: Tue Feb 20 13:51:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519159919074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159919074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSR -c rsr " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSR -c rsr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159919074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519159919574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519159919575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alpha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alpha-alpha_arch " "Found design unit 1: alpha-alpha_arch" {  } { { "alpha.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/alpha.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alpha " "Found entity 1: alpha" {  } { { "alpha.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/alpha.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsr-rsr_arch " "Found design unit 1: rsr-rsr_arch" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929161 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsr " "Found entity 1: rsr" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lzc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lzc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc-behavioral " "Found design unit 1: lzc-behavioral" {  } { { "lzc.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/lzc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929179 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc " "Found entity 1: lzc" {  } { { "lzc.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/lzc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igy-igy_arch " "Found design unit 1: igy-igy_arch" {  } { { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929181 ""} { "Info" "ISGN_ENTITY_NAME" "1 igy " "Found entity 1: igy" {  } { { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929198 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Newton-Newton_arch " "Found design unit 1: Newton-Newton_arch" {  } { { "newton.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/newton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Newton " "Found entity 1: Newton" {  } { { "newton.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/newton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rsr " "Elaborating entity \"rsr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519159929234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igy igy:A0 " "Elaborating entity \"igy\" for hierarchy \"igy:A0\"" {  } { { "rsr.vhd" "A0" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929236 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yGuess igy.vhd(10) " "VHDL Signal Declaration warning at igy.vhd(10): used implicit default value for signal \"yGuess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519159929237 "|rsr|igy:A0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xA igy.vhd(37) " "Verilog HDL or VHDL warning at igy.vhd(37): object \"xA\" assigned a value but never read" {  } { { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519159929238 "|rsr|igy:A0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xBfromRom igy.vhd(40) " "Verilog HDL or VHDL warning at igy.vhd(40): object \"xBfromRom\" assigned a value but never read" {  } { { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519159929238 "|rsr|igy:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc igy:A0\|lzc:A0 " "Elaborating entity \"lzc\" for hierarchy \"igy:A0\|lzc:A0\"" {  } { { "igy.vhd" "A0" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b0 lzc.vhd(16) " "Verilog HDL or VHDL warning at lzc.vhd(16): object \"b0\" assigned a value but never read" {  } { { "lzc.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/lzc.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519159929257 "|rsr|igy:A0|lzc:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha igy:A0\|alpha:A1 " "Elaborating entity \"alpha\" for hierarchy \"igy:A0\|alpha:A1\"" {  } { { "igy.vhd" "A1" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom igy:A0\|rom:A2 " "Elaborating entity \"rom\" for hierarchy \"igy:A0\|rom:A2\"" {  } { { "igy.vhd" "A2" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram igy:A0\|rom:A2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "igy:A0\|rom:A2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "igy:A0\|rom:A2\|altsyncram:altsyncram_component " "Instantiated megafunction \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../MATLAB/rsqrt_table.mif " "Parameter \"init_file\" = \"../../MATLAB/rsqrt_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519159929709 ""}  } { { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519159929709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr24 " "Found entity 1: altsyncram_sr24" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519159929814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159929814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sr24 igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated " "Elaborating entity \"altsyncram_sr24\" for hierarchy \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Newton Newton:A1 " "Elaborating entity \"Newton\" for hierarchy \"Newton:A1\"" {  } { { "rsr.vhd" "A1" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159929866 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y newton.vhd(10) " "VHDL Signal Declaration warning at newton.vhd(10): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "newton.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/newton.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519159929874 "|rsr|Newton:A1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[0\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[1\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[2\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[3\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[4\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[5\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[6\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[7\] " "Synthesized away node \"igy:A0\|rom:A2\|altsyncram:altsyncram_component\|altsyncram_sr24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_sr24.tdf" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/db/altsyncram_sr24.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rom.vhd" 60 0 0 } } { "igy.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/igy.vhd" 48 0 0 } } { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159929964 "|rsr|igy:A0|rom:A2|altsyncram:altsyncram_component|altsyncram_sr24:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1519159929964 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1519159929964 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[11\] GND " "Pin \"y\[11\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[12\] GND " "Pin \"y\[12\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[13\] GND " "Pin \"y\[13\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[14\] GND " "Pin \"y\[14\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[15\] GND " "Pin \"y\[15\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[16\] GND " "Pin \"y\[16\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[17\] GND " "Pin \"y\[17\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[18\] GND " "Pin \"y\[18\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[19\] GND " "Pin \"y\[19\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[20\] GND " "Pin \"y\[20\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[21\] GND " "Pin \"y\[21\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[22\] GND " "Pin \"y\[22\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[23\] GND " "Pin \"y\[23\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[24\] GND " "Pin \"y\[24\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[25\] GND " "Pin \"y\[25\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[26\] GND " "Pin \"y\[26\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[27\] GND " "Pin \"y\[27\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[28\] GND " "Pin \"y\[28\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[29\] GND " "Pin \"y\[29\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[30\] GND " "Pin \"y\[30\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[31\] GND " "Pin \"y\[31\]\" is stuck at GND" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519159930449 "|rsr|y[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519159930449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519159930472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519159930588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519159930588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[16\] " "No output dependent on input pin \"x\[16\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[17\] " "No output dependent on input pin \"x\[17\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[18\] " "No output dependent on input pin \"x\[18\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[19\] " "No output dependent on input pin \"x\[19\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[20\] " "No output dependent on input pin \"x\[20\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[21\] " "No output dependent on input pin \"x\[21\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[22\] " "No output dependent on input pin \"x\[22\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[23\] " "No output dependent on input pin \"x\[23\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[24\] " "No output dependent on input pin \"x\[24\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[25\] " "No output dependent on input pin \"x\[25\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[26\] " "No output dependent on input pin \"x\[26\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[27\] " "No output dependent on input pin \"x\[27\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[28\] " "No output dependent on input pin \"x\[28\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[29\] " "No output dependent on input pin \"x\[29\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[30\] " "No output dependent on input pin \"x\[30\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[31\] " "No output dependent on input pin \"x\[31\]\"" {  } { { "rsr.vhd" "" { Text "C:/EELE466/GHC_DDC/Lab4/Quartus/RSR/rsr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519159930627 "|rsr|x[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519159930627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519159930628 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519159930628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519159930628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519159930646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 13:52:10 2018 " "Processing ended: Tue Feb 20 13:52:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519159930646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519159930646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519159930646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519159930646 ""}
