

================================================================
== Vivado HLS Report for 'computeS4_4'
================================================================
* Date:           Tue May  2 19:20:53 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.662|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4873|  4873|  4873|  4873| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+------+------+------+------+---------+
        |                           |                        |   Latency   |   Interval  | Pipeline|
        |          Instance         |         Module         |  min |  max |  min |  max |   Type  |
        +---------------------------+------------------------+------+------+------+------+---------+
        |FCMac_U0                   |FCMac                   |  4872|  4872|  4872|  4872|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |   514|   514|   514|   514|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |   258|   258|   258|   258|   none  |
        |ResizeStream_U0            |ResizeStream            |    81|    81|    81|    81|   none  |
        |Relu1D_NP_U0               |Relu1D_NP               |    66|    66|    66|    66|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |   513|   513|   513|   513|   none  |
        +---------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      25|     268|
|Instance         |      120|   8192|  231412|  139734|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      120|   8192|  231437|  140004|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       11|    910|      52|      64|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+--------+--------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|   FF   |   LUT  |
    +---------------------------+------------------------+---------+-------+--------+--------+
    |FCMac_U0                   |FCMac                   |      120|   8192|  230881|  138834|
    |Relu1D_NP_U0               |Relu1D_NP               |        0|      0|      15|     180|
    |ResizeStream_U0            |ResizeStream            |        0|      0|     148|     125|
    |ResizeStream_1_U0          |ResizeStream_1          |        0|      0|     155|     135|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |        0|      0|     106|     195|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |        0|      0|     107|     265|
    +---------------------------+------------------------+---------+-------+--------+--------+
    |Total                      |                        |      120|   8192|  231412|  139734|
    +---------------------------+------------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+------+-----+---------+
    |fc1_V_V_U     |        0|  5|  76|     2|   64|      128|
    |fc2_V_V_U     |        0|  5|  76|     2|   64|      128|
    |fc3_V_V_U     |        0|  5|  76|     2|   64|      128|
    |inn_V_V_U     |        0|  5|  20|     2|    8|       16|
    |outStr_V_V_U  |        0|  5|  20|     2|    8|       16|
    +--------------+---------+---+----+------+-----+---------+
    |Total         |        0| 25| 268|    10|  208|      416|
    +--------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input1_V_V_TDATA   |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID  |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY  | out |    1|    axis    |  input1_V_V  |    pointer   |
|s4_out_V_V_TDATA   | out |   64|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TVALID  | out |    1|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TREADY  |  in |    1|    axis    |  s4_out_V_V  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inn_V_V = alloca i8, align 1" [S4_4/Compute.cpp:87]   --->   Operation 15 'alloca' 'inn_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fc1_V_V = alloca i64, align 8" [S4_4/Compute.cpp:89]   --->   Operation 16 'alloca' 'fc1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fc2_V_V = alloca i64, align 8" [S4_4/Compute.cpp:91]   --->   Operation 17 'alloca' 'fc2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fc3_V_V = alloca i64, align 8" [S4_4/Compute.cpp:93]   --->   Operation 18 'alloca' 'fc3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outStr_V_V = alloca i8, align 1" [S4_4/Compute.cpp:101]   --->   Operation 19 'alloca' 'outStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %input1_V_V, i8* %inn_V_V)" [S4_4/Compute.cpp:107]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %input1_V_V, i8* %inn_V_V)" [S4_4/Compute.cpp:107]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i8* %inn_V_V, i64* %fc1_V_V)" [S4_4/Compute.cpp:139]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i8* %inn_V_V, i64* %fc1_V_V)" [S4_4/Compute.cpp:139]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @FCMac(i64* %fc1_V_V, i64* %fc2_V_V)" [S4_4/Compute.cpp:140]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @FCMac(i64* %fc1_V_V, i64* %fc2_V_V)" [S4_4/Compute.cpp:140]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D_NP(i64* %fc2_V_V, i64* %fc3_V_V)" [S4_4/Compute.cpp:141]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D_NP(i64* %fc2_V_V, i64* %fc3_V_V)" [S4_4/Compute.cpp:141]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i64* %fc3_V_V, i8* %outStr_V_V)" [S4_4/Compute.cpp:145]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i64* %fc3_V_V, i8* %outStr_V_V)" [S4_4/Compute.cpp:145]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s4_out_V_V)" [S4_4/Compute.cpp:147]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s4_out_V_V)" [S4_4/Compute.cpp:147]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str8) nounwind" [S4_4/Compute.cpp:109]   --->   Operation 32 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input1_V_V), !map !127"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %s4_out_V_V), !map !131"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @computeS4_4_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @inn_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str54, [1 x i8]* @p_str54, i32 2, i32 2, i8* %inn_V_V, i8* %inn_V_V)"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inn_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @fc1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str61, [1 x i8]* @p_str61, i32 2, i32 2, i64* %fc1_V_V, i64* %fc1_V_V)"   --->   Operation 38 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fc1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @fc2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str68, [1 x i8]* @p_str68, i32 2, i32 2, i64* %fc2_V_V, i64* %fc2_V_V)"   --->   Operation 40 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fc2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @fc3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str75, [1 x i8]* @p_str75, i32 2, i32 2, i64* %fc3_V_V, i64* %fc3_V_V)"   --->   Operation 42 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fc3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [1 x i8]* @p_str81)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @outStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str82, [1 x i8]* @p_str82, i32 2, i32 2, i8* %outStr_V_V, i8* %outStr_V_V)"   --->   Operation 44 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [S4_4/Compute.cpp:33]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %s4_out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [S4_4/Compute.cpp:34]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [S4_4/Compute.cpp:152]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s4_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bias25_m_weights_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias25_m_weights_V_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights25_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inn_V_V     (alloca              ) [ 001111111111111]
fc1_V_V     (alloca              ) [ 001111111111111]
fc2_V_V     (alloca              ) [ 001111111111111]
fc3_V_V     (alloca              ) [ 001111111111111]
outStr_V_V  (alloca              ) [ 001111111111111]
StgValue_21 (call                ) [ 000000000000000]
StgValue_23 (call                ) [ 000000000000000]
StgValue_25 (call                ) [ 000000000000000]
StgValue_27 (call                ) [ 000000000000000]
StgValue_29 (call                ) [ 000000000000000]
StgValue_31 (call                ) [ 000000000000000]
StgValue_32 (specdataflowpipeline) [ 000000000000000]
StgValue_33 (specbitsmap         ) [ 000000000000000]
StgValue_34 (specbitsmap         ) [ 000000000000000]
StgValue_35 (spectopmodule       ) [ 000000000000000]
empty       (specchannel         ) [ 000000000000000]
StgValue_37 (specinterface       ) [ 000000000000000]
empty_11    (specchannel         ) [ 000000000000000]
StgValue_39 (specinterface       ) [ 000000000000000]
empty_12    (specchannel         ) [ 000000000000000]
StgValue_41 (specinterface       ) [ 000000000000000]
empty_13    (specchannel         ) [ 000000000000000]
StgValue_43 (specinterface       ) [ 000000000000000]
empty_14    (specchannel         ) [ 000000000000000]
StgValue_45 (specinterface       ) [ 000000000000000]
StgValue_46 (specinterface       ) [ 000000000000000]
StgValue_47 (specinterface       ) [ 000000000000000]
StgValue_48 (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s4_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias25_m_weights_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias25_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias25_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias25_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias25_m_weights_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias25_m_weights_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias25_m_weights_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias25_m_weights_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias25_m_weights_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias25_m_weights_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias25_m_weights_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias25_m_weights_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias25_m_weights_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias25_m_weights_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias25_m_weights_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias25_m_weights_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias25_m_weights_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="bias25_m_weights_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="bias25_m_weights_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bias25_m_weights_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="bias25_m_weights_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="bias25_m_weights_V_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="bias25_m_weights_V_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias25_m_weights_V_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bias25_m_weights_V_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bias25_m_weights_V_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bias25_m_weights_V_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="bias25_m_weights_V_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="bias25_m_weights_V_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="bias25_m_weights_V_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="bias25_m_weights_V_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bias25_m_weights_V_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="bias25_m_weights_V_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="bias25_m_weights_V_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="bias25_m_weights_V_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bias25_m_weights_V_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="bias25_m_weights_V_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="bias25_m_weights_V_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="bias25_m_weights_V_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="bias25_m_weights_V_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="bias25_m_weights_V_40">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="bias25_m_weights_V_41">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="bias25_m_weights_V_42">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="bias25_m_weights_V_43">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="bias25_m_weights_V_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="bias25_m_weights_V_45">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="bias25_m_weights_V_46">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="bias25_m_weights_V_47">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="bias25_m_weights_V_48">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="bias25_m_weights_V_49">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="bias25_m_weights_V_50">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="bias25_m_weights_V_51">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="bias25_m_weights_V_52">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="bias25_m_weights_V_53">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="bias25_m_weights_V_54">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="bias25_m_weights_V_55">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="bias25_m_weights_V_56">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_56"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="bias25_m_weights_V_57">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="bias25_m_weights_V_58">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="bias25_m_weights_V_59">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="bias25_m_weights_V_60">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="bias25_m_weights_V_61">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="bias25_m_weights_V_62">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="bias25_m_weights_V_63">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias25_m_weights_V_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="weights25_m_weights_7">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="weights25_m_weights_6">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="weights25_m_weights_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="weights25_m_weights_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="weights25_m_weights_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="weights25_m_weights_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="weights25_m_weights_1">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="weights25_m_weights_s">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights25_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ResizeStream.1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthCo"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FCMac"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu1D_NP"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthCo.1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ResizeStream"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="computeS4_4_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inn_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStr_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="272" class="1004" name="inn_V_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inn_V_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="fc1_V_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_V_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fc2_V_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc2_V_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="fc3_V_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc3_V_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="outStr_V_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outStr_V_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_FCMac_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="5"/>
<pin id="295" dir="0" index="2" bw="64" slack="5"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="0" index="4" bw="8" slack="0"/>
<pin id="298" dir="0" index="5" bw="8" slack="0"/>
<pin id="299" dir="0" index="6" bw="8" slack="0"/>
<pin id="300" dir="0" index="7" bw="8" slack="0"/>
<pin id="301" dir="0" index="8" bw="8" slack="0"/>
<pin id="302" dir="0" index="9" bw="8" slack="0"/>
<pin id="303" dir="0" index="10" bw="8" slack="0"/>
<pin id="304" dir="0" index="11" bw="8" slack="0"/>
<pin id="305" dir="0" index="12" bw="7" slack="0"/>
<pin id="306" dir="0" index="13" bw="7" slack="0"/>
<pin id="307" dir="0" index="14" bw="7" slack="0"/>
<pin id="308" dir="0" index="15" bw="8" slack="0"/>
<pin id="309" dir="0" index="16" bw="8" slack="0"/>
<pin id="310" dir="0" index="17" bw="8" slack="0"/>
<pin id="311" dir="0" index="18" bw="7" slack="0"/>
<pin id="312" dir="0" index="19" bw="8" slack="0"/>
<pin id="313" dir="0" index="20" bw="8" slack="0"/>
<pin id="314" dir="0" index="21" bw="7" slack="0"/>
<pin id="315" dir="0" index="22" bw="7" slack="0"/>
<pin id="316" dir="0" index="23" bw="8" slack="0"/>
<pin id="317" dir="0" index="24" bw="8" slack="0"/>
<pin id="318" dir="0" index="25" bw="7" slack="0"/>
<pin id="319" dir="0" index="26" bw="7" slack="0"/>
<pin id="320" dir="0" index="27" bw="8" slack="0"/>
<pin id="321" dir="0" index="28" bw="8" slack="0"/>
<pin id="322" dir="0" index="29" bw="7" slack="0"/>
<pin id="323" dir="0" index="30" bw="8" slack="0"/>
<pin id="324" dir="0" index="31" bw="8" slack="0"/>
<pin id="325" dir="0" index="32" bw="8" slack="0"/>
<pin id="326" dir="0" index="33" bw="8" slack="0"/>
<pin id="327" dir="0" index="34" bw="8" slack="0"/>
<pin id="328" dir="0" index="35" bw="8" slack="0"/>
<pin id="329" dir="0" index="36" bw="7" slack="0"/>
<pin id="330" dir="0" index="37" bw="8" slack="0"/>
<pin id="331" dir="0" index="38" bw="8" slack="0"/>
<pin id="332" dir="0" index="39" bw="7" slack="0"/>
<pin id="333" dir="0" index="40" bw="7" slack="0"/>
<pin id="334" dir="0" index="41" bw="8" slack="0"/>
<pin id="335" dir="0" index="42" bw="8" slack="0"/>
<pin id="336" dir="0" index="43" bw="7" slack="0"/>
<pin id="337" dir="0" index="44" bw="8" slack="0"/>
<pin id="338" dir="0" index="45" bw="8" slack="0"/>
<pin id="339" dir="0" index="46" bw="8" slack="0"/>
<pin id="340" dir="0" index="47" bw="8" slack="0"/>
<pin id="341" dir="0" index="48" bw="7" slack="0"/>
<pin id="342" dir="0" index="49" bw="7" slack="0"/>
<pin id="343" dir="0" index="50" bw="7" slack="0"/>
<pin id="344" dir="0" index="51" bw="7" slack="0"/>
<pin id="345" dir="0" index="52" bw="8" slack="0"/>
<pin id="346" dir="0" index="53" bw="8" slack="0"/>
<pin id="347" dir="0" index="54" bw="7" slack="0"/>
<pin id="348" dir="0" index="55" bw="8" slack="0"/>
<pin id="349" dir="0" index="56" bw="8" slack="0"/>
<pin id="350" dir="0" index="57" bw="8" slack="0"/>
<pin id="351" dir="0" index="58" bw="8" slack="0"/>
<pin id="352" dir="0" index="59" bw="7" slack="0"/>
<pin id="353" dir="0" index="60" bw="7" slack="0"/>
<pin id="354" dir="0" index="61" bw="7" slack="0"/>
<pin id="355" dir="0" index="62" bw="7" slack="0"/>
<pin id="356" dir="0" index="63" bw="8" slack="0"/>
<pin id="357" dir="0" index="64" bw="7" slack="0"/>
<pin id="358" dir="0" index="65" bw="8" slack="0"/>
<pin id="359" dir="0" index="66" bw="8" slack="0"/>
<pin id="360" dir="0" index="67" bw="7" slack="0"/>
<pin id="361" dir="0" index="68" bw="7" slack="0"/>
<pin id="362" dir="0" index="69" bw="7" slack="0"/>
<pin id="363" dir="0" index="70" bw="7" slack="0"/>
<pin id="364" dir="0" index="71" bw="7" slack="0"/>
<pin id="365" dir="0" index="72" bw="7" slack="0"/>
<pin id="366" dir="0" index="73" bw="7" slack="0"/>
<pin id="367" dir="0" index="74" bw="7" slack="0"/>
<pin id="368" dir="1" index="75" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_StreamingDataWidthCo_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="9"/>
<pin id="445" dir="0" index="2" bw="8" slack="9"/>
<pin id="446" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_StreamingDataWidthCo_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="3"/>
<pin id="451" dir="0" index="2" bw="64" slack="3"/>
<pin id="452" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_ResizeStream_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="11"/>
<pin id="457" dir="0" index="2" bw="64" slack="0"/>
<pin id="458" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_Relu1D_NP_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="7"/>
<pin id="464" dir="0" index="2" bw="64" slack="7"/>
<pin id="465" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_ResizeStream_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="1"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="inn_V_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inn_V_V "/>
</bind>
</comp>

<comp id="480" class="1005" name="fc1_V_V_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="3"/>
<pin id="482" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="fc1_V_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="fc2_V_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="5"/>
<pin id="488" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="fc2_V_V "/>
</bind>
</comp>

<comp id="492" class="1005" name="fc3_V_V_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="7"/>
<pin id="494" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fc3_V_V "/>
</bind>
</comp>

<comp id="498" class="1005" name="outStr_V_V_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="9"/>
<pin id="500" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="outStr_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="275"><net_src comp="148" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="148" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="148" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="148" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="148" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="369"><net_src comp="154" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="292" pin=7"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="292" pin=8"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="292" pin=9"/></net>

<net id="377"><net_src comp="18" pin="0"/><net_sink comp="292" pin=10"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="292" pin=11"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="292" pin=12"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="292" pin=13"/></net>

<net id="381"><net_src comp="26" pin="0"/><net_sink comp="292" pin=14"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="292" pin=15"/></net>

<net id="383"><net_src comp="30" pin="0"/><net_sink comp="292" pin=16"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="292" pin=17"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="292" pin=18"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="292" pin=19"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="292" pin=20"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="292" pin=21"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="292" pin=22"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="292" pin=23"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="292" pin=24"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="292" pin=25"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="292" pin=26"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="292" pin=27"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="292" pin=28"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="292" pin=29"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="292" pin=30"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="292" pin=31"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="292" pin=32"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="292" pin=33"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="292" pin=34"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="292" pin=35"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="292" pin=36"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="292" pin=37"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="292" pin=38"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="292" pin=39"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="292" pin=40"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="292" pin=41"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="292" pin=42"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="292" pin=43"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="292" pin=44"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="292" pin=45"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="292" pin=46"/></net>

<net id="414"><net_src comp="92" pin="0"/><net_sink comp="292" pin=47"/></net>

<net id="415"><net_src comp="94" pin="0"/><net_sink comp="292" pin=48"/></net>

<net id="416"><net_src comp="96" pin="0"/><net_sink comp="292" pin=49"/></net>

<net id="417"><net_src comp="98" pin="0"/><net_sink comp="292" pin=50"/></net>

<net id="418"><net_src comp="100" pin="0"/><net_sink comp="292" pin=51"/></net>

<net id="419"><net_src comp="102" pin="0"/><net_sink comp="292" pin=52"/></net>

<net id="420"><net_src comp="104" pin="0"/><net_sink comp="292" pin=53"/></net>

<net id="421"><net_src comp="106" pin="0"/><net_sink comp="292" pin=54"/></net>

<net id="422"><net_src comp="108" pin="0"/><net_sink comp="292" pin=55"/></net>

<net id="423"><net_src comp="110" pin="0"/><net_sink comp="292" pin=56"/></net>

<net id="424"><net_src comp="112" pin="0"/><net_sink comp="292" pin=57"/></net>

<net id="425"><net_src comp="114" pin="0"/><net_sink comp="292" pin=58"/></net>

<net id="426"><net_src comp="116" pin="0"/><net_sink comp="292" pin=59"/></net>

<net id="427"><net_src comp="118" pin="0"/><net_sink comp="292" pin=60"/></net>

<net id="428"><net_src comp="120" pin="0"/><net_sink comp="292" pin=61"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="292" pin=62"/></net>

<net id="430"><net_src comp="124" pin="0"/><net_sink comp="292" pin=63"/></net>

<net id="431"><net_src comp="126" pin="0"/><net_sink comp="292" pin=64"/></net>

<net id="432"><net_src comp="128" pin="0"/><net_sink comp="292" pin=65"/></net>

<net id="433"><net_src comp="130" pin="0"/><net_sink comp="292" pin=66"/></net>

<net id="434"><net_src comp="132" pin="0"/><net_sink comp="292" pin=67"/></net>

<net id="435"><net_src comp="134" pin="0"/><net_sink comp="292" pin=68"/></net>

<net id="436"><net_src comp="136" pin="0"/><net_sink comp="292" pin=69"/></net>

<net id="437"><net_src comp="138" pin="0"/><net_sink comp="292" pin=70"/></net>

<net id="438"><net_src comp="140" pin="0"/><net_sink comp="292" pin=71"/></net>

<net id="439"><net_src comp="142" pin="0"/><net_sink comp="292" pin=72"/></net>

<net id="440"><net_src comp="144" pin="0"/><net_sink comp="292" pin=73"/></net>

<net id="441"><net_src comp="146" pin="0"/><net_sink comp="292" pin=74"/></net>

<net id="447"><net_src comp="158" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="152" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="160" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="2" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="156" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="150" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="0" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="272" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="483"><net_src comp="276" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="489"><net_src comp="280" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="495"><net_src comp="284" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="501"><net_src comp="288" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="454" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s4_out_V_V | {12 13 }
 - Input state : 
	Port: computeS4_4 : input1_V_V | {2 3 }
	Port: computeS4_4 : bias25_m_weights_V_0 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_1 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_2 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_3 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_4 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_5 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_6 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_7 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_8 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_9 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_10 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_11 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_12 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_13 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_14 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_15 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_16 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_17 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_18 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_19 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_20 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_21 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_22 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_23 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_24 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_25 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_26 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_27 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_28 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_29 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_30 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_31 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_32 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_33 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_34 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_35 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_36 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_37 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_38 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_39 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_40 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_41 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_42 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_43 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_44 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_45 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_46 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_47 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_48 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_49 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_50 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_51 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_52 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_53 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_54 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_55 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_56 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_57 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_58 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_59 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_60 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_61 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_62 | {6 7 }
	Port: computeS4_4 : bias25_m_weights_V_63 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_7 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_6 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_5 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_4 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_3 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_2 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_1 | {6 7 }
	Port: computeS4_4 : weights25_m_weights_s | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |          grp_FCMac_fu_292         |    64   |   8192  | 1210.44 |  278929 |  144137 |
|          | grp_StreamingDataWidthCo_1_fu_442 |    0    |    0    |  1.304  |   262   |   146   |
|   call   |  grp_StreamingDataWidthCo_fu_448  |    0    |    0    |  1.304  |   164   |    95   |
|          |      grp_ResizeStream_fu_454      |    0    |    0    |  1.304  |    76   |    35   |
|          |        grp_Relu1D_NP_fu_461       |    0    |    0    |    0    |    15   |    89   |
|          |     grp_ResizeStream_1_fu_467     |    0    |    0    |    0    |    18   |    29   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    64   |   8192  | 1214.35 |  279464 |  144531 |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
| bias25_m_weights_V_0|    0   |    7   |    1   |
| bias25_m_weights_V_1|    0   |    8   |    1   |
|bias25_m_weights_V_10|    0   |    7   |    1   |
|bias25_m_weights_V_11|    0   |    7   |    1   |
|bias25_m_weights_V_12|    0   |    8   |    1   |
|bias25_m_weights_V_13|    0   |    8   |    1   |
|bias25_m_weights_V_14|    0   |    8   |    1   |
|bias25_m_weights_V_15|    0   |    7   |    1   |
|bias25_m_weights_V_16|    0   |    8   |    1   |
|bias25_m_weights_V_17|    0   |    8   |    1   |
|bias25_m_weights_V_18|    0   |    7   |    1   |
|bias25_m_weights_V_19|    0   |    7   |    1   |
| bias25_m_weights_V_2|    0   |    8   |    1   |
|bias25_m_weights_V_20|    0   |    8   |    1   |
|bias25_m_weights_V_21|    0   |    8   |    1   |
|bias25_m_weights_V_22|    0   |    7   |    1   |
|bias25_m_weights_V_23|    0   |    7   |    1   |
|bias25_m_weights_V_24|    0   |    8   |    1   |
|bias25_m_weights_V_25|    0   |    8   |    1   |
|bias25_m_weights_V_26|    0   |    7   |    1   |
|bias25_m_weights_V_27|    0   |    8   |    1   |
|bias25_m_weights_V_28|    0   |    8   |    1   |
|bias25_m_weights_V_29|    0   |    8   |    1   |
| bias25_m_weights_V_3|    0   |    8   |    1   |
|bias25_m_weights_V_30|    0   |    8   |    1   |
|bias25_m_weights_V_31|    0   |    8   |    1   |
|bias25_m_weights_V_32|    0   |    8   |    1   |
|bias25_m_weights_V_33|    0   |    7   |    1   |
|bias25_m_weights_V_34|    0   |    8   |    1   |
|bias25_m_weights_V_35|    0   |    8   |    1   |
|bias25_m_weights_V_36|    0   |    7   |    1   |
|bias25_m_weights_V_37|    0   |    7   |    1   |
|bias25_m_weights_V_38|    0   |    8   |    1   |
|bias25_m_weights_V_39|    0   |    8   |    1   |
| bias25_m_weights_V_4|    0   |    8   |    1   |
|bias25_m_weights_V_40|    0   |    7   |    1   |
|bias25_m_weights_V_41|    0   |    8   |    1   |
|bias25_m_weights_V_42|    0   |    8   |    1   |
|bias25_m_weights_V_43|    0   |    8   |    1   |
|bias25_m_weights_V_44|    0   |    8   |    1   |
|bias25_m_weights_V_45|    0   |    7   |    1   |
|bias25_m_weights_V_46|    0   |    7   |    1   |
|bias25_m_weights_V_47|    0   |    7   |    1   |
|bias25_m_weights_V_48|    0   |    7   |    1   |
|bias25_m_weights_V_49|    0   |    8   |    1   |
| bias25_m_weights_V_5|    0   |    8   |    1   |
|bias25_m_weights_V_50|    0   |    8   |    1   |
|bias25_m_weights_V_51|    0   |    7   |    1   |
|bias25_m_weights_V_52|    0   |    8   |    1   |
|bias25_m_weights_V_53|    0   |    8   |    1   |
|bias25_m_weights_V_54|    0   |    8   |    1   |
|bias25_m_weights_V_55|    0   |    8   |    1   |
|bias25_m_weights_V_56|    0   |    7   |    1   |
|bias25_m_weights_V_57|    0   |    7   |    1   |
|bias25_m_weights_V_58|    0   |    7   |    1   |
|bias25_m_weights_V_59|    0   |    7   |    1   |
| bias25_m_weights_V_6|    0   |    8   |    1   |
|bias25_m_weights_V_60|    0   |    8   |    1   |
|bias25_m_weights_V_61|    0   |    7   |    1   |
|bias25_m_weights_V_62|    0   |    8   |    1   |
|bias25_m_weights_V_63|    0   |    8   |    1   |
| bias25_m_weights_V_7|    0   |    8   |    1   |
| bias25_m_weights_V_8|    0   |    8   |    1   |
| bias25_m_weights_V_9|    0   |    7   |    1   |
|weights25_m_weights_1|    7   |    0   |    0   |
|weights25_m_weights_2|    7   |    0   |    0   |
|weights25_m_weights_3|    7   |    0   |    0   |
|weights25_m_weights_4|    7   |    0   |    0   |
|weights25_m_weights_5|    7   |    0   |    0   |
|weights25_m_weights_6|    7   |    0   |    0   |
|weights25_m_weights_7|    7   |    0   |    0   |
|weights25_m_weights_s|    7   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   56   |   488  |   64   |
+---------------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  fc1_V_V_reg_480 |   64   |
|  fc2_V_V_reg_486 |   64   |
|  fc3_V_V_reg_492 |   64   |
|  inn_V_V_reg_474 |    8   |
|outStr_V_V_reg_498|    8   |
+------------------+--------+
|       Total      |   208  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   64   |  8192  |  1214  | 279464 | 144531 |
|   Memory  |   56   |    -   |    -   |   488  |   64   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   120  |  8192  |  1214  | 280160 | 144595 |
+-----------+--------+--------+--------+--------+--------+
