/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [11:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_54z;
  wire [8:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~((celloutsig_0_28z | celloutsig_0_26z) & (celloutsig_0_6z[0] | celloutsig_0_14z[2]));
  assign celloutsig_0_10z = ~((in_data[58] | celloutsig_0_7z[2]) & (celloutsig_0_2z | celloutsig_0_4z[1]));
  assign celloutsig_0_24z = ~((celloutsig_0_20z | celloutsig_0_11z) & (celloutsig_0_7z[0] | celloutsig_0_16z[10]));
  assign celloutsig_0_25z = ~((celloutsig_0_21z | celloutsig_0_1z[2]) & (celloutsig_0_6z[0] | celloutsig_0_19z));
  assign celloutsig_0_26z = ~((celloutsig_0_22z | celloutsig_0_6z[1]) & (celloutsig_0_23z[2] | celloutsig_0_4z[3]));
  reg [11:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 12'h000;
    else _08_ <= { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_31z };
  assign out_data[43:32] = _08_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= { in_data[142], celloutsig_1_7z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_7z = { celloutsig_0_6z[2], celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_2z[6:1], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_13z } / { 1'h1, celloutsig_1_14z[8], celloutsig_1_4z, _01_ };
  assign celloutsig_0_12z = { in_data[90:87], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z } / { 1'h1, in_data[63:57] };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_14z } / { 1'h1, celloutsig_0_13z[5:1] };
  assign celloutsig_1_5z = { in_data[168:164], celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[4:0] };
  assign celloutsig_0_1z = in_data[32:25] / { 1'h1, in_data[38:32] };
  assign celloutsig_0_27z = { celloutsig_0_13z[4:0], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_26z } / { 1'h1, celloutsig_0_23z[3:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[179:177] == in_data[149:147];
  assign celloutsig_1_11z = in_data[109:99] == in_data[112:102];
  assign celloutsig_0_18z = { celloutsig_0_13z[7:3], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z } == { celloutsig_0_1z[7:1], celloutsig_0_3z };
  assign celloutsig_0_22z = in_data[65:53] === { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_14z[1], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_22z } === { celloutsig_0_27z[16:9], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_4z[3], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z } === celloutsig_0_27z[14:3];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_2z } <= { celloutsig_0_8z[7:5], celloutsig_0_2z };
  assign celloutsig_1_1z = ! in_data[152:139];
  assign celloutsig_1_3z = ! { in_data[147], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_60z = celloutsig_0_54z[9:2] % { 1'h1, celloutsig_0_59z[7:2], celloutsig_0_46z };
  assign celloutsig_1_10z = { in_data[141:123], celloutsig_1_6z } % { 1'h1, in_data[184:168], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_10z[5:2], celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, in_data[108:105], _02_, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[75:74], celloutsig_0_2z, celloutsig_0_15z } % { 1'h1, in_data[48], celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_4z = - { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = - in_data[156:150];
  assign celloutsig_0_8z = - celloutsig_0_1z;
  assign celloutsig_1_13z = - celloutsig_1_7z;
  assign celloutsig_0_3z = - { celloutsig_0_1z[7:1], celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_23z[2:1], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_22z } !== { celloutsig_0_4z[7:2], celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_5z } !== { celloutsig_1_5z[4:3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[42:38], celloutsig_0_0z } !== celloutsig_0_1z[7:2];
  assign celloutsig_0_42z = ~ { celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_0_44z = ~ { _00_[8:7], celloutsig_0_33z };
  assign celloutsig_0_54z = ~ _00_;
  assign celloutsig_0_31z = ~ { celloutsig_0_3z[6], celloutsig_0_15z, celloutsig_0_28z };
  assign celloutsig_0_0z = | in_data[61:56];
  assign celloutsig_1_4z = | in_data[142:134];
  assign celloutsig_1_17z = | { _02_, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_19z = | { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_21z = | in_data[74:63];
  assign celloutsig_0_15z = ~^ celloutsig_0_7z[4:1];
  assign celloutsig_0_20z = ~^ { celloutsig_0_13z[8:3], celloutsig_0_17z };
  assign celloutsig_0_6z = { in_data[75:74], celloutsig_0_5z } >> { in_data[69:68], celloutsig_0_0z };
  assign celloutsig_0_59z = celloutsig_0_13z >> celloutsig_0_42z[10:2];
  assign celloutsig_0_9z = { in_data[82:81], celloutsig_0_5z } >> { celloutsig_0_7z[6:5], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_14z[7:1], celloutsig_1_3z, celloutsig_1_6z } >> { celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[25:18], celloutsig_0_5z } >> { celloutsig_0_3z[6:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_7z[13], celloutsig_0_9z } >> celloutsig_0_7z[13:10];
  assign celloutsig_0_69z = celloutsig_0_44z >>> { celloutsig_0_27z[16:15], celloutsig_0_66z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z } >>> { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_16z = in_data[68:49] >>> { celloutsig_0_12z[3:1], celloutsig_0_7z };
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_4z[0]) | in_data[73]);
  assign celloutsig_0_66z = ~((celloutsig_0_18z & celloutsig_0_60z[6]) | celloutsig_0_1z[4]);
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_2z[1]) | celloutsig_1_4z);
  assign { out_data[142:128], out_data[104:96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z };
endmodule
