LISTING FOR LOGIC DESCRIPTION FILE: 4X7SEGV3.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Dec 19 14:37:25 2023

  1:Name      6X7Seg;
  2:PartNo   6X7SegDriver;
  3:Date     01/10/2021;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1504isptqfp44;
 10:
 11:
 12:PROPERTY ATMEL {TDI_PULLUP = ON};
 13:PROPERTY ATMEL {TMS_PULLUP = ON};
 14:PROPERTY ATMEL {PREASSIGN = KEEP};
 15:
 16:/** Inputs **/
 17:
 18:Pin  37 = clk;
 19:Pin  [2,3,5,6] = [A0..3];
 20:Pin  [8,10,11,12] = [B0..3];
 21:Pin  [13,14,15,18] = [C0..3];
 22:Pin  [38,39,40,42] = [D0..3];
 23:
 24:/* low for 8 bit addrbus, high for 16 bit */
 25:
 26:/** Outputs **/
 27:Pin [23,25,27,28,30,31,33] = SEGA,SEGB,SEGC,SEGD,SEGE,SEGF,SEGG;
 28:Pin [19,20,21,22] = !LEA, !LEB, !LEC ,!LED ;
 29:
 30:
 31:Pinnode [0..0] = [icnt0..1];
 32:/*Fieed icount = [icnt0..1];*/
 33:
 34:/* ************* Declarations **********************/
 35:
 36:
 37:
 38:FIELD AADD = [A3,A2,A1,A0];
 39:FIELD BADD = [B3,B2,B1,B0];
 40:FIELD CADD = [C3,C2,C1,C0];
 41:FIELD DADD = [D3,D2,D1,D0];
 42:
 43:
 44:FIELD OUTPUT = [SEGA,SEGB,SEGC,SEGD,SEGE,SEGF,SEGG] ;
 45:
 46:/* Internal counter of which display we are driving */
 47:
 48:icnt0.D = !icnt0;
 49:
 50:icnt1.D = ((!icnt0 & icnt1)
 51:        # (icnt0 & !icnt1));
 52:
 53:icnt0.ck = clk;

LISTING FOR LOGIC DESCRIPTION FILE: 4X7SEGV3.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Dec 19 14:37:25 2023

 54:icnt1.ck = clk;
 55:
 56:/*
 57:Sequence icount {
 58:        present 0  next 1;
 59:        present 1  next 2;
 60:        present 2  next 3;
 61:        present 3  next 0;
 62:}
 63:
 64:icount.ck = clk;
 65:*/
 66:
 67:
 68:LEA = !icnt0 & !icnt1;
 69:LEB = icnt0 & !icnt1;
 70:LEC = !icnt0 & icnt1;
 71:LED = icnt0 & icnt1;
 72:
 73:
 74:
 75:/** Table mapping inputs to output **/
 76:
 77:/* Input is CLK CLK Value , Output is LEA, LEB, 7segs */
 78:
 79:/* For input A, LEA = 0, other = 1, driven segments = 1 */
 80:
 81:
 82:ASEGA= ((A0 & A1 & !A2 & A3)
 83:        # (!A0 & !A1 & A2 & !A3)
 84:        # (A0 & !A1 & A2 & A3)
 85:        # (A0 & !A1 & !A2 & !A3));
 86:
 87:ASEGB = ((!A0 & A1 & A2)
 88:        # (!A0 & A2 & A3)
 89:        # (A0 & !A1 & A2 & !A3)
 90:        # (A0 & A1 & A3));
 91:
 92:ASEGC = ((!A0 & !A2 & !A3 & A1)
 93:        # (A2 & A3 & A1)
 94:        # (!A0 & A2 & A3));
 95:
 96:ASEGD = ((!A0 & A1 & !A2 & A3)
 97:        # (A0 & !A1 & !A2)
 98:        # (A0 & A1 & A2)
 99:        # (!A0 & !A1 & A2 & !A3));
100:
101:ASEGE = ((A0 & !A1 & !A2)
102:        # (A0 & !A3)
103:        # (!A1 & A2 & !A3));
104:
105:ASEGF = ((A0 & !A2 & !A3)
106:        # (A1 & !A2 & !A3)
107:        # (A0 & A1 & !A3)

LISTING FOR LOGIC DESCRIPTION FILE: 4X7SEGV3.pld                     Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Dec 19 14:37:25 2023

108:        # (A0 & !A1 & A2 & A3));
109:
110:ASEGG = ((!A1 & A2 & A3 & !A0)
111:        # (A1 & A2 & !A3 & A0)
112:        # (!A1 & !A2 & !A3));
113:
114:
115:
116:
117:BSEGA= ((B0 & B1 & !B2 & B3)
118:        # (!B0 & !B1 &B2 & !B3)
119:        # (B0 & !B1 & B2 & B3)
120:        # (B0 & !B1 & !B2 & !B3));
121:
122:BSEGB = ((!B0 & B1 & B2)
123:        # (!B0 & B2 & B3)
124:        # (B0 & !B1 & B2 & !B3)
125:        # (B0 & B1 & B3));
126:
127:BSEGC = ((!B0 & !B2 & !B3 & B1)
128:        # (B2 & B3 & B1)
129:        # (!B0 & B2 & B3));
130:
131:BSEGD = ((!B0 & B1 & !B2 & B3)
132:        # (B0 & !B1 & !B2)
133:        # (B0 & B1 & B2)
134:        # (!B0 & !B1 & B2 & !B3));
135:
136:BSEGE = ((B0 & !B1 & !B2)
137:        # (B0 & !B3)
138:        # (!B1 & B2 & !B3));
139:
140:BSEGF = ((B0 & !B2 & !B3)
141:        # (B1 & !B2 & !B3)
142:        # (B0 & B1 & !B3)
143:        # (B0 & !B1 & B2 & B3));
144:
145:BSEGG = ((!B1 & B2 & B3 & !B0)
146:        # (B1 & B2 & !B3 &B0)
147:        # (!B1 & !B2 & !B3));
148:
149:
150:
151:CSEGA= ((C0 & C1 & !C2 & C3)
152:        # (!C0 & !C1 & C2 & !C3)
153:        # (C0 & !C1 & C2 & C3)
154:        # (C0 & !C1 & !C2 & !C3));
155:
156:CSEGB = ((!C0 & C1 & C2)
157:        # (!C0 & C2 & C3)
158:        # (C0 & !C1 & C2 & !C3)
159:        # (C0 & C1 & C3));
160:
161:CSEGC = ((!C0 & !C2 & !C3 & C1)

LISTING FOR LOGIC DESCRIPTION FILE: 4X7SEGV3.pld                     Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Dec 19 14:37:25 2023

162:        # (C2 & C3 & C1)
163:        # (!C0 & C2 & C3));
164:
165:CSEGD = ((!C0 & C1 & !C2 & C3)
166:        # (C0 & !C1 & !C2)
167:        # (C0 & C1 & C2)
168:        # (!C0 & !C1 & C2 & !C3));
169:
170:CSEGE = ((C0 & !C1 & !C2)
171:        # (C0 & !C3)
172:        # (!C1 & C2 & !C3));
173:
174:CSEGF = ((C0 & !C2 & !C3)
175:        # (C1 & !C2 & !C3)
176:        # (C0 & C1 & !C3)
177:        # (C0 & !C1 & C2 & C3));
178:
179:CSEGG = ((!C1 & C2 & C3 & !C0)
180:        # (C1 & C2 & !C3 & C0)
181:        # (!C1 & !C2 & !C3));
182:
183:
184:
185:
186:
187:DSEGA= ((D0 & D1 & !D2 & D3)
188:        # (!D0 & !D1 & D2 & !D3)
189:        # (D0 & !D1 & D2 & D3)
190:        # (D0 & !D1 & !D2 & !D3));
191:
192:DSEGB = ((!D0 & D1 & D2)
193:        # (!D0 & D2 & D3)
194:        # (D0 & !D1 & D2 & !D3)
195:        # (D0 & D1 & D3));
196:
197:DSEGC = ((!D0 & !D2 & !D3 & D1)
198:        # (D2 & D3 & D1)
199:        # (!D0 & D2 & D3));
200:
201:DSEGD = ((!D0 & D1 & !D2 & D3)
202:        # (D0 & !D1 & !D2)
203:        # (D0 & D1 & D2)
204:        # (!D0 & !D1 & D2 & !D3));
205:
206:DSEGE = ((D0 & !D1 & !D2)
207:        # (D0 & !D3)
208:        # (!D1 & D2 & !D3));
209:
210:DSEGF = ((D0 & !D2 & !D3)
211:        # (D1 & !D2 & !D3)
212:        # (D0 & D1 & !D3)
213:        # (D0 & !D1 & D2 & D3));
214:
215:DSEGG = ((!D1 & D2 & D3 & !D0)

LISTING FOR LOGIC DESCRIPTION FILE: 4X7SEGV3.pld                     Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Dec 19 14:37:25 2023

216:        # (D1 & D2 & !D3 & D0)
217:        # (!D1 & !D2 & !D3));
218:
219:
220:
221:SEGA = (!icnt0 & !icnt1 & !ASEGA)
222:        # ( icnt0 & !icnt1 & !BSEGA)
223:        # ( !icnt0 & icnt1 & !CSEGA)
224:        # ( icnt0 & icnt1 & !DSEGA);
225:
226:SEGB = (!icnt0 & !icnt1 & !ASEGB)
227:        # ( icnt0 & !icnt1 & !BSEGB)
228:        # ( !icnt0 & icnt1 & !CSEGB)
229:        # ( icnt0 & icnt1 & !DSEGB);
230:
231:SEGC = (!icnt0 & !icnt1 & !ASEGC)
232:        # ( icnt0 & !icnt1 & !BSEGC)
233:        # ( !icnt0 & icnt1 & !CSEGC     )
234:        # ( icnt0 & icnt1 & !DSEGC);
235:
236:SEGD = (!icnt0 & !icnt1 & !ASEGD)
237:        # ( icnt0 & !icnt1 & !BSEGD)
238:        # ( !icnt0 & icnt1 & !CSEGD)
239:        # ( icnt0 & icnt1 & !DSEGD);
240:
241:SEGE = (!icnt0 & !icnt1 & !ASEGE)
242:        # ( icnt0 & !icnt1 & !BSEGE)
243:        # ( !icnt0 & icnt1 & !CSEGE)
244:        # ( icnt0 & icnt1 & !DSEGE);
245:
246:SEGF = (!icnt0 & !icnt1 & !ASEGF)
247:        # ( icnt0 & !icnt1 & !BSEGF)
248:        # ( !icnt0 & icnt1 & !CSEGF)
249:        # ( icnt0 & icnt1 & !DSEGF);
250:
251:SEGG = (!icnt0 & !icnt1 & !ASEGG)
252:        # ( icnt0 & !icnt1 & !BSEGG)
253:        # ( !icnt0 & icnt1 & !CSEGG)
254:        # ( icnt0 & icnt1 & !DSEGG);
255:
256:/*
257:Total dedicated input used:     2/4     (50%)
258:Total I/O pins used             30/32   (93%)
259:Total Logic cells used          31/64   (48%)
260:Total Flip-Flop used            2/64    (3%)
261:Total Foldback logic used       0/64    (0%)
262:Total Nodes+FB/MCells           31/64   (48%)
263:Total cascade used              0
264:Total input pins                21
265:Total output pins               11
266:Total Pts                       125
267:
268:*/
269:



