module datamem (a,wd,clk,we,rd);
input [31:0] a,wd;
input clk,we;
output [31:0] rd;
reg [31:0] cache[63:0];
assign rd= cache[a[31:0]];

always @(posedge clk)
	if(we) cache[a[31:0]]<=wd;


endmodule