

================================================================
== Synthesis Summary Report of 'receiver'
================================================================
+ General Information: 
    * Date:           Mon May 13 18:48:30 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        receiver
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+
    |                 Modules                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |           |             |             |     |
    |                 & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+
    |+ receiver                              |  Timing|  -0.67|     1049|  8.392e+03|         -|     1050|     -|        no|  127 (45%)|  102 (46%)|  22376 (21%)|  22428 (42%)|    -|
    | + receiver_Pipeline_1                  |       -|   2.34|      237|  1.896e+03|         -|      237|     -|        no|          -|          -|     10 (~0%)|     57 (~0%)|    -|
    |  o Loop 1                              |       -|   5.84|      235|  1.880e+03|         1|        1|   236|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_2                  |       -|   2.34|      237|  1.896e+03|         -|      237|     -|        no|          -|          -|     10 (~0%)|     57 (~0%)|    -|
    |  o Loop 1                              |       -|   5.84|      235|  1.880e+03|         1|        1|   236|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_68_1    |       -|   0.67|      248|  1.984e+03|         -|      248|     -|        no|   30 (10%)|          -|    1092 (1%)|     89 (~0%)|    -|
    |  o VITIS_LOOP_68_1                     |       -|   5.84|      246|  1.968e+03|         3|        1|   244|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_79_2    |       -|   0.72|       99|    792.000|         -|       99|     -|        no|          -|          -|     62 (~0%)|     66 (~0%)|    -|
    |  o VITIS_LOOP_79_2                     |       -|   5.84|       97|    776.000|         3|        1|    96|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_142_9   |       -|   0.67|      248|  1.984e+03|         -|      248|     -|        no|          -|          -|    1092 (1%)|     89 (~0%)|    -|
    |  o VITIS_LOOP_142_9                    |       -|   5.84|      246|  1.968e+03|         3|        1|   244|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_91_3    |       -|   0.25|       53|    424.000|         -|       53|     -|        no|    1 (~0%)|    16 (7%)|    422 (~0%)|    395 (~0%)|    -|
    |  o VITIS_LOOP_91_3                     |      II|   5.84|       51|    408.000|         7|        4|    12|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_100_4   |       -|   1.38|        9|     72.000|         -|        9|     -|        no|          -|          -|    306 (~0%)|    470 (~0%)|    -|
    |  o VITIS_LOOP_100_4                    |       -|   5.84|        7|     56.000|         3|        1|     6|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_111_5   |       -|   1.38|        6|     48.000|         -|        6|     -|        no|          -|          -|    922 (~0%)|    487 (~0%)|    -|
    |  o VITIS_LOOP_111_5                    |       -|   5.84|        4|     32.000|         3|        1|     3|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_118_6   |       -|   1.38|       14|    112.000|         -|       14|     -|        no|          -|          -|     84 (~0%)|    486 (~0%)|    -|
    |  o VITIS_LOOP_118_6                    |       -|   5.84|       12|     96.000|         2|        1|    12|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_124_7   |       -|   1.38|        9|     72.000|         -|        9|     -|        no|          -|          -|     51 (~0%)|    118 (~0%)|    -|
    |  o VITIS_LOOP_124_7                    |       -|   5.84|        7|     56.000|         3|        1|     6|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_130_8   |       -|   1.38|        6|     48.000|         -|        6|     -|        no|          -|          -|    157 (~0%)|    131 (~0%)|    -|
    |  o VITIS_LOOP_130_8                    |       -|   5.84|        4|     32.000|         3|        1|     3|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_159_10  |       -|   0.25|      145|  1.160e+03|         -|      145|     -|        no|     8 (2%)|    16 (7%)|    2228 (2%)|    1235 (2%)|    -|
    |  o VITIS_LOOP_159_10                   |       -|   5.84|      143|  1.144e+03|         5|        1|   140|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_171_11  |       -|   0.45|       38|    304.000|         -|       38|     -|        no|          -|          -|    604 (~0%)|     886 (1%)|    -|
    |  o VITIS_LOOP_171_11                   |       -|   5.84|       36|    288.000|         3|        1|    35|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_181_12  |       -|   1.38|       21|    168.000|         -|       21|     -|        no|          -|          -|    636 (~0%)|     912 (1%)|    -|
    |  o VITIS_LOOP_181_12                   |       -|   5.84|       19|    152.000|         3|        1|    17|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_191_13  |       -|   1.17|       21|    168.000|         -|       21|     -|        no|          -|          -|    443 (~0%)|     603 (1%)|    -|
    |  o VITIS_LOOP_191_13                   |       -|   5.84|       19|    152.000|         3|        1|    17|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_201_14  |       -|   1.14|       12|     96.000|         -|       12|     -|        no|          -|          -|    456 (~0%)|     625 (1%)|    -|
    |  o VITIS_LOOP_201_14                   |       -|   5.84|       10|     80.000|         3|        1|     8|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_211_15  |       -|   1.11|       12|     96.000|         -|       12|     -|        no|          -|          -|    247 (~0%)|    353 (~0%)|    -|
    |  o VITIS_LOOP_211_15                   |       -|   5.84|       10|     80.000|         3|        1|     8|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_219_16  |       -|   1.08|       20|    160.000|         -|       20|     -|        no|          -|          -|    134 (~0%)|    194 (~0%)|    -|
    |  o VITIS_LOOP_219_16                   |       -|   5.84|       18|    144.000|         3|        1|    17|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_228_17  |       -|   1.05|       11|     88.000|         -|       11|     -|        no|          -|          -|     76 (~0%)|    129 (~0%)|    -|
    |  o VITIS_LOOP_228_17                   |       -|   5.84|        9|     72.000|         3|        1|     8|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_237_18  |       -|   1.00|        7|     56.000|         -|        7|     -|        no|          -|          -|    254 (~0%)|    150 (~0%)|    -|
    |  o VITIS_LOOP_237_18                   |       -|   5.84|        5|     40.000|         3|        1|     4|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_244_19  |       -|   1.27|        4|     32.000|         -|        4|     -|        no|          -|          -|    151 (~0%)|    343 (~0%)|    -|
    |  o VITIS_LOOP_244_19                   |       -|   5.84|        2|     16.000|         2|        1|     2|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_265_20  |       -|   0.09|      125|  1.000e+03|         -|      125|     -|        no|          -|   64 (29%)|    6525 (6%)|    1110 (2%)|    -|
    |  o VITIS_LOOP_265_20                   |      II|   5.84|      123|    984.000|        14|        8|    14|       yes|          -|          -|            -|            -|    -|
    | + receiver_Pipeline_VITIS_LOOP_276_21  |       -|   2.34|      226|  1.808e+03|         -|      226|     -|        no|          -|          -|     11 (~0%)|     92 (~0%)|    -|
    |  o VITIS_LOOP_276_21                   |       -|   5.84|      224|  1.792e+03|         2|        1|   224|       yes|          -|          -|            -|            -|    -|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| output_i  | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| output_q  | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input_r  | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| output_i | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| output_q | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input_r  | input_r      | interface |
| output_i | output_i     | interface |
| output_q | output_q     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| + receiver                             | 102 |        |               |     |        |         |
|   mul_18s_18s_34_1_1_U688              | 1   |        | mul_ln60      | mul | auto   | 0       |
|   mul_17s_18s_34_1_1_U689              | 1   |        | mul_ln61      | mul | auto   | 0       |
|   add_ln62_fu_2686_p2                  | -   |        | add_ln62      | add | fabric | 0       |
|   add_ln105_fu_2753_p2                 | -   |        | add_ln105     | add | fabric | 0       |
|   add_ln106_fu_2759_p2                 | -   |        | add_ln106     | add | fabric | 0       |
|   add_ln223_fu_3003_p2                 | -   |        | add_ln223     | add | fabric | 0       |
|   add_ln224_fu_3013_p2                 | -   |        | add_ln224     | add | fabric | 0       |
|   add_ln232_fu_3022_p2                 | -   |        | add_ln232     | add | fabric | 0       |
|   add_ln233_fu_3031_p2                 | -   |        | add_ln233     | add | fabric | 0       |
|   corr_accum_I_fu_3081_p2              | -   |        | corr_accum_I  | add | fabric | 0       |
|   corr_accum_Q_fu_3087_p2              | -   |        | corr_accum_Q  | add | fabric | 0       |
|   mul_24s_24s_48_3_1_U686              | 2   |        | mul_ln257     | mul | auto   | 2       |
|   mul_24s_24s_48_3_1_U687              | 2   |        | mul_ln257_1   | mul | auto   | 2       |
|   add_ln257_fu_3109_p2                 | -   |        | add_ln257     | add | fabric | 0       |
|   sub_ln257_fu_3149_p2                 | -   |        | sub_ln257     | sub | fabric | 0       |
|   add_ln257_1_fu_3163_p2               | -   |        | add_ln257_1   | add | fabric | 0       |
|   sub_ln257_3_fu_3184_p2               | -   |        | sub_ln257_3   | sub | fabric | 0       |
|   add_ln257_2_fu_3199_p2               | -   |        | add_ln257_2   | add | fabric | 0       |
|   sub_ln257_1_fu_3204_p2               | -   |        | sub_ln257_1   | sub | fabric | 0       |
|   add_ln257_3_fu_3301_p2               | -   |        | add_ln257_3   | add | fabric | 0       |
|  + receiver_Pipeline_1                 | 0   |        |               |     |        |         |
|    add_ln50_fu_55_p2                   | -   |        | add_ln50      | add | fabric | 0       |
|  + receiver_Pipeline_2                 | 0   |        |               |     |        |         |
|    add_ln51_fu_55_p2                   | -   |        | add_ln51      | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_68_1   | 0   |        |               |     |        |         |
|    add_ln70_fu_728_p2                  | -   |        | add_ln70      | add | fabric | 0       |
|    add_ln70_1_fu_734_p2                | -   |        | add_ln70_1    | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_79_2   | 0   |        |               |     |        |         |
|    add_ln79_fu_98_p2                   | -   |        | add_ln79      | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_142_9  | 0   |        |               |     |        |         |
|    add_ln144_fu_728_p2                 | -   |        | add_ln144     | add | fabric | 0       |
|    add_ln144_1_fu_734_p2               | -   |        | add_ln144_1   | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_91_3   | 16  |        |               |     |        |         |
|    mul_16s_18s_34_1_1_U8               | 1   |        | mul_ln93      | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U9               | 1   |        | mul_ln94      | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U10              | 1   |        | mul_ln93_1    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U11              | 1   |        | mul_ln94_1    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U12              | 1   |        | mul_ln93_2    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U13              | 1   |        | mul_ln94_2    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U14              | 1   |        | mul_ln93_3    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U15              | 1   |        | mul_ln94_3    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U16              | 1   |        | mul_ln93_4    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U17              | 1   |        | mul_ln94_4    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U18              | 1   |        | mul_ln93_5    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U19              | 1   |        | mul_ln94_5    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U20              | 1   |        | mul_ln93_6    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U21              | 1   |        | mul_ln94_6    | mul | auto   | 0       |
|    mul_16s_18s_34_1_1_U22              | 1   |        | mul_ln93_7    | mul | auto   | 0       |
|    mul_18s_16s_34_1_1_U23              | 1   |        | mul_ln94_7    | mul | auto   | 0       |
|    add_ln91_fu_844_p2                  | -   |        | add_ln91      | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_100_4  | 0   |        |               |     |        |         |
|    add_ln102_fu_805_p2                 | -   |        | add_ln102     | add | fabric | 0       |
|    add_ln102_1_fu_811_p2               | -   |        | add_ln102_1   | add | fabric | 0       |
|    add_ln102_2_fu_817_p2               | -   |        | add_ln102_2   | add | fabric | 0       |
|    add_ln102_3_fu_823_p2               | -   |        | add_ln102_3   | add | fabric | 0       |
|    add_ln102_4_fu_829_p2               | -   |        | add_ln102_4   | add | fabric | 0       |
|    add_ln102_5_fu_835_p2               | -   |        | add_ln102_5   | add | fabric | 0       |
|    add_ln102_6_fu_841_p2               | -   |        | add_ln102_6   | add | fabric | 0       |
|    add_ln102_7_fu_847_p2               | -   |        | add_ln102_7   | add | fabric | 0       |
|    add_ln103_fu_853_p2                 | -   |        | add_ln103     | add | fabric | 0       |
|    add_ln103_1_fu_859_p2               | -   |        | add_ln103_1   | add | fabric | 0       |
|    add_ln103_2_fu_865_p2               | -   |        | add_ln103_2   | add | fabric | 0       |
|    add_ln103_3_fu_871_p2               | -   |        | add_ln103_3   | add | fabric | 0       |
|    add_ln103_4_fu_877_p2               | -   |        | add_ln103_4   | add | fabric | 0       |
|    add_ln103_5_fu_883_p2               | -   |        | add_ln103_5   | add | fabric | 0       |
|    add_ln103_6_fu_889_p2               | -   |        | add_ln103_6   | add | fabric | 0       |
|    add_ln103_7_fu_895_p2               | -   |        | add_ln103_7   | add | fabric | 0       |
|    add_ln100_fu_794_p2                 | -   |        | add_ln100     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_111_5  | 0   |        |               |     |        |         |
|    filt_2_I_1_32_fu_1169_p2            | -   |        | filt_2_I_1_32 | add | fabric | 0       |
|    filt_2_I_1_33_fu_1206_p2            | -   |        | filt_2_I_1_33 | add | fabric | 0       |
|    filt_2_I_1_34_fu_1212_p2            | -   |        | filt_2_I_1_34 | add | fabric | 0       |
|    filt_2_I_1_35_fu_1218_p2            | -   |        | filt_2_I_1_35 | add | fabric | 0       |
|    filt_2_I_1_36_fu_1224_p2            | -   |        | filt_2_I_1_36 | add | fabric | 0       |
|    filt_2_I_1_37_fu_1230_p2            | -   |        | filt_2_I_1_37 | add | fabric | 0       |
|    filt_2_I_1_38_fu_1236_p2            | -   |        | filt_2_I_1_38 | add | fabric | 0       |
|    filt_2_I_1_39_fu_1242_p2            | -   |        | filt_2_I_1_39 | add | fabric | 0       |
|    filt_2_Q_1_32_fu_1200_p2            | -   |        | filt_2_Q_1_32 | add | fabric | 0       |
|    filt_2_Q_1_33_fu_1248_p2            | -   |        | filt_2_Q_1_33 | add | fabric | 0       |
|    filt_2_Q_1_34_fu_1254_p2            | -   |        | filt_2_Q_1_34 | add | fabric | 0       |
|    filt_2_Q_1_35_fu_1260_p2            | -   |        | filt_2_Q_1_35 | add | fabric | 0       |
|    filt_2_Q_1_36_fu_1266_p2            | -   |        | filt_2_Q_1_36 | add | fabric | 0       |
|    filt_2_Q_1_37_fu_1272_p2            | -   |        | filt_2_Q_1_37 | add | fabric | 0       |
|    filt_2_Q_1_38_fu_1278_p2            | -   |        | filt_2_Q_1_38 | add | fabric | 0       |
|    filt_2_Q_1_39_fu_1284_p2            | -   |        | filt_2_Q_1_39 | add | fabric | 0       |
|    add_ln111_fu_1158_p2                | -   |        | add_ln111     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_118_6  | 0   |        |               |     |        |         |
|    filt_3_I_d0                         | -   |        | add_ln119     | add | fabric | 0       |
|    filt_3_Q_d0                         | -   |        | add_ln120     | add | fabric | 0       |
|    add_ln118_fu_770_p2                 | -   |        | add_ln118     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_124_7  | 0   |        |               |     |        |         |
|    add_ln125_fu_173_p2                 | -   |        | add_ln125     | add | fabric | 0       |
|    add_ln126_fu_179_p2                 | -   |        | add_ln126     | add | fabric | 0       |
|    add_ln124_fu_162_p2                 | -   |        | add_ln124     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_130_8  | 0   |        |               |     |        |         |
|    filt_5_I_1_4_fu_239_p2              | -   |        | filt_5_I_1_4  | add | fabric | 0       |
|    filt_5_Q_1_4_fu_255_p2              | -   |        | filt_5_Q_1_4  | add | fabric | 0       |
|    add_ln130_fu_228_p2                 | -   |        | add_ln130     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_159_10 | 16  |        |               |     |        |         |
|    add_ln161_fu_1143_p2                | -   |        | add_ln161     | add | fabric | 0       |
|    mul_17s_18s_34_1_1_U273             | 1   |        | mul_ln161     | mul | auto   | 0       |
|    add_ln161_1_fu_1164_p2              | -   |        | add_ln161_1   | add | fabric | 0       |
|    add_ln161_2_fu_1185_p2              | -   |        | add_ln161_2   | add | fabric | 0       |
|    add_ln161_3_fu_1206_p2              | -   |        | add_ln161_3   | add | fabric | 0       |
|    add_ln159_fu_1227_p2                | -   |        | add_ln159     | add | fabric | 0       |
|    add_ln161_4_fu_1253_p2              | -   |        | add_ln161_4   | add | fabric | 0       |
|    add_ln159_1_fu_1274_p2              | -   |        | add_ln159_1   | add | fabric | 0       |
|    add_ln161_5_fu_1300_p2              | -   |        | add_ln161_5   | add | fabric | 0       |
|    add_ln159_2_fu_1321_p2              | -   |        | add_ln159_2   | add | fabric | 0       |
|    add_ln161_6_fu_1347_p2              | -   |        | add_ln161_6   | add | fabric | 0       |
|    add_ln159_3_fu_1368_p2              | -   |        | add_ln159_3   | add | fabric | 0       |
|    add_ln161_7_fu_1394_p2              | -   |        | add_ln161_7   | add | fabric | 0       |
|    mul_18s_17s_34_1_1_U274             | 1   |        | mul_ln161_1   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U275             | 1   |        | mul_ln161_2   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U276             | 1   |        | mul_ln161_3   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U277             | 1   |        | mul_ln161_4   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U278             | 1   |        | mul_ln161_5   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U279             | 1   |        | mul_ln161_6   | mul | auto   | 0       |
|    mul_17s_18s_34_1_1_U280             | 1   |        | mul_ln161_7   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U265             | 1   |        | mul_ln162     | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U266             | 1   |        | mul_ln162_1   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U267             | 1   |        | mul_ln162_2   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U268             | 1   |        | mul_ln162_3   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U269             | 1   |        | mul_ln162_4   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U270             | 1   |        | mul_ln162_5   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U271             | 1   |        | mul_ln162_6   | mul | auto   | 0       |
|    mul_18s_17s_34_1_1_U272             | 1   |        | mul_ln162_7   | mul | auto   | 0       |
|    add_ln159_4_fu_1415_p2              | -   |        | add_ln159_4   | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_171_11 | 0   |        |               |     |        |         |
|    add_ln173_fu_1485_p2                | -   |        | add_ln173     | add | fabric | 0       |
|    add_ln173_1_fu_1491_p2              | -   |        | add_ln173_1   | add | fabric | 0       |
|    add_ln173_2_fu_1497_p2              | -   |        | add_ln173_2   | add | fabric | 0       |
|    add_ln173_3_fu_1503_p2              | -   |        | add_ln173_3   | add | fabric | 0       |
|    add_ln173_4_fu_1509_p2              | -   |        | add_ln173_4   | add | fabric | 0       |
|    add_ln173_5_fu_1515_p2              | -   |        | add_ln173_5   | add | fabric | 0       |
|    add_ln173_6_fu_1521_p2              | -   |        | add_ln173_6   | add | fabric | 0       |
|    add_ln173_7_fu_1527_p2              | -   |        | add_ln173_7   | add | fabric | 0       |
|    add_ln173_8_fu_1533_p2              | -   |        | add_ln173_8   | add | fabric | 0       |
|    add_ln173_9_fu_1539_p2              | -   |        | add_ln173_9   | add | fabric | 0       |
|    add_ln173_10_fu_1545_p2             | -   |        | add_ln173_10  | add | fabric | 0       |
|    add_ln173_11_fu_1551_p2             | -   |        | add_ln173_11  | add | fabric | 0       |
|    add_ln173_12_fu_1557_p2             | -   |        | add_ln173_12  | add | fabric | 0       |
|    add_ln173_13_fu_1563_p2             | -   |        | add_ln173_13  | add | fabric | 0       |
|    add_ln173_14_fu_1569_p2             | -   |        | add_ln173_14  | add | fabric | 0       |
|    add_ln173_15_fu_1575_p2             | -   |        | add_ln173_15  | add | fabric | 0       |
|    add_ln174_fu_1581_p2                | -   |        | add_ln174     | add | fabric | 0       |
|    add_ln174_1_fu_1587_p2              | -   |        | add_ln174_1   | add | fabric | 0       |
|    add_ln174_2_fu_1593_p2              | -   |        | add_ln174_2   | add | fabric | 0       |
|    add_ln174_3_fu_1599_p2              | -   |        | add_ln174_3   | add | fabric | 0       |
|    add_ln174_4_fu_1605_p2              | -   |        | add_ln174_4   | add | fabric | 0       |
|    add_ln174_5_fu_1611_p2              | -   |        | add_ln174_5   | add | fabric | 0       |
|    add_ln174_6_fu_1617_p2              | -   |        | add_ln174_6   | add | fabric | 0       |
|    add_ln174_7_fu_1623_p2              | -   |        | add_ln174_7   | add | fabric | 0       |
|    add_ln174_8_fu_1629_p2              | -   |        | add_ln174_8   | add | fabric | 0       |
|    add_ln174_9_fu_1635_p2              | -   |        | add_ln174_9   | add | fabric | 0       |
|    add_ln174_10_fu_1641_p2             | -   |        | add_ln174_10  | add | fabric | 0       |
|    add_ln174_11_fu_1647_p2             | -   |        | add_ln174_11  | add | fabric | 0       |
|    add_ln174_12_fu_1653_p2             | -   |        | add_ln174_12  | add | fabric | 0       |
|    add_ln174_13_fu_1659_p2             | -   |        | add_ln174_13  | add | fabric | 0       |
|    add_ln174_14_fu_1665_p2             | -   |        | add_ln174_14  | add | fabric | 0       |
|    add_ln174_15_fu_1671_p2             | -   |        | add_ln174_15  | add | fabric | 0       |
|    add_ln171_fu_1474_p2                | -   |        | add_ln171     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_181_12 | 0   |        |               |     |        |         |
|    add_ln183_fu_1529_p2                | -   |        | add_ln183     | add | fabric | 0       |
|    add_ln183_1_fu_1543_p2              | -   |        | add_ln183_1   | add | fabric | 0       |
|    add_ln183_2_fu_1557_p2              | -   |        | add_ln183_2   | add | fabric | 0       |
|    add_ln183_3_fu_1571_p2              | -   |        | add_ln183_3   | add | fabric | 0       |
|    add_ln183_4_fu_1585_p2              | -   |        | add_ln183_4   | add | fabric | 0       |
|    add_ln183_5_fu_1599_p2              | -   |        | add_ln183_5   | add | fabric | 0       |
|    add_ln183_6_fu_1613_p2              | -   |        | add_ln183_6   | add | fabric | 0       |
|    add_ln183_7_fu_1627_p2              | -   |        | add_ln183_7   | add | fabric | 0       |
|    add_ln184_fu_1641_p2                | -   |        | add_ln184     | add | fabric | 0       |
|    add_ln184_1_fu_1655_p2              | -   |        | add_ln184_1   | add | fabric | 0       |
|    add_ln184_2_fu_1669_p2              | -   |        | add_ln184_2   | add | fabric | 0       |
|    add_ln184_3_fu_1683_p2              | -   |        | add_ln184_3   | add | fabric | 0       |
|    add_ln184_4_fu_1697_p2              | -   |        | add_ln184_4   | add | fabric | 0       |
|    add_ln184_5_fu_1711_p2              | -   |        | add_ln184_5   | add | fabric | 0       |
|    add_ln184_6_fu_1725_p2              | -   |        | add_ln184_6   | add | fabric | 0       |
|    add_ln184_7_fu_1739_p2              | -   |        | add_ln184_7   | add | fabric | 0       |
|    add_ln183_8_fu_1753_p2              | -   |        | add_ln183_8   | add | fabric | 0       |
|    add_ln183_9_fu_1767_p2              | -   |        | add_ln183_9   | add | fabric | 0       |
|    add_ln183_10_fu_1781_p2             | -   |        | add_ln183_10  | add | fabric | 0       |
|    add_ln183_11_fu_1795_p2             | -   |        | add_ln183_11  | add | fabric | 0       |
|    add_ln183_12_fu_1809_p2             | -   |        | add_ln183_12  | add | fabric | 0       |
|    add_ln183_13_fu_1823_p2             | -   |        | add_ln183_13  | add | fabric | 0       |
|    add_ln183_14_fu_1837_p2             | -   |        | add_ln183_14  | add | fabric | 0       |
|    add_ln183_15_fu_1851_p2             | -   |        | add_ln183_15  | add | fabric | 0       |
|    add_ln184_8_fu_1865_p2              | -   |        | add_ln184_8   | add | fabric | 0       |
|    add_ln184_9_fu_1879_p2              | -   |        | add_ln184_9   | add | fabric | 0       |
|    add_ln184_10_fu_1893_p2             | -   |        | add_ln184_10  | add | fabric | 0       |
|    add_ln184_11_fu_1907_p2             | -   |        | add_ln184_11  | add | fabric | 0       |
|    add_ln184_12_fu_1921_p2             | -   |        | add_ln184_12  | add | fabric | 0       |
|    add_ln184_13_fu_1935_p2             | -   |        | add_ln184_13  | add | fabric | 0       |
|    add_ln184_14_fu_1949_p2             | -   |        | add_ln184_14  | add | fabric | 0       |
|    add_ln184_15_fu_1963_p2             | -   |        | add_ln184_15  | add | fabric | 0       |
|    add_ln181_fu_1510_p2                | -   |        | add_ln181     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_191_13 | 0   |        |               |     |        |         |
|    add_ln193_fu_843_p2                 | -   |        | add_ln193     | add | fabric | 0       |
|    add_ln193_1_fu_857_p2               | -   |        | add_ln193_1   | add | fabric | 0       |
|    add_ln193_2_fu_871_p2               | -   |        | add_ln193_2   | add | fabric | 0       |
|    add_ln193_3_fu_885_p2               | -   |        | add_ln193_3   | add | fabric | 0       |
|    add_ln194_fu_899_p2                 | -   |        | add_ln194     | add | fabric | 0       |
|    add_ln194_1_fu_913_p2               | -   |        | add_ln194_1   | add | fabric | 0       |
|    add_ln194_2_fu_927_p2               | -   |        | add_ln194_2   | add | fabric | 0       |
|    add_ln194_3_fu_941_p2               | -   |        | add_ln194_3   | add | fabric | 0       |
|    add_ln193_4_fu_955_p2               | -   |        | add_ln193_4   | add | fabric | 0       |
|    add_ln193_5_fu_969_p2               | -   |        | add_ln193_5   | add | fabric | 0       |
|    add_ln193_6_fu_983_p2               | -   |        | add_ln193_6   | add | fabric | 0       |
|    add_ln193_7_fu_997_p2               | -   |        | add_ln193_7   | add | fabric | 0       |
|    add_ln194_4_fu_1011_p2              | -   |        | add_ln194_4   | add | fabric | 0       |
|    add_ln194_5_fu_1025_p2              | -   |        | add_ln194_5   | add | fabric | 0       |
|    add_ln194_6_fu_1039_p2              | -   |        | add_ln194_6   | add | fabric | 0       |
|    add_ln194_7_fu_1053_p2              | -   |        | add_ln194_7   | add | fabric | 0       |
|    add_ln191_fu_824_p2                 | -   |        | add_ln191     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_201_14 | 0   |        |               |     |        |         |
|    add_ln203_fu_821_p2                 | -   |        | add_ln203     | add | fabric | 0       |
|    add_ln203_1_fu_835_p2               | -   |        | add_ln203_1   | add | fabric | 0       |
|    add_ln203_2_fu_849_p2               | -   |        | add_ln203_2   | add | fabric | 0       |
|    add_ln203_3_fu_863_p2               | -   |        | add_ln203_3   | add | fabric | 0       |
|    add_ln203_4_fu_877_p2               | -   |        | add_ln203_4   | add | fabric | 0       |
|    add_ln203_5_fu_891_p2               | -   |        | add_ln203_5   | add | fabric | 0       |
|    add_ln204_fu_909_p2                 | -   |        | add_ln204     | add | fabric | 0       |
|    add_ln204_1_fu_927_p2               | -   |        | add_ln204_1   | add | fabric | 0       |
|    add_ln204_2_fu_937_p2               | -   |        | add_ln204_2   | add | fabric | 0       |
|    add_ln204_3_fu_951_p2               | -   |        | add_ln204_3   | add | fabric | 0       |
|    add_ln204_4_fu_965_p2               | -   |        | add_ln204_4   | add | fabric | 0       |
|    add_ln204_5_fu_975_p2               | -   |        | add_ln204_5   | add | fabric | 0       |
|    add_ln203_6_fu_989_p2               | -   |        | add_ln203_6   | add | fabric | 0       |
|    add_ln203_7_fu_1003_p2              | -   |        | add_ln203_7   | add | fabric | 0       |
|    add_ln204_6_fu_1017_p2              | -   |        | add_ln204_6   | add | fabric | 0       |
|    add_ln204_7_fu_1031_p2              | -   |        | add_ln204_7   | add | fabric | 0       |
|    add_ln201_fu_802_p2                 | -   |        | add_ln201     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_211_15 | 0   |        |               |     |        |         |
|    add_ln213_fu_467_p2                 | -   |        | add_ln213     | add | fabric | 0       |
|    add_ln213_1_fu_481_p2               | -   |        | add_ln213_1   | add | fabric | 0       |
|    add_ln213_2_fu_495_p2               | -   |        | add_ln213_2   | add | fabric | 0       |
|    add_ln214_fu_509_p2                 | -   |        | add_ln214     | add | fabric | 0       |
|    add_ln214_1_fu_523_p2               | -   |        | add_ln214_1   | add | fabric | 0       |
|    add_ln214_2_fu_537_p2               | -   |        | add_ln214_2   | add | fabric | 0       |
|    add_ln213_3_fu_551_p2               | -   |        | add_ln213_3   | add | fabric | 0       |
|    add_ln214_3_fu_565_p2               | -   |        | add_ln214_3   | add | fabric | 0       |
|    add_ln211_fu_448_p2                 | -   |        | add_ln211     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_219_16 | 0   |        |               |     |        |         |
|    arr_6_I_d0                          | -   |        | add_ln220     | add | fabric | 0       |
|    arr_6_Q_d0                          | -   |        | add_ln221     | add | fabric | 0       |
|    add_ln219_fu_228_p2                 | -   |        | add_ln219     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_228_17 | 0   |        |               |     |        |         |
|    add_ln229_fu_189_p2                 | -   |        | add_ln229     | add | fabric | 0       |
|    add_ln230_fu_203_p2                 | -   |        | add_ln230     | add | fabric | 0       |
|    add_ln228_fu_170_p2                 | -   |        | add_ln228     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_237_18 | 0   |        |               |     |        |         |
|    add_ln238_fu_289_p2                 | -   |        | add_ln238     | add | fabric | 0       |
|    add_ln239_fu_328_p2                 | -   |        | add_ln239     | add | fabric | 0       |
|    add_ln237_fu_270_p2                 | -   |        | add_ln237     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_244_19 | 0   |        |               |     |        |         |
|    arr_9_I_0_fu_226_p2                 | -   |        | arr_9_I_0     | add | fabric | 0       |
|    arr_9_Q_0_fu_264_p2                 | -   |        | arr_9_Q_0     | add | fabric | 0       |
|    add_ln244_fu_278_p2                 | -   |        | add_ln244     | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_265_20 | 64  |        |               |     |        |         |
|    mul_24s_18s_40_3_1_U590             | 1   |        | mul_ln269     | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U622  | 1   |        | mul_ln269_1   | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U622  | 1   |        | sub_ln269     | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U623  | 1   |        | mul_ln270     | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U591             | 1   |        | mul_ln270_1   | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U623  | 1   |        | add_ln270     | add | dsp48  | 3       |
|    add_ln265_fu_721_p2                 | -   |        | add_ln265     | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U592             | 1   |        | mul_ln269_2   | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U624  | 1   |        | mul_ln269_3   | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U624  | 1   |        | sub_ln269_1   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U625  | 1   |        | mul_ln270_2   | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U593             | 1   |        | mul_ln270_3   | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U625  | 1   |        | add_ln270_1   | add | dsp48  | 3       |
|    add_ln265_1_fu_733_p2               | -   |        | add_ln265_1   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U594             | 1   |        | mul_ln269_4   | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U626  | 1   |        | mul_ln269_5   | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U626  | 1   |        | sub_ln269_2   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U627  | 1   |        | mul_ln270_4   | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U595             | 1   |        | mul_ln270_5   | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U627  | 1   |        | add_ln270_2   | add | dsp48  | 3       |
|    add_ln265_2_fu_744_p2               | -   |        | add_ln265_2   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U596             | 1   |        | mul_ln269_6   | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U628  | 1   |        | mul_ln269_7   | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U628  | 1   |        | sub_ln269_3   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U629  | 1   |        | mul_ln270_6   | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U597             | 1   |        | mul_ln270_7   | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U629  | 1   |        | add_ln270_3   | add | dsp48  | 3       |
|    add_ln265_3_fu_791_p2               | -   |        | add_ln265_3   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U598             | 1   |        | mul_ln269_8   | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U630  | 1   |        | mul_ln269_9   | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U630  | 1   |        | sub_ln269_4   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U631  | 1   |        | mul_ln270_8   | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U599             | 1   |        | mul_ln270_9   | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U631  | 1   |        | add_ln270_4   | add | dsp48  | 3       |
|    add_ln265_4_fu_802_p2               | -   |        | add_ln265_4   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U600             | 1   |        | mul_ln269_10  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U632  | 1   |        | mul_ln269_11  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U632  | 1   |        | sub_ln269_5   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U633  | 1   |        | mul_ln270_10  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U601             | 1   |        | mul_ln270_11  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U633  | 1   |        | add_ln270_5   | add | dsp48  | 3       |
|    add_ln265_5_fu_849_p2               | -   |        | add_ln265_5   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U602             | 1   |        | mul_ln269_12  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U634  | 1   |        | mul_ln269_13  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U634  | 1   |        | sub_ln269_6   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U635  | 1   |        | mul_ln270_12  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U603             | 1   |        | mul_ln270_13  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U635  | 1   |        | add_ln270_6   | add | dsp48  | 3       |
|    add_ln265_6_fu_860_p2               | -   |        | add_ln265_6   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U604             | 1   |        | mul_ln269_14  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U636  | 1   |        | mul_ln269_15  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U636  | 1   |        | sub_ln269_7   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U637  | 1   |        | mul_ln270_14  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U605             | 1   |        | mul_ln270_15  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U637  | 1   |        | add_ln270_7   | add | dsp48  | 3       |
|    add_ln265_7_fu_907_p2               | -   |        | add_ln265_7   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U606             | 1   |        | mul_ln269_16  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U638  | 1   |        | mul_ln269_17  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U638  | 1   |        | sub_ln269_8   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U639  | 1   |        | mul_ln270_16  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U607             | 1   |        | mul_ln270_17  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U639  | 1   |        | add_ln270_8   | add | dsp48  | 3       |
|    add_ln265_8_fu_918_p2               | -   |        | add_ln265_8   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U608             | 1   |        | mul_ln269_18  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U640  | 1   |        | mul_ln269_19  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U640  | 1   |        | sub_ln269_9   | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U641  | 1   |        | mul_ln270_18  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U609             | 1   |        | mul_ln270_19  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U641  | 1   |        | add_ln270_9   | add | dsp48  | 3       |
|    add_ln265_9_fu_965_p2               | -   |        | add_ln265_9   | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U610             | 1   |        | mul_ln269_20  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U642  | 1   |        | mul_ln269_21  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U642  | 1   |        | sub_ln269_10  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U643  | 1   |        | mul_ln270_20  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U611             | 1   |        | mul_ln270_21  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U643  | 1   |        | add_ln270_10  | add | dsp48  | 3       |
|    add_ln265_10_fu_976_p2              | -   |        | add_ln265_10  | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U612             | 1   |        | mul_ln269_22  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U644  | 1   |        | mul_ln269_23  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U644  | 1   |        | sub_ln269_11  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U645  | 1   |        | mul_ln270_22  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U613             | 1   |        | mul_ln270_23  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U645  | 1   |        | add_ln270_11  | add | dsp48  | 3       |
|    add_ln265_11_fu_1096_p2             | -   |        | add_ln265_11  | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U614             | 1   |        | mul_ln269_24  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U646  | 1   |        | mul_ln269_25  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U646  | 1   |        | sub_ln269_12  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U647  | 1   |        | mul_ln270_24  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U615             | 1   |        | mul_ln270_25  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U647  | 1   |        | add_ln270_12  | add | dsp48  | 3       |
|    add_ln265_12_fu_1107_p2             | -   |        | add_ln265_12  | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U616             | 1   |        | mul_ln269_26  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U648  | 1   |        | mul_ln269_27  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U648  | 1   |        | sub_ln269_13  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U649  | 1   |        | mul_ln270_26  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U617             | 1   |        | mul_ln270_27  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U649  | 1   |        | add_ln270_13  | add | dsp48  | 3       |
|    add_ln265_13_fu_1216_p2             | -   |        | add_ln265_13  | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U618             | 1   |        | mul_ln269_28  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U650  | 1   |        | mul_ln269_29  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U650  | 1   |        | sub_ln269_14  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U651  | 1   |        | mul_ln270_28  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U619             | 1   |        | mul_ln270_29  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U651  | 1   |        | add_ln270_14  | add | dsp48  | 3       |
|    add_ln265_14_fu_1227_p2             | -   |        | add_ln265_14  | add | fabric | 0       |
|    mul_24s_18s_40_3_1_U620             | 1   |        | mul_ln269_30  | mul | auto   | 2       |
|    mac_mulsub_24s_18s_40s_40_4_1_U652  | 1   |        | mul_ln269_31  | mul | dsp48  | 3       |
|    mac_mulsub_24s_18s_40s_40_4_1_U652  | 1   |        | sub_ln269_15  | sub | dsp48  | 3       |
|    mac_muladd_24s_18s_40s_40_4_1_U653  | 1   |        | mul_ln270_30  | mul | dsp48  | 3       |
|    mul_24s_18s_40_3_1_U621             | 1   |        | mul_ln270_31  | mul | auto   | 2       |
|    mac_muladd_24s_18s_40s_40_4_1_U653  | 1   |        | add_ln270_15  | add | dsp48  | 3       |
|    add_ln271_fu_1238_p2                | -   |        | add_ln271     | add | fabric | 0       |
|    add_ln265_15_fu_1686_p2             | -   |        | add_ln265_15  | add | fabric | 0       |
|  + receiver_Pipeline_VITIS_LOOP_276_21 | 0   |        |               |     |        |         |
|    add_ln276_fu_235_p2                 | -   |        | add_ln276     | add | fabric | 0       |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                                   | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+----------------------------------------+------+------+--------+------------------------+---------+------+---------+
| + receiver                             | 127  | 0    |        |                        |         |      |         |
|   real_output_U                        | 2    | -    |        | real_output            | ram_t2p | auto | 1       |
|   imag_output_U                        | 2    | -    |        | imag_output            | ram_t2p | auto | 1       |
|   filt_I_U                             | -    | -    |        | filt_I                 | ram_s2p | auto | 1       |
|   filt_I_1_U                           | -    | -    |        | filt_I_1               | ram_s2p | auto | 1       |
|   filt_I_2_U                           | -    | -    |        | filt_I_2               | ram_s2p | auto | 1       |
|   filt_I_3_U                           | -    | -    |        | filt_I_3               | ram_s2p | auto | 1       |
|   filt_I_4_U                           | -    | -    |        | filt_I_4               | ram_s2p | auto | 1       |
|   filt_I_5_U                           | -    | -    |        | filt_I_5               | ram_s2p | auto | 1       |
|   filt_I_6_U                           | -    | -    |        | filt_I_6               | ram_s2p | auto | 1       |
|   filt_I_7_U                           | -    | -    |        | filt_I_7               | ram_s2p | auto | 1       |
|   filt_Q_U                             | -    | -    |        | filt_Q                 | ram_s2p | auto | 1       |
|   filt_Q_1_U                           | -    | -    |        | filt_Q_1               | ram_s2p | auto | 1       |
|   filt_Q_2_U                           | -    | -    |        | filt_Q_2               | ram_s2p | auto | 1       |
|   filt_Q_3_U                           | -    | -    |        | filt_Q_3               | ram_s2p | auto | 1       |
|   filt_Q_4_U                           | -    | -    |        | filt_Q_4               | ram_s2p | auto | 1       |
|   filt_Q_5_U                           | -    | -    |        | filt_Q_5               | ram_s2p | auto | 1       |
|   filt_Q_6_U                           | -    | -    |        | filt_Q_6               | ram_s2p | auto | 1       |
|   filt_Q_7_U                           | -    | -    |        | filt_Q_7               | ram_s2p | auto | 1       |
|   filt_1_I_U                           | -    | -    |        | filt_1_I               | ram_s2p | auto | 1       |
|   filt_1_I_1_U                         | -    | -    |        | filt_1_I_1             | ram_s2p | auto | 1       |
|   filt_1_I_2_U                         | -    | -    |        | filt_1_I_2             | ram_s2p | auto | 1       |
|   filt_1_I_3_U                         | -    | -    |        | filt_1_I_3             | ram_s2p | auto | 1       |
|   filt_1_I_4_U                         | -    | -    |        | filt_1_I_4             | ram_s2p | auto | 1       |
|   filt_1_I_5_U                         | -    | -    |        | filt_1_I_5             | ram_s2p | auto | 1       |
|   filt_1_I_6_U                         | -    | -    |        | filt_1_I_6             | ram_s2p | auto | 1       |
|   filt_1_I_7_U                         | -    | -    |        | filt_1_I_7             | ram_s2p | auto | 1       |
|   filt_1_Q_U                           | -    | -    |        | filt_1_Q               | ram_s2p | auto | 1       |
|   filt_1_Q_1_U                         | -    | -    |        | filt_1_Q_1             | ram_s2p | auto | 1       |
|   filt_1_Q_2_U                         | -    | -    |        | filt_1_Q_2             | ram_s2p | auto | 1       |
|   filt_1_Q_3_U                         | -    | -    |        | filt_1_Q_3             | ram_s2p | auto | 1       |
|   filt_1_Q_4_U                         | -    | -    |        | filt_1_Q_4             | ram_s2p | auto | 1       |
|   filt_1_Q_5_U                         | -    | -    |        | filt_1_Q_5             | ram_s2p | auto | 1       |
|   filt_1_Q_6_U                         | -    | -    |        | filt_1_Q_6             | ram_s2p | auto | 1       |
|   filt_1_Q_7_U                         | -    | -    |        | filt_1_Q_7             | ram_s2p | auto | 1       |
|   filt_3_I_U                           | -    | -    |        | filt_3_I               | ram_s2p | auto | 1       |
|   filt_3_Q_U                           | -    | -    |        | filt_3_Q               | ram_s2p | auto | 1       |
|   filt_4_I_U                           | -    | -    |        | filt_4_I               | ram_s2p | auto | 1       |
|   filt_4_Q_U                           | -    | -    |        | filt_4_Q               | ram_s2p | auto | 1       |
|   arr_I_U                              | 3    | -    |        | arr_I                  | rom_np  | auto | 1       |
|   arr_I_1_U                            | 1    | -    |        | arr_I_1                | rom_np  | auto | 1       |
|   arr_I_2_U                            | 1    | -    |        | arr_I_2                | rom_np  | auto | 1       |
|   arr_I_3_U                            | 1    | -    |        | arr_I_3                | rom_np  | auto | 1       |
|   arr_I_4_U                            | 1    | -    |        | arr_I_4                | rom_np  | auto | 1       |
|   arr_I_5_U                            | 1    | -    |        | arr_I_5                | rom_np  | auto | 1       |
|   arr_I_6_U                            | 1    | -    |        | arr_I_6                | rom_np  | auto | 1       |
|   arr_I_7_U                            | 1    | -    |        | arr_I_7                | rom_np  | auto | 1       |
|   arr_Q_U                              | 3    | -    |        | arr_Q                  | rom_np  | auto | 1       |
|   arr_Q_1_U                            | 1    | -    |        | arr_Q_1                | rom_np  | auto | 1       |
|   arr_Q_2_U                            | 1    | -    |        | arr_Q_2                | rom_np  | auto | 1       |
|   arr_Q_3_U                            | 1    | -    |        | arr_Q_3                | rom_np  | auto | 1       |
|   arr_Q_4_U                            | 1    | -    |        | arr_Q_4                | rom_np  | auto | 1       |
|   arr_Q_5_U                            | 1    | -    |        | arr_Q_5                | rom_np  | auto | 1       |
|   arr_Q_6_U                            | 1    | -    |        | arr_Q_6                | rom_np  | auto | 1       |
|   arr_Q_7_U                            | 1    | -    |        | arr_Q_7                | rom_np  | auto | 1       |
|   arr_1_I_U                            | -    | -    |        | arr_1_I                | ram_s2p | auto | 1       |
|   arr_1_I_1_U                          | -    | -    |        | arr_1_I_1              | ram_s2p | auto | 1       |
|   arr_1_I_2_U                          | -    | -    |        | arr_1_I_2              | ram_s2p | auto | 1       |
|   arr_1_I_3_U                          | -    | -    |        | arr_1_I_3              | ram_s2p | auto | 1       |
|   arr_1_I_4_U                          | -    | -    |        | arr_1_I_4              | ram_s2p | auto | 1       |
|   arr_1_I_5_U                          | -    | -    |        | arr_1_I_5              | ram_s2p | auto | 1       |
|   arr_1_I_6_U                          | -    | -    |        | arr_1_I_6              | ram_s2p | auto | 1       |
|   arr_1_I_7_U                          | -    | -    |        | arr_1_I_7              | ram_s2p | auto | 1       |
|   arr_1_I_8_U                          | -    | -    |        | arr_1_I_8              | ram_s2p | auto | 1       |
|   arr_1_I_9_U                          | -    | -    |        | arr_1_I_9              | ram_s2p | auto | 1       |
|   arr_1_I_10_U                         | -    | -    |        | arr_1_I_10             | ram_s2p | auto | 1       |
|   arr_1_I_11_U                         | -    | -    |        | arr_1_I_11             | ram_s2p | auto | 1       |
|   arr_1_I_12_U                         | -    | -    |        | arr_1_I_12             | ram_s2p | auto | 1       |
|   arr_1_I_13_U                         | -    | -    |        | arr_1_I_13             | ram_s2p | auto | 1       |
|   arr_1_I_14_U                         | -    | -    |        | arr_1_I_14             | ram_s2p | auto | 1       |
|   arr_1_I_15_U                         | -    | -    |        | arr_1_I_15             | ram_s2p | auto | 1       |
|   arr_1_Q_U                            | -    | -    |        | arr_1_Q                | ram_s2p | auto | 1       |
|   arr_1_Q_1_U                          | -    | -    |        | arr_1_Q_1              | ram_s2p | auto | 1       |
|   arr_1_Q_2_U                          | -    | -    |        | arr_1_Q_2              | ram_s2p | auto | 1       |
|   arr_1_Q_3_U                          | -    | -    |        | arr_1_Q_3              | ram_s2p | auto | 1       |
|   arr_1_Q_4_U                          | -    | -    |        | arr_1_Q_4              | ram_s2p | auto | 1       |
|   arr_1_Q_5_U                          | -    | -    |        | arr_1_Q_5              | ram_s2p | auto | 1       |
|   arr_1_Q_6_U                          | -    | -    |        | arr_1_Q_6              | ram_s2p | auto | 1       |
|   arr_1_Q_7_U                          | -    | -    |        | arr_1_Q_7              | ram_s2p | auto | 1       |
|   arr_1_Q_8_U                          | -    | -    |        | arr_1_Q_8              | ram_s2p | auto | 1       |
|   arr_1_Q_9_U                          | -    | -    |        | arr_1_Q_9              | ram_s2p | auto | 1       |
|   arr_1_Q_10_U                         | -    | -    |        | arr_1_Q_10             | ram_s2p | auto | 1       |
|   arr_1_Q_11_U                         | -    | -    |        | arr_1_Q_11             | ram_s2p | auto | 1       |
|   arr_1_Q_12_U                         | -    | -    |        | arr_1_Q_12             | ram_s2p | auto | 1       |
|   arr_1_Q_13_U                         | -    | -    |        | arr_1_Q_13             | ram_s2p | auto | 1       |
|   arr_1_Q_14_U                         | -    | -    |        | arr_1_Q_14             | ram_s2p | auto | 1       |
|   arr_1_Q_15_U                         | -    | -    |        | arr_1_Q_15             | ram_s2p | auto | 1       |
|   arr_2_I_U                            | -    | -    |        | arr_2_I                | ram_1p  | auto | 1       |
|   arr_2_I_1_U                          | -    | -    |        | arr_2_I_1              | ram_1p  | auto | 1       |
|   arr_2_I_2_U                          | -    | -    |        | arr_2_I_2              | ram_1p  | auto | 1       |
|   arr_2_I_3_U                          | -    | -    |        | arr_2_I_3              | ram_1p  | auto | 1       |
|   arr_2_I_4_U                          | -    | -    |        | arr_2_I_4              | ram_1p  | auto | 1       |
|   arr_2_I_5_U                          | -    | -    |        | arr_2_I_5              | ram_1p  | auto | 1       |
|   arr_2_I_6_U                          | -    | -    |        | arr_2_I_6              | ram_1p  | auto | 1       |
|   arr_2_I_7_U                          | -    | -    |        | arr_2_I_7              | ram_1p  | auto | 1       |
|   arr_2_I_8_U                          | -    | -    |        | arr_2_I_8              | ram_1p  | auto | 1       |
|   arr_2_I_9_U                          | -    | -    |        | arr_2_I_9              | ram_1p  | auto | 1       |
|   arr_2_I_10_U                         | -    | -    |        | arr_2_I_10             | ram_1p  | auto | 1       |
|   arr_2_I_11_U                         | -    | -    |        | arr_2_I_11             | ram_1p  | auto | 1       |
|   arr_2_I_12_U                         | -    | -    |        | arr_2_I_12             | ram_1p  | auto | 1       |
|   arr_2_I_13_U                         | -    | -    |        | arr_2_I_13             | ram_1p  | auto | 1       |
|   arr_2_I_14_U                         | -    | -    |        | arr_2_I_14             | ram_1p  | auto | 1       |
|   arr_2_I_15_U                         | -    | -    |        | arr_2_I_15             | ram_1p  | auto | 1       |
|   arr_2_Q_U                            | -    | -    |        | arr_2_Q                | ram_1p  | auto | 1       |
|   arr_2_Q_1_U                          | -    | -    |        | arr_2_Q_1              | ram_1p  | auto | 1       |
|   arr_2_Q_2_U                          | -    | -    |        | arr_2_Q_2              | ram_1p  | auto | 1       |
|   arr_2_Q_3_U                          | -    | -    |        | arr_2_Q_3              | ram_1p  | auto | 1       |
|   arr_2_Q_4_U                          | -    | -    |        | arr_2_Q_4              | ram_1p  | auto | 1       |
|   arr_2_Q_5_U                          | -    | -    |        | arr_2_Q_5              | ram_1p  | auto | 1       |
|   arr_2_Q_6_U                          | -    | -    |        | arr_2_Q_6              | ram_1p  | auto | 1       |
|   arr_2_Q_7_U                          | -    | -    |        | arr_2_Q_7              | ram_1p  | auto | 1       |
|   arr_2_Q_8_U                          | -    | -    |        | arr_2_Q_8              | ram_1p  | auto | 1       |
|   arr_2_Q_9_U                          | -    | -    |        | arr_2_Q_9              | ram_1p  | auto | 1       |
|   arr_2_Q_10_U                         | -    | -    |        | arr_2_Q_10             | ram_1p  | auto | 1       |
|   arr_2_Q_11_U                         | -    | -    |        | arr_2_Q_11             | ram_1p  | auto | 1       |
|   arr_2_Q_12_U                         | -    | -    |        | arr_2_Q_12             | ram_1p  | auto | 1       |
|   arr_2_Q_13_U                         | -    | -    |        | arr_2_Q_13             | ram_1p  | auto | 1       |
|   arr_2_Q_14_U                         | -    | -    |        | arr_2_Q_14             | ram_1p  | auto | 1       |
|   arr_2_Q_15_U                         | -    | -    |        | arr_2_Q_15             | ram_1p  | auto | 1       |
|   arr_3_I_U                            | -    | -    |        | arr_3_I                | ram_s2p | auto | 1       |
|   arr_3_I_1_U                          | -    | -    |        | arr_3_I_1              | ram_s2p | auto | 1       |
|   arr_3_I_2_U                          | -    | -    |        | arr_3_I_2              | ram_s2p | auto | 1       |
|   arr_3_I_3_U                          | -    | -    |        | arr_3_I_3              | ram_s2p | auto | 1       |
|   arr_3_I_4_U                          | -    | -    |        | arr_3_I_4              | ram_s2p | auto | 1       |
|   arr_3_I_5_U                          | -    | -    |        | arr_3_I_5              | ram_s2p | auto | 1       |
|   arr_3_I_6_U                          | -    | -    |        | arr_3_I_6              | ram_s2p | auto | 1       |
|   arr_3_I_7_U                          | -    | -    |        | arr_3_I_7              | ram_s2p | auto | 1       |
|   arr_3_Q_U                            | -    | -    |        | arr_3_Q                | ram_s2p | auto | 1       |
|   arr_3_Q_1_U                          | -    | -    |        | arr_3_Q_1              | ram_s2p | auto | 1       |
|   arr_3_Q_2_U                          | -    | -    |        | arr_3_Q_2              | ram_s2p | auto | 1       |
|   arr_3_Q_3_U                          | -    | -    |        | arr_3_Q_3              | ram_s2p | auto | 1       |
|   arr_3_Q_4_U                          | -    | -    |        | arr_3_Q_4              | ram_s2p | auto | 1       |
|   arr_3_Q_5_U                          | -    | -    |        | arr_3_Q_5              | ram_s2p | auto | 1       |
|   arr_3_Q_6_U                          | -    | -    |        | arr_3_Q_6              | ram_s2p | auto | 1       |
|   arr_3_Q_7_U                          | -    | -    |        | arr_3_Q_7              | ram_s2p | auto | 1       |
|   arr_4_I_U                            | -    | -    |        | arr_4_I                | ram_1p  | auto | 1       |
|   arr_4_I_1_U                          | -    | -    |        | arr_4_I_1              | ram_1p  | auto | 1       |
|   arr_4_I_2_U                          | -    | -    |        | arr_4_I_2              | ram_1p  | auto | 1       |
|   arr_4_I_3_U                          | -    | -    |        | arr_4_I_3              | ram_1p  | auto | 1       |
|   arr_4_I_4_U                          | -    | -    |        | arr_4_I_4              | ram_1p  | auto | 1       |
|   arr_4_I_5_U                          | -    | -    |        | arr_4_I_5              | ram_1p  | auto | 1       |
|   arr_4_I_6_U                          | -    | -    |        | arr_4_I_6              | ram_1p  | auto | 1       |
|   arr_4_I_7_U                          | -    | -    |        | arr_4_I_7              | ram_1p  | auto | 1       |
|   arr_4_Q_U                            | -    | -    |        | arr_4_Q                | ram_1p  | auto | 1       |
|   arr_4_Q_1_U                          | -    | -    |        | arr_4_Q_1              | ram_1p  | auto | 1       |
|   arr_4_Q_2_U                          | -    | -    |        | arr_4_Q_2              | ram_1p  | auto | 1       |
|   arr_4_Q_3_U                          | -    | -    |        | arr_4_Q_3              | ram_1p  | auto | 1       |
|   arr_4_Q_4_U                          | -    | -    |        | arr_4_Q_4              | ram_1p  | auto | 1       |
|   arr_4_Q_5_U                          | -    | -    |        | arr_4_Q_5              | ram_1p  | auto | 1       |
|   arr_4_Q_6_U                          | -    | -    |        | arr_4_Q_6              | ram_1p  | auto | 1       |
|   arr_4_Q_7_U                          | -    | -    |        | arr_4_Q_7              | ram_1p  | auto | 1       |
|   arr_5_I_U                            | -    | -    |        | arr_5_I                | ram_1p  | auto | 1       |
|   arr_5_I_1_U                          | -    | -    |        | arr_5_I_1              | ram_1p  | auto | 1       |
|   arr_5_I_2_U                          | -    | -    |        | arr_5_I_2              | ram_1p  | auto | 1       |
|   arr_5_I_3_U                          | -    | -    |        | arr_5_I_3              | ram_1p  | auto | 1       |
|   arr_5_Q_U                            | -    | -    |        | arr_5_Q                | ram_1p  | auto | 1       |
|   arr_5_Q_1_U                          | -    | -    |        | arr_5_Q_1              | ram_1p  | auto | 1       |
|   arr_5_Q_2_U                          | -    | -    |        | arr_5_Q_2              | ram_1p  | auto | 1       |
|   arr_5_Q_3_U                          | -    | -    |        | arr_5_Q_3              | ram_1p  | auto | 1       |
|   arr_6_I_U                            | -    | -    |        | arr_6_I                | ram_s2p | auto | 1       |
|   arr_6_Q_U                            | -    | -    |        | arr_6_Q                | ram_s2p | auto | 1       |
|   arr_7_I_U                            | -    | -    |        | arr_7_I                | ram_s2p | auto | 1       |
|   arr_7_Q_U                            | -    | -    |        | arr_7_Q                | ram_s2p | auto | 1       |
|   cos_coefficients_table_U             | -    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|   sin_coefficients_table_U             | -    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
|   samples_I_11_U                       | 1    | -    |        | samples_I_11           | ram_s2p | auto | 1       |
|   samples_Q_11_U                       | 1    | -    |        | samples_Q_11           | ram_s2p | auto | 1       |
|   delay_line_I_U                       | 1    | -    |        | delay_line_I           | ram_s2p | auto | 1       |
|   delay_line_Q_U                       | 1    | -    |        | delay_line_Q           | ram_s2p | auto | 1       |
|   matched_I_1_U                        | 1    | -    |        | matched_I_1            | ram_s2p | auto | 1       |
|   matched_I_2_U                        | 1    | -    |        | matched_I_2            | ram_s2p | auto | 1       |
|   matched_I_3_U                        | 1    | -    |        | matched_I_3            | ram_s2p | auto | 1       |
|   matched_I_4_U                        | 1    | -    |        | matched_I_4            | ram_s2p | auto | 1       |
|   matched_I_5_U                        | 1    | -    |        | matched_I_5            | ram_s2p | auto | 1       |
|   matched_I_6_U                        | 1    | -    |        | matched_I_6            | ram_s2p | auto | 1       |
|   matched_I_7_U                        | 1    | -    |        | matched_I_7            | ram_s2p | auto | 1       |
|   matched_I_8_U                        | 1    | -    |        | matched_I_8            | ram_s2p | auto | 1       |
|   matched_I_9_U                        | 1    | -    |        | matched_I_9            | ram_s2p | auto | 1       |
|   matched_I_10_U                       | 1    | -    |        | matched_I_10           | ram_s2p | auto | 1       |
|   matched_I_11_U                       | 1    | -    |        | matched_I_11           | ram_s2p | auto | 1       |
|   matched_I_0_U                        | 1    | -    |        | matched_I_0            | ram_s2p | auto | 1       |
|   matched_Q_11_U                       | 1    | -    |        | matched_Q_11           | ram_s2p | auto | 1       |
|   matched_Q_1_U                        | 1    | -    |        | matched_Q_1            | ram_s2p | auto | 1       |
|   matched_Q_0_U                        | 1    | -    |        | matched_Q_0            | ram_s2p | auto | 1       |
|   matched_Q_2_U                        | 1    | -    |        | matched_Q_2            | ram_s2p | auto | 1       |
|   matched_Q_3_U                        | 1    | -    |        | matched_Q_3            | ram_s2p | auto | 1       |
|   matched_Q_4_U                        | 1    | -    |        | matched_Q_4            | ram_s2p | auto | 1       |
|   matched_Q_5_U                        | 1    | -    |        | matched_Q_5            | ram_s2p | auto | 1       |
|   matched_Q_6_U                        | 1    | -    |        | matched_Q_6            | ram_s2p | auto | 1       |
|   matched_Q_7_U                        | 1    | -    |        | matched_Q_7            | ram_s2p | auto | 1       |
|   matched_Q_8_U                        | 1    | -    |        | matched_Q_8            | ram_s2p | auto | 1       |
|   matched_Q_9_U                        | 1    | -    |        | matched_Q_9            | ram_s2p | auto | 1       |
|   matched_Q_10_U                       | 1    | -    |        | matched_Q_10           | ram_s2p | auto | 1       |
|   matched_I_12_U                       | 1    | -    |        | matched_I_12           | ram_s2p | auto | 1       |
|   matched_I_13_U                       | 1    | -    |        | matched_I_13           | ram_s2p | auto | 1       |
|   matched_I_14_U                       | 1    | -    |        | matched_I_14           | ram_s2p | auto | 1       |
|   matched_I_15_U                       | 1    | -    |        | matched_I_15           | ram_s2p | auto | 1       |
|   matched_Q_12_U                       | 1    | -    |        | matched_Q_12           | ram_s2p | auto | 1       |
|   matched_Q_13_U                       | 1    | -    |        | matched_Q_13           | ram_s2p | auto | 1       |
|   matched_Q_14_U                       | 1    | -    |        | matched_Q_14           | ram_s2p | auto | 1       |
|   matched_Q_15_U                       | 1    | -    |        | matched_Q_15           | ram_s2p | auto | 1       |
|  + receiver_Pipeline_VITIS_LOOP_68_1   | 30   | 0    |        |                        |         |      |         |
|    samples_I_1_U                       | 1    | -    |        | samples_I_1            | ram_s2p | auto | 1       |
|    samples_I_2_U                       | 1    | -    |        | samples_I_2            | ram_s2p | auto | 1       |
|    samples_I_3_U                       | 1    | -    |        | samples_I_3            | ram_s2p | auto | 1       |
|    samples_I_4_U                       | 1    | -    |        | samples_I_4            | ram_s2p | auto | 1       |
|    samples_I_5_U                       | 1    | -    |        | samples_I_5            | ram_s2p | auto | 1       |
|    samples_I_6_U                       | 1    | -    |        | samples_I_6            | ram_s2p | auto | 1       |
|    samples_I_7_U                       | 1    | -    |        | samples_I_7            | ram_s2p | auto | 1       |
|    samples_I_8_U                       | 1    | -    |        | samples_I_8            | ram_s2p | auto | 1       |
|    samples_I_9_U                       | 1    | -    |        | samples_I_9            | ram_s2p | auto | 1       |
|    samples_I_10_U                      | 1    | -    |        | samples_I_10           | ram_s2p | auto | 1       |
|    samples_I_0_U                       | 1    | -    |        | samples_I_0            | ram_s2p | auto | 1       |
|    samples_Q_1_U                       | 1    | -    |        | samples_Q_1            | ram_s2p | auto | 1       |
|    samples_Q_0_U                       | 1    | -    |        | samples_Q_0            | ram_s2p | auto | 1       |
|    samples_Q_2_U                       | 1    | -    |        | samples_Q_2            | ram_s2p | auto | 1       |
|    samples_Q_3_U                       | 1    | -    |        | samples_Q_3            | ram_s2p | auto | 1       |
|    samples_Q_4_U                       | 1    | -    |        | samples_Q_4            | ram_s2p | auto | 1       |
|    samples_Q_5_U                       | 1    | -    |        | samples_Q_5            | ram_s2p | auto | 1       |
|    samples_Q_6_U                       | 1    | -    |        | samples_Q_6            | ram_s2p | auto | 1       |
|    samples_Q_7_U                       | 1    | -    |        | samples_Q_7            | ram_s2p | auto | 1       |
|    samples_Q_8_U                       | 1    | -    |        | samples_Q_8            | ram_s2p | auto | 1       |
|    samples_Q_9_U                       | 1    | -    |        | samples_Q_9            | ram_s2p | auto | 1       |
|    samples_Q_10_U                      | 1    | -    |        | samples_Q_10           | ram_s2p | auto | 1       |
|    samples_I_12_U                      | 1    | -    |        | samples_I_12           | ram_s2p | auto | 1       |
|    samples_I_13_U                      | 1    | -    |        | samples_I_13           | ram_s2p | auto | 1       |
|    samples_I_14_U                      | 1    | -    |        | samples_I_14           | ram_s2p | auto | 1       |
|    samples_I_15_U                      | 1    | -    |        | samples_I_15           | ram_s2p | auto | 1       |
|    samples_Q_12_U                      | 1    | -    |        | samples_Q_12           | ram_s2p | auto | 1       |
|    samples_Q_13_U                      | 1    | -    |        | samples_Q_13           | ram_s2p | auto | 1       |
|    samples_Q_14_U                      | 1    | -    |        | samples_Q_14           | ram_s2p | auto | 1       |
|    samples_Q_15_U                      | 1    | -    |        | samples_Q_15           | ram_s2p | auto | 1       |
|  + receiver_Pipeline_VITIS_LOOP_91_3   | 1    | 0    |        |                        |         |      |         |
|    h_U                                 | 1    | -    |        | h                      | rom_2p  | auto | 1       |
|  + receiver_Pipeline_VITIS_LOOP_159_10 | 8    | 0    |        |                        |         |      |         |
|    preamble_upsampled_U                | 8    | -    |        | preamble_upsampled     | rom_np  | auto | 1       |
+----------------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------------------+
| Type            | Options                                  | Location                                               |
+-----------------+------------------------------------------+--------------------------------------------------------+
| array_partition | variable=samples_I type=cyclic factor=16 | receiver.cpp:32 in receiver, samples_I                 |
| array_partition | variable=samples_Q type=cyclic factor=16 | receiver.cpp:33 in receiver, samples_Q                 |
| array_partition | variable=matched_I type=cyclic factor=16 | receiver.cpp:34 in receiver, matched_I                 |
| array_partition | variable=matched_Q type=cyclic factor=16 | receiver.cpp:35 in receiver, matched_Q                 |
| interface       | mode=axis port=input_r,output_i,output_q | receiver.cpp:40 in receiver, input_r,output_i,output_q |
| interface       | mode=s_axilite port=return               | receiver.cpp:41 in receiver, return                    |
| unroll          | factor=16                                | receiver.cpp:69 in receiver                            |
| array_partition | variable=filt_I type=cyclic factor=8     | receiver.cpp:89 in receiver, filt_I                    |
| array_partition | variable=filt_Q type=cyclic factor=8     | receiver.cpp:90 in receiver, filt_Q                    |
| unroll          | factor=8                                 | receiver.cpp:92 in receiver                            |
| array_partition | variable=filt_1_I type=cyclic factor=8   | receiver.cpp:98 in receiver, filt_1_I                  |
| array_partition | variable=filt_1_Q type=cyclic factor=8   | receiver.cpp:99 in receiver, filt_1_Q                  |
| unroll          | factor=8                                 | receiver.cpp:101 in receiver                           |
| array_partition | variable=filt_2_I type=cyclic factor=8   | receiver.cpp:109 in receiver, filt_2_I                 |
| array_partition | variable=filt_2_Q type=cyclic factor=8   | receiver.cpp:110 in receiver, filt_2_Q                 |
| unroll          | factor=8                                 | receiver.cpp:112 in receiver                           |
| unroll          | factor=16                                | receiver.cpp:143 in receiver                           |
| array_partition | variable=arr_I type=cyclic factor=8      | receiver.cpp:157 in receiver, arr_I                    |
| array_partition | variable=arr_Q type=cyclic factor=8      | receiver.cpp:158 in receiver, arr_Q                    |
| unroll          | factor=8                                 | receiver.cpp:160 in receiver                           |
| array_partition | variable=arr_1_I type=cyclic factor=16   | receiver.cpp:168 in receiver, arr_1_I                  |
| array_partition | variable=arr_1_Q type=cyclic factor=16   | receiver.cpp:169 in receiver, arr_1_Q                  |
| unroll          | factor=16                                | receiver.cpp:172 in receiver                           |
| array_partition | variable=arr_2_I type=cyclic factor=16   | receiver.cpp:178 in receiver, arr_2_I                  |
| array_partition | variable=arr_2_Q type=cyclic factor=16   | receiver.cpp:179 in receiver, arr_2_Q                  |
| unroll          | factor=16                                | receiver.cpp:182 in receiver                           |
| array_partition | variable=arr_3_I type=cyclic factor=8    | receiver.cpp:188 in receiver, arr_3_I                  |
| array_partition | variable=arr_3_Q type=cyclic factor=8    | receiver.cpp:189 in receiver, arr_3_Q                  |
| unroll          | factor=8                                 | receiver.cpp:192 in receiver                           |
| array_partition | variable=arr_4_I type=cyclic factor=8    | receiver.cpp:198 in receiver, arr_4_I                  |
| array_partition | variable=arr_4_Q type=cyclic factor=8    | receiver.cpp:199 in receiver, arr_4_Q                  |
| unroll          | factor=8                                 | receiver.cpp:202 in receiver                           |
| array_partition | variable=arr_5_I type=cyclic factor=4    | receiver.cpp:208 in receiver, arr_5_I                  |
| array_partition | variable=arr_5_Q type=cyclic factor=4    | receiver.cpp:209 in receiver, arr_5_Q                  |
| unroll          | factor=4                                 | receiver.cpp:212 in receiver                           |
| unroll          | factor=16                                | receiver.cpp:266 in receiver                           |
+-----------------+------------------------------------------+--------------------------------------------------------+


