PPA Report for bidir_shift_reg.v (Module: bidir_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 20
IO Count: 22
Cell Count: 83

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 682.59 MHz
Reg-to-Reg Critical Path Delay: 1.244 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
