Protel Design System Design Rule Check
PCB File : E:\Tuan\My Project\Smart_Home_v1\Hardware\PCB1.PcbDoc
Date     : 4/16/2024
Time     : 2:23:47 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P013 In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J1-1(1849.394mil,226.339mil) on Top Layer And Pad J1-2(1874.984mil,226.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J1-2(1874.984mil,226.339mil) on Top Layer And Pad J1-3(1900.575mil,226.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J1-3(1900.575mil,226.339mil) on Top Layer And Pad J1-4(1926.165mil,226.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 8mil) Between Pad J1-4(1926.165mil,226.339mil) on Top Layer And Pad J1-5(1951.756mil,226.339mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad J1-4(1926.165mil,226.339mil) on Top Layer And Track (1928.606mil,226.567mil)(1930mil,225.173mil) on Top Layer 
   Violation between Clearance Constraint: (7.898mil < 8mil) Between Pad J1-5(1951.756mil,226.339mil) on Top Layer And Track (1928.606mil,226.567mil)(1930mil,225.173mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3384mil,375mil)(3384.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (2.648mil < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (0.657mil < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3411.98mil,349mil)(3414.791mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3411mil,349mil)(3411.98mil,349mil) on Top Layer 
   Violation between Clearance Constraint: (3.468mil < 8mil) Between Pad U6-39(3383.606mil,348.764mil) on Top Layer And Track (3414.791mil,346.189mil)(3438.724mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3384mil,375mil)(3384.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3384mil,430.118mil)(3384.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (3.869mil < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (2.648mil < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (2.648mil < 8mil) Between Pad U6-39(3383.606mil,403.882mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3383.606mil,459mil) on Top Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3383.606mil,459mil) on Top Layer And Track (3384mil,430.118mil)(3384.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3383.606mil,459mil) on Top Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (3.869mil < 8mil) Between Pad U6-39(3383.606mil,459mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3384mil,375mil) on Multi-Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3384mil,375mil) on Multi-Layer And Track (3384mil,375mil)(3384.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.383mil < 8mil) Between Pad U6-39(3384mil,375mil) on Multi-Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Track (3384mil,430.118mil)(3384.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (4.383mil < 8mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (4.383mil < 8mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (4.701mil < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.689mil < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3411.98mil,349mil)(3414.791mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3411mil,349mil)(3411.98mil,349mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3414.791mil,346.189mil)(3438.724mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (5.913mil < 8mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Track (3438.724mil,348.764mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (6.819mil < 8mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.701mil < 8mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (6.807mil < 8mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.701mil < 8mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (4.689mil < 8mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (6.819mil < 8mil) Between Pad U6-39(3411mil,459.236mil) on Multi-Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3411mil,459.236mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (6.807mil < 8mil) Between Pad U6-39(3411mil,459.236mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (4.085mil < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3411.98mil,349mil)(3414.791mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3411mil,349mil)(3411.98mil,349mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3414.791mil,346.189mil)(3438.724mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3438.724mil,348.764mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3438.724mil,375.5mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3466mil,349.98mil)(3469.811mil,353.791mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3466mil,349mil)(3466mil,349.98mil) on Top Layer 
   Violation between Clearance Constraint: (3.37mil < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (6.128mil < 8mil) Between Pad U6-39(3438.724mil,348.764mil) on Top Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (5.192mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3384.5mil,375.5mil)(3410.189mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.085mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.085mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3438.724mil,348.764mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3466mil,404.118mil)(3466mil,405.098mil) on Top Layer 
   Violation between Clearance Constraint: (7.103mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (7.103mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (3.37mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (6.128mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (6.128mil < 8mil) Between Pad U6-39(3438.724mil,403.882mil) on Top Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (5.192mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3384.5mil,430.618mil)(3410.189mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.819mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3410.189mil,430.618mil)(3410.189mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3460.021mil,453.257mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (7.103mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (3.37mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (7.103mil < 8mil) Between Pad U6-39(3438.724mil,459mil) on Top Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3440mil,376mil) on Multi-Layer And Track (3410.189mil,375.5mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3440mil,376mil) on Multi-Layer And Track (3438.724mil,348.764mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3440mil,431.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (5.609mil < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3414.791mil,346.189mil)(3438.724mil,346.189mil) on Top Layer 
   Violation between Clearance Constraint: (5.465mil < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3438.724mil,348.764mil)(3438.724mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3466mil,349.98mil)(3469.811mil,353.791mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3466mil,349mil)(3466mil,349.98mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.962mil < 8mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.689mil < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3466mil,404.118mil)(3466mil,405.098mil) on Top Layer 
   Violation between Clearance Constraint: (7.06mil < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (7.06mil < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (4.962mil < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (4.962mil < 8mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (6.807mil < 8mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Track (3460.021mil,453.257mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (7.06mil < 8mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (7.06mil < 8mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,348.764mil) on Top Layer And Track (3466mil,349.98mil)(3469.811mil,353.791mil) on Top Layer 
   Violation between Clearance Constraint: (0.126mil < 8mil) Between Pad U6-39(3493.843mil,348.764mil) on Top Layer And Track (3466mil,349mil)(3466mil,349.98mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,348.764mil) on Top Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,348.764mil) on Top Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,348.764mil) on Top Layer And Track (3493.5mil,375.5mil)(3494mil,376mil) on Top Layer 
   Violation between Clearance Constraint: (1.01mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.126mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3466mil,404.118mil)(3466mil,405.098mil) on Top Layer 
   Violation between Clearance Constraint: (2.395mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (1.01mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (0.165mil < 8mil) Between Pad U6-39(3493.843mil,403.882mil) on Top Layer And Track (3493.5mil,375.5mil)(3494mil,376mil) on Top Layer 
   Violation between Clearance Constraint: (2.395mil < 8mil) Between Pad U6-39(3493.843mil,459mil) on Top Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,459mil) on Top Layer And Track (3460.021mil,453.257mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (2.395mil < 8mil) Between Pad U6-39(3493.843mil,459mil) on Top Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3493.843mil,459mil) on Top Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (0.665mil < 8mil) Between Pad U6-39(3493.843mil,459mil) on Top Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (2.383mil < 8mil) Between Pad U6-39(3494mil,376mil) on Multi-Layer And Track (3469.811mil,353.791mil)(3469.811mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3494mil,376mil) on Multi-Layer And Track (3469.811mil,375.5mil)(3493.5mil,375.5mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3494mil,376mil) on Multi-Layer And Track (3493.5mil,375.5mil)(3494mil,376mil) on Top Layer 
   Violation between Clearance Constraint: (2.383mil < 8mil) Between Pad U6-39(3494mil,431.118mil) on Multi-Layer And Track (3410.189mil,430.618mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (5.348mil < 8mil) Between Pad U6-39(3494mil,431.118mil) on Multi-Layer And Track (3460.021mil,453.257mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (2.383mil < 8mil) Between Pad U6-39(3494mil,431.118mil) on Multi-Layer And Track (3469.811mil,408.909mil)(3469.811mil,430.618mil) on Top Layer 
   Violation between Clearance Constraint: (2.378mil < 8mil) Between Pad U6-39(3494mil,431.118mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3469.811mil,443.466mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 8mil) Between Pad U6-39(3494mil,431.118mil) on Multi-Layer And Track (3469.811mil,430.618mil)(3493.5mil,430.618mil) on Top Layer 
Rule Violations :121

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P013) on Top Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.778mil < 10mil) Between Pad J1-MH1(1802.15mil,185mil) on Multi-Layer And Pad J1-Shell(1753.921mil,226.339mil) on Multi-Layer [Top Solder] Mask Sliver [4.778mil] / [Bottom Solder] Mask Sliver [4.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.778mil < 10mil) Between Pad J1-MH2(1999mil,185mil) on Multi-Layer And Pad J1-Shell(2047.228mil,226.339mil) on Multi-Layer [Top Solder] Mask Sliver [4.778mil] / [Bottom Solder] Mask Sliver [4.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-1(2753.228mil,948.362mil) on Top Layer And Pad U3-2(2753.228mil,968.047mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-10(2753.228mil,1125.528mil) on Top Layer And Pad U3-11(2753.228mil,1145.213mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-10(2753.228mil,1125.528mil) on Top Layer And Pad U3-9(2753.228mil,1105.842mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-11(2753.228mil,1145.213mil) on Top Layer And Pad U3-12(2753.228mil,1164.898mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-12(2753.228mil,1164.898mil) on Top Layer And Pad U3-13(2753.228mil,1184.583mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-13(2753.228mil,1184.583mil) on Top Layer And Pad U3-14(2753.228mil,1204.268mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-14(2753.228mil,1204.268mil) on Top Layer And Pad U3-15(2753.228mil,1223.953mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-15(2753.228mil,1223.953mil) on Top Layer And Pad U3-16(2753.228mil,1243.638mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-17(2677.638mil,1319.228mil) on Top Layer And Pad U3-18(2657.953mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-18(2657.953mil,1319.228mil) on Top Layer And Pad U3-19(2638.268mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-19(2638.268mil,1319.228mil) on Top Layer And Pad U3-20(2618.583mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-2(2753.228mil,968.047mil) on Top Layer And Pad U3-3(2753.228mil,987.732mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-20(2618.583mil,1319.228mil) on Top Layer And Pad U3-21(2598.898mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-21(2598.898mil,1319.228mil) on Top Layer And Pad U3-22(2579.213mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-22(2579.213mil,1319.228mil) on Top Layer And Pad U3-23(2559.528mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-23(2559.528mil,1319.228mil) on Top Layer And Pad U3-24(2539.843mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-24(2539.843mil,1319.228mil) on Top Layer And Pad U3-25(2520.157mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-25(2520.157mil,1319.228mil) on Top Layer And Pad U3-26(2500.472mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-26(2500.472mil,1319.228mil) on Top Layer And Pad U3-27(2480.787mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-27(2480.787mil,1319.228mil) on Top Layer And Pad U3-28(2461.102mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-28(2461.102mil,1319.228mil) on Top Layer And Pad U3-29(2441.417mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-29(2441.417mil,1319.228mil) on Top Layer And Pad U3-30(2421.732mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-3(2753.228mil,987.732mil) on Top Layer And Pad U3-4(2753.228mil,1007.417mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-30(2421.732mil,1319.228mil) on Top Layer And Pad U3-31(2402.047mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-31(2402.047mil,1319.228mil) on Top Layer And Pad U3-32(2382.362mil,1319.228mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-33(2306.772mil,1243.638mil) on Top Layer And Pad U3-34(2306.772mil,1223.953mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-34(2306.772mil,1223.953mil) on Top Layer And Pad U3-35(2306.772mil,1204.268mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-35(2306.772mil,1204.268mil) on Top Layer And Pad U3-36(2306.772mil,1184.583mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-36(2306.772mil,1184.583mil) on Top Layer And Pad U3-37(2306.772mil,1164.898mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-37(2306.772mil,1164.898mil) on Top Layer And Pad U3-38(2306.772mil,1145.213mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-38(2306.772mil,1145.213mil) on Top Layer And Pad U3-39(2306.772mil,1125.528mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-39(2306.772mil,1125.528mil) on Top Layer And Pad U3-40(2306.772mil,1105.842mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-4(2753.228mil,1007.417mil) on Top Layer And Pad U3-5(2753.228mil,1027.102mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-40(2306.772mil,1105.842mil) on Top Layer And Pad U3-41(2306.772mil,1086.158mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-41(2306.772mil,1086.158mil) on Top Layer And Pad U3-42(2306.772mil,1066.472mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-42(2306.772mil,1066.472mil) on Top Layer And Pad U3-43(2306.772mil,1046.787mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-43(2306.772mil,1046.787mil) on Top Layer And Pad U3-44(2306.772mil,1027.102mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-44(2306.772mil,1027.102mil) on Top Layer And Pad U3-45(2306.772mil,1007.417mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-45(2306.772mil,1007.417mil) on Top Layer And Pad U3-46(2306.772mil,987.732mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-46(2306.772mil,987.732mil) on Top Layer And Pad U3-47(2306.772mil,968.047mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-47(2306.772mil,968.047mil) on Top Layer And Pad U3-48(2306.772mil,948.362mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-49(2382.362mil,872.772mil) on Top Layer And Pad U3-50(2402.047mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-5(2753.228mil,1027.102mil) on Top Layer And Pad U3-6(2753.228mil,1046.787mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-50(2402.047mil,872.772mil) on Top Layer And Pad U3-51(2421.732mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-51(2421.732mil,872.772mil) on Top Layer And Pad U3-52(2441.417mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-52(2441.417mil,872.772mil) on Top Layer And Pad U3-53(2461.102mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-53(2461.102mil,872.772mil) on Top Layer And Pad U3-54(2480.787mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-54(2480.787mil,872.772mil) on Top Layer And Pad U3-55(2500.472mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-55(2500.472mil,872.772mil) on Top Layer And Pad U3-56(2520.157mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-56(2520.157mil,872.772mil) on Top Layer And Pad U3-57(2539.843mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-57(2539.843mil,872.772mil) on Top Layer And Pad U3-58(2559.528mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-58(2559.528mil,872.772mil) on Top Layer And Pad U3-59(2579.213mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-59(2579.213mil,872.772mil) on Top Layer And Pad U3-60(2598.898mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-6(2753.228mil,1046.787mil) on Top Layer And Pad U3-7(2753.228mil,1066.472mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-60(2598.898mil,872.772mil) on Top Layer And Pad U3-61(2618.583mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-61(2618.583mil,872.772mil) on Top Layer And Pad U3-62(2638.268mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-62(2638.268mil,872.772mil) on Top Layer And Pad U3-63(2657.953mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-63(2657.953mil,872.772mil) on Top Layer And Pad U3-64(2677.638mil,872.772mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-7(2753.228mil,1066.472mil) on Top Layer And Pad U3-8(2753.228mil,1086.158mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-8(2753.228mil,1086.158mil) on Top Layer And Pad U3-9(2753.228mil,1105.842mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-1(2655mil,680.842mil) on Top Layer And Pad U4-2(2605mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-10(2355mil,411.158mil) on Top Layer And Pad U4-11(2405mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-10(2355mil,411.158mil) on Top Layer And Pad U4-9(2305mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-11(2405mil,411.158mil) on Top Layer And Pad U4-12(2455mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-12(2455mil,411.158mil) on Top Layer And Pad U4-13(2505mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-13(2505mil,411.158mil) on Top Layer And Pad U4-14(2555mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-14(2555mil,411.158mil) on Top Layer And Pad U4-15(2605mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-15(2605mil,411.158mil) on Top Layer And Pad U4-16(2655mil,411.158mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-2(2605mil,680.842mil) on Top Layer And Pad U4-3(2555mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-3(2555mil,680.842mil) on Top Layer And Pad U4-4(2505mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-4(2505mil,680.842mil) on Top Layer And Pad U4-5(2455mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-5(2455mil,680.842mil) on Top Layer And Pad U4-6(2405mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-6(2405mil,680.842mil) on Top Layer And Pad U4-7(2355mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-7(2355mil,680.842mil) on Top Layer And Pad U4-8(2305mil,680.842mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U5-1(1969.402mil,442.409mil) on Top Layer And Pad U5-2(1932mil,442.409mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U5-2(1932mil,442.409mil) on Top Layer And Pad U5-3(1894.598mil,442.409mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U5-4(1894.598mil,343.591mil) on Top Layer And Pad U5-5(1932mil,343.591mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U5-5(1932mil,343.591mil) on Top Layer And Pad U5-6(1969.402mil,343.591mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-1(3734mil,99.945mil) on Top Layer And Pad U6-2(3734mil,149.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-10(3734mil,549.945mil) on Top Layer And Pad U6-11(3734mil,599.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-10(3734mil,549.945mil) on Top Layer And Pad U6-9(3734mil,499.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-11(3734mil,599.945mil) on Top Layer And Pad U6-12(3734mil,649.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-12(3734mil,649.945mil) on Top Layer And Pad U6-13(3734mil,699.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-13(3734mil,699.945mil) on Top Layer And Pad U6-14(3734mil,749.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-15(3604.866mil,809mil) on Top Layer And Pad U6-16(3554.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-16(3554.866mil,809mil) on Top Layer And Pad U6-17(3504.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-17(3504.866mil,809mil) on Top Layer And Pad U6-18(3454.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-18(3454.866mil,809mil) on Top Layer And Pad U6-19(3404.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-19(3404.866mil,809mil) on Top Layer And Pad U6-20(3354.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-2(3734mil,149.945mil) on Top Layer And Pad U6-3(3734mil,199.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-20(3354.866mil,809mil) on Top Layer And Pad U6-21(3304.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-21(3304.866mil,809mil) on Top Layer And Pad U6-22(3254.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-22(3254.866mil,809mil) on Top Layer And Pad U6-23(3204.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-23(3204.866mil,809mil) on Top Layer And Pad U6-24(3154.866mil,809mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-25(3025.339mil,749.945mil) on Top Layer And Pad U6-26(3025.339mil,699.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-26(3025.339mil,699.945mil) on Top Layer And Pad U6-27(3025.339mil,649.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-27(3025.339mil,649.945mil) on Top Layer And Pad U6-28(3025.339mil,599.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-28(3025.339mil,599.945mil) on Top Layer And Pad U6-29(3025.339mil,549.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-29(3025.339mil,549.945mil) on Top Layer And Pad U6-30(3025.339mil,499.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-3(3734mil,199.945mil) on Top Layer And Pad U6-4(3734mil,249.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-30(3025.339mil,499.945mil) on Top Layer And Pad U6-31(3025.339mil,449.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-31(3025.339mil,449.945mil) on Top Layer And Pad U6-32(3025.339mil,399.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-32(3025.339mil,399.945mil) on Top Layer And Pad U6-33(3025.339mil,349.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-33(3025.339mil,349.945mil) on Top Layer And Pad U6-34(3025.339mil,299.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-34(3025.339mil,299.945mil) on Top Layer And Pad U6-35(3025.339mil,249.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-35(3025.339mil,249.945mil) on Top Layer And Pad U6-36(3025.339mil,199.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-36(3025.339mil,199.945mil) on Top Layer And Pad U6-37(3025.339mil,149.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-37(3025.339mil,149.945mil) on Top Layer And Pad U6-38(3025.339mil,99.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.861mil < 10mil) Between Pad U6-39(3384mil,375mil) on Multi-Layer And Pad U6-39(3411mil,349mil) on Multi-Layer [Top Solder] Mask Sliver [5.861mil] / [Bottom Solder] Mask Sliver [5.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.088mil < 10mil) Between Pad U6-39(3384mil,375mil) on Multi-Layer And Pad U6-39(3411mil,404.118mil) on Multi-Layer [Top Solder] Mask Sliver [8.088mil] / [Bottom Solder] Mask Sliver [8.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.861mil < 10mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Pad U6-39(3411mil,404.118mil) on Multi-Layer [Top Solder] Mask Sliver [5.861mil] / [Bottom Solder] Mask Sliver [5.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.088mil < 10mil) Between Pad U6-39(3384mil,430.118mil) on Multi-Layer And Pad U6-39(3411mil,459.236mil) on Multi-Layer [Top Solder] Mask Sliver [8.088mil] / [Bottom Solder] Mask Sliver [8.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.001mil < 10mil) Between Pad U6-39(3411mil,349mil) on Multi-Layer And Pad U6-39(3440mil,376mil) on Multi-Layer [Top Solder] Mask Sliver [8.001mil] / [Bottom Solder] Mask Sliver [8.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.771mil < 10mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Pad U6-39(3440mil,376mil) on Multi-Layer [Top Solder] Mask Sliver [8.771mil] / [Bottom Solder] Mask Sliver [8.771mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.001mil < 10mil) Between Pad U6-39(3411mil,404.118mil) on Multi-Layer And Pad U6-39(3440mil,431.118mil) on Multi-Layer [Top Solder] Mask Sliver [8.001mil] / [Bottom Solder] Mask Sliver [8.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.771mil < 10mil) Between Pad U6-39(3411mil,459.236mil) on Multi-Layer And Pad U6-39(3440mil,431.118mil) on Multi-Layer [Top Solder] Mask Sliver [8.771mil] / [Bottom Solder] Mask Sliver [8.771mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.861mil < 10mil) Between Pad U6-39(3440mil,376mil) on Multi-Layer And Pad U6-39(3466mil,349mil) on Multi-Layer [Top Solder] Mask Sliver [5.861mil] / [Bottom Solder] Mask Sliver [5.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.675mil < 10mil) Between Pad U6-39(3440mil,376mil) on Multi-Layer And Pad U6-39(3466mil,404.118mil) on Multi-Layer [Top Solder] Mask Sliver [6.675mil] / [Bottom Solder] Mask Sliver [6.675mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.861mil < 10mil) Between Pad U6-39(3440mil,431.118mil) on Multi-Layer And Pad U6-39(3466mil,404.118mil) on Multi-Layer [Top Solder] Mask Sliver [5.861mil] / [Bottom Solder] Mask Sliver [5.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.675mil < 10mil) Between Pad U6-39(3440mil,431.118mil) on Multi-Layer And Pad U6-39(3466mil,459.236mil) on Multi-Layer [Top Solder] Mask Sliver [6.675mil] / [Bottom Solder] Mask Sliver [6.675mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.275mil < 10mil) Between Pad U6-39(3466mil,349mil) on Multi-Layer And Pad U6-39(3494mil,376mil) on Multi-Layer [Top Solder] Mask Sliver [7.275mil] / [Bottom Solder] Mask Sliver [7.275mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.06mil < 10mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Pad U6-39(3494mil,376mil) on Multi-Layer [Top Solder] Mask Sliver [8.06mil] / [Bottom Solder] Mask Sliver [8.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.275mil < 10mil) Between Pad U6-39(3466mil,404.118mil) on Multi-Layer And Pad U6-39(3494mil,431.118mil) on Multi-Layer [Top Solder] Mask Sliver [7.275mil] / [Bottom Solder] Mask Sliver [7.275mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.06mil < 10mil) Between Pad U6-39(3466mil,459.236mil) on Multi-Layer And Pad U6-39(3494mil,431.118mil) on Multi-Layer [Top Solder] Mask Sliver [8.06mil] / [Bottom Solder] Mask Sliver [8.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-4(3734mil,249.945mil) on Top Layer And Pad U6-5(3734mil,299.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-5(3734mil,299.945mil) on Top Layer And Pad U6-6(3734mil,349.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-6(3734mil,349.945mil) on Top Layer And Pad U6-7(3734mil,399.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-7(3734mil,399.945mil) on Top Layer And Pad U6-8(3734mil,449.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-8(3734mil,449.945mil) on Top Layer And Pad U6-9(3734mil,499.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
Rule Violations :131

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 10mil) Between Arc (1040mil,503mil) on Top Overlay And Pad 3V3-1(1040mil,503mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 10mil) Between Arc (1142mil,501mil) on Top Overlay And Pad 5V-1(1142mil,501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (1155mil,1961.079mil) on Top Overlay And Pad Q4-1(1194mil,1963mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (1159mil,1066.079mil) on Top Overlay And Pad Q6-1(1198mil,1068mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (1252.79mil,2328.481mil) on Top Overlay And Pad Q3-1(1291.79mil,2330.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Arc (2159.622mil,707.669mil) on Top Overlay And Pad Y2-1(2110.803mil,707.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 10mil) Between Arc (941mil,503mil) on Top Overlay And Pad GND-1(941mil,503mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C10-1(2400mil,2189.543mil) on Top Layer And Track (2373mil,2112mil)(2373mil,2210.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C10-1(2400mil,2189.543mil) on Top Layer And Track (2373mil,2210.213mil)(2427.559mil,2210.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C10-1(2400mil,2189.543mil) on Top Layer And Track (2427.559mil,2112mil)(2427.559mil,2210.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C14-2(2483.543mil,1936mil) on Top Layer And Track (2405.787mil,1909mil)(2504mil,1909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C14-2(2483.543mil,1936mil) on Top Layer And Track (2405.787mil,1963.559mil)(2504mil,1963.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C14-2(2483.543mil,1936mil) on Top Layer And Track (2504mil,1909mil)(2504mil,1963.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C15-1(3042.022mil,965.457mil) on Top Layer And Track (3014.463mil,944.787mil)(3014.463mil,1043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C15-1(3042.022mil,965.457mil) on Top Layer And Track (3014.463mil,944.787mil)(3069.022mil,944.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C15-2(3042.022mil,1022.543mil) on Top Layer And Track (3014.463mil,1043mil)(3069.022mil,1043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C15-2(3042.022mil,1022.543mil) on Top Layer And Track (3014.463mil,944.787mil)(3014.463mil,1043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C15-2(3042.022mil,1022.543mil) on Top Layer And Track (3069.022mil,944.787mil)(3069.022mil,1043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C17-1(2992mil,1297.457mil) on Top Layer And Track (2964.441mil,1276.787mil)(2964.441mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C17-1(2992mil,1297.457mil) on Top Layer And Track (2964.441mil,1276.787mil)(3019mil,1276.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C17-1(2992mil,1297.457mil) on Top Layer And Track (3019mil,1276.787mil)(3019mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C18-2(2243mil,1321.457mil) on Top Layer And Track (2216mil,1301mil)(2216mil,1399.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C18-2(2243mil,1321.457mil) on Top Layer And Track (2216mil,1301mil)(2270.559mil,1301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C18-2(2243mil,1321.457mil) on Top Layer And Track (2270.559mil,1301mil)(2270.559mil,1399.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C20-1(2701.543mil,1421mil) on Top Layer And Track (2624mil,1393.441mil)(2722.213mil,1393.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C20-1(2701.543mil,1421mil) on Top Layer And Track (2624mil,1448mil)(2722.213mil,1448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C20-1(2701.543mil,1421mil) on Top Layer And Track (2722.213mil,1393.441mil)(2722.213mil,1448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C20-2(2644.457mil,1421mil) on Top Layer And Track (2624mil,1393.441mil)(2624mil,1448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C20-2(2644.457mil,1421mil) on Top Layer And Track (2624mil,1393.441mil)(2722.213mil,1393.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C20-2(2644.457mil,1421mil) on Top Layer And Track (2624mil,1448mil)(2722.213mil,1448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C21-1(2701.543mil,1495mil) on Top Layer And Track (2624mil,1467.441mil)(2722.213mil,1467.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C21-1(2701.543mil,1495mil) on Top Layer And Track (2624mil,1522mil)(2722.213mil,1522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C21-1(2701.543mil,1495mil) on Top Layer And Track (2722.213mil,1467.441mil)(2722.213mil,1522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C21-2(2644.457mil,1495mil) on Top Layer And Track (2624mil,1467.441mil)(2624mil,1522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C21-2(2644.457mil,1495mil) on Top Layer And Track (2624mil,1467.441mil)(2722.213mil,1467.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C21-2(2644.457mil,1495mil) on Top Layer And Track (2624mil,1522mil)(2722.213mil,1522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C2-2(2797mil,1769.543mil) on Top Layer And Track (2769.441mil,1691.787mil)(2769.441mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C2-2(2797mil,1769.543mil) on Top Layer And Track (2769.441mil,1790mil)(2824mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C2-2(2797mil,1769.543mil) on Top Layer And Track (2824mil,1691.787mil)(2824mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C23-1(2931mil,947.543mil) on Top Layer And Track (2904mil,870mil)(2904mil,968.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C23-1(2931mil,947.543mil) on Top Layer And Track (2904mil,968.213mil)(2958.559mil,968.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C23-1(2931mil,947.543mil) on Top Layer And Track (2958.559mil,870mil)(2958.559mil,968.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C24-1(2653.543mil,775mil) on Top Layer And Track (2576mil,747.441mil)(2674.213mil,747.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C24-1(2653.543mil,775mil) on Top Layer And Track (2576mil,802mil)(2674.213mil,802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C24-1(2653.543mil,775mil) on Top Layer And Track (2674.213mil,747.441mil)(2674.213mil,802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C26-1(2214mil,976mil) on Top Layer And Track (2187mil,898.457mil)(2187mil,996.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C28-1(2825mil,1297.457mil) on Top Layer And Track (2797.441mil,1276.787mil)(2797.441mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C28-1(2825mil,1297.457mil) on Top Layer And Track (2797.441mil,1276.787mil)(2852mil,1276.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C28-1(2825mil,1297.457mil) on Top Layer And Track (2852mil,1276.787mil)(2852mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C29-1(2896mil,1297.457mil) on Top Layer And Track (2868.441mil,1276.787mil)(2868.441mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C29-1(2896mil,1297.457mil) on Top Layer And Track (2868.441mil,1276.787mil)(2923mil,1276.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C29-1(2896mil,1297.457mil) on Top Layer And Track (2923mil,1276.787mil)(2923mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C29-2(2896mil,1354.543mil) on Top Layer And Track (2868.441mil,1276.787mil)(2868.441mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C29-2(2896mil,1354.543mil) on Top Layer And Track (2868.441mil,1375mil)(2923mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C29-2(2896mil,1354.543mil) on Top Layer And Track (2923mil,1276.787mil)(2923mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C31-1(3886mil,150.543mil) on Top Layer And Track (3859mil,171.213mil)(3913.559mil,171.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C31-1(3886mil,150.543mil) on Top Layer And Track (3859mil,73mil)(3859mil,171.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C31-1(3886mil,150.543mil) on Top Layer And Track (3913.559mil,73mil)(3913.559mil,171.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C31-2(3886mil,93.457mil) on Top Layer And Track (3859mil,73mil)(3859mil,171.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C31-2(3886mil,93.457mil) on Top Layer And Track (3859mil,73mil)(3913.559mil,73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C31-2(3886mil,93.457mil) on Top Layer And Track (3913.559mil,73mil)(3913.559mil,171.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C32-1(3811mil,151.543mil) on Top Layer And Track (3784mil,172.213mil)(3838.559mil,172.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C32-1(3811mil,151.543mil) on Top Layer And Track (3784mil,74mil)(3784mil,172.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C32-1(3811mil,151.543mil) on Top Layer And Track (3838.559mil,74mil)(3838.559mil,172.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C32-2(3811mil,94.457mil) on Top Layer And Track (3784mil,74mil)(3784mil,172.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C32-2(3811mil,94.457mil) on Top Layer And Track (3784mil,74mil)(3838.559mil,74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C32-2(3811mil,94.457mil) on Top Layer And Track (3838.559mil,74mil)(3838.559mil,172.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C35-1(2212mil,622.457mil) on Top Layer And Track (2184.441mil,601.787mil)(2184.441mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C35-1(2212mil,622.457mil) on Top Layer And Track (2184.441mil,601.787mil)(2239mil,601.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C35-1(2212mil,622.457mil) on Top Layer And Track (2239mil,601.787mil)(2239mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C36-1(1879mil,673.543mil) on Top Layer And Track (1852mil,596mil)(1852mil,694.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C36-1(1879mil,673.543mil) on Top Layer And Track (1852mil,694.213mil)(1906.559mil,694.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C36-1(1879mil,673.543mil) on Top Layer And Track (1906.559mil,596mil)(1906.559mil,694.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C37-1(2835mil,138.543mil) on Top Layer And Track (2808mil,159.213mil)(2862.559mil,159.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C37-1(2835mil,138.543mil) on Top Layer And Track (2808mil,61mil)(2808mil,159.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C37-1(2835mil,138.543mil) on Top Layer And Track (2862.559mil,61mil)(2862.559mil,159.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C38-1(2407.128mil,137.543mil) on Top Layer And Track (2380.128mil,158.213mil)(2434.687mil,158.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C38-1(2407.128mil,137.543mil) on Top Layer And Track (2380.128mil,60mil)(2380.128mil,158.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C38-1(2407.128mil,137.543mil) on Top Layer And Track (2434.687mil,60mil)(2434.687mil,158.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C38-2(2407.128mil,80.457mil) on Top Layer And Track (2380.128mil,60mil)(2380.128mil,158.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C38-2(2407.128mil,80.457mil) on Top Layer And Track (2380.128mil,60mil)(2434.687mil,60mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C38-2(2407.128mil,80.457mil) on Top Layer And Track (2434.687mil,60mil)(2434.687mil,158.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C41-2(3520mil,1607.543mil) on Top Layer And Track (3492.441mil,1529.787mil)(3492.441mil,1628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C41-2(3520mil,1607.543mil) on Top Layer And Track (3492.441mil,1628mil)(3547mil,1628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C41-2(3520mil,1607.543mil) on Top Layer And Track (3547mil,1529.787mil)(3547mil,1628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C42-1(3514.882mil,1197.693mil) on Top Layer And Track (3487.323mil,1177.024mil)(3487.323mil,1275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C42-1(3514.882mil,1197.693mil) on Top Layer And Track (3487.323mil,1177.024mil)(3541.882mil,1177.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C42-1(3514.882mil,1197.693mil) on Top Layer And Track (3541.882mil,1177.024mil)(3541.882mil,1275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad C42-2(3514.882mil,1254.78mil) on Top Layer And Track (3487.323mil,1177.024mil)(3487.323mil,1275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C42-2(3514.882mil,1254.78mil) on Top Layer And Track (3487.323mil,1275.236mil)(3541.882mil,1275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C42-2(3514.882mil,1254.78mil) on Top Layer And Track (3541.882mil,1177.024mil)(3541.882mil,1275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C5-1(2281mil,1868.543mil) on Top Layer And Track (2254mil,1791mil)(2254mil,1889.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3285mil,1837.614mil) on Top Layer And Track (3216.102mil,1859.268mil)(3241.693mil,1859.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3285mil,1837.614mil) on Top Layer And Track (3328.307mil,1859.268mil)(3353.898mil,1859.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3285mil,1664.386mil) on Top Layer And Track (3176.732mil,1642.732mil)(3241.693mil,1642.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3285mil,1664.386mil) on Top Layer And Track (3328.307mil,1642.732mil)(3393.268mil,1642.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3040mil,1669.386mil) on Top Layer And Track (2931.732mil,1647.732mil)(2996.693mil,1647.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3040mil,1669.386mil) on Top Layer And Track (3083.307mil,1647.732mil)(3148.268mil,1647.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D4-1(2049.339mil,1649mil) on Top Layer And Track (2028mil,1614mil)(2083mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D4-1(2049.339mil,1649mil) on Top Layer And Track (2028mil,1684mil)(2083mil,1684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad D4-1(2049.339mil,1649mil) on Top Layer And Track (2083mil,1614mil)(2083mil,1684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D4-2(1966.661mil,1649mil) on Top Layer And Track (1938mil,1614mil)(1988mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D4-2(1966.661mil,1649mil) on Top Layer And Track (1938mil,1684mil)(1988mil,1684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad D5-1(3320.661mil,917mil) on Top Layer And Track (3287mil,882mil)(3287mil,952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D5-1(3320.661mil,917mil) on Top Layer And Track (3287mil,882mil)(3342mil,882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D5-1(3320.661mil,917mil) on Top Layer And Track (3287mil,952mil)(3342mil,952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D5-2(3403.339mil,917mil) on Top Layer And Track (3382mil,882mil)(3432mil,882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D5-2(3403.339mil,917mil) on Top Layer And Track (3382mil,952mil)(3432mil,952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad J1-5(1951.756mil,226.339mil) on Top Layer And Track (1973.409mil,242.087mil)(2006.874mil,242.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.222mil < 10mil) Between Pad J1-Shell(1748.016mil,76.732mil) on Multi-Layer And Track (1743.094mil,123.976mil)(1743.094mil,177.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J1-Shell(2047.228mil,226.339mil) on Multi-Layer And Track (1973.409mil,242.087mil)(2006.874mil,242.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.403mil < 10mil) Between Pad J1-Shell(2047.228mil,226.339mil) on Multi-Layer And Track (2058.055mil,123.976mil)(2058.055mil,177.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad JDC1-1(1910mil,1951mil) on Multi-Layer And Track (1734mil,1942mil)(1823mil,1942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad JDC1-3(1710mil,2051mil) on Multi-Layer And Track (1730mil,1942mil)(1730mil,1963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad JDC1-3(1710mil,2051mil) on Multi-Layer And Track (1730mil,2144mil)(1730mil,2354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(3007.047mil,2156mil) on Top Layer And Track (3007.047mil,1959.15mil)(3007.047mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(3007.047mil,2156mil) on Top Layer And Track (3007.047mil,2156mil)(3007.047mil,2352.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(3385mil,2156mil) on Top Layer And Track (3385mil,1959.15mil)(3385mil,2352.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 10mil) Between Pad P2-2(98.858mil,2075.998mil) on Multi-Layer And Track (146.102mil,1977.572mil)(146.102mil,2052.769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 10mil) Between Pad P2-2(98.858mil,2075.998mil) on Multi-Layer And Track (146.102mil,2099.226mil)(146.102mil,2172.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 10mil) Between Pad P3-2(98.858mil,1625.998mil) on Multi-Layer And Track (146.102mil,1527.572mil)(146.102mil,1602.769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 10mil) Between Pad P3-2(98.858mil,1625.998mil) on Multi-Layer And Track (146.102mil,1649.226mil)(146.102mil,1722.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(3245.543mil,917mil) on Top Layer And Track (3168mil,889.441mil)(3266.213mil,889.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R10-1(3245.543mil,917mil) on Top Layer And Track (3168mil,944mil)(3266.213mil,944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(3245.543mil,917mil) on Top Layer And Track (3266.213mil,889.441mil)(3266.213mil,944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-1(2887.223mil,825.543mil) on Top Layer And Track (2860.223mil,748mil)(2860.223mil,846.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-1(2823.543mil,792.407mil) on Top Layer And Track (2746mil,764.848mil)(2844.213mil,764.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R13-1(2823.543mil,792.407mil) on Top Layer And Track (2746mil,819.407mil)(2844.213mil,819.407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-1(2823.543mil,792.407mil) on Top Layer And Track (2844.213mil,764.848mil)(2844.213mil,819.407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R13-2(2766.457mil,792.407mil) on Top Layer And Track (2746mil,764.848mil)(2746mil,819.407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-2(2766.457mil,792.407mil) on Top Layer And Track (2746mil,764.848mil)(2844.213mil,764.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R13-2(2766.457mil,792.407mil) on Top Layer And Track (2746mil,819.407mil)(2844.213mil,819.407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(2562.543mil,232mil) on Top Layer And Track (2485mil,204.441mil)(2583.213mil,204.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-1(2562.543mil,232mil) on Top Layer And Track (2485mil,259mil)(2583.213mil,259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(2562.543mil,232mil) on Top Layer And Track (2583.213mil,204.441mil)(2583.213mil,259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R15-2(2505.457mil,232mil) on Top Layer And Track (2485mil,204.441mil)(2485mil,259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-2(2505.457mil,232mil) on Top Layer And Track (2485mil,204.441mil)(2583.213mil,204.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-2(2505.457mil,232mil) on Top Layer And Track (2485mil,259mil)(2583.213mil,259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(2909mil,83.457mil) on Top Layer And Track (2881.441mil,62.787mil)(2881.441mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(2909mil,83.457mil) on Top Layer And Track (2881.441mil,62.787mil)(2936mil,62.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-1(2909mil,83.457mil) on Top Layer And Track (2936mil,62.787mil)(2936mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R16-2(2909mil,140.543mil) on Top Layer And Track (2881.441mil,161mil)(2936mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-2(2909mil,140.543mil) on Top Layer And Track (2881.441mil,62.787mil)(2881.441mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-2(2909mil,140.543mil) on Top Layer And Track (2936mil,62.787mil)(2936mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(2479.128mil,80.913mil) on Top Layer And Track (2451.569mil,60.244mil)(2451.569mil,158.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(2479.128mil,80.913mil) on Top Layer And Track (2451.569mil,60.244mil)(2506.128mil,60.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-1(2479.128mil,80.913mil) on Top Layer And Track (2506.128mil,60.244mil)(2506.128mil,158.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R17-2(2479.128mil,138mil) on Top Layer And Track (2451.569mil,158.457mil)(2506.128mil,158.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-2(2479.128mil,138mil) on Top Layer And Track (2451.569mil,60.244mil)(2451.569mil,158.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-2(2479.128mil,138mil) on Top Layer And Track (2506.128mil,60.244mil)(2506.128mil,158.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R19-2(1362mil,2322.543mil) on Top Layer And Track (1334.441mil,2244.787mil)(1334.441mil,2343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R19-2(1362mil,2322.543mil) on Top Layer And Track (1334.441mil,2343mil)(1389mil,2343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R19-2(1362mil,2322.543mil) on Top Layer And Track (1389mil,2244.787mil)(1389mil,2343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R20-2(1509mil,1882.543mil) on Top Layer And Track (1481.441mil,1804.787mil)(1481.441mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(1299mil,1832.724mil) on Top Layer And Track (1271.441mil,1812.055mil)(1271.441mil,1910.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(1299mil,1832.724mil) on Top Layer And Track (1271.441mil,1812.055mil)(1326mil,1812.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R21-1(1299mil,1832.724mil) on Top Layer And Track (1326mil,1812.055mil)(1326mil,1910.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(1291mil,1378.457mil) on Top Layer And Track (1263.441mil,1357.787mil)(1263.441mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(1291mil,1378.457mil) on Top Layer And Track (1263.441mil,1357.787mil)(1318mil,1357.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R23-1(1291mil,1378.457mil) on Top Layer And Track (1318mil,1357.787mil)(1318mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-2(1291mil,1435.543mil) on Top Layer And Track (1263.441mil,1357.787mil)(1263.441mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R24-2(1505mil,996.543mil) on Top Layer And Track (1477.441mil,1017mil)(1532mil,1017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R24-2(1505mil,996.543mil) on Top Layer And Track (1477.441mil,918.787mil)(1477.441mil,1017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R24-2(1505mil,996.543mil) on Top Layer And Track (1532mil,918.787mil)(1532mil,1017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-1(1284mil,936.457mil) on Top Layer And Track (1256.441mil,915.787mil)(1256.441mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-1(1284mil,936.457mil) on Top Layer And Track (1256.441mil,915.787mil)(1311mil,915.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R25-1(1284mil,936.457mil) on Top Layer And Track (1311mil,915.787mil)(1311mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R25-2(1284mil,993.543mil) on Top Layer And Track (1256.441mil,1014mil)(1311mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-2(1284mil,993.543mil) on Top Layer And Track (1256.441mil,915.787mil)(1256.441mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R25-2(1284mil,993.543mil) on Top Layer And Track (1311mil,915.787mil)(1311mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R26-2(3514.882mil,2174.78mil) on Top Layer And Track (3487.323mil,2097.024mil)(3487.323mil,2195.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R26-2(3514.882mil,2174.78mil) on Top Layer And Track (3487.323mil,2195.236mil)(3541.882mil,2195.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R26-2(3514.882mil,2174.78mil) on Top Layer And Track (3541.882mil,2097.024mil)(3541.882mil,2195.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R28-2(3519.882mil,1489.78mil) on Top Layer And Track (3492.323mil,1412.024mil)(3492.323mil,1510.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R28-2(3519.882mil,1489.78mil) on Top Layer And Track (3492.323mil,1510.236mil)(3546.882mil,1510.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R28-2(3519.882mil,1489.78mil) on Top Layer And Track (3546.882mil,1412.024mil)(3546.882mil,1510.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R29-2(3514.882mil,1134.78mil) on Top Layer And Track (3487.323mil,1057.024mil)(3487.323mil,1155.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R29-2(3514.882mil,1134.78mil) on Top Layer And Track (3487.323mil,1155.236mil)(3541.882mil,1155.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R29-2(3514.882mil,1134.78mil) on Top Layer And Track (3541.882mil,1057.024mil)(3541.882mil,1155.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(2483.543mil,2076mil) on Top Layer And Track (2406mil,2048.441mil)(2504.213mil,2048.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-1(2483.543mil,2076mil) on Top Layer And Track (2406mil,2103mil)(2504.213mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(2483.543mil,2076mil) on Top Layer And Track (2504.213mil,2048.441mil)(2504.213mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R3-2(2426.457mil,2076mil) on Top Layer And Track (2406mil,2048.441mil)(2406mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(2426.457mil,2076mil) on Top Layer And Track (2406mil,2048.441mil)(2504.213mil,2048.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-2(2426.457mil,2076mil) on Top Layer And Track (2406mil,2103mil)(2504.213mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(2713.457mil,1938mil) on Top Layer And Track (2692.787mil,1911mil)(2692.787mil,1965.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R4-1(2713.457mil,1938mil) on Top Layer And Track (2692.787mil,1911mil)(2791mil,1911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(2713.457mil,1938mil) on Top Layer And Track (2692.787mil,1965.559mil)(2791mil,1965.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(3098.543mil,1529mil) on Top Layer And Track (3021mil,1501.441mil)(3119.213mil,1501.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-1(3098.543mil,1529mil) on Top Layer And Track (3021mil,1556mil)(3119.213mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(3098.543mil,1529mil) on Top Layer And Track (3119.213mil,1501.441mil)(3119.213mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R5-2(3041.457mil,1529mil) on Top Layer And Track (3021mil,1501.441mil)(3021mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-2(3041.457mil,1529mil) on Top Layer And Track (3021mil,1501.441mil)(3119.213mil,1501.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-2(3041.457mil,1529mil) on Top Layer And Track (3021mil,1556mil)(3119.213mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(2426.457mil,2011mil) on Top Layer And Track (2405.787mil,1984mil)(2405.787mil,2038.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-1(2426.457mil,2011mil) on Top Layer And Track (2405.787mil,1984mil)(2504mil,1984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(2426.457mil,2011mil) on Top Layer And Track (2405.787mil,2038.559mil)(2504mil,2038.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-2(2483.543mil,2011mil) on Top Layer And Track (2405.787mil,1984mil)(2504mil,1984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(2483.543mil,2011mil) on Top Layer And Track (2405.787mil,2038.559mil)(2504mil,2038.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R9-2(3265.457mil,1436mil) on Top Layer And Track (3245mil,1408.441mil)(3245mil,1463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-2(3265.457mil,1436mil) on Top Layer And Track (3245mil,1408.441mil)(3343.213mil,1408.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-2(3265.457mil,1436mil) on Top Layer And Track (3245mil,1463mil)(3343.213mil,1463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 10mil) Between Pad RL1-1(959.173mil,2060.291mil) on Multi-Layer And Track (1004.449mil,2015.016mil)(1004.449mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 10mil) Between Pad RL1-1(959.173mil,2060.291mil) on Multi-Layer And Track (185.551mil,2015.016mil)(1004.449mil,2015.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 10mil) Between Pad RL1-2(959.173mil,2241.394mil) on Multi-Layer And Track (1004.449mil,2015.016mil)(1004.449mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.763mil < 10mil) Between Pad RL1-2(959.173mil,2241.394mil) on Multi-Layer And Track (185.551mil,2290.606mil)(1004.449mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 10mil) Between Pad RL1-3(506.417mil,2241.394mil) on Multi-Layer And Track (185.551mil,2290.606mil)(1004.449mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 10mil) Between Pad RL1-4(230.827mil,2241.394mil) on Multi-Layer And Track (185.551mil,2015.016mil)(185.551mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 10mil) Between Pad RL1-4(230.827mil,2241.394mil) on Multi-Layer And Track (185.551mil,2290.606mil)(1004.449mil,2290.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 10mil) Between Pad RL2-2(959.173mil,1786.394mil) on Multi-Layer And Track (1004.449mil,1560.016mil)(1004.449mil,1835.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.763mil < 10mil) Between Pad RL2-2(959.173mil,1786.394mil) on Multi-Layer And Track (185.551mil,1835.606mil)(1004.449mil,1835.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 10mil) Between Pad RL2-4(230.827mil,1786.394mil) on Multi-Layer And Track (185.551mil,1560.016mil)(185.551mil,1835.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad S2-1(2566.449mil,141.496mil) on Top Layer And Track (2567mil,105mil)(2567mil,115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-1(2566.449mil,141.496mil) on Top Layer And Track (2567mil,170mil)(2748.102mil,170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-2(2747.551mil,141.496mil) on Top Layer And Track (2567mil,170mil)(2748.102mil,170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad S2-2(2747.551mil,141.496mil) on Top Layer And Track (2747mil,105mil)(2747mil,115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad S2-3(2747.551mil,78.504mil) on Top Layer And Track (2566.449mil,50.827mil)(2747.551mil,50.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad S2-3(2747.551mil,78.504mil) on Top Layer And Track (2747mil,105mil)(2747mil,115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad S2-4(2566.449mil,78.504mil) on Top Layer And Track (2566.449mil,50.827mil)(2747.551mil,50.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Pad S2-4(2566.449mil,78.504mil) on Top Layer And Track (2567mil,105mil)(2567mil,115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S4-1(3861.102mil,2119.071mil) on Top Layer And Track (3621.102mil,2086.236mil)(3856.102mil,2086.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S4-2(3624.882mil,2119.071mil) on Top Layer And Track (3621.102mil,2086.236mil)(3856.102mil,2086.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S5-1(3861.102mil,1774.071mil) on Top Layer And Track (3621.102mil,1741.236mil)(3856.102mil,1741.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S5-2(3624.882mil,1774.071mil) on Top Layer And Track (3621.102mil,1741.236mil)(3856.102mil,1741.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S6-1(3866.102mil,1431.236mil) on Top Layer And Track (3626.102mil,1398.402mil)(3861.102mil,1398.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Pad S6-2(3629.882mil,1431.236mil) on Top Layer And Track (3626.102mil,1398.402mil)(3861.102mil,1398.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U10-1(1568.262mil,721mil) on Top Layer And Track (1536.762mil,666mil)(1536.762mil,677.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U10-2(1568.262mil,821mil) on Top Layer And Track (1536.762mil,764.6mil)(1536.762mil,777.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U10-2(1568.262mil,821mil) on Top Layer And Track (1536.762mil,864.6mil)(1536.762mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.616mil < 10mil) Between Pad U11-1(1090.842mil,100mil) on Multi-Layer And Track (1140.842mil,50mil)(1140.842mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Pad U3-60(2598.898mil,872.772mil) on Top Layer And Text "C24" (2592.439mil,810.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.42mil < 10mil) Between Pad U3-62(2638.268mil,872.772mil) on Top Layer And Text "C24" (2592.439mil,810.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.924mil < 10mil) Between Pad U3-63(2657.953mil,872.772mil) on Top Layer And Text "C24" (2592.439mil,810.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad U6-15(3604.866mil,809mil) on Top Layer And Track (3634.394mil,809mil)(3734mil,809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U7-2(1564.5mil,2166mil) on Top Layer And Track (1533mil,2109.6mil)(1533mil,2122.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U7-2(1564.5mil,2166mil) on Top Layer And Track (1533mil,2209.6mil)(1533mil,2221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U7-3(1215.5mil,2166mil) on Top Layer And Track (1247mil,2109.6mil)(1247mil,2122.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U7-3(1215.5mil,2166mil) on Top Layer And Track (1247mil,2209.6mil)(1247mil,2221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U8-1(1563.262mil,1607mil) on Top Layer And Track (1531.762mil,1552mil)(1531.762mil,1563.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U9-2(1564mil,1263mil) on Top Layer And Track (1532.5mil,1206.6mil)(1532.5mil,1219.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U9-2(1564mil,1263mil) on Top Layer And Track (1532.5mil,1306.6mil)(1532.5mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U9-3(1215mil,1263mil) on Top Layer And Track (1246.5mil,1206.6mil)(1246.5mil,1219.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.104mil < 10mil) Between Pad U9-3(1215mil,1263mil) on Top Layer And Track (1246.5mil,1306.6mil)(1246.5mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-4(3138.725mil,1115.905mil) on Top Layer And Track (3182.032mil,1135.59mil)(3245.024mil,1135.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-1(2110.803mil,707.276mil) on Top Layer And Track (2004.504mil,726.961mil)(2067.496mil,726.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-3(1961.197mil,616.724mil) on Top Layer And Track (2004.504mil,597.039mil)(2067.496mil,597.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-4(2110.803mil,616.724mil) on Top Layer And Track (2004.504mil,597.039mil)(2067.496mil,597.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :247

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02