# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab01_21.srcs/sim_1/new/CC_11.v" \
"../../../../Lab01_21.srcs/sim_1/new/top_level.v" \
"../../../../Lab01_21.srcs/sim_1/new/tb_top_level.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
