// Seed: 2554024563
module module_0 (
    input id_0,
    input id_1
);
  reg
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  logic id_23;
  assign id_6 = 1'b0;
  always @(negedge 1) begin
    id_7 = id_5;
  end
  always @(posedge 1'd0 or posedge (1)) begin
    id_20 <= 1'h0;
  end
  assign id_12 = id_3;
  type_27 id_24 (
      id_8,
      1'b0 + id_17
  );
endmodule
