|a2dv2
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
LEDG[0] <= <GND>
LEDG[1] <= PLL_200MHz:PLL_200MHz_inst.locked
LEDG[2] <= <GND>
LEDG[3] <= ADA_OR.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset_n.IN2
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LCD_BLON <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> GPIO[35]
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
I2C_SCLK <= <GND>
I2C_SDAT <> <UNC>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_ADDR[22] <= <GND>
FL_CE_N <= <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_OE_N <= <GND>
FL_RST_N <= <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N <= <GND>
FL_WP_N <= <GND>
ENET0_MDC <= <GND>
ENET0_MDIO <> <UNC>
ENET0_RESET_N <= <GND>
ENET1_GTX_CLK <= <GND>
ENET1_MDC <= <GND>
ENET1_MDIO <> <UNC>
ENET1_RESET_N <= <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_TX_DATA[0] <= <GND>
ENET1_TX_DATA[1] <= <GND>
ENET1_TX_DATA[2] <= <GND>
ENET1_TX_DATA[3] <= <GND>
ENET1_TX_EN <= <GND>
AD_SCLK <> <VCC>
AD_SDIO <> <VCC>
ADA_D[0] => per_a2da_d[0].DATAIN
ADA_D[1] => per_a2da_d[1].DATAIN
ADA_D[2] => per_a2da_d[2].DATAIN
ADA_D[3] => per_a2da_d[3].DATAIN
ADA_D[4] => per_a2da_d[4].DATAIN
ADA_D[5] => per_a2da_d[5].DATAIN
ADA_D[6] => per_a2da_d[6].DATAIN
ADA_D[7] => per_a2da_d[7].DATAIN
ADA_D[8] => per_a2da_d[8].DATAIN
ADA_D[9] => per_a2da_d[9].DATAIN
ADA_D[10] => per_a2da_d[10].DATAIN
ADA_D[11] => per_a2da_d[11].DATAIN
ADA_D[12] => per_a2da_d[12].DATAIN
ADA_D[13] => per_a2da_d[13].DATAIN
ADA_DCO => per_a2da_d[0].CLK
ADA_DCO => per_a2da_d[1].CLK
ADA_DCO => per_a2da_d[2].CLK
ADA_DCO => per_a2da_d[3].CLK
ADA_DCO => per_a2da_d[4].CLK
ADA_DCO => per_a2da_d[5].CLK
ADA_DCO => per_a2da_d[6].CLK
ADA_DCO => per_a2da_d[7].CLK
ADA_DCO => per_a2da_d[8].CLK
ADA_DCO => per_a2da_d[9].CLK
ADA_DCO => per_a2da_d[10].CLK
ADA_DCO => per_a2da_d[11].CLK
ADA_DCO => per_a2da_d[12].CLK
ADA_DCO => per_a2da_d[13].CLK
ADA_OE <= <GND>
ADA_OR => LEDG[3].DATAIN
ADA_SPI_CS <= <VCC>
ADB_D[0] => ~NO_FANOUT~
ADB_D[1] => ~NO_FANOUT~
ADB_D[2] => ~NO_FANOUT~
ADB_D[3] => ~NO_FANOUT~
ADB_D[4] => ~NO_FANOUT~
ADB_D[5] => ~NO_FANOUT~
ADB_D[6] => ~NO_FANOUT~
ADB_D[7] => ~NO_FANOUT~
ADB_D[8] => ~NO_FANOUT~
ADB_D[9] => ~NO_FANOUT~
ADB_D[10] => ~NO_FANOUT~
ADB_D[11] => ~NO_FANOUT~
ADB_D[12] => ~NO_FANOUT~
ADB_D[13] => ~NO_FANOUT~
ADB_DCO => ~NO_FANOUT~
ADB_OE <= <GND>
ADB_OR => ~NO_FANOUT~
ADB_SPI_CS <= <GND>
AIC_BCLK <> <UNC>
AIC_DIN <= <GND>
AIC_DOUT => ~NO_FANOUT~
AIC_LRCIN <> <UNC>
AIC_LRCOUT <> <UNC>
AIC_SPI_CS <= <GND>
AIC_XCLK <= <GND>
CLKIN1 => ~NO_FANOUT~
CLKOUT0 <= <GND>
DA[0] <= o_sine_p[0].DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= o_sine_p[1].DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= o_sine_p[2].DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= o_sine_p[3].DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= o_sine_p[4].DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= o_sine_p[5].DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= o_sine_p[6].DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= o_sine_p[7].DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= o_sine_p[8].DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= o_sine_p[9].DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= o_sine_p[10].DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= o_sine_p[11].DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= o_sine_p[12].DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= o_sine_p[13].DB_MAX_OUTPUT_PORT_TYPE
DB[0] <= <GND>
DB[1] <= <GND>
DB[2] <= <GND>
DB[3] <= <GND>
DB[4] <= <GND>
DB[5] <= <GND>
DB[6] <= <GND>
DB[7] <= <GND>
DB[8] <= <GND>
DB[9] <= <GND>
DB[10] <= <GND>
DB[11] <= <GND>
DB[12] <= <GND>
DB[13] <= <GND>
FPGA_CLK_A_N <> FPGA_CLK_A_N
FPGA_CLK_A_P <> FPGA_CLK_A_P
FPGA_CLK_B_N <> <UNC>
FPGA_CLK_B_P <> <UNC>
J1_152 <> <UNC>
XT_IN_N => ~NO_FANOUT~
XT_IN_P => ~NO_FANOUT~
ast_source_valid <= <GND>
test_out_data[0] <= <GND>
test_out_data[1] <= <GND>
test_out_data[2] <= <GND>
test_out_data[3] <= <GND>
test_out_data[4] <= <GND>
test_out_data[5] <= <GND>
test_out_data[6] <= <GND>
test_out_data[7] <= <GND>
test_out_data[8] <= <GND>
test_out_data[9] <= <GND>
test_out_data[10] <= <GND>
test_out_data[11] <= <GND>
test_out_data[12] <= <GND>
test_out_data[13] <= <GND>
test_out_data[14] <= <GND>
test_out_data[15] <= <GND>
test_out_data[16] <= <GND>
test_out_data[17] <= <GND>
test_out_data[18] <= <GND>
test_out_data[19] <= <GND>
test_out_data[20] <= <GND>
test_out_data[21] <= <GND>
test_out_data[22] <= <GND>
test_out_data[23] <= <GND>
test_out_data[24] <= <GND>
test_out_data[25] <= <GND>
test_out_data[26] <= <GND>
test_out_data[27] <= <GND>
test_out_data[28] <= <GND>
test_out_data[29] <= <GND>
test_out_data[30] <= <GND>
test_out_data[31] <= <GND>
adaptive_out_data[0] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[1] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[2] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[3] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[4] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[5] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[6] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[7] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[8] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[9] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[10] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[11] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[12] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[13] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[14] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[15] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[16] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[17] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[18] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[19] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[20] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[21] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[22] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[23] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[24] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[25] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[26] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[27] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[28] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[29] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[30] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[31] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[32] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[33] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[34] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[35] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[36] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[37] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[38] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[39] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[40] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[41] <= adaptive_fir:adaptive_fir_inst.y_out
adaptive_out_data[42] <= adaptive_fir:adaptive_fir_inst.y_out
error_adaptive_out[0] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[1] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[2] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[3] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[4] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[5] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[6] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[7] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[8] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[9] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[10] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[11] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[12] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[13] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[14] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[15] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[16] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[17] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[18] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[19] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[20] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[21] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[22] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[23] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[24] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[25] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[26] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[27] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[28] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[29] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[30] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[31] <= adaptive_fir:adaptive_fir_inst.e_out
error_adaptive_out[32] <= adaptive_fir:adaptive_fir_inst.e_out
emu[0] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[1] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[2] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[3] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[4] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[5] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[6] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[7] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[8] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[9] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[10] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[11] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[12] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[13] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[14] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[15] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[16] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[17] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[18] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[19] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[20] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[21] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[22] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[23] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[24] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[25] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[26] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[27] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[28] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[29] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[30] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[31] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[32] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[33] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[34] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[35] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[36] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[37] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[38] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[39] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[40] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[41] <= adaptive_fir:adaptive_fir_inst.emu_out
emu[42] <= adaptive_fir:adaptive_fir_inst.emu_out


|a2dv2|a2d_data_a:a2d_data_a_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|p_sine:p_sine_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
source[0] <= altsource_probe_top:in_system_sources_probes_0.source


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
source[0] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|PLL_200MHz:PLL_200MHz_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component
inclk[0] => PLL_200MHz_altpll:auto_generated.inclk[0]
inclk[1] => PLL_200MHz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_200MHz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_200MHz_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|lfsr:lfsrs_inst
clk => outp~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
outp <= outp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|ROM_delta_control:delta_control_inst
address[0] => address[0].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cmb1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cmb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cmb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cmb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cmb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cmb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cmb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cmb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cmb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cmb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated
address_a[0] => altsyncram_36d2:altsyncram1.address_a[0]
clock0 => altsyncram_36d2:altsyncram1.clock0
q_a[0] <= altsyncram_36d2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_36d2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_36d2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_36d2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_36d2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_36d2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_36d2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_36d2:altsyncram1.q_a[7]


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1
address_a[0] => ~NO_FANOUT~
address_b[0] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|ROM_buffer_tap:buffer_control_inst
address[0] => address[0].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ib1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ib1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ib1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ib1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ib1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1ib1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1ib1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1ib1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1ib1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1ib1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated
address_a[0] => altsyncram_nrc2:altsyncram1.address_a[0]
clock0 => altsyncram_nrc2:altsyncram1.clock0
q_a[0] <= altsyncram_nrc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nrc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nrc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nrc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nrc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nrc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nrc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nrc2:altsyncram1.q_a[7]


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1
address_a[0] => ~NO_FANOUT~
address_b[0] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|adaptive_fir:adaptive_fir_inst
clk => emu_out[0]~reg0.CLK
clk => emu_out[1]~reg0.CLK
clk => emu_out[2]~reg0.CLK
clk => emu_out[3]~reg0.CLK
clk => emu_out[4]~reg0.CLK
clk => emu_out[5]~reg0.CLK
clk => emu_out[6]~reg0.CLK
clk => emu_out[7]~reg0.CLK
clk => emu_out[8]~reg0.CLK
clk => emu_out[9]~reg0.CLK
clk => emu_out[10]~reg0.CLK
clk => emu_out[11]~reg0.CLK
clk => emu_out[12]~reg0.CLK
clk => emu_out[13]~reg0.CLK
clk => emu_out[14]~reg0.CLK
clk => emu_out[15]~reg0.CLK
clk => emu_out[16]~reg0.CLK
clk => emu_out[17]~reg0.CLK
clk => emu_out[18]~reg0.CLK
clk => emu_out[19]~reg0.CLK
clk => emu_out[20]~reg0.CLK
clk => emu_out[21]~reg0.CLK
clk => emu_out[22]~reg0.CLK
clk => emu_out[23]~reg0.CLK
clk => emu_out[24]~reg0.CLK
clk => emu_out[25]~reg0.CLK
clk => emu_out[26]~reg0.CLK
clk => emu_out[27]~reg0.CLK
clk => emu_out[28]~reg0.CLK
clk => emu_out[29]~reg0.CLK
clk => emu_out[30]~reg0.CLK
clk => emu_out[31]~reg0.CLK
clk => emu_out[32]~reg0.CLK
clk => emu_out[33]~reg0.CLK
clk => emu_out[34]~reg0.CLK
clk => emu_out[35]~reg0.CLK
clk => emu_out[36]~reg0.CLK
clk => emu_out[37]~reg0.CLK
clk => emu_out[38]~reg0.CLK
clk => emu_out[39]~reg0.CLK
clk => emu_out[40]~reg0.CLK
clk => emu_out[41]~reg0.CLK
clk => emu_out[42]~reg0.CLK
clk => e_out[0]~reg0.CLK
clk => e_out[1]~reg0.CLK
clk => e_out[2]~reg0.CLK
clk => e_out[3]~reg0.CLK
clk => e_out[4]~reg0.CLK
clk => e_out[5]~reg0.CLK
clk => e_out[6]~reg0.CLK
clk => e_out[7]~reg0.CLK
clk => e_out[8]~reg0.CLK
clk => e_out[9]~reg0.CLK
clk => e_out[10]~reg0.CLK
clk => e_out[11]~reg0.CLK
clk => e_out[12]~reg0.CLK
clk => e_out[13]~reg0.CLK
clk => e_out[14]~reg0.CLK
clk => e_out[15]~reg0.CLK
clk => e_out[16]~reg0.CLK
clk => e_out[17]~reg0.CLK
clk => e_out[18]~reg0.CLK
clk => e_out[19]~reg0.CLK
clk => e_out[20]~reg0.CLK
clk => e_out[21]~reg0.CLK
clk => e_out[22]~reg0.CLK
clk => e_out[23]~reg0.CLK
clk => e_out[24]~reg0.CLK
clk => e_out[25]~reg0.CLK
clk => e_out[26]~reg0.CLK
clk => e_out[27]~reg0.CLK
clk => e_out[28]~reg0.CLK
clk => e_out[29]~reg0.CLK
clk => e_out[30]~reg0.CLK
clk => e_out[31]~reg0.CLK
clk => e_out[32]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => y_out[7]~reg0.CLK
clk => y_out[8]~reg0.CLK
clk => y_out[9]~reg0.CLK
clk => y_out[10]~reg0.CLK
clk => y_out[11]~reg0.CLK
clk => y_out[12]~reg0.CLK
clk => y_out[13]~reg0.CLK
clk => y_out[14]~reg0.CLK
clk => y_out[15]~reg0.CLK
clk => y_out[16]~reg0.CLK
clk => y_out[17]~reg0.CLK
clk => y_out[18]~reg0.CLK
clk => y_out[19]~reg0.CLK
clk => y_out[20]~reg0.CLK
clk => y_out[21]~reg0.CLK
clk => y_out[22]~reg0.CLK
clk => y_out[23]~reg0.CLK
clk => y_out[24]~reg0.CLK
clk => y_out[25]~reg0.CLK
clk => y_out[26]~reg0.CLK
clk => y_out[27]~reg0.CLK
clk => y_out[28]~reg0.CLK
clk => y_out[29]~reg0.CLK
clk => y_out[30]~reg0.CLK
clk => y_out[31]~reg0.CLK
clk => y_out[32]~reg0.CLK
clk => y_out[33]~reg0.CLK
clk => y_out[34]~reg0.CLK
clk => y_out[35]~reg0.CLK
clk => y_out[36]~reg0.CLK
clk => y_out[37]~reg0.CLK
clk => y_out[38]~reg0.CLK
clk => y_out[39]~reg0.CLK
clk => y_out[40]~reg0.CLK
clk => y_out[41]~reg0.CLK
clk => y_out[42]~reg0.CLK
clk => f_15[0]~reg0.CLK
clk => f_15[1]~reg0.CLK
clk => f_15[2]~reg0.CLK
clk => f_15[3]~reg0.CLK
clk => f_15[4]~reg0.CLK
clk => f_15[5]~reg0.CLK
clk => f_15[6]~reg0.CLK
clk => f_15[7]~reg0.CLK
clk => f_15[8]~reg0.CLK
clk => f_15[9]~reg0.CLK
clk => f_15[10]~reg0.CLK
clk => f_15[11]~reg0.CLK
clk => f_15[12]~reg0.CLK
clk => f_15[13]~reg0.CLK
clk => f_15[14]~reg0.CLK
clk => f_15[15]~reg0.CLK
clk => f_14[0]~reg0.CLK
clk => f_14[1]~reg0.CLK
clk => f_14[2]~reg0.CLK
clk => f_14[3]~reg0.CLK
clk => f_14[4]~reg0.CLK
clk => f_14[5]~reg0.CLK
clk => f_14[6]~reg0.CLK
clk => f_14[7]~reg0.CLK
clk => f_14[8]~reg0.CLK
clk => f_14[9]~reg0.CLK
clk => f_14[10]~reg0.CLK
clk => f_14[11]~reg0.CLK
clk => f_14[12]~reg0.CLK
clk => f_14[13]~reg0.CLK
clk => f_14[14]~reg0.CLK
clk => f_14[15]~reg0.CLK
clk => f_13[0]~reg0.CLK
clk => f_13[1]~reg0.CLK
clk => f_13[2]~reg0.CLK
clk => f_13[3]~reg0.CLK
clk => f_13[4]~reg0.CLK
clk => f_13[5]~reg0.CLK
clk => f_13[6]~reg0.CLK
clk => f_13[7]~reg0.CLK
clk => f_13[8]~reg0.CLK
clk => f_13[9]~reg0.CLK
clk => f_13[10]~reg0.CLK
clk => f_13[11]~reg0.CLK
clk => f_13[12]~reg0.CLK
clk => f_13[13]~reg0.CLK
clk => f_13[14]~reg0.CLK
clk => f_13[15]~reg0.CLK
clk => f_12[0]~reg0.CLK
clk => f_12[1]~reg0.CLK
clk => f_12[2]~reg0.CLK
clk => f_12[3]~reg0.CLK
clk => f_12[4]~reg0.CLK
clk => f_12[5]~reg0.CLK
clk => f_12[6]~reg0.CLK
clk => f_12[7]~reg0.CLK
clk => f_12[8]~reg0.CLK
clk => f_12[9]~reg0.CLK
clk => f_12[10]~reg0.CLK
clk => f_12[11]~reg0.CLK
clk => f_12[12]~reg0.CLK
clk => f_12[13]~reg0.CLK
clk => f_12[14]~reg0.CLK
clk => f_12[15]~reg0.CLK
clk => f_11[0]~reg0.CLK
clk => f_11[1]~reg0.CLK
clk => f_11[2]~reg0.CLK
clk => f_11[3]~reg0.CLK
clk => f_11[4]~reg0.CLK
clk => f_11[5]~reg0.CLK
clk => f_11[6]~reg0.CLK
clk => f_11[7]~reg0.CLK
clk => f_11[8]~reg0.CLK
clk => f_11[9]~reg0.CLK
clk => f_11[10]~reg0.CLK
clk => f_11[11]~reg0.CLK
clk => f_11[12]~reg0.CLK
clk => f_11[13]~reg0.CLK
clk => f_11[14]~reg0.CLK
clk => f_11[15]~reg0.CLK
clk => f_10[0]~reg0.CLK
clk => f_10[1]~reg0.CLK
clk => f_10[2]~reg0.CLK
clk => f_10[3]~reg0.CLK
clk => f_10[4]~reg0.CLK
clk => f_10[5]~reg0.CLK
clk => f_10[6]~reg0.CLK
clk => f_10[7]~reg0.CLK
clk => f_10[8]~reg0.CLK
clk => f_10[9]~reg0.CLK
clk => f_10[10]~reg0.CLK
clk => f_10[11]~reg0.CLK
clk => f_10[12]~reg0.CLK
clk => f_10[13]~reg0.CLK
clk => f_10[14]~reg0.CLK
clk => f_10[15]~reg0.CLK
clk => f_9[0]~reg0.CLK
clk => f_9[1]~reg0.CLK
clk => f_9[2]~reg0.CLK
clk => f_9[3]~reg0.CLK
clk => f_9[4]~reg0.CLK
clk => f_9[5]~reg0.CLK
clk => f_9[6]~reg0.CLK
clk => f_9[7]~reg0.CLK
clk => f_9[8]~reg0.CLK
clk => f_9[9]~reg0.CLK
clk => f_9[10]~reg0.CLK
clk => f_9[11]~reg0.CLK
clk => f_9[12]~reg0.CLK
clk => f_9[13]~reg0.CLK
clk => f_9[14]~reg0.CLK
clk => f_9[15]~reg0.CLK
clk => f_8[0]~reg0.CLK
clk => f_8[1]~reg0.CLK
clk => f_8[2]~reg0.CLK
clk => f_8[3]~reg0.CLK
clk => f_8[4]~reg0.CLK
clk => f_8[5]~reg0.CLK
clk => f_8[6]~reg0.CLK
clk => f_8[7]~reg0.CLK
clk => f_8[8]~reg0.CLK
clk => f_8[9]~reg0.CLK
clk => f_8[10]~reg0.CLK
clk => f_8[11]~reg0.CLK
clk => f_8[12]~reg0.CLK
clk => f_8[13]~reg0.CLK
clk => f_8[14]~reg0.CLK
clk => f_8[15]~reg0.CLK
clk => f_7[0]~reg0.CLK
clk => f_7[1]~reg0.CLK
clk => f_7[2]~reg0.CLK
clk => f_7[3]~reg0.CLK
clk => f_7[4]~reg0.CLK
clk => f_7[5]~reg0.CLK
clk => f_7[6]~reg0.CLK
clk => f_7[7]~reg0.CLK
clk => f_7[8]~reg0.CLK
clk => f_7[9]~reg0.CLK
clk => f_7[10]~reg0.CLK
clk => f_7[11]~reg0.CLK
clk => f_7[12]~reg0.CLK
clk => f_7[13]~reg0.CLK
clk => f_7[14]~reg0.CLK
clk => f_7[15]~reg0.CLK
clk => f_6[0]~reg0.CLK
clk => f_6[1]~reg0.CLK
clk => f_6[2]~reg0.CLK
clk => f_6[3]~reg0.CLK
clk => f_6[4]~reg0.CLK
clk => f_6[5]~reg0.CLK
clk => f_6[6]~reg0.CLK
clk => f_6[7]~reg0.CLK
clk => f_6[8]~reg0.CLK
clk => f_6[9]~reg0.CLK
clk => f_6[10]~reg0.CLK
clk => f_6[11]~reg0.CLK
clk => f_6[12]~reg0.CLK
clk => f_6[13]~reg0.CLK
clk => f_6[14]~reg0.CLK
clk => f_6[15]~reg0.CLK
clk => f_5[0]~reg0.CLK
clk => f_5[1]~reg0.CLK
clk => f_5[2]~reg0.CLK
clk => f_5[3]~reg0.CLK
clk => f_5[4]~reg0.CLK
clk => f_5[5]~reg0.CLK
clk => f_5[6]~reg0.CLK
clk => f_5[7]~reg0.CLK
clk => f_5[8]~reg0.CLK
clk => f_5[9]~reg0.CLK
clk => f_5[10]~reg0.CLK
clk => f_5[11]~reg0.CLK
clk => f_5[12]~reg0.CLK
clk => f_5[13]~reg0.CLK
clk => f_5[14]~reg0.CLK
clk => f_5[15]~reg0.CLK
clk => f_4[0]~reg0.CLK
clk => f_4[1]~reg0.CLK
clk => f_4[2]~reg0.CLK
clk => f_4[3]~reg0.CLK
clk => f_4[4]~reg0.CLK
clk => f_4[5]~reg0.CLK
clk => f_4[6]~reg0.CLK
clk => f_4[7]~reg0.CLK
clk => f_4[8]~reg0.CLK
clk => f_4[9]~reg0.CLK
clk => f_4[10]~reg0.CLK
clk => f_4[11]~reg0.CLK
clk => f_4[12]~reg0.CLK
clk => f_4[13]~reg0.CLK
clk => f_4[14]~reg0.CLK
clk => f_4[15]~reg0.CLK
clk => f_3[0]~reg0.CLK
clk => f_3[1]~reg0.CLK
clk => f_3[2]~reg0.CLK
clk => f_3[3]~reg0.CLK
clk => f_3[4]~reg0.CLK
clk => f_3[5]~reg0.CLK
clk => f_3[6]~reg0.CLK
clk => f_3[7]~reg0.CLK
clk => f_3[8]~reg0.CLK
clk => f_3[9]~reg0.CLK
clk => f_3[10]~reg0.CLK
clk => f_3[11]~reg0.CLK
clk => f_3[12]~reg0.CLK
clk => f_3[13]~reg0.CLK
clk => f_3[14]~reg0.CLK
clk => f_3[15]~reg0.CLK
clk => f_2[0]~reg0.CLK
clk => f_2[1]~reg0.CLK
clk => f_2[2]~reg0.CLK
clk => f_2[3]~reg0.CLK
clk => f_2[4]~reg0.CLK
clk => f_2[5]~reg0.CLK
clk => f_2[6]~reg0.CLK
clk => f_2[7]~reg0.CLK
clk => f_2[8]~reg0.CLK
clk => f_2[9]~reg0.CLK
clk => f_2[10]~reg0.CLK
clk => f_2[11]~reg0.CLK
clk => f_2[12]~reg0.CLK
clk => f_2[13]~reg0.CLK
clk => f_2[14]~reg0.CLK
clk => f_2[15]~reg0.CLK
clk => f_1[0]~reg0.CLK
clk => f_1[1]~reg0.CLK
clk => f_1[2]~reg0.CLK
clk => f_1[3]~reg0.CLK
clk => f_1[4]~reg0.CLK
clk => f_1[5]~reg0.CLK
clk => f_1[6]~reg0.CLK
clk => f_1[7]~reg0.CLK
clk => f_1[8]~reg0.CLK
clk => f_1[9]~reg0.CLK
clk => f_1[10]~reg0.CLK
clk => f_1[11]~reg0.CLK
clk => f_1[12]~reg0.CLK
clk => f_1[13]~reg0.CLK
clk => f_1[14]~reg0.CLK
clk => f_1[15]~reg0.CLK
clk => f_0[0]~reg0.CLK
clk => f_0[1]~reg0.CLK
clk => f_0[2]~reg0.CLK
clk => f_0[3]~reg0.CLK
clk => f_0[4]~reg0.CLK
clk => f_0[5]~reg0.CLK
clk => f_0[6]~reg0.CLK
clk => f_0[7]~reg0.CLK
clk => f_0[8]~reg0.CLK
clk => f_0[9]~reg0.CLK
clk => f_0[10]~reg0.CLK
clk => f_0[11]~reg0.CLK
clk => f_0[12]~reg0.CLK
clk => f_0[13]~reg0.CLK
clk => f_0[14]~reg0.CLK
clk => f_0[15]~reg0.CLK
clk => f[15][0].CLK
clk => f[15][1].CLK
clk => f[15][2].CLK
clk => f[15][3].CLK
clk => f[15][4].CLK
clk => f[15][5].CLK
clk => f[15][6].CLK
clk => f[15][7].CLK
clk => f[15][8].CLK
clk => f[15][9].CLK
clk => f[15][10].CLK
clk => f[15][11].CLK
clk => f[15][12].CLK
clk => f[15][13].CLK
clk => f[15][14].CLK
clk => f[15][15].CLK
clk => f[14][0].CLK
clk => f[14][1].CLK
clk => f[14][2].CLK
clk => f[14][3].CLK
clk => f[14][4].CLK
clk => f[14][5].CLK
clk => f[14][6].CLK
clk => f[14][7].CLK
clk => f[14][8].CLK
clk => f[14][9].CLK
clk => f[14][10].CLK
clk => f[14][11].CLK
clk => f[14][12].CLK
clk => f[14][13].CLK
clk => f[14][14].CLK
clk => f[14][15].CLK
clk => f[13][0].CLK
clk => f[13][1].CLK
clk => f[13][2].CLK
clk => f[13][3].CLK
clk => f[13][4].CLK
clk => f[13][5].CLK
clk => f[13][6].CLK
clk => f[13][7].CLK
clk => f[13][8].CLK
clk => f[13][9].CLK
clk => f[13][10].CLK
clk => f[13][11].CLK
clk => f[13][12].CLK
clk => f[13][13].CLK
clk => f[13][14].CLK
clk => f[13][15].CLK
clk => f[12][0].CLK
clk => f[12][1].CLK
clk => f[12][2].CLK
clk => f[12][3].CLK
clk => f[12][4].CLK
clk => f[12][5].CLK
clk => f[12][6].CLK
clk => f[12][7].CLK
clk => f[12][8].CLK
clk => f[12][9].CLK
clk => f[12][10].CLK
clk => f[12][11].CLK
clk => f[12][12].CLK
clk => f[12][13].CLK
clk => f[12][14].CLK
clk => f[12][15].CLK
clk => f[11][0].CLK
clk => f[11][1].CLK
clk => f[11][2].CLK
clk => f[11][3].CLK
clk => f[11][4].CLK
clk => f[11][5].CLK
clk => f[11][6].CLK
clk => f[11][7].CLK
clk => f[11][8].CLK
clk => f[11][9].CLK
clk => f[11][10].CLK
clk => f[11][11].CLK
clk => f[11][12].CLK
clk => f[11][13].CLK
clk => f[11][14].CLK
clk => f[11][15].CLK
clk => f[10][0].CLK
clk => f[10][1].CLK
clk => f[10][2].CLK
clk => f[10][3].CLK
clk => f[10][4].CLK
clk => f[10][5].CLK
clk => f[10][6].CLK
clk => f[10][7].CLK
clk => f[10][8].CLK
clk => f[10][9].CLK
clk => f[10][10].CLK
clk => f[10][11].CLK
clk => f[10][12].CLK
clk => f[10][13].CLK
clk => f[10][14].CLK
clk => f[10][15].CLK
clk => f[9][0].CLK
clk => f[9][1].CLK
clk => f[9][2].CLK
clk => f[9][3].CLK
clk => f[9][4].CLK
clk => f[9][5].CLK
clk => f[9][6].CLK
clk => f[9][7].CLK
clk => f[9][8].CLK
clk => f[9][9].CLK
clk => f[9][10].CLK
clk => f[9][11].CLK
clk => f[9][12].CLK
clk => f[9][13].CLK
clk => f[9][14].CLK
clk => f[9][15].CLK
clk => f[8][0].CLK
clk => f[8][1].CLK
clk => f[8][2].CLK
clk => f[8][3].CLK
clk => f[8][4].CLK
clk => f[8][5].CLK
clk => f[8][6].CLK
clk => f[8][7].CLK
clk => f[8][8].CLK
clk => f[8][9].CLK
clk => f[8][10].CLK
clk => f[8][11].CLK
clk => f[8][12].CLK
clk => f[8][13].CLK
clk => f[8][14].CLK
clk => f[8][15].CLK
clk => f[7][0].CLK
clk => f[7][1].CLK
clk => f[7][2].CLK
clk => f[7][3].CLK
clk => f[7][4].CLK
clk => f[7][5].CLK
clk => f[7][6].CLK
clk => f[7][7].CLK
clk => f[7][8].CLK
clk => f[7][9].CLK
clk => f[7][10].CLK
clk => f[7][11].CLK
clk => f[7][12].CLK
clk => f[7][13].CLK
clk => f[7][14].CLK
clk => f[7][15].CLK
clk => f[6][0].CLK
clk => f[6][1].CLK
clk => f[6][2].CLK
clk => f[6][3].CLK
clk => f[6][4].CLK
clk => f[6][5].CLK
clk => f[6][6].CLK
clk => f[6][7].CLK
clk => f[6][8].CLK
clk => f[6][9].CLK
clk => f[6][10].CLK
clk => f[6][11].CLK
clk => f[6][12].CLK
clk => f[6][13].CLK
clk => f[6][14].CLK
clk => f[6][15].CLK
clk => f[5][0].CLK
clk => f[5][1].CLK
clk => f[5][2].CLK
clk => f[5][3].CLK
clk => f[5][4].CLK
clk => f[5][5].CLK
clk => f[5][6].CLK
clk => f[5][7].CLK
clk => f[5][8].CLK
clk => f[5][9].CLK
clk => f[5][10].CLK
clk => f[5][11].CLK
clk => f[5][12].CLK
clk => f[5][13].CLK
clk => f[5][14].CLK
clk => f[5][15].CLK
clk => f[4][0].CLK
clk => f[4][1].CLK
clk => f[4][2].CLK
clk => f[4][3].CLK
clk => f[4][4].CLK
clk => f[4][5].CLK
clk => f[4][6].CLK
clk => f[4][7].CLK
clk => f[4][8].CLK
clk => f[4][9].CLK
clk => f[4][10].CLK
clk => f[4][11].CLK
clk => f[4][12].CLK
clk => f[4][13].CLK
clk => f[4][14].CLK
clk => f[4][15].CLK
clk => f[3][0].CLK
clk => f[3][1].CLK
clk => f[3][2].CLK
clk => f[3][3].CLK
clk => f[3][4].CLK
clk => f[3][5].CLK
clk => f[3][6].CLK
clk => f[3][7].CLK
clk => f[3][8].CLK
clk => f[3][9].CLK
clk => f[3][10].CLK
clk => f[3][11].CLK
clk => f[3][12].CLK
clk => f[3][13].CLK
clk => f[3][14].CLK
clk => f[3][15].CLK
clk => f[2][0].CLK
clk => f[2][1].CLK
clk => f[2][2].CLK
clk => f[2][3].CLK
clk => f[2][4].CLK
clk => f[2][5].CLK
clk => f[2][6].CLK
clk => f[2][7].CLK
clk => f[2][8].CLK
clk => f[2][9].CLK
clk => f[2][10].CLK
clk => f[2][11].CLK
clk => f[2][12].CLK
clk => f[2][13].CLK
clk => f[2][14].CLK
clk => f[2][15].CLK
clk => f[1][0].CLK
clk => f[1][1].CLK
clk => f[1][2].CLK
clk => f[1][3].CLK
clk => f[1][4].CLK
clk => f[1][5].CLK
clk => f[1][6].CLK
clk => f[1][7].CLK
clk => f[1][8].CLK
clk => f[1][9].CLK
clk => f[1][10].CLK
clk => f[1][11].CLK
clk => f[1][12].CLK
clk => f[1][13].CLK
clk => f[1][14].CLK
clk => f[1][15].CLK
clk => f[0][0].CLK
clk => f[0][1].CLK
clk => f[0][2].CLK
clk => f[0][3].CLK
clk => f[0][4].CLK
clk => f[0][5].CLK
clk => f[0][6].CLK
clk => f[0][7].CLK
clk => f[0][8].CLK
clk => f[0][9].CLK
clk => f[0][10].CLK
clk => f[0][11].CLK
clk => f[0][12].CLK
clk => f[0][13].CLK
clk => f[0][14].CLK
clk => f[0][15].CLK
clk => x[15][0].CLK
clk => x[15][1].CLK
clk => x[15][2].CLK
clk => x[15][3].CLK
clk => x[15][4].CLK
clk => x[15][5].CLK
clk => x[15][6].CLK
clk => x[15][7].CLK
clk => x[15][8].CLK
clk => x[15][9].CLK
clk => x[15][10].CLK
clk => x[15][11].CLK
clk => x[14][0].CLK
clk => x[14][1].CLK
clk => x[14][2].CLK
clk => x[14][3].CLK
clk => x[14][4].CLK
clk => x[14][5].CLK
clk => x[14][6].CLK
clk => x[14][7].CLK
clk => x[14][8].CLK
clk => x[14][9].CLK
clk => x[14][10].CLK
clk => x[14][11].CLK
clk => x[13][0].CLK
clk => x[13][1].CLK
clk => x[13][2].CLK
clk => x[13][3].CLK
clk => x[13][4].CLK
clk => x[13][5].CLK
clk => x[13][6].CLK
clk => x[13][7].CLK
clk => x[13][8].CLK
clk => x[13][9].CLK
clk => x[13][10].CLK
clk => x[13][11].CLK
clk => x[12][0].CLK
clk => x[12][1].CLK
clk => x[12][2].CLK
clk => x[12][3].CLK
clk => x[12][4].CLK
clk => x[12][5].CLK
clk => x[12][6].CLK
clk => x[12][7].CLK
clk => x[12][8].CLK
clk => x[12][9].CLK
clk => x[12][10].CLK
clk => x[12][11].CLK
clk => x[11][0].CLK
clk => x[11][1].CLK
clk => x[11][2].CLK
clk => x[11][3].CLK
clk => x[11][4].CLK
clk => x[11][5].CLK
clk => x[11][6].CLK
clk => x[11][7].CLK
clk => x[11][8].CLK
clk => x[11][9].CLK
clk => x[11][10].CLK
clk => x[11][11].CLK
clk => x[10][0].CLK
clk => x[10][1].CLK
clk => x[10][2].CLK
clk => x[10][3].CLK
clk => x[10][4].CLK
clk => x[10][5].CLK
clk => x[10][6].CLK
clk => x[10][7].CLK
clk => x[10][8].CLK
clk => x[10][9].CLK
clk => x[10][10].CLK
clk => x[10][11].CLK
clk => x[9][0].CLK
clk => x[9][1].CLK
clk => x[9][2].CLK
clk => x[9][3].CLK
clk => x[9][4].CLK
clk => x[9][5].CLK
clk => x[9][6].CLK
clk => x[9][7].CLK
clk => x[9][8].CLK
clk => x[9][9].CLK
clk => x[9][10].CLK
clk => x[9][11].CLK
clk => x[8][0].CLK
clk => x[8][1].CLK
clk => x[8][2].CLK
clk => x[8][3].CLK
clk => x[8][4].CLK
clk => x[8][5].CLK
clk => x[8][6].CLK
clk => x[8][7].CLK
clk => x[8][8].CLK
clk => x[8][9].CLK
clk => x[8][10].CLK
clk => x[8][11].CLK
clk => x[7][0].CLK
clk => x[7][1].CLK
clk => x[7][2].CLK
clk => x[7][3].CLK
clk => x[7][4].CLK
clk => x[7][5].CLK
clk => x[7][6].CLK
clk => x[7][7].CLK
clk => x[7][8].CLK
clk => x[7][9].CLK
clk => x[7][10].CLK
clk => x[7][11].CLK
clk => x[6][0].CLK
clk => x[6][1].CLK
clk => x[6][2].CLK
clk => x[6][3].CLK
clk => x[6][4].CLK
clk => x[6][5].CLK
clk => x[6][6].CLK
clk => x[6][7].CLK
clk => x[6][8].CLK
clk => x[6][9].CLK
clk => x[6][10].CLK
clk => x[6][11].CLK
clk => x[5][0].CLK
clk => x[5][1].CLK
clk => x[5][2].CLK
clk => x[5][3].CLK
clk => x[5][4].CLK
clk => x[5][5].CLK
clk => x[5][6].CLK
clk => x[5][7].CLK
clk => x[5][8].CLK
clk => x[5][9].CLK
clk => x[5][10].CLK
clk => x[5][11].CLK
clk => x[4][0].CLK
clk => x[4][1].CLK
clk => x[4][2].CLK
clk => x[4][3].CLK
clk => x[4][4].CLK
clk => x[4][5].CLK
clk => x[4][6].CLK
clk => x[4][7].CLK
clk => x[4][8].CLK
clk => x[4][9].CLK
clk => x[4][10].CLK
clk => x[4][11].CLK
clk => x[3][0].CLK
clk => x[3][1].CLK
clk => x[3][2].CLK
clk => x[3][3].CLK
clk => x[3][4].CLK
clk => x[3][5].CLK
clk => x[3][6].CLK
clk => x[3][7].CLK
clk => x[3][8].CLK
clk => x[3][9].CLK
clk => x[3][10].CLK
clk => x[3][11].CLK
clk => x[2][0].CLK
clk => x[2][1].CLK
clk => x[2][2].CLK
clk => x[2][3].CLK
clk => x[2][4].CLK
clk => x[2][5].CLK
clk => x[2][6].CLK
clk => x[2][7].CLK
clk => x[2][8].CLK
clk => x[2][9].CLK
clk => x[2][10].CLK
clk => x[2][11].CLK
clk => x[1][0].CLK
clk => x[1][1].CLK
clk => x[1][2].CLK
clk => x[1][3].CLK
clk => x[1][4].CLK
clk => x[1][5].CLK
clk => x[1][6].CLK
clk => x[1][7].CLK
clk => x[1][8].CLK
clk => x[1][9].CLK
clk => x[1][10].CLK
clk => x[1][11].CLK
clk => x[0][0].CLK
clk => x[0][1].CLK
clk => x[0][2].CLK
clk => x[0][3].CLK
clk => x[0][4].CLK
clk => x[0][5].CLK
clk => x[0][6].CLK
clk => x[0][7].CLK
clk => x[0][8].CLK
clk => x[0][9].CLK
clk => x[0][10].CLK
clk => x[0][11].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
reset => f_15[0]~reg0.ACLR
reset => f_15[1]~reg0.ACLR
reset => f_15[2]~reg0.ACLR
reset => f_15[3]~reg0.ACLR
reset => f_15[4]~reg0.ACLR
reset => f_15[5]~reg0.ACLR
reset => f_15[6]~reg0.ACLR
reset => f_15[7]~reg0.ACLR
reset => f_15[8]~reg0.ACLR
reset => f_15[9]~reg0.ACLR
reset => f_15[10]~reg0.ACLR
reset => f_15[11]~reg0.ACLR
reset => f_15[12]~reg0.ACLR
reset => f_15[13]~reg0.ACLR
reset => f_15[14]~reg0.ACLR
reset => f_15[15]~reg0.ACLR
reset => f_14[0]~reg0.ACLR
reset => f_14[1]~reg0.ACLR
reset => f_14[2]~reg0.ACLR
reset => f_14[3]~reg0.ACLR
reset => f_14[4]~reg0.ACLR
reset => f_14[5]~reg0.ACLR
reset => f_14[6]~reg0.ACLR
reset => f_14[7]~reg0.ACLR
reset => f_14[8]~reg0.ACLR
reset => f_14[9]~reg0.ACLR
reset => f_14[10]~reg0.ACLR
reset => f_14[11]~reg0.ACLR
reset => f_14[12]~reg0.ACLR
reset => f_14[13]~reg0.ACLR
reset => f_14[14]~reg0.ACLR
reset => f_14[15]~reg0.ACLR
reset => f_13[0]~reg0.ACLR
reset => f_13[1]~reg0.ACLR
reset => f_13[2]~reg0.ACLR
reset => f_13[3]~reg0.ACLR
reset => f_13[4]~reg0.ACLR
reset => f_13[5]~reg0.ACLR
reset => f_13[6]~reg0.ACLR
reset => f_13[7]~reg0.ACLR
reset => f_13[8]~reg0.ACLR
reset => f_13[9]~reg0.ACLR
reset => f_13[10]~reg0.ACLR
reset => f_13[11]~reg0.ACLR
reset => f_13[12]~reg0.ACLR
reset => f_13[13]~reg0.ACLR
reset => f_13[14]~reg0.ACLR
reset => f_13[15]~reg0.ACLR
reset => f_12[0]~reg0.ACLR
reset => f_12[1]~reg0.ACLR
reset => f_12[2]~reg0.ACLR
reset => f_12[3]~reg0.ACLR
reset => f_12[4]~reg0.ACLR
reset => f_12[5]~reg0.ACLR
reset => f_12[6]~reg0.ACLR
reset => f_12[7]~reg0.ACLR
reset => f_12[8]~reg0.ACLR
reset => f_12[9]~reg0.ACLR
reset => f_12[10]~reg0.ACLR
reset => f_12[11]~reg0.ACLR
reset => f_12[12]~reg0.ACLR
reset => f_12[13]~reg0.ACLR
reset => f_12[14]~reg0.ACLR
reset => f_12[15]~reg0.ACLR
reset => f_11[0]~reg0.ACLR
reset => f_11[1]~reg0.ACLR
reset => f_11[2]~reg0.ACLR
reset => f_11[3]~reg0.ACLR
reset => f_11[4]~reg0.ACLR
reset => f_11[5]~reg0.ACLR
reset => f_11[6]~reg0.ACLR
reset => f_11[7]~reg0.ACLR
reset => f_11[8]~reg0.ACLR
reset => f_11[9]~reg0.ACLR
reset => f_11[10]~reg0.ACLR
reset => f_11[11]~reg0.ACLR
reset => f_11[12]~reg0.ACLR
reset => f_11[13]~reg0.ACLR
reset => f_11[14]~reg0.ACLR
reset => f_11[15]~reg0.ACLR
reset => f_10[0]~reg0.ACLR
reset => f_10[1]~reg0.ACLR
reset => f_10[2]~reg0.ACLR
reset => f_10[3]~reg0.ACLR
reset => f_10[4]~reg0.ACLR
reset => f_10[5]~reg0.ACLR
reset => f_10[6]~reg0.ACLR
reset => f_10[7]~reg0.ACLR
reset => f_10[8]~reg0.ACLR
reset => f_10[9]~reg0.ACLR
reset => f_10[10]~reg0.ACLR
reset => f_10[11]~reg0.ACLR
reset => f_10[12]~reg0.ACLR
reset => f_10[13]~reg0.ACLR
reset => f_10[14]~reg0.ACLR
reset => f_10[15]~reg0.ACLR
reset => f_9[0]~reg0.ACLR
reset => f_9[1]~reg0.ACLR
reset => f_9[2]~reg0.ACLR
reset => f_9[3]~reg0.ACLR
reset => f_9[4]~reg0.ACLR
reset => f_9[5]~reg0.ACLR
reset => f_9[6]~reg0.ACLR
reset => f_9[7]~reg0.ACLR
reset => f_9[8]~reg0.ACLR
reset => f_9[9]~reg0.ACLR
reset => f_9[10]~reg0.ACLR
reset => f_9[11]~reg0.ACLR
reset => f_9[12]~reg0.ACLR
reset => f_9[13]~reg0.ACLR
reset => f_9[14]~reg0.ACLR
reset => f_9[15]~reg0.ACLR
reset => f_8[0]~reg0.ACLR
reset => f_8[1]~reg0.ACLR
reset => f_8[2]~reg0.ACLR
reset => f_8[3]~reg0.ACLR
reset => f_8[4]~reg0.ACLR
reset => f_8[5]~reg0.ACLR
reset => f_8[6]~reg0.ACLR
reset => f_8[7]~reg0.ACLR
reset => f_8[8]~reg0.ACLR
reset => f_8[9]~reg0.ACLR
reset => f_8[10]~reg0.ACLR
reset => f_8[11]~reg0.ACLR
reset => f_8[12]~reg0.ACLR
reset => f_8[13]~reg0.ACLR
reset => f_8[14]~reg0.ACLR
reset => f_8[15]~reg0.ACLR
reset => f_7[0]~reg0.ACLR
reset => f_7[1]~reg0.ACLR
reset => f_7[2]~reg0.ACLR
reset => f_7[3]~reg0.ACLR
reset => f_7[4]~reg0.ACLR
reset => f_7[5]~reg0.ACLR
reset => f_7[6]~reg0.ACLR
reset => f_7[7]~reg0.ACLR
reset => f_7[8]~reg0.ACLR
reset => f_7[9]~reg0.ACLR
reset => f_7[10]~reg0.ACLR
reset => f_7[11]~reg0.ACLR
reset => f_7[12]~reg0.ACLR
reset => f_7[13]~reg0.ACLR
reset => f_7[14]~reg0.ACLR
reset => f_7[15]~reg0.ACLR
reset => f_6[0]~reg0.ACLR
reset => f_6[1]~reg0.ACLR
reset => f_6[2]~reg0.ACLR
reset => f_6[3]~reg0.ACLR
reset => f_6[4]~reg0.ACLR
reset => f_6[5]~reg0.ACLR
reset => f_6[6]~reg0.ACLR
reset => f_6[7]~reg0.ACLR
reset => f_6[8]~reg0.ACLR
reset => f_6[9]~reg0.ACLR
reset => f_6[10]~reg0.ACLR
reset => f_6[11]~reg0.ACLR
reset => f_6[12]~reg0.ACLR
reset => f_6[13]~reg0.ACLR
reset => f_6[14]~reg0.ACLR
reset => f_6[15]~reg0.ACLR
reset => f_5[0]~reg0.ACLR
reset => f_5[1]~reg0.ACLR
reset => f_5[2]~reg0.ACLR
reset => f_5[3]~reg0.ACLR
reset => f_5[4]~reg0.ACLR
reset => f_5[5]~reg0.ACLR
reset => f_5[6]~reg0.ACLR
reset => f_5[7]~reg0.ACLR
reset => f_5[8]~reg0.ACLR
reset => f_5[9]~reg0.ACLR
reset => f_5[10]~reg0.ACLR
reset => f_5[11]~reg0.ACLR
reset => f_5[12]~reg0.ACLR
reset => f_5[13]~reg0.ACLR
reset => f_5[14]~reg0.ACLR
reset => f_5[15]~reg0.ACLR
reset => f_4[0]~reg0.ACLR
reset => f_4[1]~reg0.ACLR
reset => f_4[2]~reg0.ACLR
reset => f_4[3]~reg0.ACLR
reset => f_4[4]~reg0.ACLR
reset => f_4[5]~reg0.ACLR
reset => f_4[6]~reg0.ACLR
reset => f_4[7]~reg0.ACLR
reset => f_4[8]~reg0.ACLR
reset => f_4[9]~reg0.ACLR
reset => f_4[10]~reg0.ACLR
reset => f_4[11]~reg0.ACLR
reset => f_4[12]~reg0.ACLR
reset => f_4[13]~reg0.ACLR
reset => f_4[14]~reg0.ACLR
reset => f_4[15]~reg0.ACLR
reset => f_3[0]~reg0.ACLR
reset => f_3[1]~reg0.ACLR
reset => f_3[2]~reg0.ACLR
reset => f_3[3]~reg0.ACLR
reset => f_3[4]~reg0.ACLR
reset => f_3[5]~reg0.ACLR
reset => f_3[6]~reg0.ACLR
reset => f_3[7]~reg0.ACLR
reset => f_3[8]~reg0.ACLR
reset => f_3[9]~reg0.ACLR
reset => f_3[10]~reg0.ACLR
reset => f_3[11]~reg0.ACLR
reset => f_3[12]~reg0.ACLR
reset => f_3[13]~reg0.ACLR
reset => f_3[14]~reg0.ACLR
reset => f_3[15]~reg0.ACLR
reset => f_2[0]~reg0.ACLR
reset => f_2[1]~reg0.ACLR
reset => f_2[2]~reg0.ACLR
reset => f_2[3]~reg0.ACLR
reset => f_2[4]~reg0.ACLR
reset => f_2[5]~reg0.ACLR
reset => f_2[6]~reg0.ACLR
reset => f_2[7]~reg0.ACLR
reset => f_2[8]~reg0.ACLR
reset => f_2[9]~reg0.ACLR
reset => f_2[10]~reg0.ACLR
reset => f_2[11]~reg0.ACLR
reset => f_2[12]~reg0.ACLR
reset => f_2[13]~reg0.ACLR
reset => f_2[14]~reg0.ACLR
reset => f_2[15]~reg0.ACLR
reset => f_1[0]~reg0.ACLR
reset => f_1[1]~reg0.ACLR
reset => f_1[2]~reg0.ACLR
reset => f_1[3]~reg0.ACLR
reset => f_1[4]~reg0.ACLR
reset => f_1[5]~reg0.ACLR
reset => f_1[6]~reg0.ACLR
reset => f_1[7]~reg0.ACLR
reset => f_1[8]~reg0.ACLR
reset => f_1[9]~reg0.ACLR
reset => f_1[10]~reg0.ACLR
reset => f_1[11]~reg0.ACLR
reset => f_1[12]~reg0.ACLR
reset => f_1[13]~reg0.ACLR
reset => f_1[14]~reg0.ACLR
reset => f_1[15]~reg0.ACLR
reset => f_0[0]~reg0.ACLR
reset => f_0[1]~reg0.ACLR
reset => f_0[2]~reg0.ACLR
reset => f_0[3]~reg0.ACLR
reset => f_0[4]~reg0.ACLR
reset => f_0[5]~reg0.ACLR
reset => f_0[6]~reg0.ACLR
reset => f_0[7]~reg0.ACLR
reset => f_0[8]~reg0.ACLR
reset => f_0[9]~reg0.ACLR
reset => f_0[10]~reg0.ACLR
reset => f_0[11]~reg0.ACLR
reset => f_0[12]~reg0.ACLR
reset => f_0[13]~reg0.ACLR
reset => f_0[14]~reg0.ACLR
reset => f_0[15]~reg0.ACLR
reset => f[15][0].ACLR
reset => f[15][1].ACLR
reset => f[15][2].ACLR
reset => f[15][3].ACLR
reset => f[15][4].ACLR
reset => f[15][5].ACLR
reset => f[15][6].ACLR
reset => f[15][7].ACLR
reset => f[15][8].ACLR
reset => f[15][9].ACLR
reset => f[15][10].ACLR
reset => f[15][11].ACLR
reset => f[15][12].ACLR
reset => f[15][13].ACLR
reset => f[15][14].ACLR
reset => f[15][15].ACLR
reset => f[14][0].ACLR
reset => f[14][1].ACLR
reset => f[14][2].ACLR
reset => f[14][3].ACLR
reset => f[14][4].ACLR
reset => f[14][5].ACLR
reset => f[14][6].ACLR
reset => f[14][7].ACLR
reset => f[14][8].ACLR
reset => f[14][9].ACLR
reset => f[14][10].ACLR
reset => f[14][11].ACLR
reset => f[14][12].ACLR
reset => f[14][13].ACLR
reset => f[14][14].ACLR
reset => f[14][15].ACLR
reset => f[13][0].ACLR
reset => f[13][1].ACLR
reset => f[13][2].ACLR
reset => f[13][3].ACLR
reset => f[13][4].ACLR
reset => f[13][5].ACLR
reset => f[13][6].ACLR
reset => f[13][7].ACLR
reset => f[13][8].ACLR
reset => f[13][9].ACLR
reset => f[13][10].ACLR
reset => f[13][11].ACLR
reset => f[13][12].ACLR
reset => f[13][13].ACLR
reset => f[13][14].ACLR
reset => f[13][15].ACLR
reset => f[12][0].ACLR
reset => f[12][1].ACLR
reset => f[12][2].ACLR
reset => f[12][3].ACLR
reset => f[12][4].ACLR
reset => f[12][5].ACLR
reset => f[12][6].ACLR
reset => f[12][7].ACLR
reset => f[12][8].ACLR
reset => f[12][9].ACLR
reset => f[12][10].ACLR
reset => f[12][11].ACLR
reset => f[12][12].ACLR
reset => f[12][13].ACLR
reset => f[12][14].ACLR
reset => f[12][15].ACLR
reset => f[11][0].ACLR
reset => f[11][1].ACLR
reset => f[11][2].ACLR
reset => f[11][3].ACLR
reset => f[11][4].ACLR
reset => f[11][5].ACLR
reset => f[11][6].ACLR
reset => f[11][7].ACLR
reset => f[11][8].ACLR
reset => f[11][9].ACLR
reset => f[11][10].ACLR
reset => f[11][11].ACLR
reset => f[11][12].ACLR
reset => f[11][13].ACLR
reset => f[11][14].ACLR
reset => f[11][15].ACLR
reset => f[10][0].ACLR
reset => f[10][1].ACLR
reset => f[10][2].ACLR
reset => f[10][3].ACLR
reset => f[10][4].ACLR
reset => f[10][5].ACLR
reset => f[10][6].ACLR
reset => f[10][7].ACLR
reset => f[10][8].ACLR
reset => f[10][9].ACLR
reset => f[10][10].ACLR
reset => f[10][11].ACLR
reset => f[10][12].ACLR
reset => f[10][13].ACLR
reset => f[10][14].ACLR
reset => f[10][15].ACLR
reset => f[9][0].ACLR
reset => f[9][1].ACLR
reset => f[9][2].ACLR
reset => f[9][3].ACLR
reset => f[9][4].ACLR
reset => f[9][5].ACLR
reset => f[9][6].ACLR
reset => f[9][7].ACLR
reset => f[9][8].ACLR
reset => f[9][9].ACLR
reset => f[9][10].ACLR
reset => f[9][11].ACLR
reset => f[9][12].ACLR
reset => f[9][13].ACLR
reset => f[9][14].ACLR
reset => f[9][15].ACLR
reset => f[8][0].ACLR
reset => f[8][1].ACLR
reset => f[8][2].ACLR
reset => f[8][3].ACLR
reset => f[8][4].ACLR
reset => f[8][5].ACLR
reset => f[8][6].ACLR
reset => f[8][7].ACLR
reset => f[8][8].ACLR
reset => f[8][9].ACLR
reset => f[8][10].ACLR
reset => f[8][11].ACLR
reset => f[8][12].ACLR
reset => f[8][13].ACLR
reset => f[8][14].ACLR
reset => f[8][15].ACLR
reset => f[7][0].ACLR
reset => f[7][1].ACLR
reset => f[7][2].ACLR
reset => f[7][3].ACLR
reset => f[7][4].ACLR
reset => f[7][5].ACLR
reset => f[7][6].ACLR
reset => f[7][7].ACLR
reset => f[7][8].ACLR
reset => f[7][9].ACLR
reset => f[7][10].ACLR
reset => f[7][11].ACLR
reset => f[7][12].ACLR
reset => f[7][13].ACLR
reset => f[7][14].ACLR
reset => f[7][15].ACLR
reset => f[6][0].ACLR
reset => f[6][1].ACLR
reset => f[6][2].ACLR
reset => f[6][3].ACLR
reset => f[6][4].ACLR
reset => f[6][5].ACLR
reset => f[6][6].ACLR
reset => f[6][7].ACLR
reset => f[6][8].ACLR
reset => f[6][9].ACLR
reset => f[6][10].ACLR
reset => f[6][11].ACLR
reset => f[6][12].ACLR
reset => f[6][13].ACLR
reset => f[6][14].ACLR
reset => f[6][15].ACLR
reset => f[5][0].ACLR
reset => f[5][1].ACLR
reset => f[5][2].ACLR
reset => f[5][3].ACLR
reset => f[5][4].ACLR
reset => f[5][5].ACLR
reset => f[5][6].ACLR
reset => f[5][7].ACLR
reset => f[5][8].ACLR
reset => f[5][9].ACLR
reset => f[5][10].ACLR
reset => f[5][11].ACLR
reset => f[5][12].ACLR
reset => f[5][13].ACLR
reset => f[5][14].ACLR
reset => f[5][15].ACLR
reset => f[4][0].ACLR
reset => f[4][1].ACLR
reset => f[4][2].ACLR
reset => f[4][3].ACLR
reset => f[4][4].ACLR
reset => f[4][5].ACLR
reset => f[4][6].ACLR
reset => f[4][7].ACLR
reset => f[4][8].ACLR
reset => f[4][9].ACLR
reset => f[4][10].ACLR
reset => f[4][11].ACLR
reset => f[4][12].ACLR
reset => f[4][13].ACLR
reset => f[4][14].ACLR
reset => f[4][15].ACLR
reset => f[3][0].ACLR
reset => f[3][1].ACLR
reset => f[3][2].ACLR
reset => f[3][3].ACLR
reset => f[3][4].ACLR
reset => f[3][5].ACLR
reset => f[3][6].ACLR
reset => f[3][7].ACLR
reset => f[3][8].ACLR
reset => f[3][9].ACLR
reset => f[3][10].ACLR
reset => f[3][11].ACLR
reset => f[3][12].ACLR
reset => f[3][13].ACLR
reset => f[3][14].ACLR
reset => f[3][15].ACLR
reset => f[2][0].ACLR
reset => f[2][1].ACLR
reset => f[2][2].ACLR
reset => f[2][3].ACLR
reset => f[2][4].ACLR
reset => f[2][5].ACLR
reset => f[2][6].ACLR
reset => f[2][7].ACLR
reset => f[2][8].ACLR
reset => f[2][9].ACLR
reset => f[2][10].ACLR
reset => f[2][11].ACLR
reset => f[2][12].ACLR
reset => f[2][13].ACLR
reset => f[2][14].ACLR
reset => f[2][15].ACLR
reset => f[1][0].ACLR
reset => f[1][1].ACLR
reset => f[1][2].ACLR
reset => f[1][3].ACLR
reset => f[1][4].ACLR
reset => f[1][5].ACLR
reset => f[1][6].ACLR
reset => f[1][7].ACLR
reset => f[1][8].ACLR
reset => f[1][9].ACLR
reset => f[1][10].ACLR
reset => f[1][11].ACLR
reset => f[1][12].ACLR
reset => f[1][13].ACLR
reset => f[1][14].ACLR
reset => f[1][15].ACLR
reset => f[0][0].ACLR
reset => f[0][1].ACLR
reset => f[0][2].ACLR
reset => f[0][3].ACLR
reset => f[0][4].ACLR
reset => f[0][5].ACLR
reset => f[0][6].ACLR
reset => f[0][7].ACLR
reset => f[0][8].ACLR
reset => f[0][9].ACLR
reset => f[0][10].ACLR
reset => f[0][11].ACLR
reset => f[0][12].ACLR
reset => f[0][13].ACLR
reset => f[0][14].ACLR
reset => f[0][15].ACLR
reset => x[15][0].ACLR
reset => x[15][1].ACLR
reset => x[15][2].ACLR
reset => x[15][3].ACLR
reset => x[15][4].ACLR
reset => x[15][5].ACLR
reset => x[15][6].ACLR
reset => x[15][7].ACLR
reset => x[15][8].ACLR
reset => x[15][9].ACLR
reset => x[15][10].ACLR
reset => x[15][11].ACLR
reset => x[14][0].ACLR
reset => x[14][1].ACLR
reset => x[14][2].ACLR
reset => x[14][3].ACLR
reset => x[14][4].ACLR
reset => x[14][5].ACLR
reset => x[14][6].ACLR
reset => x[14][7].ACLR
reset => x[14][8].ACLR
reset => x[14][9].ACLR
reset => x[14][10].ACLR
reset => x[14][11].ACLR
reset => x[13][0].ACLR
reset => x[13][1].ACLR
reset => x[13][2].ACLR
reset => x[13][3].ACLR
reset => x[13][4].ACLR
reset => x[13][5].ACLR
reset => x[13][6].ACLR
reset => x[13][7].ACLR
reset => x[13][8].ACLR
reset => x[13][9].ACLR
reset => x[13][10].ACLR
reset => x[13][11].ACLR
reset => x[12][0].ACLR
reset => x[12][1].ACLR
reset => x[12][2].ACLR
reset => x[12][3].ACLR
reset => x[12][4].ACLR
reset => x[12][5].ACLR
reset => x[12][6].ACLR
reset => x[12][7].ACLR
reset => x[12][8].ACLR
reset => x[12][9].ACLR
reset => x[12][10].ACLR
reset => x[12][11].ACLR
reset => x[11][0].ACLR
reset => x[11][1].ACLR
reset => x[11][2].ACLR
reset => x[11][3].ACLR
reset => x[11][4].ACLR
reset => x[11][5].ACLR
reset => x[11][6].ACLR
reset => x[11][7].ACLR
reset => x[11][8].ACLR
reset => x[11][9].ACLR
reset => x[11][10].ACLR
reset => x[11][11].ACLR
reset => x[10][0].ACLR
reset => x[10][1].ACLR
reset => x[10][2].ACLR
reset => x[10][3].ACLR
reset => x[10][4].ACLR
reset => x[10][5].ACLR
reset => x[10][6].ACLR
reset => x[10][7].ACLR
reset => x[10][8].ACLR
reset => x[10][9].ACLR
reset => x[10][10].ACLR
reset => x[10][11].ACLR
reset => x[9][0].ACLR
reset => x[9][1].ACLR
reset => x[9][2].ACLR
reset => x[9][3].ACLR
reset => x[9][4].ACLR
reset => x[9][5].ACLR
reset => x[9][6].ACLR
reset => x[9][7].ACLR
reset => x[9][8].ACLR
reset => x[9][9].ACLR
reset => x[9][10].ACLR
reset => x[9][11].ACLR
reset => x[8][0].ACLR
reset => x[8][1].ACLR
reset => x[8][2].ACLR
reset => x[8][3].ACLR
reset => x[8][4].ACLR
reset => x[8][5].ACLR
reset => x[8][6].ACLR
reset => x[8][7].ACLR
reset => x[8][8].ACLR
reset => x[8][9].ACLR
reset => x[8][10].ACLR
reset => x[8][11].ACLR
reset => x[7][0].ACLR
reset => x[7][1].ACLR
reset => x[7][2].ACLR
reset => x[7][3].ACLR
reset => x[7][4].ACLR
reset => x[7][5].ACLR
reset => x[7][6].ACLR
reset => x[7][7].ACLR
reset => x[7][8].ACLR
reset => x[7][9].ACLR
reset => x[7][10].ACLR
reset => x[7][11].ACLR
reset => x[6][0].ACLR
reset => x[6][1].ACLR
reset => x[6][2].ACLR
reset => x[6][3].ACLR
reset => x[6][4].ACLR
reset => x[6][5].ACLR
reset => x[6][6].ACLR
reset => x[6][7].ACLR
reset => x[6][8].ACLR
reset => x[6][9].ACLR
reset => x[6][10].ACLR
reset => x[6][11].ACLR
reset => x[5][0].ACLR
reset => x[5][1].ACLR
reset => x[5][2].ACLR
reset => x[5][3].ACLR
reset => x[5][4].ACLR
reset => x[5][5].ACLR
reset => x[5][6].ACLR
reset => x[5][7].ACLR
reset => x[5][8].ACLR
reset => x[5][9].ACLR
reset => x[5][10].ACLR
reset => x[5][11].ACLR
reset => x[4][0].ACLR
reset => x[4][1].ACLR
reset => x[4][2].ACLR
reset => x[4][3].ACLR
reset => x[4][4].ACLR
reset => x[4][5].ACLR
reset => x[4][6].ACLR
reset => x[4][7].ACLR
reset => x[4][8].ACLR
reset => x[4][9].ACLR
reset => x[4][10].ACLR
reset => x[4][11].ACLR
reset => x[3][0].ACLR
reset => x[3][1].ACLR
reset => x[3][2].ACLR
reset => x[3][3].ACLR
reset => x[3][4].ACLR
reset => x[3][5].ACLR
reset => x[3][6].ACLR
reset => x[3][7].ACLR
reset => x[3][8].ACLR
reset => x[3][9].ACLR
reset => x[3][10].ACLR
reset => x[3][11].ACLR
reset => x[2][0].ACLR
reset => x[2][1].ACLR
reset => x[2][2].ACLR
reset => x[2][3].ACLR
reset => x[2][4].ACLR
reset => x[2][5].ACLR
reset => x[2][6].ACLR
reset => x[2][7].ACLR
reset => x[2][8].ACLR
reset => x[2][9].ACLR
reset => x[2][10].ACLR
reset => x[2][11].ACLR
reset => x[1][0].ACLR
reset => x[1][1].ACLR
reset => x[1][2].ACLR
reset => x[1][3].ACLR
reset => x[1][4].ACLR
reset => x[1][5].ACLR
reset => x[1][6].ACLR
reset => x[1][7].ACLR
reset => x[1][8].ACLR
reset => x[1][9].ACLR
reset => x[1][10].ACLR
reset => x[1][11].ACLR
reset => x[0][0].ACLR
reset => x[0][1].ACLR
reset => x[0][2].ACLR
reset => x[0][3].ACLR
reset => x[0][4].ACLR
reset => x[0][5].ACLR
reset => x[0][6].ACLR
reset => x[0][7].ACLR
reset => x[0][8].ACLR
reset => x[0][9].ACLR
reset => x[0][10].ACLR
reset => x[0][11].ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => y_out[42]~reg0.ENA
reset => y_out[41]~reg0.ENA
reset => y_out[40]~reg0.ENA
reset => y_out[39]~reg0.ENA
reset => y_out[38]~reg0.ENA
reset => y_out[37]~reg0.ENA
reset => y_out[36]~reg0.ENA
reset => y_out[35]~reg0.ENA
reset => y_out[34]~reg0.ENA
reset => y_out[33]~reg0.ENA
reset => y_out[32]~reg0.ENA
reset => y_out[31]~reg0.ENA
reset => y_out[30]~reg0.ENA
reset => y_out[29]~reg0.ENA
reset => y_out[28]~reg0.ENA
reset => y_out[27]~reg0.ENA
reset => y_out[26]~reg0.ENA
reset => y_out[25]~reg0.ENA
reset => y_out[24]~reg0.ENA
reset => y_out[23]~reg0.ENA
reset => y_out[22]~reg0.ENA
reset => y_out[21]~reg0.ENA
reset => y_out[20]~reg0.ENA
reset => y_out[19]~reg0.ENA
reset => y_out[18]~reg0.ENA
reset => y_out[17]~reg0.ENA
reset => y_out[16]~reg0.ENA
reset => y_out[15]~reg0.ENA
reset => y_out[14]~reg0.ENA
reset => y_out[13]~reg0.ENA
reset => y_out[12]~reg0.ENA
reset => y_out[11]~reg0.ENA
reset => y_out[10]~reg0.ENA
reset => y_out[9]~reg0.ENA
reset => y_out[8]~reg0.ENA
reset => y_out[7]~reg0.ENA
reset => y_out[6]~reg0.ENA
reset => y_out[5]~reg0.ENA
reset => y_out[4]~reg0.ENA
reset => y_out[3]~reg0.ENA
reset => y_out[2]~reg0.ENA
reset => y_out[1]~reg0.ENA
reset => y_out[0]~reg0.ENA
reset => e_out[32]~reg0.ENA
reset => e_out[31]~reg0.ENA
reset => e_out[30]~reg0.ENA
reset => e_out[29]~reg0.ENA
reset => e_out[28]~reg0.ENA
reset => e_out[27]~reg0.ENA
reset => e_out[26]~reg0.ENA
reset => e_out[25]~reg0.ENA
reset => e_out[24]~reg0.ENA
reset => e_out[23]~reg0.ENA
reset => e_out[22]~reg0.ENA
reset => e_out[21]~reg0.ENA
reset => e_out[20]~reg0.ENA
reset => e_out[19]~reg0.ENA
reset => e_out[18]~reg0.ENA
reset => e_out[17]~reg0.ENA
reset => e_out[16]~reg0.ENA
reset => e_out[15]~reg0.ENA
reset => e_out[14]~reg0.ENA
reset => e_out[13]~reg0.ENA
reset => e_out[12]~reg0.ENA
reset => e_out[11]~reg0.ENA
reset => e_out[10]~reg0.ENA
reset => e_out[9]~reg0.ENA
reset => e_out[8]~reg0.ENA
reset => e_out[7]~reg0.ENA
reset => e_out[6]~reg0.ENA
reset => e_out[5]~reg0.ENA
reset => e_out[4]~reg0.ENA
reset => e_out[3]~reg0.ENA
reset => e_out[2]~reg0.ENA
reset => e_out[1]~reg0.ENA
reset => e_out[0]~reg0.ENA
reset => emu_out[42]~reg0.ENA
reset => emu_out[41]~reg0.ENA
reset => emu_out[40]~reg0.ENA
reset => emu_out[39]~reg0.ENA
reset => emu_out[38]~reg0.ENA
reset => emu_out[37]~reg0.ENA
reset => emu_out[36]~reg0.ENA
reset => emu_out[35]~reg0.ENA
reset => emu_out[34]~reg0.ENA
reset => emu_out[33]~reg0.ENA
reset => emu_out[32]~reg0.ENA
reset => emu_out[31]~reg0.ENA
reset => emu_out[30]~reg0.ENA
reset => emu_out[29]~reg0.ENA
reset => emu_out[28]~reg0.ENA
reset => emu_out[27]~reg0.ENA
reset => emu_out[26]~reg0.ENA
reset => emu_out[25]~reg0.ENA
reset => emu_out[24]~reg0.ENA
reset => emu_out[23]~reg0.ENA
reset => emu_out[22]~reg0.ENA
reset => emu_out[21]~reg0.ENA
reset => emu_out[20]~reg0.ENA
reset => emu_out[19]~reg0.ENA
reset => emu_out[18]~reg0.ENA
reset => emu_out[17]~reg0.ENA
reset => emu_out[16]~reg0.ENA
reset => emu_out[15]~reg0.ENA
reset => emu_out[14]~reg0.ENA
reset => emu_out[13]~reg0.ENA
reset => emu_out[12]~reg0.ENA
reset => emu_out[11]~reg0.ENA
reset => emu_out[10]~reg0.ENA
reset => emu_out[9]~reg0.ENA
reset => emu_out[8]~reg0.ENA
reset => emu_out[7]~reg0.ENA
reset => emu_out[6]~reg0.ENA
reset => emu_out[5]~reg0.ENA
reset => emu_out[4]~reg0.ENA
reset => emu_out[3]~reg0.ENA
reset => emu_out[2]~reg0.ENA
reset => emu_out[1]~reg0.ENA
reset => emu_out[0]~reg0.ENA
x_in[0] => x[0][0].DATAIN
x_in[1] => x[0][1].DATAIN
x_in[2] => x[0][2].DATAIN
x_in[3] => x[0][3].DATAIN
x_in[4] => x[0][4].DATAIN
x_in[5] => x[0][5].DATAIN
x_in[6] => x[0][6].DATAIN
x_in[7] => x[0][7].DATAIN
x_in[8] => x[0][8].DATAIN
x_in[9] => x[0][9].DATAIN
x_in[10] => x[0][10].DATAIN
x_in[11] => x[0][11].DATAIN
d_in[0] => d[0].DATAIN
d_in[1] => d[1].DATAIN
d_in[2] => d[2].DATAIN
d_in[3] => d[3].DATAIN
d_in[4] => d[4].DATAIN
d_in[5] => d[5].DATAIN
d_in[6] => d[6].DATAIN
d_in[7] => d[7].DATAIN
d_in[8] => d[8].DATAIN
d_in[9] => d[9].DATAIN
d_in[10] => d[10].DATAIN
d_in[11] => d[11].DATAIN
d_in[12] => d[12].DATAIN
d_in[13] => d[13].DATAIN
mu_in[0] => ShiftRight0.IN7
mu_in[1] => ShiftRight0.IN6
mu_in[2] => ShiftRight0.IN5
mu_in[3] => ShiftRight0.IN4
mu_in[4] => ShiftRight0.IN3
mu_in[5] => ShiftRight0.IN2
mu_in[6] => ShiftRight0.IN1
mu_in[7] => ShiftRight0.IN0
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= y_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= y_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= y_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= y_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[11] <= y_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[12] <= y_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[13] <= y_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[14] <= y_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[15] <= y_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[16] <= y_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[17] <= y_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[18] <= y_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[19] <= y_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[20] <= y_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[21] <= y_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[22] <= y_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[23] <= y_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[24] <= y_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[25] <= y_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[26] <= y_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[27] <= y_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[28] <= y_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[29] <= y_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[30] <= y_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[31] <= y_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[32] <= y_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[33] <= y_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[34] <= y_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[35] <= y_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[36] <= y_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[37] <= y_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[38] <= y_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[39] <= y_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[40] <= y_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[41] <= y_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[42] <= y_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[0] <= e_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[1] <= e_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[2] <= e_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[3] <= e_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[4] <= e_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[5] <= e_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[6] <= e_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[7] <= e_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[8] <= e_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[9] <= e_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[10] <= e_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[11] <= e_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[12] <= e_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[13] <= e_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[14] <= e_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[15] <= e_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[16] <= e_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[17] <= e_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[18] <= e_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[19] <= e_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[20] <= e_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[21] <= e_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[22] <= e_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[23] <= e_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[24] <= e_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[25] <= e_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[26] <= e_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[27] <= e_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[28] <= e_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[29] <= e_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[30] <= e_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[31] <= e_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_out[32] <= e_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[0] <= emu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[1] <= emu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[2] <= emu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[3] <= emu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[4] <= emu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[5] <= emu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[6] <= emu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[7] <= emu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[8] <= emu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[9] <= emu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[10] <= emu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[11] <= emu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[12] <= emu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[13] <= emu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[14] <= emu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[15] <= emu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[16] <= emu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[17] <= emu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[18] <= emu_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[19] <= emu_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[20] <= emu_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[21] <= emu_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[22] <= emu_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[23] <= emu_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[24] <= emu_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[25] <= emu_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[26] <= emu_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[27] <= emu_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[28] <= emu_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[29] <= emu_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[30] <= emu_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[31] <= emu_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[32] <= emu_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[33] <= emu_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[34] <= emu_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[35] <= emu_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[36] <= emu_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[37] <= emu_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[38] <= emu_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[39] <= emu_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[40] <= emu_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[41] <= emu_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
emu_out[42] <= emu_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[0] <= f_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[1] <= f_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[2] <= f_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[3] <= f_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[4] <= f_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[5] <= f_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[6] <= f_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[7] <= f_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[8] <= f_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[9] <= f_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[10] <= f_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[11] <= f_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[12] <= f_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[13] <= f_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[14] <= f_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_0[15] <= f_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[0] <= f_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[1] <= f_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[2] <= f_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[3] <= f_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[4] <= f_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[5] <= f_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[6] <= f_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[7] <= f_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[8] <= f_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[9] <= f_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[10] <= f_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[11] <= f_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[12] <= f_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[13] <= f_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[14] <= f_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_1[15] <= f_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[0] <= f_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[1] <= f_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[2] <= f_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[3] <= f_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[4] <= f_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[5] <= f_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[6] <= f_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[7] <= f_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[8] <= f_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[9] <= f_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[10] <= f_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[11] <= f_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[12] <= f_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[13] <= f_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[14] <= f_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_2[15] <= f_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[0] <= f_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[1] <= f_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[2] <= f_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[3] <= f_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[4] <= f_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[5] <= f_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[6] <= f_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[7] <= f_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[8] <= f_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[9] <= f_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[10] <= f_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[11] <= f_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[12] <= f_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[13] <= f_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[14] <= f_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_3[15] <= f_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[0] <= f_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[1] <= f_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[2] <= f_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[3] <= f_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[4] <= f_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[5] <= f_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[6] <= f_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[7] <= f_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[8] <= f_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[9] <= f_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[10] <= f_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[11] <= f_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[12] <= f_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[13] <= f_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[14] <= f_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_4[15] <= f_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[0] <= f_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[1] <= f_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[2] <= f_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[3] <= f_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[4] <= f_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[5] <= f_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[6] <= f_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[7] <= f_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[8] <= f_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[9] <= f_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[10] <= f_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[11] <= f_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[12] <= f_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[13] <= f_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[14] <= f_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_5[15] <= f_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[0] <= f_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[1] <= f_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[2] <= f_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[3] <= f_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[4] <= f_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[5] <= f_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[6] <= f_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[7] <= f_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[8] <= f_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[9] <= f_6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[10] <= f_6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[11] <= f_6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[12] <= f_6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[13] <= f_6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[14] <= f_6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_6[15] <= f_6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[0] <= f_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[1] <= f_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[2] <= f_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[3] <= f_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[4] <= f_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[5] <= f_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[6] <= f_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[7] <= f_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[8] <= f_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[9] <= f_7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[10] <= f_7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[11] <= f_7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[12] <= f_7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[13] <= f_7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[14] <= f_7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_7[15] <= f_7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[0] <= f_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[1] <= f_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[2] <= f_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[3] <= f_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[4] <= f_8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[5] <= f_8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[6] <= f_8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[7] <= f_8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[8] <= f_8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[9] <= f_8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[10] <= f_8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[11] <= f_8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[12] <= f_8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[13] <= f_8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[14] <= f_8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_8[15] <= f_8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[0] <= f_9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[1] <= f_9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[2] <= f_9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[3] <= f_9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[4] <= f_9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[5] <= f_9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[6] <= f_9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[7] <= f_9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[8] <= f_9[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[9] <= f_9[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[10] <= f_9[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[11] <= f_9[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[12] <= f_9[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[13] <= f_9[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[14] <= f_9[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_9[15] <= f_9[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[0] <= f_10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[1] <= f_10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[2] <= f_10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[3] <= f_10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[4] <= f_10[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[5] <= f_10[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[6] <= f_10[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[7] <= f_10[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[8] <= f_10[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[9] <= f_10[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[10] <= f_10[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[11] <= f_10[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[12] <= f_10[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[13] <= f_10[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[14] <= f_10[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_10[15] <= f_10[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[0] <= f_11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[1] <= f_11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[2] <= f_11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[3] <= f_11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[4] <= f_11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[5] <= f_11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[6] <= f_11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[7] <= f_11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[8] <= f_11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[9] <= f_11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[10] <= f_11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[11] <= f_11[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[12] <= f_11[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[13] <= f_11[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[14] <= f_11[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_11[15] <= f_11[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[0] <= f_12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[1] <= f_12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[2] <= f_12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[3] <= f_12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[4] <= f_12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[5] <= f_12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[6] <= f_12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[7] <= f_12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[8] <= f_12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[9] <= f_12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[10] <= f_12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[11] <= f_12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[12] <= f_12[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[13] <= f_12[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[14] <= f_12[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_12[15] <= f_12[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[0] <= f_13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[1] <= f_13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[2] <= f_13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[3] <= f_13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[4] <= f_13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[5] <= f_13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[6] <= f_13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[7] <= f_13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[8] <= f_13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[9] <= f_13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[10] <= f_13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[11] <= f_13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[12] <= f_13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[13] <= f_13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[14] <= f_13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_13[15] <= f_13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[0] <= f_14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[1] <= f_14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[2] <= f_14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[3] <= f_14[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[4] <= f_14[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[5] <= f_14[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[6] <= f_14[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[7] <= f_14[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[8] <= f_14[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[9] <= f_14[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[10] <= f_14[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[11] <= f_14[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[12] <= f_14[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[13] <= f_14[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[14] <= f_14[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_14[15] <= f_14[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[0] <= f_15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[1] <= f_15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[2] <= f_15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[3] <= f_15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[4] <= f_15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[5] <= f_15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[6] <= f_15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[7] <= f_15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[8] <= f_15[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[9] <= f_15[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[10] <= f_15[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[11] <= f_15[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[12] <= f_15[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[13] <= f_15[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[14] <= f_15[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
f_15[15] <= f_15[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|FIFO:fifo_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component
data[0] => dcfifo_eff1:auto_generated.data[0]
data[1] => dcfifo_eff1:auto_generated.data[1]
data[2] => dcfifo_eff1:auto_generated.data[2]
data[3] => dcfifo_eff1:auto_generated.data[3]
data[4] => dcfifo_eff1:auto_generated.data[4]
data[5] => dcfifo_eff1:auto_generated.data[5]
data[6] => dcfifo_eff1:auto_generated.data[6]
data[7] => dcfifo_eff1:auto_generated.data[7]
q[0] <= dcfifo_eff1:auto_generated.q[0]
q[1] <= dcfifo_eff1:auto_generated.q[1]
q[2] <= dcfifo_eff1:auto_generated.q[2]
q[3] <= dcfifo_eff1:auto_generated.q[3]
q[4] <= dcfifo_eff1:auto_generated.q[4]
q[5] <= dcfifo_eff1:auto_generated.q[5]
q[6] <= dcfifo_eff1:auto_generated.q[6]
q[7] <= dcfifo_eff1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_eff1:auto_generated.rdclk
rdreq => dcfifo_eff1:auto_generated.rdreq
wrclk => dcfifo_eff1:auto_generated.wrclk
wrreq => dcfifo_eff1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_eff1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_eff1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated
data[0] => altsyncram_p121:fifo_ram.data_a[0]
data[1] => altsyncram_p121:fifo_ram.data_a[1]
data[2] => altsyncram_p121:fifo_ram.data_a[2]
data[3] => altsyncram_p121:fifo_ram.data_a[3]
data[4] => altsyncram_p121:fifo_ram.data_a[4]
data[5] => altsyncram_p121:fifo_ram.data_a[5]
data[6] => altsyncram_p121:fifo_ram.data_a[6]
data[7] => altsyncram_p121:fifo_ram.data_a[7]
q[0] <= altsyncram_p121:fifo_ram.q_b[0]
q[1] <= altsyncram_p121:fifo_ram.q_b[1]
q[2] <= altsyncram_p121:fifo_ram.q_b[2]
q[3] <= altsyncram_p121:fifo_ram.q_b[3]
q[4] <= altsyncram_p121:fifo_ram.q_b[4]
q[5] <= altsyncram_p121:fifo_ram.q_b[5]
q[6] <= altsyncram_p121:fifo_ram.q_b[6]
q[7] <= altsyncram_p121:fifo_ram.q_b[7]
rdclk => a_graycounter_qn6:rdptr_g1p.clock
rdclk => altsyncram_p121:fifo_ram.clock1
rdclk => alt_synch_pipe_lp7:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_m5c:wrptr_g1p.clock
wrclk => altsyncram_p121:fifo_ram.clock0
wrclk => alt_synch_pipe_6u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p
clock => counter1a0.CLK
clock => counter1a1.CLK
clock => counter1a2.CLK
clock => counter1a3.CLK
clock => counter1a4.CLK
clock => counter1a5.CLK
clock => counter1a6.CLK
clock => counter1a7.CLK
clock => parity2.CLK
clock => sub_parity3a[1].CLK
clock => sub_parity3a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter1a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter1a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter1a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter1a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter1a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter1a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter1a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter1a7.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => parity5.CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
data_a[0] => ram_block7a0.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
q_b[0] <= ram_block7a0.PORTBDATAOUT
q_b[1] <= ram_block7a1.PORTBDATAOUT
q_b[2] <= ram_block7a2.PORTBDATAOUT
q_b[3] <= ram_block7a3.PORTBDATAOUT
q_b[4] <= ram_block7a4.PORTBDATAOUT
q_b[5] <= ram_block7a5.PORTBDATAOUT
q_b[6] <= ram_block7a6.PORTBDATAOUT
q_b[7] <= ram_block7a7.PORTBDATAOUT
wren_a => ram_block7a0.PORTAWE
wren_a => ram_block7a0.ENA0
wren_a => ram_block7a1.PORTAWE
wren_a => ram_block7a1.ENA0
wren_a => ram_block7a2.PORTAWE
wren_a => ram_block7a2.ENA0
wren_a => ram_block7a3.PORTAWE
wren_a => ram_block7a3.ENA0
wren_a => ram_block7a4.PORTAWE
wren_a => ram_block7a4.ENA0
wren_a => ram_block7a5.PORTAWE
wren_a => ram_block7a5.ENA0
wren_a => ram_block7a6.PORTAWE
wren_a => ram_block7a6.ENA0
wren_a => ram_block7a7.PORTAWE
wren_a => ram_block7a7.ENA0


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|alt_synch_pipe_lp7:rs_dgwp
clock => dffpipe_0v8:dffpipe8.clock
d[0] => dffpipe_0v8:dffpipe8.d[0]
d[1] => dffpipe_0v8:dffpipe8.d[1]
d[2] => dffpipe_0v8:dffpipe8.d[2]
d[3] => dffpipe_0v8:dffpipe8.d[3]
d[4] => dffpipe_0v8:dffpipe8.d[4]
d[5] => dffpipe_0v8:dffpipe8.d[5]
d[6] => dffpipe_0v8:dffpipe8.d[6]
d[7] => dffpipe_0v8:dffpipe8.d[7]
q[0] <= dffpipe_0v8:dffpipe8.q[0]
q[1] <= dffpipe_0v8:dffpipe8.q[1]
q[2] <= dffpipe_0v8:dffpipe8.q[2]
q[3] <= dffpipe_0v8:dffpipe8.q[3]
q[4] <= dffpipe_0v8:dffpipe8.q[4]
q[5] <= dffpipe_0v8:dffpipe8.q[5]
q[6] <= dffpipe_0v8:dffpipe8.q[6]
q[7] <= dffpipe_0v8:dffpipe8.q[7]


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|alt_synch_pipe_lp7:rs_dgwp|dffpipe_0v8:dffpipe8
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|alt_synch_pipe_6u7:ws_dgrp
clock => dffpipe_0v8:dffpipe10.clock
d[0] => dffpipe_0v8:dffpipe10.d[0]
d[1] => dffpipe_0v8:dffpipe10.d[1]
d[2] => dffpipe_0v8:dffpipe10.d[2]
d[3] => dffpipe_0v8:dffpipe10.d[3]
d[4] => dffpipe_0v8:dffpipe10.d[4]
d[5] => dffpipe_0v8:dffpipe10.d[5]
d[6] => dffpipe_0v8:dffpipe10.d[6]
d[7] => dffpipe_0v8:dffpipe10.d[7]
q[0] <= dffpipe_0v8:dffpipe10.q[0]
q[1] <= dffpipe_0v8:dffpipe10.q[1]
q[2] <= dffpipe_0v8:dffpipe10.q[2]
q[3] <= dffpipe_0v8:dffpipe10.q[3]
q[4] <= dffpipe_0v8:dffpipe10.q[4]
q[5] <= dffpipe_0v8:dffpipe10.q[5]
q[6] <= dffpipe_0v8:dffpipe10.q[6]
q[7] <= dffpipe_0v8:dffpipe10.q[7]


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe10
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|a2dv2|FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|a2dv2|CIC:u0
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in0_data[0] => in0_data[0].IN1
in0_data[1] => in0_data[1].IN1
in0_data[2] => in0_data[2].IN1
in0_data[3] => in0_data[3].IN1
in0_data[4] => in0_data[4].IN1
in0_data[5] => in0_data[5].IN1
in0_data[6] => in0_data[6].IN1
in0_data[7] => in0_data[7].IN1
in0_data[8] => in0_data[8].IN1
in0_data[9] => in0_data[9].IN1
in0_data[10] => in0_data[10].IN1
in0_data[11] => in0_data[11].IN1
in0_data[12] => in0_data[12].IN1
in0_data[13] => in0_data[13].IN1
in0_data[14] => in0_data[14].IN1
in0_data[15] => in0_data[15].IN1
in1_data[0] => in1_data[0].IN1
in1_data[1] => in1_data[1].IN1
in1_data[2] => in1_data[2].IN1
in1_data[3] => in1_data[3].IN1
in1_data[4] => in1_data[4].IN1
in1_data[5] => in1_data[5].IN1
in1_data[6] => in1_data[6].IN1
in1_data[7] => in1_data[7].IN1
in1_data[8] => in1_data[8].IN1
in1_data[9] => in1_data[9].IN1
in1_data[10] => in1_data[10].IN1
in1_data[11] => in1_data[11].IN1
in1_data[12] => in1_data[12].IN1
in1_data[13] => in1_data[13].IN1
in1_data[14] => in1_data[14].IN1
in1_data[15] => in1_data[15].IN1
in2_data[0] => in2_data[0].IN1
in2_data[1] => in2_data[1].IN1
in2_data[2] => in2_data[2].IN1
in2_data[3] => in2_data[3].IN1
in2_data[4] => in2_data[4].IN1
in2_data[5] => in2_data[5].IN1
in2_data[6] => in2_data[6].IN1
in2_data[7] => in2_data[7].IN1
in2_data[8] => in2_data[8].IN1
in2_data[9] => in2_data[9].IN1
in2_data[10] => in2_data[10].IN1
in2_data[11] => in2_data[11].IN1
in2_data[12] => in2_data[12].IN1
in2_data[13] => in2_data[13].IN1
in2_data[14] => in2_data[14].IN1
in2_data[15] => in2_data[15].IN1
in3_data[0] => in3_data[0].IN1
in3_data[1] => in3_data[1].IN1
in3_data[2] => in3_data[2].IN1
in3_data[3] => in3_data[3].IN1
in3_data[4] => in3_data[4].IN1
in3_data[5] => in3_data[5].IN1
in3_data[6] => in3_data[6].IN1
in3_data[7] => in3_data[7].IN1
in3_data[8] => in3_data[8].IN1
in3_data[9] => in3_data[9].IN1
in3_data[10] => in3_data[10].IN1
in3_data[11] => in3_data[11].IN1
in3_data[12] => in3_data[12].IN1
in3_data[13] => in3_data[13].IN1
in3_data[14] => in3_data[14].IN1
in3_data[15] => in3_data[15].IN1
in4_data[0] => in4_data[0].IN1
in4_data[1] => in4_data[1].IN1
in4_data[2] => in4_data[2].IN1
in4_data[3] => in4_data[3].IN1
in4_data[4] => in4_data[4].IN1
in4_data[5] => in4_data[5].IN1
in4_data[6] => in4_data[6].IN1
in4_data[7] => in4_data[7].IN1
in4_data[8] => in4_data[8].IN1
in4_data[9] => in4_data[9].IN1
in4_data[10] => in4_data[10].IN1
in4_data[11] => in4_data[11].IN1
in4_data[12] => in4_data[12].IN1
in4_data[13] => in4_data[13].IN1
in4_data[14] => in4_data[14].IN1
in4_data[15] => in4_data[15].IN1
in5_data[0] => in5_data[0].IN1
in5_data[1] => in5_data[1].IN1
in5_data[2] => in5_data[2].IN1
in5_data[3] => in5_data[3].IN1
in5_data[4] => in5_data[4].IN1
in5_data[5] => in5_data[5].IN1
in5_data[6] => in5_data[6].IN1
in5_data[7] => in5_data[7].IN1
in5_data[8] => in5_data[8].IN1
in5_data[9] => in5_data[9].IN1
in5_data[10] => in5_data[10].IN1
in5_data[11] => in5_data[11].IN1
in5_data[12] => in5_data[12].IN1
in5_data[13] => in5_data[13].IN1
in5_data[14] => in5_data[14].IN1
in5_data[15] => in5_data[15].IN1
in6_data[0] => in6_data[0].IN1
in6_data[1] => in6_data[1].IN1
in6_data[2] => in6_data[2].IN1
in6_data[3] => in6_data[3].IN1
in6_data[4] => in6_data[4].IN1
in6_data[5] => in6_data[5].IN1
in6_data[6] => in6_data[6].IN1
in6_data[7] => in6_data[7].IN1
in6_data[8] => in6_data[8].IN1
in6_data[9] => in6_data[9].IN1
in6_data[10] => in6_data[10].IN1
in6_data[11] => in6_data[11].IN1
in6_data[12] => in6_data[12].IN1
in6_data[13] => in6_data[13].IN1
in6_data[14] => in6_data[14].IN1
in6_data[15] => in6_data[15].IN1
in7_data[0] => in7_data[0].IN1
in7_data[1] => in7_data[1].IN1
in7_data[2] => in7_data[2].IN1
in7_data[3] => in7_data[3].IN1
in7_data[4] => in7_data[4].IN1
in7_data[5] => in7_data[5].IN1
in7_data[6] => in7_data[6].IN1
in7_data[7] => in7_data[7].IN1
in7_data[8] => in7_data[8].IN1
in7_data[9] => in7_data[9].IN1
in7_data[10] => in7_data[10].IN1
in7_data[11] => in7_data[11].IN1
in7_data[12] => in7_data[12].IN1
in7_data[13] => in7_data[13].IN1
in7_data[14] => in7_data[14].IN1
in7_data[15] => in7_data[15].IN1
in8_data[0] => in8_data[0].IN1
in8_data[1] => in8_data[1].IN1
in8_data[2] => in8_data[2].IN1
in8_data[3] => in8_data[3].IN1
in8_data[4] => in8_data[4].IN1
in8_data[5] => in8_data[5].IN1
in8_data[6] => in8_data[6].IN1
in8_data[7] => in8_data[7].IN1
in8_data[8] => in8_data[8].IN1
in8_data[9] => in8_data[9].IN1
in8_data[10] => in8_data[10].IN1
in8_data[11] => in8_data[11].IN1
in8_data[12] => in8_data[12].IN1
in8_data[13] => in8_data[13].IN1
in8_data[14] => in8_data[14].IN1
in8_data[15] => in8_data[15].IN1
in9_data[0] => in9_data[0].IN1
in9_data[1] => in9_data[1].IN1
in9_data[2] => in9_data[2].IN1
in9_data[3] => in9_data[3].IN1
in9_data[4] => in9_data[4].IN1
in9_data[5] => in9_data[5].IN1
in9_data[6] => in9_data[6].IN1
in9_data[7] => in9_data[7].IN1
in9_data[8] => in9_data[8].IN1
in9_data[9] => in9_data[9].IN1
in9_data[10] => in9_data[10].IN1
in9_data[11] => in9_data[11].IN1
in9_data[12] => in9_data[12].IN1
in9_data[13] => in9_data[13].IN1
in9_data[14] => in9_data[14].IN1
in9_data[15] => in9_data[15].IN1
in10_data[0] => in10_data[0].IN1
in10_data[1] => in10_data[1].IN1
in10_data[2] => in10_data[2].IN1
in10_data[3] => in10_data[3].IN1
in10_data[4] => in10_data[4].IN1
in10_data[5] => in10_data[5].IN1
in10_data[6] => in10_data[6].IN1
in10_data[7] => in10_data[7].IN1
in10_data[8] => in10_data[8].IN1
in10_data[9] => in10_data[9].IN1
in10_data[10] => in10_data[10].IN1
in10_data[11] => in10_data[11].IN1
in10_data[12] => in10_data[12].IN1
in10_data[13] => in10_data[13].IN1
in10_data[14] => in10_data[14].IN1
in10_data[15] => in10_data[15].IN1
in11_data[0] => in11_data[0].IN1
in11_data[1] => in11_data[1].IN1
in11_data[2] => in11_data[2].IN1
in11_data[3] => in11_data[3].IN1
in11_data[4] => in11_data[4].IN1
in11_data[5] => in11_data[5].IN1
in11_data[6] => in11_data[6].IN1
in11_data[7] => in11_data[7].IN1
in11_data[8] => in11_data[8].IN1
in11_data[9] => in11_data[9].IN1
in11_data[10] => in11_data[10].IN1
in11_data[11] => in11_data[11].IN1
in11_data[12] => in11_data[12].IN1
in11_data[13] => in11_data[13].IN1
in11_data[14] => in11_data[14].IN1
in11_data[15] => in11_data[15].IN1
in12_data[0] => in12_data[0].IN1
in12_data[1] => in12_data[1].IN1
in12_data[2] => in12_data[2].IN1
in12_data[3] => in12_data[3].IN1
in12_data[4] => in12_data[4].IN1
in12_data[5] => in12_data[5].IN1
in12_data[6] => in12_data[6].IN1
in12_data[7] => in12_data[7].IN1
in12_data[8] => in12_data[8].IN1
in12_data[9] => in12_data[9].IN1
in12_data[10] => in12_data[10].IN1
in12_data[11] => in12_data[11].IN1
in12_data[12] => in12_data[12].IN1
in12_data[13] => in12_data[13].IN1
in12_data[14] => in12_data[14].IN1
in12_data[15] => in12_data[15].IN1
in13_data[0] => in13_data[0].IN1
in13_data[1] => in13_data[1].IN1
in13_data[2] => in13_data[2].IN1
in13_data[3] => in13_data[3].IN1
in13_data[4] => in13_data[4].IN1
in13_data[5] => in13_data[5].IN1
in13_data[6] => in13_data[6].IN1
in13_data[7] => in13_data[7].IN1
in13_data[8] => in13_data[8].IN1
in13_data[9] => in13_data[9].IN1
in13_data[10] => in13_data[10].IN1
in13_data[11] => in13_data[11].IN1
in13_data[12] => in13_data[12].IN1
in13_data[13] => in13_data[13].IN1
in13_data[14] => in13_data[14].IN1
in13_data[15] => in13_data[15].IN1
in14_data[0] => in14_data[0].IN1
in14_data[1] => in14_data[1].IN1
in14_data[2] => in14_data[2].IN1
in14_data[3] => in14_data[3].IN1
in14_data[4] => in14_data[4].IN1
in14_data[5] => in14_data[5].IN1
in14_data[6] => in14_data[6].IN1
in14_data[7] => in14_data[7].IN1
in14_data[8] => in14_data[8].IN1
in14_data[9] => in14_data[9].IN1
in14_data[10] => in14_data[10].IN1
in14_data[11] => in14_data[11].IN1
in14_data[12] => in14_data[12].IN1
in14_data[13] => in14_data[13].IN1
in14_data[14] => in14_data[14].IN1
in14_data[15] => in14_data[15].IN1
in15_data[0] => in15_data[0].IN1
in15_data[1] => in15_data[1].IN1
in15_data[2] => in15_data[2].IN1
in15_data[3] => in15_data[3].IN1
in15_data[4] => in15_data[4].IN1
in15_data[5] => in15_data[5].IN1
in15_data[6] => in15_data[6].IN1
in15_data[7] => in15_data[7].IN1
in15_data[8] => in15_data[8].IN1
in15_data[9] => in15_data[9].IN1
in15_data[10] => in15_data[10].IN1
in15_data[11] => in15_data[11].IN1
in15_data[12] => in15_data[12].IN1
in15_data[13] => in15_data[13].IN1
in15_data[14] => in15_data[14].IN1
in15_data[15] => in15_data[15].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[8] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[9] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[10] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[11] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[12] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[13] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[14] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[15] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
out_startofpacket <= CIC_cic_ii_0:cic_ii_0.out_startofpacket
out_endofpacket <= CIC_cic_ii_0:cic_ii_0.out_endofpacket
out_channel[0] <= CIC_cic_ii_0:cic_ii_0.out_channel
out_channel[1] <= CIC_cic_ii_0:cic_ii_0.out_channel
out_channel[2] <= CIC_cic_ii_0:cic_ii_0.out_channel
out_channel[3] <= CIC_cic_ii_0:cic_ii_0.out_channel
clk => clk.IN1
reset_n => reset_n.IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0
in0_data[0] => alt_cic_core:core.in_data[0][0]
in0_data[1] => alt_cic_core:core.in_data[0][1]
in0_data[2] => alt_cic_core:core.in_data[0][2]
in0_data[3] => alt_cic_core:core.in_data[0][3]
in0_data[4] => alt_cic_core:core.in_data[0][4]
in0_data[5] => alt_cic_core:core.in_data[0][5]
in0_data[6] => alt_cic_core:core.in_data[0][6]
in0_data[7] => alt_cic_core:core.in_data[0][7]
in0_data[8] => alt_cic_core:core.in_data[0][8]
in0_data[9] => alt_cic_core:core.in_data[0][9]
in0_data[10] => alt_cic_core:core.in_data[0][10]
in0_data[11] => alt_cic_core:core.in_data[0][11]
in0_data[12] => alt_cic_core:core.in_data[0][12]
in0_data[13] => alt_cic_core:core.in_data[0][13]
in0_data[14] => alt_cic_core:core.in_data[0][14]
in0_data[15] => alt_cic_core:core.in_data[0][15]
in1_data[0] => alt_cic_core:core.in_data[1][0]
in1_data[1] => alt_cic_core:core.in_data[1][1]
in1_data[2] => alt_cic_core:core.in_data[1][2]
in1_data[3] => alt_cic_core:core.in_data[1][3]
in1_data[4] => alt_cic_core:core.in_data[1][4]
in1_data[5] => alt_cic_core:core.in_data[1][5]
in1_data[6] => alt_cic_core:core.in_data[1][6]
in1_data[7] => alt_cic_core:core.in_data[1][7]
in1_data[8] => alt_cic_core:core.in_data[1][8]
in1_data[9] => alt_cic_core:core.in_data[1][9]
in1_data[10] => alt_cic_core:core.in_data[1][10]
in1_data[11] => alt_cic_core:core.in_data[1][11]
in1_data[12] => alt_cic_core:core.in_data[1][12]
in1_data[13] => alt_cic_core:core.in_data[1][13]
in1_data[14] => alt_cic_core:core.in_data[1][14]
in1_data[15] => alt_cic_core:core.in_data[1][15]
in2_data[0] => alt_cic_core:core.in_data[2][0]
in2_data[1] => alt_cic_core:core.in_data[2][1]
in2_data[2] => alt_cic_core:core.in_data[2][2]
in2_data[3] => alt_cic_core:core.in_data[2][3]
in2_data[4] => alt_cic_core:core.in_data[2][4]
in2_data[5] => alt_cic_core:core.in_data[2][5]
in2_data[6] => alt_cic_core:core.in_data[2][6]
in2_data[7] => alt_cic_core:core.in_data[2][7]
in2_data[8] => alt_cic_core:core.in_data[2][8]
in2_data[9] => alt_cic_core:core.in_data[2][9]
in2_data[10] => alt_cic_core:core.in_data[2][10]
in2_data[11] => alt_cic_core:core.in_data[2][11]
in2_data[12] => alt_cic_core:core.in_data[2][12]
in2_data[13] => alt_cic_core:core.in_data[2][13]
in2_data[14] => alt_cic_core:core.in_data[2][14]
in2_data[15] => alt_cic_core:core.in_data[2][15]
in3_data[0] => alt_cic_core:core.in_data[3][0]
in3_data[1] => alt_cic_core:core.in_data[3][1]
in3_data[2] => alt_cic_core:core.in_data[3][2]
in3_data[3] => alt_cic_core:core.in_data[3][3]
in3_data[4] => alt_cic_core:core.in_data[3][4]
in3_data[5] => alt_cic_core:core.in_data[3][5]
in3_data[6] => alt_cic_core:core.in_data[3][6]
in3_data[7] => alt_cic_core:core.in_data[3][7]
in3_data[8] => alt_cic_core:core.in_data[3][8]
in3_data[9] => alt_cic_core:core.in_data[3][9]
in3_data[10] => alt_cic_core:core.in_data[3][10]
in3_data[11] => alt_cic_core:core.in_data[3][11]
in3_data[12] => alt_cic_core:core.in_data[3][12]
in3_data[13] => alt_cic_core:core.in_data[3][13]
in3_data[14] => alt_cic_core:core.in_data[3][14]
in3_data[15] => alt_cic_core:core.in_data[3][15]
in4_data[0] => alt_cic_core:core.in_data[4][0]
in4_data[1] => alt_cic_core:core.in_data[4][1]
in4_data[2] => alt_cic_core:core.in_data[4][2]
in4_data[3] => alt_cic_core:core.in_data[4][3]
in4_data[4] => alt_cic_core:core.in_data[4][4]
in4_data[5] => alt_cic_core:core.in_data[4][5]
in4_data[6] => alt_cic_core:core.in_data[4][6]
in4_data[7] => alt_cic_core:core.in_data[4][7]
in4_data[8] => alt_cic_core:core.in_data[4][8]
in4_data[9] => alt_cic_core:core.in_data[4][9]
in4_data[10] => alt_cic_core:core.in_data[4][10]
in4_data[11] => alt_cic_core:core.in_data[4][11]
in4_data[12] => alt_cic_core:core.in_data[4][12]
in4_data[13] => alt_cic_core:core.in_data[4][13]
in4_data[14] => alt_cic_core:core.in_data[4][14]
in4_data[15] => alt_cic_core:core.in_data[4][15]
in5_data[0] => alt_cic_core:core.in_data[5][0]
in5_data[1] => alt_cic_core:core.in_data[5][1]
in5_data[2] => alt_cic_core:core.in_data[5][2]
in5_data[3] => alt_cic_core:core.in_data[5][3]
in5_data[4] => alt_cic_core:core.in_data[5][4]
in5_data[5] => alt_cic_core:core.in_data[5][5]
in5_data[6] => alt_cic_core:core.in_data[5][6]
in5_data[7] => alt_cic_core:core.in_data[5][7]
in5_data[8] => alt_cic_core:core.in_data[5][8]
in5_data[9] => alt_cic_core:core.in_data[5][9]
in5_data[10] => alt_cic_core:core.in_data[5][10]
in5_data[11] => alt_cic_core:core.in_data[5][11]
in5_data[12] => alt_cic_core:core.in_data[5][12]
in5_data[13] => alt_cic_core:core.in_data[5][13]
in5_data[14] => alt_cic_core:core.in_data[5][14]
in5_data[15] => alt_cic_core:core.in_data[5][15]
in6_data[0] => alt_cic_core:core.in_data[6][0]
in6_data[1] => alt_cic_core:core.in_data[6][1]
in6_data[2] => alt_cic_core:core.in_data[6][2]
in6_data[3] => alt_cic_core:core.in_data[6][3]
in6_data[4] => alt_cic_core:core.in_data[6][4]
in6_data[5] => alt_cic_core:core.in_data[6][5]
in6_data[6] => alt_cic_core:core.in_data[6][6]
in6_data[7] => alt_cic_core:core.in_data[6][7]
in6_data[8] => alt_cic_core:core.in_data[6][8]
in6_data[9] => alt_cic_core:core.in_data[6][9]
in6_data[10] => alt_cic_core:core.in_data[6][10]
in6_data[11] => alt_cic_core:core.in_data[6][11]
in6_data[12] => alt_cic_core:core.in_data[6][12]
in6_data[13] => alt_cic_core:core.in_data[6][13]
in6_data[14] => alt_cic_core:core.in_data[6][14]
in6_data[15] => alt_cic_core:core.in_data[6][15]
in7_data[0] => alt_cic_core:core.in_data[7][0]
in7_data[1] => alt_cic_core:core.in_data[7][1]
in7_data[2] => alt_cic_core:core.in_data[7][2]
in7_data[3] => alt_cic_core:core.in_data[7][3]
in7_data[4] => alt_cic_core:core.in_data[7][4]
in7_data[5] => alt_cic_core:core.in_data[7][5]
in7_data[6] => alt_cic_core:core.in_data[7][6]
in7_data[7] => alt_cic_core:core.in_data[7][7]
in7_data[8] => alt_cic_core:core.in_data[7][8]
in7_data[9] => alt_cic_core:core.in_data[7][9]
in7_data[10] => alt_cic_core:core.in_data[7][10]
in7_data[11] => alt_cic_core:core.in_data[7][11]
in7_data[12] => alt_cic_core:core.in_data[7][12]
in7_data[13] => alt_cic_core:core.in_data[7][13]
in7_data[14] => alt_cic_core:core.in_data[7][14]
in7_data[15] => alt_cic_core:core.in_data[7][15]
in8_data[0] => alt_cic_core:core.in_data[8][0]
in8_data[1] => alt_cic_core:core.in_data[8][1]
in8_data[2] => alt_cic_core:core.in_data[8][2]
in8_data[3] => alt_cic_core:core.in_data[8][3]
in8_data[4] => alt_cic_core:core.in_data[8][4]
in8_data[5] => alt_cic_core:core.in_data[8][5]
in8_data[6] => alt_cic_core:core.in_data[8][6]
in8_data[7] => alt_cic_core:core.in_data[8][7]
in8_data[8] => alt_cic_core:core.in_data[8][8]
in8_data[9] => alt_cic_core:core.in_data[8][9]
in8_data[10] => alt_cic_core:core.in_data[8][10]
in8_data[11] => alt_cic_core:core.in_data[8][11]
in8_data[12] => alt_cic_core:core.in_data[8][12]
in8_data[13] => alt_cic_core:core.in_data[8][13]
in8_data[14] => alt_cic_core:core.in_data[8][14]
in8_data[15] => alt_cic_core:core.in_data[8][15]
in9_data[0] => alt_cic_core:core.in_data[9][0]
in9_data[1] => alt_cic_core:core.in_data[9][1]
in9_data[2] => alt_cic_core:core.in_data[9][2]
in9_data[3] => alt_cic_core:core.in_data[9][3]
in9_data[4] => alt_cic_core:core.in_data[9][4]
in9_data[5] => alt_cic_core:core.in_data[9][5]
in9_data[6] => alt_cic_core:core.in_data[9][6]
in9_data[7] => alt_cic_core:core.in_data[9][7]
in9_data[8] => alt_cic_core:core.in_data[9][8]
in9_data[9] => alt_cic_core:core.in_data[9][9]
in9_data[10] => alt_cic_core:core.in_data[9][10]
in9_data[11] => alt_cic_core:core.in_data[9][11]
in9_data[12] => alt_cic_core:core.in_data[9][12]
in9_data[13] => alt_cic_core:core.in_data[9][13]
in9_data[14] => alt_cic_core:core.in_data[9][14]
in9_data[15] => alt_cic_core:core.in_data[9][15]
in10_data[0] => alt_cic_core:core.in_data[10][0]
in10_data[1] => alt_cic_core:core.in_data[10][1]
in10_data[2] => alt_cic_core:core.in_data[10][2]
in10_data[3] => alt_cic_core:core.in_data[10][3]
in10_data[4] => alt_cic_core:core.in_data[10][4]
in10_data[5] => alt_cic_core:core.in_data[10][5]
in10_data[6] => alt_cic_core:core.in_data[10][6]
in10_data[7] => alt_cic_core:core.in_data[10][7]
in10_data[8] => alt_cic_core:core.in_data[10][8]
in10_data[9] => alt_cic_core:core.in_data[10][9]
in10_data[10] => alt_cic_core:core.in_data[10][10]
in10_data[11] => alt_cic_core:core.in_data[10][11]
in10_data[12] => alt_cic_core:core.in_data[10][12]
in10_data[13] => alt_cic_core:core.in_data[10][13]
in10_data[14] => alt_cic_core:core.in_data[10][14]
in10_data[15] => alt_cic_core:core.in_data[10][15]
in11_data[0] => alt_cic_core:core.in_data[11][0]
in11_data[1] => alt_cic_core:core.in_data[11][1]
in11_data[2] => alt_cic_core:core.in_data[11][2]
in11_data[3] => alt_cic_core:core.in_data[11][3]
in11_data[4] => alt_cic_core:core.in_data[11][4]
in11_data[5] => alt_cic_core:core.in_data[11][5]
in11_data[6] => alt_cic_core:core.in_data[11][6]
in11_data[7] => alt_cic_core:core.in_data[11][7]
in11_data[8] => alt_cic_core:core.in_data[11][8]
in11_data[9] => alt_cic_core:core.in_data[11][9]
in11_data[10] => alt_cic_core:core.in_data[11][10]
in11_data[11] => alt_cic_core:core.in_data[11][11]
in11_data[12] => alt_cic_core:core.in_data[11][12]
in11_data[13] => alt_cic_core:core.in_data[11][13]
in11_data[14] => alt_cic_core:core.in_data[11][14]
in11_data[15] => alt_cic_core:core.in_data[11][15]
in12_data[0] => alt_cic_core:core.in_data[12][0]
in12_data[1] => alt_cic_core:core.in_data[12][1]
in12_data[2] => alt_cic_core:core.in_data[12][2]
in12_data[3] => alt_cic_core:core.in_data[12][3]
in12_data[4] => alt_cic_core:core.in_data[12][4]
in12_data[5] => alt_cic_core:core.in_data[12][5]
in12_data[6] => alt_cic_core:core.in_data[12][6]
in12_data[7] => alt_cic_core:core.in_data[12][7]
in12_data[8] => alt_cic_core:core.in_data[12][8]
in12_data[9] => alt_cic_core:core.in_data[12][9]
in12_data[10] => alt_cic_core:core.in_data[12][10]
in12_data[11] => alt_cic_core:core.in_data[12][11]
in12_data[12] => alt_cic_core:core.in_data[12][12]
in12_data[13] => alt_cic_core:core.in_data[12][13]
in12_data[14] => alt_cic_core:core.in_data[12][14]
in12_data[15] => alt_cic_core:core.in_data[12][15]
in13_data[0] => alt_cic_core:core.in_data[13][0]
in13_data[1] => alt_cic_core:core.in_data[13][1]
in13_data[2] => alt_cic_core:core.in_data[13][2]
in13_data[3] => alt_cic_core:core.in_data[13][3]
in13_data[4] => alt_cic_core:core.in_data[13][4]
in13_data[5] => alt_cic_core:core.in_data[13][5]
in13_data[6] => alt_cic_core:core.in_data[13][6]
in13_data[7] => alt_cic_core:core.in_data[13][7]
in13_data[8] => alt_cic_core:core.in_data[13][8]
in13_data[9] => alt_cic_core:core.in_data[13][9]
in13_data[10] => alt_cic_core:core.in_data[13][10]
in13_data[11] => alt_cic_core:core.in_data[13][11]
in13_data[12] => alt_cic_core:core.in_data[13][12]
in13_data[13] => alt_cic_core:core.in_data[13][13]
in13_data[14] => alt_cic_core:core.in_data[13][14]
in13_data[15] => alt_cic_core:core.in_data[13][15]
in14_data[0] => alt_cic_core:core.in_data[14][0]
in14_data[1] => alt_cic_core:core.in_data[14][1]
in14_data[2] => alt_cic_core:core.in_data[14][2]
in14_data[3] => alt_cic_core:core.in_data[14][3]
in14_data[4] => alt_cic_core:core.in_data[14][4]
in14_data[5] => alt_cic_core:core.in_data[14][5]
in14_data[6] => alt_cic_core:core.in_data[14][6]
in14_data[7] => alt_cic_core:core.in_data[14][7]
in14_data[8] => alt_cic_core:core.in_data[14][8]
in14_data[9] => alt_cic_core:core.in_data[14][9]
in14_data[10] => alt_cic_core:core.in_data[14][10]
in14_data[11] => alt_cic_core:core.in_data[14][11]
in14_data[12] => alt_cic_core:core.in_data[14][12]
in14_data[13] => alt_cic_core:core.in_data[14][13]
in14_data[14] => alt_cic_core:core.in_data[14][14]
in14_data[15] => alt_cic_core:core.in_data[14][15]
in15_data[0] => alt_cic_core:core.in_data[15][0]
in15_data[1] => alt_cic_core:core.in_data[15][1]
in15_data[2] => alt_cic_core:core.in_data[15][2]
in15_data[3] => alt_cic_core:core.in_data[15][3]
in15_data[4] => alt_cic_core:core.in_data[15][4]
in15_data[5] => alt_cic_core:core.in_data[15][5]
in15_data[6] => alt_cic_core:core.in_data[15][6]
in15_data[7] => alt_cic_core:core.in_data[15][7]
in15_data[8] => alt_cic_core:core.in_data[15][8]
in15_data[9] => alt_cic_core:core.in_data[15][9]
in15_data[10] => alt_cic_core:core.in_data[15][10]
in15_data[11] => alt_cic_core:core.in_data[15][11]
in15_data[12] => alt_cic_core:core.in_data[15][12]
in15_data[13] => alt_cic_core:core.in_data[15][13]
in15_data[14] => alt_cic_core:core.in_data[15][14]
in15_data[15] => alt_cic_core:core.in_data[15][15]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
out_channel[0] <= alt_cic_core:core.out_channel[0]
out_channel[1] <= alt_cic_core:core.out_channel[1]
out_channel[2] <= alt_cic_core:core.out_channel[2]
out_channel[3] <= alt_cic_core:core.out_channel[3]
out_startofpacket <= alt_cic_core:core.out_startofpacket
out_endofpacket <= alt_cic_core:core.out_endofpacket
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_data[8] <= alt_cic_core:core.out_data[0][8]
out_data[9] <= alt_cic_core:core.out_data[0][9]
out_data[10] <= alt_cic_core:core.out_data[0][10]
out_data[11] <= alt_cic_core:core.out_data[0][11]
out_data[12] <= alt_cic_core:core.out_data[0][12]
out_data[13] <= alt_cic_core:core.out_data[0][13]
out_data[14] <= alt_cic_core:core.out_data[0][14]
out_data[15] <= alt_cic_core:core.out_data[0][15]
out_valid <= alt_cic_core:core.out_valid


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_miso:dec_mul.rate[0]
rate[1] => alt_cic_dec_miso:dec_mul.rate[1]
rate[2] => alt_cic_dec_miso:dec_mul.rate[2]
rate[3] => alt_cic_dec_miso:dec_mul.rate[3]
rate[4] => alt_cic_dec_miso:dec_mul.rate[4]
rate[5] => alt_cic_dec_miso:dec_mul.rate[5]
rate[6] => alt_cic_dec_miso:dec_mul.rate[6]
rate[7] => alt_cic_dec_miso:dec_mul.rate[7]
rate[8] => alt_cic_dec_miso:dec_mul.rate[8]
rate[9] => alt_cic_dec_miso:dec_mul.rate[9]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_data[0][2] => in_data_vector[2].IN1
in_data[0][3] => in_data_vector[3].IN1
in_data[0][4] => in_data_vector[4].IN1
in_data[0][5] => in_data_vector[5].IN1
in_data[0][6] => in_data_vector[6].IN1
in_data[0][7] => in_data_vector[7].IN1
in_data[0][8] => in_data_vector[8].IN1
in_data[0][9] => in_data_vector[9].IN1
in_data[0][10] => in_data_vector[10].IN1
in_data[0][11] => in_data_vector[11].IN1
in_data[0][12] => in_data_vector[12].IN1
in_data[0][13] => in_data_vector[13].IN1
in_data[0][14] => in_data_vector[14].IN1
in_data[0][15] => in_data_vector[15].IN1
in_data[1][0] => in_data_vector[16].IN1
in_data[1][1] => in_data_vector[17].IN1
in_data[1][2] => in_data_vector[18].IN1
in_data[1][3] => in_data_vector[19].IN1
in_data[1][4] => in_data_vector[20].IN1
in_data[1][5] => in_data_vector[21].IN1
in_data[1][6] => in_data_vector[22].IN1
in_data[1][7] => in_data_vector[23].IN1
in_data[1][8] => in_data_vector[24].IN1
in_data[1][9] => in_data_vector[25].IN1
in_data[1][10] => in_data_vector[26].IN1
in_data[1][11] => in_data_vector[27].IN1
in_data[1][12] => in_data_vector[28].IN1
in_data[1][13] => in_data_vector[29].IN1
in_data[1][14] => in_data_vector[30].IN1
in_data[1][15] => in_data_vector[31].IN1
in_data[2][0] => in_data_vector[32].IN1
in_data[2][1] => in_data_vector[33].IN1
in_data[2][2] => in_data_vector[34].IN1
in_data[2][3] => in_data_vector[35].IN1
in_data[2][4] => in_data_vector[36].IN1
in_data[2][5] => in_data_vector[37].IN1
in_data[2][6] => in_data_vector[38].IN1
in_data[2][7] => in_data_vector[39].IN1
in_data[2][8] => in_data_vector[40].IN1
in_data[2][9] => in_data_vector[41].IN1
in_data[2][10] => in_data_vector[42].IN1
in_data[2][11] => in_data_vector[43].IN1
in_data[2][12] => in_data_vector[44].IN1
in_data[2][13] => in_data_vector[45].IN1
in_data[2][14] => in_data_vector[46].IN1
in_data[2][15] => in_data_vector[47].IN1
in_data[3][0] => in_data_vector[48].IN1
in_data[3][1] => in_data_vector[49].IN1
in_data[3][2] => in_data_vector[50].IN1
in_data[3][3] => in_data_vector[51].IN1
in_data[3][4] => in_data_vector[52].IN1
in_data[3][5] => in_data_vector[53].IN1
in_data[3][6] => in_data_vector[54].IN1
in_data[3][7] => in_data_vector[55].IN1
in_data[3][8] => in_data_vector[56].IN1
in_data[3][9] => in_data_vector[57].IN1
in_data[3][10] => in_data_vector[58].IN1
in_data[3][11] => in_data_vector[59].IN1
in_data[3][12] => in_data_vector[60].IN1
in_data[3][13] => in_data_vector[61].IN1
in_data[3][14] => in_data_vector[62].IN1
in_data[3][15] => in_data_vector[63].IN1
in_data[4][0] => in_data_vector[64].IN1
in_data[4][1] => in_data_vector[65].IN1
in_data[4][2] => in_data_vector[66].IN1
in_data[4][3] => in_data_vector[67].IN1
in_data[4][4] => in_data_vector[68].IN1
in_data[4][5] => in_data_vector[69].IN1
in_data[4][6] => in_data_vector[70].IN1
in_data[4][7] => in_data_vector[71].IN1
in_data[4][8] => in_data_vector[72].IN1
in_data[4][9] => in_data_vector[73].IN1
in_data[4][10] => in_data_vector[74].IN1
in_data[4][11] => in_data_vector[75].IN1
in_data[4][12] => in_data_vector[76].IN1
in_data[4][13] => in_data_vector[77].IN1
in_data[4][14] => in_data_vector[78].IN1
in_data[4][15] => in_data_vector[79].IN1
in_data[5][0] => in_data_vector[80].IN1
in_data[5][1] => in_data_vector[81].IN1
in_data[5][2] => in_data_vector[82].IN1
in_data[5][3] => in_data_vector[83].IN1
in_data[5][4] => in_data_vector[84].IN1
in_data[5][5] => in_data_vector[85].IN1
in_data[5][6] => in_data_vector[86].IN1
in_data[5][7] => in_data_vector[87].IN1
in_data[5][8] => in_data_vector[88].IN1
in_data[5][9] => in_data_vector[89].IN1
in_data[5][10] => in_data_vector[90].IN1
in_data[5][11] => in_data_vector[91].IN1
in_data[5][12] => in_data_vector[92].IN1
in_data[5][13] => in_data_vector[93].IN1
in_data[5][14] => in_data_vector[94].IN1
in_data[5][15] => in_data_vector[95].IN1
in_data[6][0] => in_data_vector[96].IN1
in_data[6][1] => in_data_vector[97].IN1
in_data[6][2] => in_data_vector[98].IN1
in_data[6][3] => in_data_vector[99].IN1
in_data[6][4] => in_data_vector[100].IN1
in_data[6][5] => in_data_vector[101].IN1
in_data[6][6] => in_data_vector[102].IN1
in_data[6][7] => in_data_vector[103].IN1
in_data[6][8] => in_data_vector[104].IN1
in_data[6][9] => in_data_vector[105].IN1
in_data[6][10] => in_data_vector[106].IN1
in_data[6][11] => in_data_vector[107].IN1
in_data[6][12] => in_data_vector[108].IN1
in_data[6][13] => in_data_vector[109].IN1
in_data[6][14] => in_data_vector[110].IN1
in_data[6][15] => in_data_vector[111].IN1
in_data[7][0] => in_data_vector[112].IN1
in_data[7][1] => in_data_vector[113].IN1
in_data[7][2] => in_data_vector[114].IN1
in_data[7][3] => in_data_vector[115].IN1
in_data[7][4] => in_data_vector[116].IN1
in_data[7][5] => in_data_vector[117].IN1
in_data[7][6] => in_data_vector[118].IN1
in_data[7][7] => in_data_vector[119].IN1
in_data[7][8] => in_data_vector[120].IN1
in_data[7][9] => in_data_vector[121].IN1
in_data[7][10] => in_data_vector[122].IN1
in_data[7][11] => in_data_vector[123].IN1
in_data[7][12] => in_data_vector[124].IN1
in_data[7][13] => in_data_vector[125].IN1
in_data[7][14] => in_data_vector[126].IN1
in_data[7][15] => in_data_vector[127].IN1
in_data[8][0] => in_data_vector[128].IN1
in_data[8][1] => in_data_vector[129].IN1
in_data[8][2] => in_data_vector[130].IN1
in_data[8][3] => in_data_vector[131].IN1
in_data[8][4] => in_data_vector[132].IN1
in_data[8][5] => in_data_vector[133].IN1
in_data[8][6] => in_data_vector[134].IN1
in_data[8][7] => in_data_vector[135].IN1
in_data[8][8] => in_data_vector[136].IN1
in_data[8][9] => in_data_vector[137].IN1
in_data[8][10] => in_data_vector[138].IN1
in_data[8][11] => in_data_vector[139].IN1
in_data[8][12] => in_data_vector[140].IN1
in_data[8][13] => in_data_vector[141].IN1
in_data[8][14] => in_data_vector[142].IN1
in_data[8][15] => in_data_vector[143].IN1
in_data[9][0] => in_data_vector[144].IN1
in_data[9][1] => in_data_vector[145].IN1
in_data[9][2] => in_data_vector[146].IN1
in_data[9][3] => in_data_vector[147].IN1
in_data[9][4] => in_data_vector[148].IN1
in_data[9][5] => in_data_vector[149].IN1
in_data[9][6] => in_data_vector[150].IN1
in_data[9][7] => in_data_vector[151].IN1
in_data[9][8] => in_data_vector[152].IN1
in_data[9][9] => in_data_vector[153].IN1
in_data[9][10] => in_data_vector[154].IN1
in_data[9][11] => in_data_vector[155].IN1
in_data[9][12] => in_data_vector[156].IN1
in_data[9][13] => in_data_vector[157].IN1
in_data[9][14] => in_data_vector[158].IN1
in_data[9][15] => in_data_vector[159].IN1
in_data[10][0] => in_data_vector[160].IN1
in_data[10][1] => in_data_vector[161].IN1
in_data[10][2] => in_data_vector[162].IN1
in_data[10][3] => in_data_vector[163].IN1
in_data[10][4] => in_data_vector[164].IN1
in_data[10][5] => in_data_vector[165].IN1
in_data[10][6] => in_data_vector[166].IN1
in_data[10][7] => in_data_vector[167].IN1
in_data[10][8] => in_data_vector[168].IN1
in_data[10][9] => in_data_vector[169].IN1
in_data[10][10] => in_data_vector[170].IN1
in_data[10][11] => in_data_vector[171].IN1
in_data[10][12] => in_data_vector[172].IN1
in_data[10][13] => in_data_vector[173].IN1
in_data[10][14] => in_data_vector[174].IN1
in_data[10][15] => in_data_vector[175].IN1
in_data[11][0] => in_data_vector[176].IN1
in_data[11][1] => in_data_vector[177].IN1
in_data[11][2] => in_data_vector[178].IN1
in_data[11][3] => in_data_vector[179].IN1
in_data[11][4] => in_data_vector[180].IN1
in_data[11][5] => in_data_vector[181].IN1
in_data[11][6] => in_data_vector[182].IN1
in_data[11][7] => in_data_vector[183].IN1
in_data[11][8] => in_data_vector[184].IN1
in_data[11][9] => in_data_vector[185].IN1
in_data[11][10] => in_data_vector[186].IN1
in_data[11][11] => in_data_vector[187].IN1
in_data[11][12] => in_data_vector[188].IN1
in_data[11][13] => in_data_vector[189].IN1
in_data[11][14] => in_data_vector[190].IN1
in_data[11][15] => in_data_vector[191].IN1
in_data[12][0] => in_data_vector[192].IN1
in_data[12][1] => in_data_vector[193].IN1
in_data[12][2] => in_data_vector[194].IN1
in_data[12][3] => in_data_vector[195].IN1
in_data[12][4] => in_data_vector[196].IN1
in_data[12][5] => in_data_vector[197].IN1
in_data[12][6] => in_data_vector[198].IN1
in_data[12][7] => in_data_vector[199].IN1
in_data[12][8] => in_data_vector[200].IN1
in_data[12][9] => in_data_vector[201].IN1
in_data[12][10] => in_data_vector[202].IN1
in_data[12][11] => in_data_vector[203].IN1
in_data[12][12] => in_data_vector[204].IN1
in_data[12][13] => in_data_vector[205].IN1
in_data[12][14] => in_data_vector[206].IN1
in_data[12][15] => in_data_vector[207].IN1
in_data[13][0] => in_data_vector[208].IN1
in_data[13][1] => in_data_vector[209].IN1
in_data[13][2] => in_data_vector[210].IN1
in_data[13][3] => in_data_vector[211].IN1
in_data[13][4] => in_data_vector[212].IN1
in_data[13][5] => in_data_vector[213].IN1
in_data[13][6] => in_data_vector[214].IN1
in_data[13][7] => in_data_vector[215].IN1
in_data[13][8] => in_data_vector[216].IN1
in_data[13][9] => in_data_vector[217].IN1
in_data[13][10] => in_data_vector[218].IN1
in_data[13][11] => in_data_vector[219].IN1
in_data[13][12] => in_data_vector[220].IN1
in_data[13][13] => in_data_vector[221].IN1
in_data[13][14] => in_data_vector[222].IN1
in_data[13][15] => in_data_vector[223].IN1
in_data[14][0] => in_data_vector[224].IN1
in_data[14][1] => in_data_vector[225].IN1
in_data[14][2] => in_data_vector[226].IN1
in_data[14][3] => in_data_vector[227].IN1
in_data[14][4] => in_data_vector[228].IN1
in_data[14][5] => in_data_vector[229].IN1
in_data[14][6] => in_data_vector[230].IN1
in_data[14][7] => in_data_vector[231].IN1
in_data[14][8] => in_data_vector[232].IN1
in_data[14][9] => in_data_vector[233].IN1
in_data[14][10] => in_data_vector[234].IN1
in_data[14][11] => in_data_vector[235].IN1
in_data[14][12] => in_data_vector[236].IN1
in_data[14][13] => in_data_vector[237].IN1
in_data[14][14] => in_data_vector[238].IN1
in_data[14][15] => in_data_vector[239].IN1
in_data[15][0] => in_data_vector[240].IN1
in_data[15][1] => in_data_vector[241].IN1
in_data[15][2] => in_data_vector[242].IN1
in_data[15][3] => in_data_vector[243].IN1
in_data[15][4] => in_data_vector[244].IN1
in_data[15][5] => in_data_vector[245].IN1
in_data[15][6] => in_data_vector[246].IN1
in_data[15][7] => in_data_vector[247].IN1
in_data[15][8] => in_data_vector[248].IN1
in_data[15][9] => in_data_vector[249].IN1
in_data[15][10] => in_data_vector[250].IN1
in_data[15][11] => in_data_vector[251].IN1
in_data[15][12] => in_data_vector[252].IN1
in_data[15][13] => in_data_vector[253].IN1
in_data[15][14] => in_data_vector[254].IN1
in_data[15][15] => in_data_vector[255].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[2] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_channel[3] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_1.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_1.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][8] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][9] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][10] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][11] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][12] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][13] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][14] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_data[0][15] <= auk_dspip_avalon_streaming_source:output_source_1.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_1.at_source_valid


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data[2] <= scfifo:sink_FIFO.q[2]
data[3] <= scfifo:sink_FIFO.q[3]
data[4] <= scfifo:sink_FIFO.q[4]
data[5] <= scfifo:sink_FIFO.q[5]
data[6] <= scfifo:sink_FIFO.q[6]
data[7] <= scfifo:sink_FIFO.q[7]
data[8] <= scfifo:sink_FIFO.q[8]
data[9] <= scfifo:sink_FIFO.q[9]
data[10] <= scfifo:sink_FIFO.q[10]
data[11] <= scfifo:sink_FIFO.q[11]
data[12] <= scfifo:sink_FIFO.q[12]
data[13] <= scfifo:sink_FIFO.q[13]
data[14] <= scfifo:sink_FIFO.q[14]
data[15] <= scfifo:sink_FIFO.q[15]
data[16] <= scfifo:sink_FIFO.q[16]
data[17] <= scfifo:sink_FIFO.q[17]
data[18] <= scfifo:sink_FIFO.q[18]
data[19] <= scfifo:sink_FIFO.q[19]
data[20] <= scfifo:sink_FIFO.q[20]
data[21] <= scfifo:sink_FIFO.q[21]
data[22] <= scfifo:sink_FIFO.q[22]
data[23] <= scfifo:sink_FIFO.q[23]
data[24] <= scfifo:sink_FIFO.q[24]
data[25] <= scfifo:sink_FIFO.q[25]
data[26] <= scfifo:sink_FIFO.q[26]
data[27] <= scfifo:sink_FIFO.q[27]
data[28] <= scfifo:sink_FIFO.q[28]
data[29] <= scfifo:sink_FIFO.q[29]
data[30] <= scfifo:sink_FIFO.q[30]
data[31] <= scfifo:sink_FIFO.q[31]
data[32] <= scfifo:sink_FIFO.q[32]
data[33] <= scfifo:sink_FIFO.q[33]
data[34] <= scfifo:sink_FIFO.q[34]
data[35] <= scfifo:sink_FIFO.q[35]
data[36] <= scfifo:sink_FIFO.q[36]
data[37] <= scfifo:sink_FIFO.q[37]
data[38] <= scfifo:sink_FIFO.q[38]
data[39] <= scfifo:sink_FIFO.q[39]
data[40] <= scfifo:sink_FIFO.q[40]
data[41] <= scfifo:sink_FIFO.q[41]
data[42] <= scfifo:sink_FIFO.q[42]
data[43] <= scfifo:sink_FIFO.q[43]
data[44] <= scfifo:sink_FIFO.q[44]
data[45] <= scfifo:sink_FIFO.q[45]
data[46] <= scfifo:sink_FIFO.q[46]
data[47] <= scfifo:sink_FIFO.q[47]
data[48] <= scfifo:sink_FIFO.q[48]
data[49] <= scfifo:sink_FIFO.q[49]
data[50] <= scfifo:sink_FIFO.q[50]
data[51] <= scfifo:sink_FIFO.q[51]
data[52] <= scfifo:sink_FIFO.q[52]
data[53] <= scfifo:sink_FIFO.q[53]
data[54] <= scfifo:sink_FIFO.q[54]
data[55] <= scfifo:sink_FIFO.q[55]
data[56] <= scfifo:sink_FIFO.q[56]
data[57] <= scfifo:sink_FIFO.q[57]
data[58] <= scfifo:sink_FIFO.q[58]
data[59] <= scfifo:sink_FIFO.q[59]
data[60] <= scfifo:sink_FIFO.q[60]
data[61] <= scfifo:sink_FIFO.q[61]
data[62] <= scfifo:sink_FIFO.q[62]
data[63] <= scfifo:sink_FIFO.q[63]
data[64] <= scfifo:sink_FIFO.q[64]
data[65] <= scfifo:sink_FIFO.q[65]
data[66] <= scfifo:sink_FIFO.q[66]
data[67] <= scfifo:sink_FIFO.q[67]
data[68] <= scfifo:sink_FIFO.q[68]
data[69] <= scfifo:sink_FIFO.q[69]
data[70] <= scfifo:sink_FIFO.q[70]
data[71] <= scfifo:sink_FIFO.q[71]
data[72] <= scfifo:sink_FIFO.q[72]
data[73] <= scfifo:sink_FIFO.q[73]
data[74] <= scfifo:sink_FIFO.q[74]
data[75] <= scfifo:sink_FIFO.q[75]
data[76] <= scfifo:sink_FIFO.q[76]
data[77] <= scfifo:sink_FIFO.q[77]
data[78] <= scfifo:sink_FIFO.q[78]
data[79] <= scfifo:sink_FIFO.q[79]
data[80] <= scfifo:sink_FIFO.q[80]
data[81] <= scfifo:sink_FIFO.q[81]
data[82] <= scfifo:sink_FIFO.q[82]
data[83] <= scfifo:sink_FIFO.q[83]
data[84] <= scfifo:sink_FIFO.q[84]
data[85] <= scfifo:sink_FIFO.q[85]
data[86] <= scfifo:sink_FIFO.q[86]
data[87] <= scfifo:sink_FIFO.q[87]
data[88] <= scfifo:sink_FIFO.q[88]
data[89] <= scfifo:sink_FIFO.q[89]
data[90] <= scfifo:sink_FIFO.q[90]
data[91] <= scfifo:sink_FIFO.q[91]
data[92] <= scfifo:sink_FIFO.q[92]
data[93] <= scfifo:sink_FIFO.q[93]
data[94] <= scfifo:sink_FIFO.q[94]
data[95] <= scfifo:sink_FIFO.q[95]
data[96] <= scfifo:sink_FIFO.q[96]
data[97] <= scfifo:sink_FIFO.q[97]
data[98] <= scfifo:sink_FIFO.q[98]
data[99] <= scfifo:sink_FIFO.q[99]
data[100] <= scfifo:sink_FIFO.q[100]
data[101] <= scfifo:sink_FIFO.q[101]
data[102] <= scfifo:sink_FIFO.q[102]
data[103] <= scfifo:sink_FIFO.q[103]
data[104] <= scfifo:sink_FIFO.q[104]
data[105] <= scfifo:sink_FIFO.q[105]
data[106] <= scfifo:sink_FIFO.q[106]
data[107] <= scfifo:sink_FIFO.q[107]
data[108] <= scfifo:sink_FIFO.q[108]
data[109] <= scfifo:sink_FIFO.q[109]
data[110] <= scfifo:sink_FIFO.q[110]
data[111] <= scfifo:sink_FIFO.q[111]
data[112] <= scfifo:sink_FIFO.q[112]
data[113] <= scfifo:sink_FIFO.q[113]
data[114] <= scfifo:sink_FIFO.q[114]
data[115] <= scfifo:sink_FIFO.q[115]
data[116] <= scfifo:sink_FIFO.q[116]
data[117] <= scfifo:sink_FIFO.q[117]
data[118] <= scfifo:sink_FIFO.q[118]
data[119] <= scfifo:sink_FIFO.q[119]
data[120] <= scfifo:sink_FIFO.q[120]
data[121] <= scfifo:sink_FIFO.q[121]
data[122] <= scfifo:sink_FIFO.q[122]
data[123] <= scfifo:sink_FIFO.q[123]
data[124] <= scfifo:sink_FIFO.q[124]
data[125] <= scfifo:sink_FIFO.q[125]
data[126] <= scfifo:sink_FIFO.q[126]
data[127] <= scfifo:sink_FIFO.q[127]
data[128] <= scfifo:sink_FIFO.q[128]
data[129] <= scfifo:sink_FIFO.q[129]
data[130] <= scfifo:sink_FIFO.q[130]
data[131] <= scfifo:sink_FIFO.q[131]
data[132] <= scfifo:sink_FIFO.q[132]
data[133] <= scfifo:sink_FIFO.q[133]
data[134] <= scfifo:sink_FIFO.q[134]
data[135] <= scfifo:sink_FIFO.q[135]
data[136] <= scfifo:sink_FIFO.q[136]
data[137] <= scfifo:sink_FIFO.q[137]
data[138] <= scfifo:sink_FIFO.q[138]
data[139] <= scfifo:sink_FIFO.q[139]
data[140] <= scfifo:sink_FIFO.q[140]
data[141] <= scfifo:sink_FIFO.q[141]
data[142] <= scfifo:sink_FIFO.q[142]
data[143] <= scfifo:sink_FIFO.q[143]
data[144] <= scfifo:sink_FIFO.q[144]
data[145] <= scfifo:sink_FIFO.q[145]
data[146] <= scfifo:sink_FIFO.q[146]
data[147] <= scfifo:sink_FIFO.q[147]
data[148] <= scfifo:sink_FIFO.q[148]
data[149] <= scfifo:sink_FIFO.q[149]
data[150] <= scfifo:sink_FIFO.q[150]
data[151] <= scfifo:sink_FIFO.q[151]
data[152] <= scfifo:sink_FIFO.q[152]
data[153] <= scfifo:sink_FIFO.q[153]
data[154] <= scfifo:sink_FIFO.q[154]
data[155] <= scfifo:sink_FIFO.q[155]
data[156] <= scfifo:sink_FIFO.q[156]
data[157] <= scfifo:sink_FIFO.q[157]
data[158] <= scfifo:sink_FIFO.q[158]
data[159] <= scfifo:sink_FIFO.q[159]
data[160] <= scfifo:sink_FIFO.q[160]
data[161] <= scfifo:sink_FIFO.q[161]
data[162] <= scfifo:sink_FIFO.q[162]
data[163] <= scfifo:sink_FIFO.q[163]
data[164] <= scfifo:sink_FIFO.q[164]
data[165] <= scfifo:sink_FIFO.q[165]
data[166] <= scfifo:sink_FIFO.q[166]
data[167] <= scfifo:sink_FIFO.q[167]
data[168] <= scfifo:sink_FIFO.q[168]
data[169] <= scfifo:sink_FIFO.q[169]
data[170] <= scfifo:sink_FIFO.q[170]
data[171] <= scfifo:sink_FIFO.q[171]
data[172] <= scfifo:sink_FIFO.q[172]
data[173] <= scfifo:sink_FIFO.q[173]
data[174] <= scfifo:sink_FIFO.q[174]
data[175] <= scfifo:sink_FIFO.q[175]
data[176] <= scfifo:sink_FIFO.q[176]
data[177] <= scfifo:sink_FIFO.q[177]
data[178] <= scfifo:sink_FIFO.q[178]
data[179] <= scfifo:sink_FIFO.q[179]
data[180] <= scfifo:sink_FIFO.q[180]
data[181] <= scfifo:sink_FIFO.q[181]
data[182] <= scfifo:sink_FIFO.q[182]
data[183] <= scfifo:sink_FIFO.q[183]
data[184] <= scfifo:sink_FIFO.q[184]
data[185] <= scfifo:sink_FIFO.q[185]
data[186] <= scfifo:sink_FIFO.q[186]
data[187] <= scfifo:sink_FIFO.q[187]
data[188] <= scfifo:sink_FIFO.q[188]
data[189] <= scfifo:sink_FIFO.q[189]
data[190] <= scfifo:sink_FIFO.q[190]
data[191] <= scfifo:sink_FIFO.q[191]
data[192] <= scfifo:sink_FIFO.q[192]
data[193] <= scfifo:sink_FIFO.q[193]
data[194] <= scfifo:sink_FIFO.q[194]
data[195] <= scfifo:sink_FIFO.q[195]
data[196] <= scfifo:sink_FIFO.q[196]
data[197] <= scfifo:sink_FIFO.q[197]
data[198] <= scfifo:sink_FIFO.q[198]
data[199] <= scfifo:sink_FIFO.q[199]
data[200] <= scfifo:sink_FIFO.q[200]
data[201] <= scfifo:sink_FIFO.q[201]
data[202] <= scfifo:sink_FIFO.q[202]
data[203] <= scfifo:sink_FIFO.q[203]
data[204] <= scfifo:sink_FIFO.q[204]
data[205] <= scfifo:sink_FIFO.q[205]
data[206] <= scfifo:sink_FIFO.q[206]
data[207] <= scfifo:sink_FIFO.q[207]
data[208] <= scfifo:sink_FIFO.q[208]
data[209] <= scfifo:sink_FIFO.q[209]
data[210] <= scfifo:sink_FIFO.q[210]
data[211] <= scfifo:sink_FIFO.q[211]
data[212] <= scfifo:sink_FIFO.q[212]
data[213] <= scfifo:sink_FIFO.q[213]
data[214] <= scfifo:sink_FIFO.q[214]
data[215] <= scfifo:sink_FIFO.q[215]
data[216] <= scfifo:sink_FIFO.q[216]
data[217] <= scfifo:sink_FIFO.q[217]
data[218] <= scfifo:sink_FIFO.q[218]
data[219] <= scfifo:sink_FIFO.q[219]
data[220] <= scfifo:sink_FIFO.q[220]
data[221] <= scfifo:sink_FIFO.q[221]
data[222] <= scfifo:sink_FIFO.q[222]
data[223] <= scfifo:sink_FIFO.q[223]
data[224] <= scfifo:sink_FIFO.q[224]
data[225] <= scfifo:sink_FIFO.q[225]
data[226] <= scfifo:sink_FIFO.q[226]
data[227] <= scfifo:sink_FIFO.q[227]
data[228] <= scfifo:sink_FIFO.q[228]
data[229] <= scfifo:sink_FIFO.q[229]
data[230] <= scfifo:sink_FIFO.q[230]
data[231] <= scfifo:sink_FIFO.q[231]
data[232] <= scfifo:sink_FIFO.q[232]
data[233] <= scfifo:sink_FIFO.q[233]
data[234] <= scfifo:sink_FIFO.q[234]
data[235] <= scfifo:sink_FIFO.q[235]
data[236] <= scfifo:sink_FIFO.q[236]
data[237] <= scfifo:sink_FIFO.q[237]
data[238] <= scfifo:sink_FIFO.q[238]
data[239] <= scfifo:sink_FIFO.q[239]
data[240] <= scfifo:sink_FIFO.q[240]
data[241] <= scfifo:sink_FIFO.q[241]
data[242] <= scfifo:sink_FIFO.q[242]
data[243] <= scfifo:sink_FIFO.q[243]
data[244] <= scfifo:sink_FIFO.q[244]
data[245] <= scfifo:sink_FIFO.q[245]
data[246] <= scfifo:sink_FIFO.q[246]
data[247] <= scfifo:sink_FIFO.q[247]
data[248] <= scfifo:sink_FIFO.q[248]
data[249] <= scfifo:sink_FIFO.q[249]
data[250] <= scfifo:sink_FIFO.q[250]
data[251] <= scfifo:sink_FIFO.q[251]
data[252] <= scfifo:sink_FIFO.q[252]
data[253] <= scfifo:sink_FIFO.q[253]
data[254] <= scfifo:sink_FIFO.q[254]
data[255] <= scfifo:sink_FIFO.q[255]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[257]
send_eop <= scfifo:sink_FIFO.q[256]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_data[2] => scfifo:sink_FIFO.data[2]
at_sink_data[3] => scfifo:sink_FIFO.data[3]
at_sink_data[4] => scfifo:sink_FIFO.data[4]
at_sink_data[5] => scfifo:sink_FIFO.data[5]
at_sink_data[6] => scfifo:sink_FIFO.data[6]
at_sink_data[7] => scfifo:sink_FIFO.data[7]
at_sink_data[8] => scfifo:sink_FIFO.data[8]
at_sink_data[9] => scfifo:sink_FIFO.data[9]
at_sink_data[10] => scfifo:sink_FIFO.data[10]
at_sink_data[11] => scfifo:sink_FIFO.data[11]
at_sink_data[12] => scfifo:sink_FIFO.data[12]
at_sink_data[13] => scfifo:sink_FIFO.data[13]
at_sink_data[14] => scfifo:sink_FIFO.data[14]
at_sink_data[15] => scfifo:sink_FIFO.data[15]
at_sink_data[16] => scfifo:sink_FIFO.data[16]
at_sink_data[17] => scfifo:sink_FIFO.data[17]
at_sink_data[18] => scfifo:sink_FIFO.data[18]
at_sink_data[19] => scfifo:sink_FIFO.data[19]
at_sink_data[20] => scfifo:sink_FIFO.data[20]
at_sink_data[21] => scfifo:sink_FIFO.data[21]
at_sink_data[22] => scfifo:sink_FIFO.data[22]
at_sink_data[23] => scfifo:sink_FIFO.data[23]
at_sink_data[24] => scfifo:sink_FIFO.data[24]
at_sink_data[25] => scfifo:sink_FIFO.data[25]
at_sink_data[26] => scfifo:sink_FIFO.data[26]
at_sink_data[27] => scfifo:sink_FIFO.data[27]
at_sink_data[28] => scfifo:sink_FIFO.data[28]
at_sink_data[29] => scfifo:sink_FIFO.data[29]
at_sink_data[30] => scfifo:sink_FIFO.data[30]
at_sink_data[31] => scfifo:sink_FIFO.data[31]
at_sink_data[32] => scfifo:sink_FIFO.data[32]
at_sink_data[33] => scfifo:sink_FIFO.data[33]
at_sink_data[34] => scfifo:sink_FIFO.data[34]
at_sink_data[35] => scfifo:sink_FIFO.data[35]
at_sink_data[36] => scfifo:sink_FIFO.data[36]
at_sink_data[37] => scfifo:sink_FIFO.data[37]
at_sink_data[38] => scfifo:sink_FIFO.data[38]
at_sink_data[39] => scfifo:sink_FIFO.data[39]
at_sink_data[40] => scfifo:sink_FIFO.data[40]
at_sink_data[41] => scfifo:sink_FIFO.data[41]
at_sink_data[42] => scfifo:sink_FIFO.data[42]
at_sink_data[43] => scfifo:sink_FIFO.data[43]
at_sink_data[44] => scfifo:sink_FIFO.data[44]
at_sink_data[45] => scfifo:sink_FIFO.data[45]
at_sink_data[46] => scfifo:sink_FIFO.data[46]
at_sink_data[47] => scfifo:sink_FIFO.data[47]
at_sink_data[48] => scfifo:sink_FIFO.data[48]
at_sink_data[49] => scfifo:sink_FIFO.data[49]
at_sink_data[50] => scfifo:sink_FIFO.data[50]
at_sink_data[51] => scfifo:sink_FIFO.data[51]
at_sink_data[52] => scfifo:sink_FIFO.data[52]
at_sink_data[53] => scfifo:sink_FIFO.data[53]
at_sink_data[54] => scfifo:sink_FIFO.data[54]
at_sink_data[55] => scfifo:sink_FIFO.data[55]
at_sink_data[56] => scfifo:sink_FIFO.data[56]
at_sink_data[57] => scfifo:sink_FIFO.data[57]
at_sink_data[58] => scfifo:sink_FIFO.data[58]
at_sink_data[59] => scfifo:sink_FIFO.data[59]
at_sink_data[60] => scfifo:sink_FIFO.data[60]
at_sink_data[61] => scfifo:sink_FIFO.data[61]
at_sink_data[62] => scfifo:sink_FIFO.data[62]
at_sink_data[63] => scfifo:sink_FIFO.data[63]
at_sink_data[64] => scfifo:sink_FIFO.data[64]
at_sink_data[65] => scfifo:sink_FIFO.data[65]
at_sink_data[66] => scfifo:sink_FIFO.data[66]
at_sink_data[67] => scfifo:sink_FIFO.data[67]
at_sink_data[68] => scfifo:sink_FIFO.data[68]
at_sink_data[69] => scfifo:sink_FIFO.data[69]
at_sink_data[70] => scfifo:sink_FIFO.data[70]
at_sink_data[71] => scfifo:sink_FIFO.data[71]
at_sink_data[72] => scfifo:sink_FIFO.data[72]
at_sink_data[73] => scfifo:sink_FIFO.data[73]
at_sink_data[74] => scfifo:sink_FIFO.data[74]
at_sink_data[75] => scfifo:sink_FIFO.data[75]
at_sink_data[76] => scfifo:sink_FIFO.data[76]
at_sink_data[77] => scfifo:sink_FIFO.data[77]
at_sink_data[78] => scfifo:sink_FIFO.data[78]
at_sink_data[79] => scfifo:sink_FIFO.data[79]
at_sink_data[80] => scfifo:sink_FIFO.data[80]
at_sink_data[81] => scfifo:sink_FIFO.data[81]
at_sink_data[82] => scfifo:sink_FIFO.data[82]
at_sink_data[83] => scfifo:sink_FIFO.data[83]
at_sink_data[84] => scfifo:sink_FIFO.data[84]
at_sink_data[85] => scfifo:sink_FIFO.data[85]
at_sink_data[86] => scfifo:sink_FIFO.data[86]
at_sink_data[87] => scfifo:sink_FIFO.data[87]
at_sink_data[88] => scfifo:sink_FIFO.data[88]
at_sink_data[89] => scfifo:sink_FIFO.data[89]
at_sink_data[90] => scfifo:sink_FIFO.data[90]
at_sink_data[91] => scfifo:sink_FIFO.data[91]
at_sink_data[92] => scfifo:sink_FIFO.data[92]
at_sink_data[93] => scfifo:sink_FIFO.data[93]
at_sink_data[94] => scfifo:sink_FIFO.data[94]
at_sink_data[95] => scfifo:sink_FIFO.data[95]
at_sink_data[96] => scfifo:sink_FIFO.data[96]
at_sink_data[97] => scfifo:sink_FIFO.data[97]
at_sink_data[98] => scfifo:sink_FIFO.data[98]
at_sink_data[99] => scfifo:sink_FIFO.data[99]
at_sink_data[100] => scfifo:sink_FIFO.data[100]
at_sink_data[101] => scfifo:sink_FIFO.data[101]
at_sink_data[102] => scfifo:sink_FIFO.data[102]
at_sink_data[103] => scfifo:sink_FIFO.data[103]
at_sink_data[104] => scfifo:sink_FIFO.data[104]
at_sink_data[105] => scfifo:sink_FIFO.data[105]
at_sink_data[106] => scfifo:sink_FIFO.data[106]
at_sink_data[107] => scfifo:sink_FIFO.data[107]
at_sink_data[108] => scfifo:sink_FIFO.data[108]
at_sink_data[109] => scfifo:sink_FIFO.data[109]
at_sink_data[110] => scfifo:sink_FIFO.data[110]
at_sink_data[111] => scfifo:sink_FIFO.data[111]
at_sink_data[112] => scfifo:sink_FIFO.data[112]
at_sink_data[113] => scfifo:sink_FIFO.data[113]
at_sink_data[114] => scfifo:sink_FIFO.data[114]
at_sink_data[115] => scfifo:sink_FIFO.data[115]
at_sink_data[116] => scfifo:sink_FIFO.data[116]
at_sink_data[117] => scfifo:sink_FIFO.data[117]
at_sink_data[118] => scfifo:sink_FIFO.data[118]
at_sink_data[119] => scfifo:sink_FIFO.data[119]
at_sink_data[120] => scfifo:sink_FIFO.data[120]
at_sink_data[121] => scfifo:sink_FIFO.data[121]
at_sink_data[122] => scfifo:sink_FIFO.data[122]
at_sink_data[123] => scfifo:sink_FIFO.data[123]
at_sink_data[124] => scfifo:sink_FIFO.data[124]
at_sink_data[125] => scfifo:sink_FIFO.data[125]
at_sink_data[126] => scfifo:sink_FIFO.data[126]
at_sink_data[127] => scfifo:sink_FIFO.data[127]
at_sink_data[128] => scfifo:sink_FIFO.data[128]
at_sink_data[129] => scfifo:sink_FIFO.data[129]
at_sink_data[130] => scfifo:sink_FIFO.data[130]
at_sink_data[131] => scfifo:sink_FIFO.data[131]
at_sink_data[132] => scfifo:sink_FIFO.data[132]
at_sink_data[133] => scfifo:sink_FIFO.data[133]
at_sink_data[134] => scfifo:sink_FIFO.data[134]
at_sink_data[135] => scfifo:sink_FIFO.data[135]
at_sink_data[136] => scfifo:sink_FIFO.data[136]
at_sink_data[137] => scfifo:sink_FIFO.data[137]
at_sink_data[138] => scfifo:sink_FIFO.data[138]
at_sink_data[139] => scfifo:sink_FIFO.data[139]
at_sink_data[140] => scfifo:sink_FIFO.data[140]
at_sink_data[141] => scfifo:sink_FIFO.data[141]
at_sink_data[142] => scfifo:sink_FIFO.data[142]
at_sink_data[143] => scfifo:sink_FIFO.data[143]
at_sink_data[144] => scfifo:sink_FIFO.data[144]
at_sink_data[145] => scfifo:sink_FIFO.data[145]
at_sink_data[146] => scfifo:sink_FIFO.data[146]
at_sink_data[147] => scfifo:sink_FIFO.data[147]
at_sink_data[148] => scfifo:sink_FIFO.data[148]
at_sink_data[149] => scfifo:sink_FIFO.data[149]
at_sink_data[150] => scfifo:sink_FIFO.data[150]
at_sink_data[151] => scfifo:sink_FIFO.data[151]
at_sink_data[152] => scfifo:sink_FIFO.data[152]
at_sink_data[153] => scfifo:sink_FIFO.data[153]
at_sink_data[154] => scfifo:sink_FIFO.data[154]
at_sink_data[155] => scfifo:sink_FIFO.data[155]
at_sink_data[156] => scfifo:sink_FIFO.data[156]
at_sink_data[157] => scfifo:sink_FIFO.data[157]
at_sink_data[158] => scfifo:sink_FIFO.data[158]
at_sink_data[159] => scfifo:sink_FIFO.data[159]
at_sink_data[160] => scfifo:sink_FIFO.data[160]
at_sink_data[161] => scfifo:sink_FIFO.data[161]
at_sink_data[162] => scfifo:sink_FIFO.data[162]
at_sink_data[163] => scfifo:sink_FIFO.data[163]
at_sink_data[164] => scfifo:sink_FIFO.data[164]
at_sink_data[165] => scfifo:sink_FIFO.data[165]
at_sink_data[166] => scfifo:sink_FIFO.data[166]
at_sink_data[167] => scfifo:sink_FIFO.data[167]
at_sink_data[168] => scfifo:sink_FIFO.data[168]
at_sink_data[169] => scfifo:sink_FIFO.data[169]
at_sink_data[170] => scfifo:sink_FIFO.data[170]
at_sink_data[171] => scfifo:sink_FIFO.data[171]
at_sink_data[172] => scfifo:sink_FIFO.data[172]
at_sink_data[173] => scfifo:sink_FIFO.data[173]
at_sink_data[174] => scfifo:sink_FIFO.data[174]
at_sink_data[175] => scfifo:sink_FIFO.data[175]
at_sink_data[176] => scfifo:sink_FIFO.data[176]
at_sink_data[177] => scfifo:sink_FIFO.data[177]
at_sink_data[178] => scfifo:sink_FIFO.data[178]
at_sink_data[179] => scfifo:sink_FIFO.data[179]
at_sink_data[180] => scfifo:sink_FIFO.data[180]
at_sink_data[181] => scfifo:sink_FIFO.data[181]
at_sink_data[182] => scfifo:sink_FIFO.data[182]
at_sink_data[183] => scfifo:sink_FIFO.data[183]
at_sink_data[184] => scfifo:sink_FIFO.data[184]
at_sink_data[185] => scfifo:sink_FIFO.data[185]
at_sink_data[186] => scfifo:sink_FIFO.data[186]
at_sink_data[187] => scfifo:sink_FIFO.data[187]
at_sink_data[188] => scfifo:sink_FIFO.data[188]
at_sink_data[189] => scfifo:sink_FIFO.data[189]
at_sink_data[190] => scfifo:sink_FIFO.data[190]
at_sink_data[191] => scfifo:sink_FIFO.data[191]
at_sink_data[192] => scfifo:sink_FIFO.data[192]
at_sink_data[193] => scfifo:sink_FIFO.data[193]
at_sink_data[194] => scfifo:sink_FIFO.data[194]
at_sink_data[195] => scfifo:sink_FIFO.data[195]
at_sink_data[196] => scfifo:sink_FIFO.data[196]
at_sink_data[197] => scfifo:sink_FIFO.data[197]
at_sink_data[198] => scfifo:sink_FIFO.data[198]
at_sink_data[199] => scfifo:sink_FIFO.data[199]
at_sink_data[200] => scfifo:sink_FIFO.data[200]
at_sink_data[201] => scfifo:sink_FIFO.data[201]
at_sink_data[202] => scfifo:sink_FIFO.data[202]
at_sink_data[203] => scfifo:sink_FIFO.data[203]
at_sink_data[204] => scfifo:sink_FIFO.data[204]
at_sink_data[205] => scfifo:sink_FIFO.data[205]
at_sink_data[206] => scfifo:sink_FIFO.data[206]
at_sink_data[207] => scfifo:sink_FIFO.data[207]
at_sink_data[208] => scfifo:sink_FIFO.data[208]
at_sink_data[209] => scfifo:sink_FIFO.data[209]
at_sink_data[210] => scfifo:sink_FIFO.data[210]
at_sink_data[211] => scfifo:sink_FIFO.data[211]
at_sink_data[212] => scfifo:sink_FIFO.data[212]
at_sink_data[213] => scfifo:sink_FIFO.data[213]
at_sink_data[214] => scfifo:sink_FIFO.data[214]
at_sink_data[215] => scfifo:sink_FIFO.data[215]
at_sink_data[216] => scfifo:sink_FIFO.data[216]
at_sink_data[217] => scfifo:sink_FIFO.data[217]
at_sink_data[218] => scfifo:sink_FIFO.data[218]
at_sink_data[219] => scfifo:sink_FIFO.data[219]
at_sink_data[220] => scfifo:sink_FIFO.data[220]
at_sink_data[221] => scfifo:sink_FIFO.data[221]
at_sink_data[222] => scfifo:sink_FIFO.data[222]
at_sink_data[223] => scfifo:sink_FIFO.data[223]
at_sink_data[224] => scfifo:sink_FIFO.data[224]
at_sink_data[225] => scfifo:sink_FIFO.data[225]
at_sink_data[226] => scfifo:sink_FIFO.data[226]
at_sink_data[227] => scfifo:sink_FIFO.data[227]
at_sink_data[228] => scfifo:sink_FIFO.data[228]
at_sink_data[229] => scfifo:sink_FIFO.data[229]
at_sink_data[230] => scfifo:sink_FIFO.data[230]
at_sink_data[231] => scfifo:sink_FIFO.data[231]
at_sink_data[232] => scfifo:sink_FIFO.data[232]
at_sink_data[233] => scfifo:sink_FIFO.data[233]
at_sink_data[234] => scfifo:sink_FIFO.data[234]
at_sink_data[235] => scfifo:sink_FIFO.data[235]
at_sink_data[236] => scfifo:sink_FIFO.data[236]
at_sink_data[237] => scfifo:sink_FIFO.data[237]
at_sink_data[238] => scfifo:sink_FIFO.data[238]
at_sink_data[239] => scfifo:sink_FIFO.data[239]
at_sink_data[240] => scfifo:sink_FIFO.data[240]
at_sink_data[241] => scfifo:sink_FIFO.data[241]
at_sink_data[242] => scfifo:sink_FIFO.data[242]
at_sink_data[243] => scfifo:sink_FIFO.data[243]
at_sink_data[244] => scfifo:sink_FIFO.data[244]
at_sink_data[245] => scfifo:sink_FIFO.data[245]
at_sink_data[246] => scfifo:sink_FIFO.data[246]
at_sink_data[247] => scfifo:sink_FIFO.data[247]
at_sink_data[248] => scfifo:sink_FIFO.data[248]
at_sink_data[249] => scfifo:sink_FIFO.data[249]
at_sink_data[250] => scfifo:sink_FIFO.data[250]
at_sink_data[251] => scfifo:sink_FIFO.data[251]
at_sink_data[252] => scfifo:sink_FIFO.data[252]
at_sink_data[253] => scfifo:sink_FIFO.data[253]
at_sink_data[254] => scfifo:sink_FIFO.data[254]
at_sink_data[255] => scfifo:sink_FIFO.data[255]
at_sink_sop => scfifo:sink_FIFO.data[257]
at_sink_eop => scfifo:sink_FIFO.data[256]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_6h71:auto_generated.data[0]
data[1] => scfifo_6h71:auto_generated.data[1]
data[2] => scfifo_6h71:auto_generated.data[2]
data[3] => scfifo_6h71:auto_generated.data[3]
data[4] => scfifo_6h71:auto_generated.data[4]
data[5] => scfifo_6h71:auto_generated.data[5]
data[6] => scfifo_6h71:auto_generated.data[6]
data[7] => scfifo_6h71:auto_generated.data[7]
data[8] => scfifo_6h71:auto_generated.data[8]
data[9] => scfifo_6h71:auto_generated.data[9]
data[10] => scfifo_6h71:auto_generated.data[10]
data[11] => scfifo_6h71:auto_generated.data[11]
data[12] => scfifo_6h71:auto_generated.data[12]
data[13] => scfifo_6h71:auto_generated.data[13]
data[14] => scfifo_6h71:auto_generated.data[14]
data[15] => scfifo_6h71:auto_generated.data[15]
data[16] => scfifo_6h71:auto_generated.data[16]
data[17] => scfifo_6h71:auto_generated.data[17]
data[18] => scfifo_6h71:auto_generated.data[18]
data[19] => scfifo_6h71:auto_generated.data[19]
data[20] => scfifo_6h71:auto_generated.data[20]
data[21] => scfifo_6h71:auto_generated.data[21]
data[22] => scfifo_6h71:auto_generated.data[22]
data[23] => scfifo_6h71:auto_generated.data[23]
data[24] => scfifo_6h71:auto_generated.data[24]
data[25] => scfifo_6h71:auto_generated.data[25]
data[26] => scfifo_6h71:auto_generated.data[26]
data[27] => scfifo_6h71:auto_generated.data[27]
data[28] => scfifo_6h71:auto_generated.data[28]
data[29] => scfifo_6h71:auto_generated.data[29]
data[30] => scfifo_6h71:auto_generated.data[30]
data[31] => scfifo_6h71:auto_generated.data[31]
data[32] => scfifo_6h71:auto_generated.data[32]
data[33] => scfifo_6h71:auto_generated.data[33]
data[34] => scfifo_6h71:auto_generated.data[34]
data[35] => scfifo_6h71:auto_generated.data[35]
data[36] => scfifo_6h71:auto_generated.data[36]
data[37] => scfifo_6h71:auto_generated.data[37]
data[38] => scfifo_6h71:auto_generated.data[38]
data[39] => scfifo_6h71:auto_generated.data[39]
data[40] => scfifo_6h71:auto_generated.data[40]
data[41] => scfifo_6h71:auto_generated.data[41]
data[42] => scfifo_6h71:auto_generated.data[42]
data[43] => scfifo_6h71:auto_generated.data[43]
data[44] => scfifo_6h71:auto_generated.data[44]
data[45] => scfifo_6h71:auto_generated.data[45]
data[46] => scfifo_6h71:auto_generated.data[46]
data[47] => scfifo_6h71:auto_generated.data[47]
data[48] => scfifo_6h71:auto_generated.data[48]
data[49] => scfifo_6h71:auto_generated.data[49]
data[50] => scfifo_6h71:auto_generated.data[50]
data[51] => scfifo_6h71:auto_generated.data[51]
data[52] => scfifo_6h71:auto_generated.data[52]
data[53] => scfifo_6h71:auto_generated.data[53]
data[54] => scfifo_6h71:auto_generated.data[54]
data[55] => scfifo_6h71:auto_generated.data[55]
data[56] => scfifo_6h71:auto_generated.data[56]
data[57] => scfifo_6h71:auto_generated.data[57]
data[58] => scfifo_6h71:auto_generated.data[58]
data[59] => scfifo_6h71:auto_generated.data[59]
data[60] => scfifo_6h71:auto_generated.data[60]
data[61] => scfifo_6h71:auto_generated.data[61]
data[62] => scfifo_6h71:auto_generated.data[62]
data[63] => scfifo_6h71:auto_generated.data[63]
data[64] => scfifo_6h71:auto_generated.data[64]
data[65] => scfifo_6h71:auto_generated.data[65]
data[66] => scfifo_6h71:auto_generated.data[66]
data[67] => scfifo_6h71:auto_generated.data[67]
data[68] => scfifo_6h71:auto_generated.data[68]
data[69] => scfifo_6h71:auto_generated.data[69]
data[70] => scfifo_6h71:auto_generated.data[70]
data[71] => scfifo_6h71:auto_generated.data[71]
data[72] => scfifo_6h71:auto_generated.data[72]
data[73] => scfifo_6h71:auto_generated.data[73]
data[74] => scfifo_6h71:auto_generated.data[74]
data[75] => scfifo_6h71:auto_generated.data[75]
data[76] => scfifo_6h71:auto_generated.data[76]
data[77] => scfifo_6h71:auto_generated.data[77]
data[78] => scfifo_6h71:auto_generated.data[78]
data[79] => scfifo_6h71:auto_generated.data[79]
data[80] => scfifo_6h71:auto_generated.data[80]
data[81] => scfifo_6h71:auto_generated.data[81]
data[82] => scfifo_6h71:auto_generated.data[82]
data[83] => scfifo_6h71:auto_generated.data[83]
data[84] => scfifo_6h71:auto_generated.data[84]
data[85] => scfifo_6h71:auto_generated.data[85]
data[86] => scfifo_6h71:auto_generated.data[86]
data[87] => scfifo_6h71:auto_generated.data[87]
data[88] => scfifo_6h71:auto_generated.data[88]
data[89] => scfifo_6h71:auto_generated.data[89]
data[90] => scfifo_6h71:auto_generated.data[90]
data[91] => scfifo_6h71:auto_generated.data[91]
data[92] => scfifo_6h71:auto_generated.data[92]
data[93] => scfifo_6h71:auto_generated.data[93]
data[94] => scfifo_6h71:auto_generated.data[94]
data[95] => scfifo_6h71:auto_generated.data[95]
data[96] => scfifo_6h71:auto_generated.data[96]
data[97] => scfifo_6h71:auto_generated.data[97]
data[98] => scfifo_6h71:auto_generated.data[98]
data[99] => scfifo_6h71:auto_generated.data[99]
data[100] => scfifo_6h71:auto_generated.data[100]
data[101] => scfifo_6h71:auto_generated.data[101]
data[102] => scfifo_6h71:auto_generated.data[102]
data[103] => scfifo_6h71:auto_generated.data[103]
data[104] => scfifo_6h71:auto_generated.data[104]
data[105] => scfifo_6h71:auto_generated.data[105]
data[106] => scfifo_6h71:auto_generated.data[106]
data[107] => scfifo_6h71:auto_generated.data[107]
data[108] => scfifo_6h71:auto_generated.data[108]
data[109] => scfifo_6h71:auto_generated.data[109]
data[110] => scfifo_6h71:auto_generated.data[110]
data[111] => scfifo_6h71:auto_generated.data[111]
data[112] => scfifo_6h71:auto_generated.data[112]
data[113] => scfifo_6h71:auto_generated.data[113]
data[114] => scfifo_6h71:auto_generated.data[114]
data[115] => scfifo_6h71:auto_generated.data[115]
data[116] => scfifo_6h71:auto_generated.data[116]
data[117] => scfifo_6h71:auto_generated.data[117]
data[118] => scfifo_6h71:auto_generated.data[118]
data[119] => scfifo_6h71:auto_generated.data[119]
data[120] => scfifo_6h71:auto_generated.data[120]
data[121] => scfifo_6h71:auto_generated.data[121]
data[122] => scfifo_6h71:auto_generated.data[122]
data[123] => scfifo_6h71:auto_generated.data[123]
data[124] => scfifo_6h71:auto_generated.data[124]
data[125] => scfifo_6h71:auto_generated.data[125]
data[126] => scfifo_6h71:auto_generated.data[126]
data[127] => scfifo_6h71:auto_generated.data[127]
data[128] => scfifo_6h71:auto_generated.data[128]
data[129] => scfifo_6h71:auto_generated.data[129]
data[130] => scfifo_6h71:auto_generated.data[130]
data[131] => scfifo_6h71:auto_generated.data[131]
data[132] => scfifo_6h71:auto_generated.data[132]
data[133] => scfifo_6h71:auto_generated.data[133]
data[134] => scfifo_6h71:auto_generated.data[134]
data[135] => scfifo_6h71:auto_generated.data[135]
data[136] => scfifo_6h71:auto_generated.data[136]
data[137] => scfifo_6h71:auto_generated.data[137]
data[138] => scfifo_6h71:auto_generated.data[138]
data[139] => scfifo_6h71:auto_generated.data[139]
data[140] => scfifo_6h71:auto_generated.data[140]
data[141] => scfifo_6h71:auto_generated.data[141]
data[142] => scfifo_6h71:auto_generated.data[142]
data[143] => scfifo_6h71:auto_generated.data[143]
data[144] => scfifo_6h71:auto_generated.data[144]
data[145] => scfifo_6h71:auto_generated.data[145]
data[146] => scfifo_6h71:auto_generated.data[146]
data[147] => scfifo_6h71:auto_generated.data[147]
data[148] => scfifo_6h71:auto_generated.data[148]
data[149] => scfifo_6h71:auto_generated.data[149]
data[150] => scfifo_6h71:auto_generated.data[150]
data[151] => scfifo_6h71:auto_generated.data[151]
data[152] => scfifo_6h71:auto_generated.data[152]
data[153] => scfifo_6h71:auto_generated.data[153]
data[154] => scfifo_6h71:auto_generated.data[154]
data[155] => scfifo_6h71:auto_generated.data[155]
data[156] => scfifo_6h71:auto_generated.data[156]
data[157] => scfifo_6h71:auto_generated.data[157]
data[158] => scfifo_6h71:auto_generated.data[158]
data[159] => scfifo_6h71:auto_generated.data[159]
data[160] => scfifo_6h71:auto_generated.data[160]
data[161] => scfifo_6h71:auto_generated.data[161]
data[162] => scfifo_6h71:auto_generated.data[162]
data[163] => scfifo_6h71:auto_generated.data[163]
data[164] => scfifo_6h71:auto_generated.data[164]
data[165] => scfifo_6h71:auto_generated.data[165]
data[166] => scfifo_6h71:auto_generated.data[166]
data[167] => scfifo_6h71:auto_generated.data[167]
data[168] => scfifo_6h71:auto_generated.data[168]
data[169] => scfifo_6h71:auto_generated.data[169]
data[170] => scfifo_6h71:auto_generated.data[170]
data[171] => scfifo_6h71:auto_generated.data[171]
data[172] => scfifo_6h71:auto_generated.data[172]
data[173] => scfifo_6h71:auto_generated.data[173]
data[174] => scfifo_6h71:auto_generated.data[174]
data[175] => scfifo_6h71:auto_generated.data[175]
data[176] => scfifo_6h71:auto_generated.data[176]
data[177] => scfifo_6h71:auto_generated.data[177]
data[178] => scfifo_6h71:auto_generated.data[178]
data[179] => scfifo_6h71:auto_generated.data[179]
data[180] => scfifo_6h71:auto_generated.data[180]
data[181] => scfifo_6h71:auto_generated.data[181]
data[182] => scfifo_6h71:auto_generated.data[182]
data[183] => scfifo_6h71:auto_generated.data[183]
data[184] => scfifo_6h71:auto_generated.data[184]
data[185] => scfifo_6h71:auto_generated.data[185]
data[186] => scfifo_6h71:auto_generated.data[186]
data[187] => scfifo_6h71:auto_generated.data[187]
data[188] => scfifo_6h71:auto_generated.data[188]
data[189] => scfifo_6h71:auto_generated.data[189]
data[190] => scfifo_6h71:auto_generated.data[190]
data[191] => scfifo_6h71:auto_generated.data[191]
data[192] => scfifo_6h71:auto_generated.data[192]
data[193] => scfifo_6h71:auto_generated.data[193]
data[194] => scfifo_6h71:auto_generated.data[194]
data[195] => scfifo_6h71:auto_generated.data[195]
data[196] => scfifo_6h71:auto_generated.data[196]
data[197] => scfifo_6h71:auto_generated.data[197]
data[198] => scfifo_6h71:auto_generated.data[198]
data[199] => scfifo_6h71:auto_generated.data[199]
data[200] => scfifo_6h71:auto_generated.data[200]
data[201] => scfifo_6h71:auto_generated.data[201]
data[202] => scfifo_6h71:auto_generated.data[202]
data[203] => scfifo_6h71:auto_generated.data[203]
data[204] => scfifo_6h71:auto_generated.data[204]
data[205] => scfifo_6h71:auto_generated.data[205]
data[206] => scfifo_6h71:auto_generated.data[206]
data[207] => scfifo_6h71:auto_generated.data[207]
data[208] => scfifo_6h71:auto_generated.data[208]
data[209] => scfifo_6h71:auto_generated.data[209]
data[210] => scfifo_6h71:auto_generated.data[210]
data[211] => scfifo_6h71:auto_generated.data[211]
data[212] => scfifo_6h71:auto_generated.data[212]
data[213] => scfifo_6h71:auto_generated.data[213]
data[214] => scfifo_6h71:auto_generated.data[214]
data[215] => scfifo_6h71:auto_generated.data[215]
data[216] => scfifo_6h71:auto_generated.data[216]
data[217] => scfifo_6h71:auto_generated.data[217]
data[218] => scfifo_6h71:auto_generated.data[218]
data[219] => scfifo_6h71:auto_generated.data[219]
data[220] => scfifo_6h71:auto_generated.data[220]
data[221] => scfifo_6h71:auto_generated.data[221]
data[222] => scfifo_6h71:auto_generated.data[222]
data[223] => scfifo_6h71:auto_generated.data[223]
data[224] => scfifo_6h71:auto_generated.data[224]
data[225] => scfifo_6h71:auto_generated.data[225]
data[226] => scfifo_6h71:auto_generated.data[226]
data[227] => scfifo_6h71:auto_generated.data[227]
data[228] => scfifo_6h71:auto_generated.data[228]
data[229] => scfifo_6h71:auto_generated.data[229]
data[230] => scfifo_6h71:auto_generated.data[230]
data[231] => scfifo_6h71:auto_generated.data[231]
data[232] => scfifo_6h71:auto_generated.data[232]
data[233] => scfifo_6h71:auto_generated.data[233]
data[234] => scfifo_6h71:auto_generated.data[234]
data[235] => scfifo_6h71:auto_generated.data[235]
data[236] => scfifo_6h71:auto_generated.data[236]
data[237] => scfifo_6h71:auto_generated.data[237]
data[238] => scfifo_6h71:auto_generated.data[238]
data[239] => scfifo_6h71:auto_generated.data[239]
data[240] => scfifo_6h71:auto_generated.data[240]
data[241] => scfifo_6h71:auto_generated.data[241]
data[242] => scfifo_6h71:auto_generated.data[242]
data[243] => scfifo_6h71:auto_generated.data[243]
data[244] => scfifo_6h71:auto_generated.data[244]
data[245] => scfifo_6h71:auto_generated.data[245]
data[246] => scfifo_6h71:auto_generated.data[246]
data[247] => scfifo_6h71:auto_generated.data[247]
data[248] => scfifo_6h71:auto_generated.data[248]
data[249] => scfifo_6h71:auto_generated.data[249]
data[250] => scfifo_6h71:auto_generated.data[250]
data[251] => scfifo_6h71:auto_generated.data[251]
data[252] => scfifo_6h71:auto_generated.data[252]
data[253] => scfifo_6h71:auto_generated.data[253]
data[254] => scfifo_6h71:auto_generated.data[254]
data[255] => scfifo_6h71:auto_generated.data[255]
data[256] => scfifo_6h71:auto_generated.data[256]
data[257] => scfifo_6h71:auto_generated.data[257]
q[0] <= scfifo_6h71:auto_generated.q[0]
q[1] <= scfifo_6h71:auto_generated.q[1]
q[2] <= scfifo_6h71:auto_generated.q[2]
q[3] <= scfifo_6h71:auto_generated.q[3]
q[4] <= scfifo_6h71:auto_generated.q[4]
q[5] <= scfifo_6h71:auto_generated.q[5]
q[6] <= scfifo_6h71:auto_generated.q[6]
q[7] <= scfifo_6h71:auto_generated.q[7]
q[8] <= scfifo_6h71:auto_generated.q[8]
q[9] <= scfifo_6h71:auto_generated.q[9]
q[10] <= scfifo_6h71:auto_generated.q[10]
q[11] <= scfifo_6h71:auto_generated.q[11]
q[12] <= scfifo_6h71:auto_generated.q[12]
q[13] <= scfifo_6h71:auto_generated.q[13]
q[14] <= scfifo_6h71:auto_generated.q[14]
q[15] <= scfifo_6h71:auto_generated.q[15]
q[16] <= scfifo_6h71:auto_generated.q[16]
q[17] <= scfifo_6h71:auto_generated.q[17]
q[18] <= scfifo_6h71:auto_generated.q[18]
q[19] <= scfifo_6h71:auto_generated.q[19]
q[20] <= scfifo_6h71:auto_generated.q[20]
q[21] <= scfifo_6h71:auto_generated.q[21]
q[22] <= scfifo_6h71:auto_generated.q[22]
q[23] <= scfifo_6h71:auto_generated.q[23]
q[24] <= scfifo_6h71:auto_generated.q[24]
q[25] <= scfifo_6h71:auto_generated.q[25]
q[26] <= scfifo_6h71:auto_generated.q[26]
q[27] <= scfifo_6h71:auto_generated.q[27]
q[28] <= scfifo_6h71:auto_generated.q[28]
q[29] <= scfifo_6h71:auto_generated.q[29]
q[30] <= scfifo_6h71:auto_generated.q[30]
q[31] <= scfifo_6h71:auto_generated.q[31]
q[32] <= scfifo_6h71:auto_generated.q[32]
q[33] <= scfifo_6h71:auto_generated.q[33]
q[34] <= scfifo_6h71:auto_generated.q[34]
q[35] <= scfifo_6h71:auto_generated.q[35]
q[36] <= scfifo_6h71:auto_generated.q[36]
q[37] <= scfifo_6h71:auto_generated.q[37]
q[38] <= scfifo_6h71:auto_generated.q[38]
q[39] <= scfifo_6h71:auto_generated.q[39]
q[40] <= scfifo_6h71:auto_generated.q[40]
q[41] <= scfifo_6h71:auto_generated.q[41]
q[42] <= scfifo_6h71:auto_generated.q[42]
q[43] <= scfifo_6h71:auto_generated.q[43]
q[44] <= scfifo_6h71:auto_generated.q[44]
q[45] <= scfifo_6h71:auto_generated.q[45]
q[46] <= scfifo_6h71:auto_generated.q[46]
q[47] <= scfifo_6h71:auto_generated.q[47]
q[48] <= scfifo_6h71:auto_generated.q[48]
q[49] <= scfifo_6h71:auto_generated.q[49]
q[50] <= scfifo_6h71:auto_generated.q[50]
q[51] <= scfifo_6h71:auto_generated.q[51]
q[52] <= scfifo_6h71:auto_generated.q[52]
q[53] <= scfifo_6h71:auto_generated.q[53]
q[54] <= scfifo_6h71:auto_generated.q[54]
q[55] <= scfifo_6h71:auto_generated.q[55]
q[56] <= scfifo_6h71:auto_generated.q[56]
q[57] <= scfifo_6h71:auto_generated.q[57]
q[58] <= scfifo_6h71:auto_generated.q[58]
q[59] <= scfifo_6h71:auto_generated.q[59]
q[60] <= scfifo_6h71:auto_generated.q[60]
q[61] <= scfifo_6h71:auto_generated.q[61]
q[62] <= scfifo_6h71:auto_generated.q[62]
q[63] <= scfifo_6h71:auto_generated.q[63]
q[64] <= scfifo_6h71:auto_generated.q[64]
q[65] <= scfifo_6h71:auto_generated.q[65]
q[66] <= scfifo_6h71:auto_generated.q[66]
q[67] <= scfifo_6h71:auto_generated.q[67]
q[68] <= scfifo_6h71:auto_generated.q[68]
q[69] <= scfifo_6h71:auto_generated.q[69]
q[70] <= scfifo_6h71:auto_generated.q[70]
q[71] <= scfifo_6h71:auto_generated.q[71]
q[72] <= scfifo_6h71:auto_generated.q[72]
q[73] <= scfifo_6h71:auto_generated.q[73]
q[74] <= scfifo_6h71:auto_generated.q[74]
q[75] <= scfifo_6h71:auto_generated.q[75]
q[76] <= scfifo_6h71:auto_generated.q[76]
q[77] <= scfifo_6h71:auto_generated.q[77]
q[78] <= scfifo_6h71:auto_generated.q[78]
q[79] <= scfifo_6h71:auto_generated.q[79]
q[80] <= scfifo_6h71:auto_generated.q[80]
q[81] <= scfifo_6h71:auto_generated.q[81]
q[82] <= scfifo_6h71:auto_generated.q[82]
q[83] <= scfifo_6h71:auto_generated.q[83]
q[84] <= scfifo_6h71:auto_generated.q[84]
q[85] <= scfifo_6h71:auto_generated.q[85]
q[86] <= scfifo_6h71:auto_generated.q[86]
q[87] <= scfifo_6h71:auto_generated.q[87]
q[88] <= scfifo_6h71:auto_generated.q[88]
q[89] <= scfifo_6h71:auto_generated.q[89]
q[90] <= scfifo_6h71:auto_generated.q[90]
q[91] <= scfifo_6h71:auto_generated.q[91]
q[92] <= scfifo_6h71:auto_generated.q[92]
q[93] <= scfifo_6h71:auto_generated.q[93]
q[94] <= scfifo_6h71:auto_generated.q[94]
q[95] <= scfifo_6h71:auto_generated.q[95]
q[96] <= scfifo_6h71:auto_generated.q[96]
q[97] <= scfifo_6h71:auto_generated.q[97]
q[98] <= scfifo_6h71:auto_generated.q[98]
q[99] <= scfifo_6h71:auto_generated.q[99]
q[100] <= scfifo_6h71:auto_generated.q[100]
q[101] <= scfifo_6h71:auto_generated.q[101]
q[102] <= scfifo_6h71:auto_generated.q[102]
q[103] <= scfifo_6h71:auto_generated.q[103]
q[104] <= scfifo_6h71:auto_generated.q[104]
q[105] <= scfifo_6h71:auto_generated.q[105]
q[106] <= scfifo_6h71:auto_generated.q[106]
q[107] <= scfifo_6h71:auto_generated.q[107]
q[108] <= scfifo_6h71:auto_generated.q[108]
q[109] <= scfifo_6h71:auto_generated.q[109]
q[110] <= scfifo_6h71:auto_generated.q[110]
q[111] <= scfifo_6h71:auto_generated.q[111]
q[112] <= scfifo_6h71:auto_generated.q[112]
q[113] <= scfifo_6h71:auto_generated.q[113]
q[114] <= scfifo_6h71:auto_generated.q[114]
q[115] <= scfifo_6h71:auto_generated.q[115]
q[116] <= scfifo_6h71:auto_generated.q[116]
q[117] <= scfifo_6h71:auto_generated.q[117]
q[118] <= scfifo_6h71:auto_generated.q[118]
q[119] <= scfifo_6h71:auto_generated.q[119]
q[120] <= scfifo_6h71:auto_generated.q[120]
q[121] <= scfifo_6h71:auto_generated.q[121]
q[122] <= scfifo_6h71:auto_generated.q[122]
q[123] <= scfifo_6h71:auto_generated.q[123]
q[124] <= scfifo_6h71:auto_generated.q[124]
q[125] <= scfifo_6h71:auto_generated.q[125]
q[126] <= scfifo_6h71:auto_generated.q[126]
q[127] <= scfifo_6h71:auto_generated.q[127]
q[128] <= scfifo_6h71:auto_generated.q[128]
q[129] <= scfifo_6h71:auto_generated.q[129]
q[130] <= scfifo_6h71:auto_generated.q[130]
q[131] <= scfifo_6h71:auto_generated.q[131]
q[132] <= scfifo_6h71:auto_generated.q[132]
q[133] <= scfifo_6h71:auto_generated.q[133]
q[134] <= scfifo_6h71:auto_generated.q[134]
q[135] <= scfifo_6h71:auto_generated.q[135]
q[136] <= scfifo_6h71:auto_generated.q[136]
q[137] <= scfifo_6h71:auto_generated.q[137]
q[138] <= scfifo_6h71:auto_generated.q[138]
q[139] <= scfifo_6h71:auto_generated.q[139]
q[140] <= scfifo_6h71:auto_generated.q[140]
q[141] <= scfifo_6h71:auto_generated.q[141]
q[142] <= scfifo_6h71:auto_generated.q[142]
q[143] <= scfifo_6h71:auto_generated.q[143]
q[144] <= scfifo_6h71:auto_generated.q[144]
q[145] <= scfifo_6h71:auto_generated.q[145]
q[146] <= scfifo_6h71:auto_generated.q[146]
q[147] <= scfifo_6h71:auto_generated.q[147]
q[148] <= scfifo_6h71:auto_generated.q[148]
q[149] <= scfifo_6h71:auto_generated.q[149]
q[150] <= scfifo_6h71:auto_generated.q[150]
q[151] <= scfifo_6h71:auto_generated.q[151]
q[152] <= scfifo_6h71:auto_generated.q[152]
q[153] <= scfifo_6h71:auto_generated.q[153]
q[154] <= scfifo_6h71:auto_generated.q[154]
q[155] <= scfifo_6h71:auto_generated.q[155]
q[156] <= scfifo_6h71:auto_generated.q[156]
q[157] <= scfifo_6h71:auto_generated.q[157]
q[158] <= scfifo_6h71:auto_generated.q[158]
q[159] <= scfifo_6h71:auto_generated.q[159]
q[160] <= scfifo_6h71:auto_generated.q[160]
q[161] <= scfifo_6h71:auto_generated.q[161]
q[162] <= scfifo_6h71:auto_generated.q[162]
q[163] <= scfifo_6h71:auto_generated.q[163]
q[164] <= scfifo_6h71:auto_generated.q[164]
q[165] <= scfifo_6h71:auto_generated.q[165]
q[166] <= scfifo_6h71:auto_generated.q[166]
q[167] <= scfifo_6h71:auto_generated.q[167]
q[168] <= scfifo_6h71:auto_generated.q[168]
q[169] <= scfifo_6h71:auto_generated.q[169]
q[170] <= scfifo_6h71:auto_generated.q[170]
q[171] <= scfifo_6h71:auto_generated.q[171]
q[172] <= scfifo_6h71:auto_generated.q[172]
q[173] <= scfifo_6h71:auto_generated.q[173]
q[174] <= scfifo_6h71:auto_generated.q[174]
q[175] <= scfifo_6h71:auto_generated.q[175]
q[176] <= scfifo_6h71:auto_generated.q[176]
q[177] <= scfifo_6h71:auto_generated.q[177]
q[178] <= scfifo_6h71:auto_generated.q[178]
q[179] <= scfifo_6h71:auto_generated.q[179]
q[180] <= scfifo_6h71:auto_generated.q[180]
q[181] <= scfifo_6h71:auto_generated.q[181]
q[182] <= scfifo_6h71:auto_generated.q[182]
q[183] <= scfifo_6h71:auto_generated.q[183]
q[184] <= scfifo_6h71:auto_generated.q[184]
q[185] <= scfifo_6h71:auto_generated.q[185]
q[186] <= scfifo_6h71:auto_generated.q[186]
q[187] <= scfifo_6h71:auto_generated.q[187]
q[188] <= scfifo_6h71:auto_generated.q[188]
q[189] <= scfifo_6h71:auto_generated.q[189]
q[190] <= scfifo_6h71:auto_generated.q[190]
q[191] <= scfifo_6h71:auto_generated.q[191]
q[192] <= scfifo_6h71:auto_generated.q[192]
q[193] <= scfifo_6h71:auto_generated.q[193]
q[194] <= scfifo_6h71:auto_generated.q[194]
q[195] <= scfifo_6h71:auto_generated.q[195]
q[196] <= scfifo_6h71:auto_generated.q[196]
q[197] <= scfifo_6h71:auto_generated.q[197]
q[198] <= scfifo_6h71:auto_generated.q[198]
q[199] <= scfifo_6h71:auto_generated.q[199]
q[200] <= scfifo_6h71:auto_generated.q[200]
q[201] <= scfifo_6h71:auto_generated.q[201]
q[202] <= scfifo_6h71:auto_generated.q[202]
q[203] <= scfifo_6h71:auto_generated.q[203]
q[204] <= scfifo_6h71:auto_generated.q[204]
q[205] <= scfifo_6h71:auto_generated.q[205]
q[206] <= scfifo_6h71:auto_generated.q[206]
q[207] <= scfifo_6h71:auto_generated.q[207]
q[208] <= scfifo_6h71:auto_generated.q[208]
q[209] <= scfifo_6h71:auto_generated.q[209]
q[210] <= scfifo_6h71:auto_generated.q[210]
q[211] <= scfifo_6h71:auto_generated.q[211]
q[212] <= scfifo_6h71:auto_generated.q[212]
q[213] <= scfifo_6h71:auto_generated.q[213]
q[214] <= scfifo_6h71:auto_generated.q[214]
q[215] <= scfifo_6h71:auto_generated.q[215]
q[216] <= scfifo_6h71:auto_generated.q[216]
q[217] <= scfifo_6h71:auto_generated.q[217]
q[218] <= scfifo_6h71:auto_generated.q[218]
q[219] <= scfifo_6h71:auto_generated.q[219]
q[220] <= scfifo_6h71:auto_generated.q[220]
q[221] <= scfifo_6h71:auto_generated.q[221]
q[222] <= scfifo_6h71:auto_generated.q[222]
q[223] <= scfifo_6h71:auto_generated.q[223]
q[224] <= scfifo_6h71:auto_generated.q[224]
q[225] <= scfifo_6h71:auto_generated.q[225]
q[226] <= scfifo_6h71:auto_generated.q[226]
q[227] <= scfifo_6h71:auto_generated.q[227]
q[228] <= scfifo_6h71:auto_generated.q[228]
q[229] <= scfifo_6h71:auto_generated.q[229]
q[230] <= scfifo_6h71:auto_generated.q[230]
q[231] <= scfifo_6h71:auto_generated.q[231]
q[232] <= scfifo_6h71:auto_generated.q[232]
q[233] <= scfifo_6h71:auto_generated.q[233]
q[234] <= scfifo_6h71:auto_generated.q[234]
q[235] <= scfifo_6h71:auto_generated.q[235]
q[236] <= scfifo_6h71:auto_generated.q[236]
q[237] <= scfifo_6h71:auto_generated.q[237]
q[238] <= scfifo_6h71:auto_generated.q[238]
q[239] <= scfifo_6h71:auto_generated.q[239]
q[240] <= scfifo_6h71:auto_generated.q[240]
q[241] <= scfifo_6h71:auto_generated.q[241]
q[242] <= scfifo_6h71:auto_generated.q[242]
q[243] <= scfifo_6h71:auto_generated.q[243]
q[244] <= scfifo_6h71:auto_generated.q[244]
q[245] <= scfifo_6h71:auto_generated.q[245]
q[246] <= scfifo_6h71:auto_generated.q[246]
q[247] <= scfifo_6h71:auto_generated.q[247]
q[248] <= scfifo_6h71:auto_generated.q[248]
q[249] <= scfifo_6h71:auto_generated.q[249]
q[250] <= scfifo_6h71:auto_generated.q[250]
q[251] <= scfifo_6h71:auto_generated.q[251]
q[252] <= scfifo_6h71:auto_generated.q[252]
q[253] <= scfifo_6h71:auto_generated.q[253]
q[254] <= scfifo_6h71:auto_generated.q[254]
q[255] <= scfifo_6h71:auto_generated.q[255]
q[256] <= scfifo_6h71:auto_generated.q[256]
q[257] <= scfifo_6h71:auto_generated.q[257]
wrreq => scfifo_6h71:auto_generated.wrreq
rdreq => scfifo_6h71:auto_generated.rdreq
clock => scfifo_6h71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6h71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_6h71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_6h71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_nmv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_nmv:dpfifo.data[0]
data[1] => a_dpfifo_nmv:dpfifo.data[1]
data[2] => a_dpfifo_nmv:dpfifo.data[2]
data[3] => a_dpfifo_nmv:dpfifo.data[3]
data[4] => a_dpfifo_nmv:dpfifo.data[4]
data[5] => a_dpfifo_nmv:dpfifo.data[5]
data[6] => a_dpfifo_nmv:dpfifo.data[6]
data[7] => a_dpfifo_nmv:dpfifo.data[7]
data[8] => a_dpfifo_nmv:dpfifo.data[8]
data[9] => a_dpfifo_nmv:dpfifo.data[9]
data[10] => a_dpfifo_nmv:dpfifo.data[10]
data[11] => a_dpfifo_nmv:dpfifo.data[11]
data[12] => a_dpfifo_nmv:dpfifo.data[12]
data[13] => a_dpfifo_nmv:dpfifo.data[13]
data[14] => a_dpfifo_nmv:dpfifo.data[14]
data[15] => a_dpfifo_nmv:dpfifo.data[15]
data[16] => a_dpfifo_nmv:dpfifo.data[16]
data[17] => a_dpfifo_nmv:dpfifo.data[17]
data[18] => a_dpfifo_nmv:dpfifo.data[18]
data[19] => a_dpfifo_nmv:dpfifo.data[19]
data[20] => a_dpfifo_nmv:dpfifo.data[20]
data[21] => a_dpfifo_nmv:dpfifo.data[21]
data[22] => a_dpfifo_nmv:dpfifo.data[22]
data[23] => a_dpfifo_nmv:dpfifo.data[23]
data[24] => a_dpfifo_nmv:dpfifo.data[24]
data[25] => a_dpfifo_nmv:dpfifo.data[25]
data[26] => a_dpfifo_nmv:dpfifo.data[26]
data[27] => a_dpfifo_nmv:dpfifo.data[27]
data[28] => a_dpfifo_nmv:dpfifo.data[28]
data[29] => a_dpfifo_nmv:dpfifo.data[29]
data[30] => a_dpfifo_nmv:dpfifo.data[30]
data[31] => a_dpfifo_nmv:dpfifo.data[31]
data[32] => a_dpfifo_nmv:dpfifo.data[32]
data[33] => a_dpfifo_nmv:dpfifo.data[33]
data[34] => a_dpfifo_nmv:dpfifo.data[34]
data[35] => a_dpfifo_nmv:dpfifo.data[35]
data[36] => a_dpfifo_nmv:dpfifo.data[36]
data[37] => a_dpfifo_nmv:dpfifo.data[37]
data[38] => a_dpfifo_nmv:dpfifo.data[38]
data[39] => a_dpfifo_nmv:dpfifo.data[39]
data[40] => a_dpfifo_nmv:dpfifo.data[40]
data[41] => a_dpfifo_nmv:dpfifo.data[41]
data[42] => a_dpfifo_nmv:dpfifo.data[42]
data[43] => a_dpfifo_nmv:dpfifo.data[43]
data[44] => a_dpfifo_nmv:dpfifo.data[44]
data[45] => a_dpfifo_nmv:dpfifo.data[45]
data[46] => a_dpfifo_nmv:dpfifo.data[46]
data[47] => a_dpfifo_nmv:dpfifo.data[47]
data[48] => a_dpfifo_nmv:dpfifo.data[48]
data[49] => a_dpfifo_nmv:dpfifo.data[49]
data[50] => a_dpfifo_nmv:dpfifo.data[50]
data[51] => a_dpfifo_nmv:dpfifo.data[51]
data[52] => a_dpfifo_nmv:dpfifo.data[52]
data[53] => a_dpfifo_nmv:dpfifo.data[53]
data[54] => a_dpfifo_nmv:dpfifo.data[54]
data[55] => a_dpfifo_nmv:dpfifo.data[55]
data[56] => a_dpfifo_nmv:dpfifo.data[56]
data[57] => a_dpfifo_nmv:dpfifo.data[57]
data[58] => a_dpfifo_nmv:dpfifo.data[58]
data[59] => a_dpfifo_nmv:dpfifo.data[59]
data[60] => a_dpfifo_nmv:dpfifo.data[60]
data[61] => a_dpfifo_nmv:dpfifo.data[61]
data[62] => a_dpfifo_nmv:dpfifo.data[62]
data[63] => a_dpfifo_nmv:dpfifo.data[63]
data[64] => a_dpfifo_nmv:dpfifo.data[64]
data[65] => a_dpfifo_nmv:dpfifo.data[65]
data[66] => a_dpfifo_nmv:dpfifo.data[66]
data[67] => a_dpfifo_nmv:dpfifo.data[67]
data[68] => a_dpfifo_nmv:dpfifo.data[68]
data[69] => a_dpfifo_nmv:dpfifo.data[69]
data[70] => a_dpfifo_nmv:dpfifo.data[70]
data[71] => a_dpfifo_nmv:dpfifo.data[71]
data[72] => a_dpfifo_nmv:dpfifo.data[72]
data[73] => a_dpfifo_nmv:dpfifo.data[73]
data[74] => a_dpfifo_nmv:dpfifo.data[74]
data[75] => a_dpfifo_nmv:dpfifo.data[75]
data[76] => a_dpfifo_nmv:dpfifo.data[76]
data[77] => a_dpfifo_nmv:dpfifo.data[77]
data[78] => a_dpfifo_nmv:dpfifo.data[78]
data[79] => a_dpfifo_nmv:dpfifo.data[79]
data[80] => a_dpfifo_nmv:dpfifo.data[80]
data[81] => a_dpfifo_nmv:dpfifo.data[81]
data[82] => a_dpfifo_nmv:dpfifo.data[82]
data[83] => a_dpfifo_nmv:dpfifo.data[83]
data[84] => a_dpfifo_nmv:dpfifo.data[84]
data[85] => a_dpfifo_nmv:dpfifo.data[85]
data[86] => a_dpfifo_nmv:dpfifo.data[86]
data[87] => a_dpfifo_nmv:dpfifo.data[87]
data[88] => a_dpfifo_nmv:dpfifo.data[88]
data[89] => a_dpfifo_nmv:dpfifo.data[89]
data[90] => a_dpfifo_nmv:dpfifo.data[90]
data[91] => a_dpfifo_nmv:dpfifo.data[91]
data[92] => a_dpfifo_nmv:dpfifo.data[92]
data[93] => a_dpfifo_nmv:dpfifo.data[93]
data[94] => a_dpfifo_nmv:dpfifo.data[94]
data[95] => a_dpfifo_nmv:dpfifo.data[95]
data[96] => a_dpfifo_nmv:dpfifo.data[96]
data[97] => a_dpfifo_nmv:dpfifo.data[97]
data[98] => a_dpfifo_nmv:dpfifo.data[98]
data[99] => a_dpfifo_nmv:dpfifo.data[99]
data[100] => a_dpfifo_nmv:dpfifo.data[100]
data[101] => a_dpfifo_nmv:dpfifo.data[101]
data[102] => a_dpfifo_nmv:dpfifo.data[102]
data[103] => a_dpfifo_nmv:dpfifo.data[103]
data[104] => a_dpfifo_nmv:dpfifo.data[104]
data[105] => a_dpfifo_nmv:dpfifo.data[105]
data[106] => a_dpfifo_nmv:dpfifo.data[106]
data[107] => a_dpfifo_nmv:dpfifo.data[107]
data[108] => a_dpfifo_nmv:dpfifo.data[108]
data[109] => a_dpfifo_nmv:dpfifo.data[109]
data[110] => a_dpfifo_nmv:dpfifo.data[110]
data[111] => a_dpfifo_nmv:dpfifo.data[111]
data[112] => a_dpfifo_nmv:dpfifo.data[112]
data[113] => a_dpfifo_nmv:dpfifo.data[113]
data[114] => a_dpfifo_nmv:dpfifo.data[114]
data[115] => a_dpfifo_nmv:dpfifo.data[115]
data[116] => a_dpfifo_nmv:dpfifo.data[116]
data[117] => a_dpfifo_nmv:dpfifo.data[117]
data[118] => a_dpfifo_nmv:dpfifo.data[118]
data[119] => a_dpfifo_nmv:dpfifo.data[119]
data[120] => a_dpfifo_nmv:dpfifo.data[120]
data[121] => a_dpfifo_nmv:dpfifo.data[121]
data[122] => a_dpfifo_nmv:dpfifo.data[122]
data[123] => a_dpfifo_nmv:dpfifo.data[123]
data[124] => a_dpfifo_nmv:dpfifo.data[124]
data[125] => a_dpfifo_nmv:dpfifo.data[125]
data[126] => a_dpfifo_nmv:dpfifo.data[126]
data[127] => a_dpfifo_nmv:dpfifo.data[127]
data[128] => a_dpfifo_nmv:dpfifo.data[128]
data[129] => a_dpfifo_nmv:dpfifo.data[129]
data[130] => a_dpfifo_nmv:dpfifo.data[130]
data[131] => a_dpfifo_nmv:dpfifo.data[131]
data[132] => a_dpfifo_nmv:dpfifo.data[132]
data[133] => a_dpfifo_nmv:dpfifo.data[133]
data[134] => a_dpfifo_nmv:dpfifo.data[134]
data[135] => a_dpfifo_nmv:dpfifo.data[135]
data[136] => a_dpfifo_nmv:dpfifo.data[136]
data[137] => a_dpfifo_nmv:dpfifo.data[137]
data[138] => a_dpfifo_nmv:dpfifo.data[138]
data[139] => a_dpfifo_nmv:dpfifo.data[139]
data[140] => a_dpfifo_nmv:dpfifo.data[140]
data[141] => a_dpfifo_nmv:dpfifo.data[141]
data[142] => a_dpfifo_nmv:dpfifo.data[142]
data[143] => a_dpfifo_nmv:dpfifo.data[143]
data[144] => a_dpfifo_nmv:dpfifo.data[144]
data[145] => a_dpfifo_nmv:dpfifo.data[145]
data[146] => a_dpfifo_nmv:dpfifo.data[146]
data[147] => a_dpfifo_nmv:dpfifo.data[147]
data[148] => a_dpfifo_nmv:dpfifo.data[148]
data[149] => a_dpfifo_nmv:dpfifo.data[149]
data[150] => a_dpfifo_nmv:dpfifo.data[150]
data[151] => a_dpfifo_nmv:dpfifo.data[151]
data[152] => a_dpfifo_nmv:dpfifo.data[152]
data[153] => a_dpfifo_nmv:dpfifo.data[153]
data[154] => a_dpfifo_nmv:dpfifo.data[154]
data[155] => a_dpfifo_nmv:dpfifo.data[155]
data[156] => a_dpfifo_nmv:dpfifo.data[156]
data[157] => a_dpfifo_nmv:dpfifo.data[157]
data[158] => a_dpfifo_nmv:dpfifo.data[158]
data[159] => a_dpfifo_nmv:dpfifo.data[159]
data[160] => a_dpfifo_nmv:dpfifo.data[160]
data[161] => a_dpfifo_nmv:dpfifo.data[161]
data[162] => a_dpfifo_nmv:dpfifo.data[162]
data[163] => a_dpfifo_nmv:dpfifo.data[163]
data[164] => a_dpfifo_nmv:dpfifo.data[164]
data[165] => a_dpfifo_nmv:dpfifo.data[165]
data[166] => a_dpfifo_nmv:dpfifo.data[166]
data[167] => a_dpfifo_nmv:dpfifo.data[167]
data[168] => a_dpfifo_nmv:dpfifo.data[168]
data[169] => a_dpfifo_nmv:dpfifo.data[169]
data[170] => a_dpfifo_nmv:dpfifo.data[170]
data[171] => a_dpfifo_nmv:dpfifo.data[171]
data[172] => a_dpfifo_nmv:dpfifo.data[172]
data[173] => a_dpfifo_nmv:dpfifo.data[173]
data[174] => a_dpfifo_nmv:dpfifo.data[174]
data[175] => a_dpfifo_nmv:dpfifo.data[175]
data[176] => a_dpfifo_nmv:dpfifo.data[176]
data[177] => a_dpfifo_nmv:dpfifo.data[177]
data[178] => a_dpfifo_nmv:dpfifo.data[178]
data[179] => a_dpfifo_nmv:dpfifo.data[179]
data[180] => a_dpfifo_nmv:dpfifo.data[180]
data[181] => a_dpfifo_nmv:dpfifo.data[181]
data[182] => a_dpfifo_nmv:dpfifo.data[182]
data[183] => a_dpfifo_nmv:dpfifo.data[183]
data[184] => a_dpfifo_nmv:dpfifo.data[184]
data[185] => a_dpfifo_nmv:dpfifo.data[185]
data[186] => a_dpfifo_nmv:dpfifo.data[186]
data[187] => a_dpfifo_nmv:dpfifo.data[187]
data[188] => a_dpfifo_nmv:dpfifo.data[188]
data[189] => a_dpfifo_nmv:dpfifo.data[189]
data[190] => a_dpfifo_nmv:dpfifo.data[190]
data[191] => a_dpfifo_nmv:dpfifo.data[191]
data[192] => a_dpfifo_nmv:dpfifo.data[192]
data[193] => a_dpfifo_nmv:dpfifo.data[193]
data[194] => a_dpfifo_nmv:dpfifo.data[194]
data[195] => a_dpfifo_nmv:dpfifo.data[195]
data[196] => a_dpfifo_nmv:dpfifo.data[196]
data[197] => a_dpfifo_nmv:dpfifo.data[197]
data[198] => a_dpfifo_nmv:dpfifo.data[198]
data[199] => a_dpfifo_nmv:dpfifo.data[199]
data[200] => a_dpfifo_nmv:dpfifo.data[200]
data[201] => a_dpfifo_nmv:dpfifo.data[201]
data[202] => a_dpfifo_nmv:dpfifo.data[202]
data[203] => a_dpfifo_nmv:dpfifo.data[203]
data[204] => a_dpfifo_nmv:dpfifo.data[204]
data[205] => a_dpfifo_nmv:dpfifo.data[205]
data[206] => a_dpfifo_nmv:dpfifo.data[206]
data[207] => a_dpfifo_nmv:dpfifo.data[207]
data[208] => a_dpfifo_nmv:dpfifo.data[208]
data[209] => a_dpfifo_nmv:dpfifo.data[209]
data[210] => a_dpfifo_nmv:dpfifo.data[210]
data[211] => a_dpfifo_nmv:dpfifo.data[211]
data[212] => a_dpfifo_nmv:dpfifo.data[212]
data[213] => a_dpfifo_nmv:dpfifo.data[213]
data[214] => a_dpfifo_nmv:dpfifo.data[214]
data[215] => a_dpfifo_nmv:dpfifo.data[215]
data[216] => a_dpfifo_nmv:dpfifo.data[216]
data[217] => a_dpfifo_nmv:dpfifo.data[217]
data[218] => a_dpfifo_nmv:dpfifo.data[218]
data[219] => a_dpfifo_nmv:dpfifo.data[219]
data[220] => a_dpfifo_nmv:dpfifo.data[220]
data[221] => a_dpfifo_nmv:dpfifo.data[221]
data[222] => a_dpfifo_nmv:dpfifo.data[222]
data[223] => a_dpfifo_nmv:dpfifo.data[223]
data[224] => a_dpfifo_nmv:dpfifo.data[224]
data[225] => a_dpfifo_nmv:dpfifo.data[225]
data[226] => a_dpfifo_nmv:dpfifo.data[226]
data[227] => a_dpfifo_nmv:dpfifo.data[227]
data[228] => a_dpfifo_nmv:dpfifo.data[228]
data[229] => a_dpfifo_nmv:dpfifo.data[229]
data[230] => a_dpfifo_nmv:dpfifo.data[230]
data[231] => a_dpfifo_nmv:dpfifo.data[231]
data[232] => a_dpfifo_nmv:dpfifo.data[232]
data[233] => a_dpfifo_nmv:dpfifo.data[233]
data[234] => a_dpfifo_nmv:dpfifo.data[234]
data[235] => a_dpfifo_nmv:dpfifo.data[235]
data[236] => a_dpfifo_nmv:dpfifo.data[236]
data[237] => a_dpfifo_nmv:dpfifo.data[237]
data[238] => a_dpfifo_nmv:dpfifo.data[238]
data[239] => a_dpfifo_nmv:dpfifo.data[239]
data[240] => a_dpfifo_nmv:dpfifo.data[240]
data[241] => a_dpfifo_nmv:dpfifo.data[241]
data[242] => a_dpfifo_nmv:dpfifo.data[242]
data[243] => a_dpfifo_nmv:dpfifo.data[243]
data[244] => a_dpfifo_nmv:dpfifo.data[244]
data[245] => a_dpfifo_nmv:dpfifo.data[245]
data[246] => a_dpfifo_nmv:dpfifo.data[246]
data[247] => a_dpfifo_nmv:dpfifo.data[247]
data[248] => a_dpfifo_nmv:dpfifo.data[248]
data[249] => a_dpfifo_nmv:dpfifo.data[249]
data[250] => a_dpfifo_nmv:dpfifo.data[250]
data[251] => a_dpfifo_nmv:dpfifo.data[251]
data[252] => a_dpfifo_nmv:dpfifo.data[252]
data[253] => a_dpfifo_nmv:dpfifo.data[253]
data[254] => a_dpfifo_nmv:dpfifo.data[254]
data[255] => a_dpfifo_nmv:dpfifo.data[255]
data[256] => a_dpfifo_nmv:dpfifo.data[256]
data[257] => a_dpfifo_nmv:dpfifo.data[257]
full <= a_dpfifo_nmv:dpfifo.full
q[0] <= a_dpfifo_nmv:dpfifo.q[0]
q[1] <= a_dpfifo_nmv:dpfifo.q[1]
q[2] <= a_dpfifo_nmv:dpfifo.q[2]
q[3] <= a_dpfifo_nmv:dpfifo.q[3]
q[4] <= a_dpfifo_nmv:dpfifo.q[4]
q[5] <= a_dpfifo_nmv:dpfifo.q[5]
q[6] <= a_dpfifo_nmv:dpfifo.q[6]
q[7] <= a_dpfifo_nmv:dpfifo.q[7]
q[8] <= a_dpfifo_nmv:dpfifo.q[8]
q[9] <= a_dpfifo_nmv:dpfifo.q[9]
q[10] <= a_dpfifo_nmv:dpfifo.q[10]
q[11] <= a_dpfifo_nmv:dpfifo.q[11]
q[12] <= a_dpfifo_nmv:dpfifo.q[12]
q[13] <= a_dpfifo_nmv:dpfifo.q[13]
q[14] <= a_dpfifo_nmv:dpfifo.q[14]
q[15] <= a_dpfifo_nmv:dpfifo.q[15]
q[16] <= a_dpfifo_nmv:dpfifo.q[16]
q[17] <= a_dpfifo_nmv:dpfifo.q[17]
q[18] <= a_dpfifo_nmv:dpfifo.q[18]
q[19] <= a_dpfifo_nmv:dpfifo.q[19]
q[20] <= a_dpfifo_nmv:dpfifo.q[20]
q[21] <= a_dpfifo_nmv:dpfifo.q[21]
q[22] <= a_dpfifo_nmv:dpfifo.q[22]
q[23] <= a_dpfifo_nmv:dpfifo.q[23]
q[24] <= a_dpfifo_nmv:dpfifo.q[24]
q[25] <= a_dpfifo_nmv:dpfifo.q[25]
q[26] <= a_dpfifo_nmv:dpfifo.q[26]
q[27] <= a_dpfifo_nmv:dpfifo.q[27]
q[28] <= a_dpfifo_nmv:dpfifo.q[28]
q[29] <= a_dpfifo_nmv:dpfifo.q[29]
q[30] <= a_dpfifo_nmv:dpfifo.q[30]
q[31] <= a_dpfifo_nmv:dpfifo.q[31]
q[32] <= a_dpfifo_nmv:dpfifo.q[32]
q[33] <= a_dpfifo_nmv:dpfifo.q[33]
q[34] <= a_dpfifo_nmv:dpfifo.q[34]
q[35] <= a_dpfifo_nmv:dpfifo.q[35]
q[36] <= a_dpfifo_nmv:dpfifo.q[36]
q[37] <= a_dpfifo_nmv:dpfifo.q[37]
q[38] <= a_dpfifo_nmv:dpfifo.q[38]
q[39] <= a_dpfifo_nmv:dpfifo.q[39]
q[40] <= a_dpfifo_nmv:dpfifo.q[40]
q[41] <= a_dpfifo_nmv:dpfifo.q[41]
q[42] <= a_dpfifo_nmv:dpfifo.q[42]
q[43] <= a_dpfifo_nmv:dpfifo.q[43]
q[44] <= a_dpfifo_nmv:dpfifo.q[44]
q[45] <= a_dpfifo_nmv:dpfifo.q[45]
q[46] <= a_dpfifo_nmv:dpfifo.q[46]
q[47] <= a_dpfifo_nmv:dpfifo.q[47]
q[48] <= a_dpfifo_nmv:dpfifo.q[48]
q[49] <= a_dpfifo_nmv:dpfifo.q[49]
q[50] <= a_dpfifo_nmv:dpfifo.q[50]
q[51] <= a_dpfifo_nmv:dpfifo.q[51]
q[52] <= a_dpfifo_nmv:dpfifo.q[52]
q[53] <= a_dpfifo_nmv:dpfifo.q[53]
q[54] <= a_dpfifo_nmv:dpfifo.q[54]
q[55] <= a_dpfifo_nmv:dpfifo.q[55]
q[56] <= a_dpfifo_nmv:dpfifo.q[56]
q[57] <= a_dpfifo_nmv:dpfifo.q[57]
q[58] <= a_dpfifo_nmv:dpfifo.q[58]
q[59] <= a_dpfifo_nmv:dpfifo.q[59]
q[60] <= a_dpfifo_nmv:dpfifo.q[60]
q[61] <= a_dpfifo_nmv:dpfifo.q[61]
q[62] <= a_dpfifo_nmv:dpfifo.q[62]
q[63] <= a_dpfifo_nmv:dpfifo.q[63]
q[64] <= a_dpfifo_nmv:dpfifo.q[64]
q[65] <= a_dpfifo_nmv:dpfifo.q[65]
q[66] <= a_dpfifo_nmv:dpfifo.q[66]
q[67] <= a_dpfifo_nmv:dpfifo.q[67]
q[68] <= a_dpfifo_nmv:dpfifo.q[68]
q[69] <= a_dpfifo_nmv:dpfifo.q[69]
q[70] <= a_dpfifo_nmv:dpfifo.q[70]
q[71] <= a_dpfifo_nmv:dpfifo.q[71]
q[72] <= a_dpfifo_nmv:dpfifo.q[72]
q[73] <= a_dpfifo_nmv:dpfifo.q[73]
q[74] <= a_dpfifo_nmv:dpfifo.q[74]
q[75] <= a_dpfifo_nmv:dpfifo.q[75]
q[76] <= a_dpfifo_nmv:dpfifo.q[76]
q[77] <= a_dpfifo_nmv:dpfifo.q[77]
q[78] <= a_dpfifo_nmv:dpfifo.q[78]
q[79] <= a_dpfifo_nmv:dpfifo.q[79]
q[80] <= a_dpfifo_nmv:dpfifo.q[80]
q[81] <= a_dpfifo_nmv:dpfifo.q[81]
q[82] <= a_dpfifo_nmv:dpfifo.q[82]
q[83] <= a_dpfifo_nmv:dpfifo.q[83]
q[84] <= a_dpfifo_nmv:dpfifo.q[84]
q[85] <= a_dpfifo_nmv:dpfifo.q[85]
q[86] <= a_dpfifo_nmv:dpfifo.q[86]
q[87] <= a_dpfifo_nmv:dpfifo.q[87]
q[88] <= a_dpfifo_nmv:dpfifo.q[88]
q[89] <= a_dpfifo_nmv:dpfifo.q[89]
q[90] <= a_dpfifo_nmv:dpfifo.q[90]
q[91] <= a_dpfifo_nmv:dpfifo.q[91]
q[92] <= a_dpfifo_nmv:dpfifo.q[92]
q[93] <= a_dpfifo_nmv:dpfifo.q[93]
q[94] <= a_dpfifo_nmv:dpfifo.q[94]
q[95] <= a_dpfifo_nmv:dpfifo.q[95]
q[96] <= a_dpfifo_nmv:dpfifo.q[96]
q[97] <= a_dpfifo_nmv:dpfifo.q[97]
q[98] <= a_dpfifo_nmv:dpfifo.q[98]
q[99] <= a_dpfifo_nmv:dpfifo.q[99]
q[100] <= a_dpfifo_nmv:dpfifo.q[100]
q[101] <= a_dpfifo_nmv:dpfifo.q[101]
q[102] <= a_dpfifo_nmv:dpfifo.q[102]
q[103] <= a_dpfifo_nmv:dpfifo.q[103]
q[104] <= a_dpfifo_nmv:dpfifo.q[104]
q[105] <= a_dpfifo_nmv:dpfifo.q[105]
q[106] <= a_dpfifo_nmv:dpfifo.q[106]
q[107] <= a_dpfifo_nmv:dpfifo.q[107]
q[108] <= a_dpfifo_nmv:dpfifo.q[108]
q[109] <= a_dpfifo_nmv:dpfifo.q[109]
q[110] <= a_dpfifo_nmv:dpfifo.q[110]
q[111] <= a_dpfifo_nmv:dpfifo.q[111]
q[112] <= a_dpfifo_nmv:dpfifo.q[112]
q[113] <= a_dpfifo_nmv:dpfifo.q[113]
q[114] <= a_dpfifo_nmv:dpfifo.q[114]
q[115] <= a_dpfifo_nmv:dpfifo.q[115]
q[116] <= a_dpfifo_nmv:dpfifo.q[116]
q[117] <= a_dpfifo_nmv:dpfifo.q[117]
q[118] <= a_dpfifo_nmv:dpfifo.q[118]
q[119] <= a_dpfifo_nmv:dpfifo.q[119]
q[120] <= a_dpfifo_nmv:dpfifo.q[120]
q[121] <= a_dpfifo_nmv:dpfifo.q[121]
q[122] <= a_dpfifo_nmv:dpfifo.q[122]
q[123] <= a_dpfifo_nmv:dpfifo.q[123]
q[124] <= a_dpfifo_nmv:dpfifo.q[124]
q[125] <= a_dpfifo_nmv:dpfifo.q[125]
q[126] <= a_dpfifo_nmv:dpfifo.q[126]
q[127] <= a_dpfifo_nmv:dpfifo.q[127]
q[128] <= a_dpfifo_nmv:dpfifo.q[128]
q[129] <= a_dpfifo_nmv:dpfifo.q[129]
q[130] <= a_dpfifo_nmv:dpfifo.q[130]
q[131] <= a_dpfifo_nmv:dpfifo.q[131]
q[132] <= a_dpfifo_nmv:dpfifo.q[132]
q[133] <= a_dpfifo_nmv:dpfifo.q[133]
q[134] <= a_dpfifo_nmv:dpfifo.q[134]
q[135] <= a_dpfifo_nmv:dpfifo.q[135]
q[136] <= a_dpfifo_nmv:dpfifo.q[136]
q[137] <= a_dpfifo_nmv:dpfifo.q[137]
q[138] <= a_dpfifo_nmv:dpfifo.q[138]
q[139] <= a_dpfifo_nmv:dpfifo.q[139]
q[140] <= a_dpfifo_nmv:dpfifo.q[140]
q[141] <= a_dpfifo_nmv:dpfifo.q[141]
q[142] <= a_dpfifo_nmv:dpfifo.q[142]
q[143] <= a_dpfifo_nmv:dpfifo.q[143]
q[144] <= a_dpfifo_nmv:dpfifo.q[144]
q[145] <= a_dpfifo_nmv:dpfifo.q[145]
q[146] <= a_dpfifo_nmv:dpfifo.q[146]
q[147] <= a_dpfifo_nmv:dpfifo.q[147]
q[148] <= a_dpfifo_nmv:dpfifo.q[148]
q[149] <= a_dpfifo_nmv:dpfifo.q[149]
q[150] <= a_dpfifo_nmv:dpfifo.q[150]
q[151] <= a_dpfifo_nmv:dpfifo.q[151]
q[152] <= a_dpfifo_nmv:dpfifo.q[152]
q[153] <= a_dpfifo_nmv:dpfifo.q[153]
q[154] <= a_dpfifo_nmv:dpfifo.q[154]
q[155] <= a_dpfifo_nmv:dpfifo.q[155]
q[156] <= a_dpfifo_nmv:dpfifo.q[156]
q[157] <= a_dpfifo_nmv:dpfifo.q[157]
q[158] <= a_dpfifo_nmv:dpfifo.q[158]
q[159] <= a_dpfifo_nmv:dpfifo.q[159]
q[160] <= a_dpfifo_nmv:dpfifo.q[160]
q[161] <= a_dpfifo_nmv:dpfifo.q[161]
q[162] <= a_dpfifo_nmv:dpfifo.q[162]
q[163] <= a_dpfifo_nmv:dpfifo.q[163]
q[164] <= a_dpfifo_nmv:dpfifo.q[164]
q[165] <= a_dpfifo_nmv:dpfifo.q[165]
q[166] <= a_dpfifo_nmv:dpfifo.q[166]
q[167] <= a_dpfifo_nmv:dpfifo.q[167]
q[168] <= a_dpfifo_nmv:dpfifo.q[168]
q[169] <= a_dpfifo_nmv:dpfifo.q[169]
q[170] <= a_dpfifo_nmv:dpfifo.q[170]
q[171] <= a_dpfifo_nmv:dpfifo.q[171]
q[172] <= a_dpfifo_nmv:dpfifo.q[172]
q[173] <= a_dpfifo_nmv:dpfifo.q[173]
q[174] <= a_dpfifo_nmv:dpfifo.q[174]
q[175] <= a_dpfifo_nmv:dpfifo.q[175]
q[176] <= a_dpfifo_nmv:dpfifo.q[176]
q[177] <= a_dpfifo_nmv:dpfifo.q[177]
q[178] <= a_dpfifo_nmv:dpfifo.q[178]
q[179] <= a_dpfifo_nmv:dpfifo.q[179]
q[180] <= a_dpfifo_nmv:dpfifo.q[180]
q[181] <= a_dpfifo_nmv:dpfifo.q[181]
q[182] <= a_dpfifo_nmv:dpfifo.q[182]
q[183] <= a_dpfifo_nmv:dpfifo.q[183]
q[184] <= a_dpfifo_nmv:dpfifo.q[184]
q[185] <= a_dpfifo_nmv:dpfifo.q[185]
q[186] <= a_dpfifo_nmv:dpfifo.q[186]
q[187] <= a_dpfifo_nmv:dpfifo.q[187]
q[188] <= a_dpfifo_nmv:dpfifo.q[188]
q[189] <= a_dpfifo_nmv:dpfifo.q[189]
q[190] <= a_dpfifo_nmv:dpfifo.q[190]
q[191] <= a_dpfifo_nmv:dpfifo.q[191]
q[192] <= a_dpfifo_nmv:dpfifo.q[192]
q[193] <= a_dpfifo_nmv:dpfifo.q[193]
q[194] <= a_dpfifo_nmv:dpfifo.q[194]
q[195] <= a_dpfifo_nmv:dpfifo.q[195]
q[196] <= a_dpfifo_nmv:dpfifo.q[196]
q[197] <= a_dpfifo_nmv:dpfifo.q[197]
q[198] <= a_dpfifo_nmv:dpfifo.q[198]
q[199] <= a_dpfifo_nmv:dpfifo.q[199]
q[200] <= a_dpfifo_nmv:dpfifo.q[200]
q[201] <= a_dpfifo_nmv:dpfifo.q[201]
q[202] <= a_dpfifo_nmv:dpfifo.q[202]
q[203] <= a_dpfifo_nmv:dpfifo.q[203]
q[204] <= a_dpfifo_nmv:dpfifo.q[204]
q[205] <= a_dpfifo_nmv:dpfifo.q[205]
q[206] <= a_dpfifo_nmv:dpfifo.q[206]
q[207] <= a_dpfifo_nmv:dpfifo.q[207]
q[208] <= a_dpfifo_nmv:dpfifo.q[208]
q[209] <= a_dpfifo_nmv:dpfifo.q[209]
q[210] <= a_dpfifo_nmv:dpfifo.q[210]
q[211] <= a_dpfifo_nmv:dpfifo.q[211]
q[212] <= a_dpfifo_nmv:dpfifo.q[212]
q[213] <= a_dpfifo_nmv:dpfifo.q[213]
q[214] <= a_dpfifo_nmv:dpfifo.q[214]
q[215] <= a_dpfifo_nmv:dpfifo.q[215]
q[216] <= a_dpfifo_nmv:dpfifo.q[216]
q[217] <= a_dpfifo_nmv:dpfifo.q[217]
q[218] <= a_dpfifo_nmv:dpfifo.q[218]
q[219] <= a_dpfifo_nmv:dpfifo.q[219]
q[220] <= a_dpfifo_nmv:dpfifo.q[220]
q[221] <= a_dpfifo_nmv:dpfifo.q[221]
q[222] <= a_dpfifo_nmv:dpfifo.q[222]
q[223] <= a_dpfifo_nmv:dpfifo.q[223]
q[224] <= a_dpfifo_nmv:dpfifo.q[224]
q[225] <= a_dpfifo_nmv:dpfifo.q[225]
q[226] <= a_dpfifo_nmv:dpfifo.q[226]
q[227] <= a_dpfifo_nmv:dpfifo.q[227]
q[228] <= a_dpfifo_nmv:dpfifo.q[228]
q[229] <= a_dpfifo_nmv:dpfifo.q[229]
q[230] <= a_dpfifo_nmv:dpfifo.q[230]
q[231] <= a_dpfifo_nmv:dpfifo.q[231]
q[232] <= a_dpfifo_nmv:dpfifo.q[232]
q[233] <= a_dpfifo_nmv:dpfifo.q[233]
q[234] <= a_dpfifo_nmv:dpfifo.q[234]
q[235] <= a_dpfifo_nmv:dpfifo.q[235]
q[236] <= a_dpfifo_nmv:dpfifo.q[236]
q[237] <= a_dpfifo_nmv:dpfifo.q[237]
q[238] <= a_dpfifo_nmv:dpfifo.q[238]
q[239] <= a_dpfifo_nmv:dpfifo.q[239]
q[240] <= a_dpfifo_nmv:dpfifo.q[240]
q[241] <= a_dpfifo_nmv:dpfifo.q[241]
q[242] <= a_dpfifo_nmv:dpfifo.q[242]
q[243] <= a_dpfifo_nmv:dpfifo.q[243]
q[244] <= a_dpfifo_nmv:dpfifo.q[244]
q[245] <= a_dpfifo_nmv:dpfifo.q[245]
q[246] <= a_dpfifo_nmv:dpfifo.q[246]
q[247] <= a_dpfifo_nmv:dpfifo.q[247]
q[248] <= a_dpfifo_nmv:dpfifo.q[248]
q[249] <= a_dpfifo_nmv:dpfifo.q[249]
q[250] <= a_dpfifo_nmv:dpfifo.q[250]
q[251] <= a_dpfifo_nmv:dpfifo.q[251]
q[252] <= a_dpfifo_nmv:dpfifo.q[252]
q[253] <= a_dpfifo_nmv:dpfifo.q[253]
q[254] <= a_dpfifo_nmv:dpfifo.q[254]
q[255] <= a_dpfifo_nmv:dpfifo.q[255]
q[256] <= a_dpfifo_nmv:dpfifo.q[256]
q[257] <= a_dpfifo_nmv:dpfifo.q[257]
rdreq => a_dpfifo_nmv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_nmv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_nmv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo
clock => altsyncram_1bh1:FIFOram.clock0
clock => altsyncram_1bh1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_1bh1:FIFOram.data_a[0]
data[1] => altsyncram_1bh1:FIFOram.data_a[1]
data[2] => altsyncram_1bh1:FIFOram.data_a[2]
data[3] => altsyncram_1bh1:FIFOram.data_a[3]
data[4] => altsyncram_1bh1:FIFOram.data_a[4]
data[5] => altsyncram_1bh1:FIFOram.data_a[5]
data[6] => altsyncram_1bh1:FIFOram.data_a[6]
data[7] => altsyncram_1bh1:FIFOram.data_a[7]
data[8] => altsyncram_1bh1:FIFOram.data_a[8]
data[9] => altsyncram_1bh1:FIFOram.data_a[9]
data[10] => altsyncram_1bh1:FIFOram.data_a[10]
data[11] => altsyncram_1bh1:FIFOram.data_a[11]
data[12] => altsyncram_1bh1:FIFOram.data_a[12]
data[13] => altsyncram_1bh1:FIFOram.data_a[13]
data[14] => altsyncram_1bh1:FIFOram.data_a[14]
data[15] => altsyncram_1bh1:FIFOram.data_a[15]
data[16] => altsyncram_1bh1:FIFOram.data_a[16]
data[17] => altsyncram_1bh1:FIFOram.data_a[17]
data[18] => altsyncram_1bh1:FIFOram.data_a[18]
data[19] => altsyncram_1bh1:FIFOram.data_a[19]
data[20] => altsyncram_1bh1:FIFOram.data_a[20]
data[21] => altsyncram_1bh1:FIFOram.data_a[21]
data[22] => altsyncram_1bh1:FIFOram.data_a[22]
data[23] => altsyncram_1bh1:FIFOram.data_a[23]
data[24] => altsyncram_1bh1:FIFOram.data_a[24]
data[25] => altsyncram_1bh1:FIFOram.data_a[25]
data[26] => altsyncram_1bh1:FIFOram.data_a[26]
data[27] => altsyncram_1bh1:FIFOram.data_a[27]
data[28] => altsyncram_1bh1:FIFOram.data_a[28]
data[29] => altsyncram_1bh1:FIFOram.data_a[29]
data[30] => altsyncram_1bh1:FIFOram.data_a[30]
data[31] => altsyncram_1bh1:FIFOram.data_a[31]
data[32] => altsyncram_1bh1:FIFOram.data_a[32]
data[33] => altsyncram_1bh1:FIFOram.data_a[33]
data[34] => altsyncram_1bh1:FIFOram.data_a[34]
data[35] => altsyncram_1bh1:FIFOram.data_a[35]
data[36] => altsyncram_1bh1:FIFOram.data_a[36]
data[37] => altsyncram_1bh1:FIFOram.data_a[37]
data[38] => altsyncram_1bh1:FIFOram.data_a[38]
data[39] => altsyncram_1bh1:FIFOram.data_a[39]
data[40] => altsyncram_1bh1:FIFOram.data_a[40]
data[41] => altsyncram_1bh1:FIFOram.data_a[41]
data[42] => altsyncram_1bh1:FIFOram.data_a[42]
data[43] => altsyncram_1bh1:FIFOram.data_a[43]
data[44] => altsyncram_1bh1:FIFOram.data_a[44]
data[45] => altsyncram_1bh1:FIFOram.data_a[45]
data[46] => altsyncram_1bh1:FIFOram.data_a[46]
data[47] => altsyncram_1bh1:FIFOram.data_a[47]
data[48] => altsyncram_1bh1:FIFOram.data_a[48]
data[49] => altsyncram_1bh1:FIFOram.data_a[49]
data[50] => altsyncram_1bh1:FIFOram.data_a[50]
data[51] => altsyncram_1bh1:FIFOram.data_a[51]
data[52] => altsyncram_1bh1:FIFOram.data_a[52]
data[53] => altsyncram_1bh1:FIFOram.data_a[53]
data[54] => altsyncram_1bh1:FIFOram.data_a[54]
data[55] => altsyncram_1bh1:FIFOram.data_a[55]
data[56] => altsyncram_1bh1:FIFOram.data_a[56]
data[57] => altsyncram_1bh1:FIFOram.data_a[57]
data[58] => altsyncram_1bh1:FIFOram.data_a[58]
data[59] => altsyncram_1bh1:FIFOram.data_a[59]
data[60] => altsyncram_1bh1:FIFOram.data_a[60]
data[61] => altsyncram_1bh1:FIFOram.data_a[61]
data[62] => altsyncram_1bh1:FIFOram.data_a[62]
data[63] => altsyncram_1bh1:FIFOram.data_a[63]
data[64] => altsyncram_1bh1:FIFOram.data_a[64]
data[65] => altsyncram_1bh1:FIFOram.data_a[65]
data[66] => altsyncram_1bh1:FIFOram.data_a[66]
data[67] => altsyncram_1bh1:FIFOram.data_a[67]
data[68] => altsyncram_1bh1:FIFOram.data_a[68]
data[69] => altsyncram_1bh1:FIFOram.data_a[69]
data[70] => altsyncram_1bh1:FIFOram.data_a[70]
data[71] => altsyncram_1bh1:FIFOram.data_a[71]
data[72] => altsyncram_1bh1:FIFOram.data_a[72]
data[73] => altsyncram_1bh1:FIFOram.data_a[73]
data[74] => altsyncram_1bh1:FIFOram.data_a[74]
data[75] => altsyncram_1bh1:FIFOram.data_a[75]
data[76] => altsyncram_1bh1:FIFOram.data_a[76]
data[77] => altsyncram_1bh1:FIFOram.data_a[77]
data[78] => altsyncram_1bh1:FIFOram.data_a[78]
data[79] => altsyncram_1bh1:FIFOram.data_a[79]
data[80] => altsyncram_1bh1:FIFOram.data_a[80]
data[81] => altsyncram_1bh1:FIFOram.data_a[81]
data[82] => altsyncram_1bh1:FIFOram.data_a[82]
data[83] => altsyncram_1bh1:FIFOram.data_a[83]
data[84] => altsyncram_1bh1:FIFOram.data_a[84]
data[85] => altsyncram_1bh1:FIFOram.data_a[85]
data[86] => altsyncram_1bh1:FIFOram.data_a[86]
data[87] => altsyncram_1bh1:FIFOram.data_a[87]
data[88] => altsyncram_1bh1:FIFOram.data_a[88]
data[89] => altsyncram_1bh1:FIFOram.data_a[89]
data[90] => altsyncram_1bh1:FIFOram.data_a[90]
data[91] => altsyncram_1bh1:FIFOram.data_a[91]
data[92] => altsyncram_1bh1:FIFOram.data_a[92]
data[93] => altsyncram_1bh1:FIFOram.data_a[93]
data[94] => altsyncram_1bh1:FIFOram.data_a[94]
data[95] => altsyncram_1bh1:FIFOram.data_a[95]
data[96] => altsyncram_1bh1:FIFOram.data_a[96]
data[97] => altsyncram_1bh1:FIFOram.data_a[97]
data[98] => altsyncram_1bh1:FIFOram.data_a[98]
data[99] => altsyncram_1bh1:FIFOram.data_a[99]
data[100] => altsyncram_1bh1:FIFOram.data_a[100]
data[101] => altsyncram_1bh1:FIFOram.data_a[101]
data[102] => altsyncram_1bh1:FIFOram.data_a[102]
data[103] => altsyncram_1bh1:FIFOram.data_a[103]
data[104] => altsyncram_1bh1:FIFOram.data_a[104]
data[105] => altsyncram_1bh1:FIFOram.data_a[105]
data[106] => altsyncram_1bh1:FIFOram.data_a[106]
data[107] => altsyncram_1bh1:FIFOram.data_a[107]
data[108] => altsyncram_1bh1:FIFOram.data_a[108]
data[109] => altsyncram_1bh1:FIFOram.data_a[109]
data[110] => altsyncram_1bh1:FIFOram.data_a[110]
data[111] => altsyncram_1bh1:FIFOram.data_a[111]
data[112] => altsyncram_1bh1:FIFOram.data_a[112]
data[113] => altsyncram_1bh1:FIFOram.data_a[113]
data[114] => altsyncram_1bh1:FIFOram.data_a[114]
data[115] => altsyncram_1bh1:FIFOram.data_a[115]
data[116] => altsyncram_1bh1:FIFOram.data_a[116]
data[117] => altsyncram_1bh1:FIFOram.data_a[117]
data[118] => altsyncram_1bh1:FIFOram.data_a[118]
data[119] => altsyncram_1bh1:FIFOram.data_a[119]
data[120] => altsyncram_1bh1:FIFOram.data_a[120]
data[121] => altsyncram_1bh1:FIFOram.data_a[121]
data[122] => altsyncram_1bh1:FIFOram.data_a[122]
data[123] => altsyncram_1bh1:FIFOram.data_a[123]
data[124] => altsyncram_1bh1:FIFOram.data_a[124]
data[125] => altsyncram_1bh1:FIFOram.data_a[125]
data[126] => altsyncram_1bh1:FIFOram.data_a[126]
data[127] => altsyncram_1bh1:FIFOram.data_a[127]
data[128] => altsyncram_1bh1:FIFOram.data_a[128]
data[129] => altsyncram_1bh1:FIFOram.data_a[129]
data[130] => altsyncram_1bh1:FIFOram.data_a[130]
data[131] => altsyncram_1bh1:FIFOram.data_a[131]
data[132] => altsyncram_1bh1:FIFOram.data_a[132]
data[133] => altsyncram_1bh1:FIFOram.data_a[133]
data[134] => altsyncram_1bh1:FIFOram.data_a[134]
data[135] => altsyncram_1bh1:FIFOram.data_a[135]
data[136] => altsyncram_1bh1:FIFOram.data_a[136]
data[137] => altsyncram_1bh1:FIFOram.data_a[137]
data[138] => altsyncram_1bh1:FIFOram.data_a[138]
data[139] => altsyncram_1bh1:FIFOram.data_a[139]
data[140] => altsyncram_1bh1:FIFOram.data_a[140]
data[141] => altsyncram_1bh1:FIFOram.data_a[141]
data[142] => altsyncram_1bh1:FIFOram.data_a[142]
data[143] => altsyncram_1bh1:FIFOram.data_a[143]
data[144] => altsyncram_1bh1:FIFOram.data_a[144]
data[145] => altsyncram_1bh1:FIFOram.data_a[145]
data[146] => altsyncram_1bh1:FIFOram.data_a[146]
data[147] => altsyncram_1bh1:FIFOram.data_a[147]
data[148] => altsyncram_1bh1:FIFOram.data_a[148]
data[149] => altsyncram_1bh1:FIFOram.data_a[149]
data[150] => altsyncram_1bh1:FIFOram.data_a[150]
data[151] => altsyncram_1bh1:FIFOram.data_a[151]
data[152] => altsyncram_1bh1:FIFOram.data_a[152]
data[153] => altsyncram_1bh1:FIFOram.data_a[153]
data[154] => altsyncram_1bh1:FIFOram.data_a[154]
data[155] => altsyncram_1bh1:FIFOram.data_a[155]
data[156] => altsyncram_1bh1:FIFOram.data_a[156]
data[157] => altsyncram_1bh1:FIFOram.data_a[157]
data[158] => altsyncram_1bh1:FIFOram.data_a[158]
data[159] => altsyncram_1bh1:FIFOram.data_a[159]
data[160] => altsyncram_1bh1:FIFOram.data_a[160]
data[161] => altsyncram_1bh1:FIFOram.data_a[161]
data[162] => altsyncram_1bh1:FIFOram.data_a[162]
data[163] => altsyncram_1bh1:FIFOram.data_a[163]
data[164] => altsyncram_1bh1:FIFOram.data_a[164]
data[165] => altsyncram_1bh1:FIFOram.data_a[165]
data[166] => altsyncram_1bh1:FIFOram.data_a[166]
data[167] => altsyncram_1bh1:FIFOram.data_a[167]
data[168] => altsyncram_1bh1:FIFOram.data_a[168]
data[169] => altsyncram_1bh1:FIFOram.data_a[169]
data[170] => altsyncram_1bh1:FIFOram.data_a[170]
data[171] => altsyncram_1bh1:FIFOram.data_a[171]
data[172] => altsyncram_1bh1:FIFOram.data_a[172]
data[173] => altsyncram_1bh1:FIFOram.data_a[173]
data[174] => altsyncram_1bh1:FIFOram.data_a[174]
data[175] => altsyncram_1bh1:FIFOram.data_a[175]
data[176] => altsyncram_1bh1:FIFOram.data_a[176]
data[177] => altsyncram_1bh1:FIFOram.data_a[177]
data[178] => altsyncram_1bh1:FIFOram.data_a[178]
data[179] => altsyncram_1bh1:FIFOram.data_a[179]
data[180] => altsyncram_1bh1:FIFOram.data_a[180]
data[181] => altsyncram_1bh1:FIFOram.data_a[181]
data[182] => altsyncram_1bh1:FIFOram.data_a[182]
data[183] => altsyncram_1bh1:FIFOram.data_a[183]
data[184] => altsyncram_1bh1:FIFOram.data_a[184]
data[185] => altsyncram_1bh1:FIFOram.data_a[185]
data[186] => altsyncram_1bh1:FIFOram.data_a[186]
data[187] => altsyncram_1bh1:FIFOram.data_a[187]
data[188] => altsyncram_1bh1:FIFOram.data_a[188]
data[189] => altsyncram_1bh1:FIFOram.data_a[189]
data[190] => altsyncram_1bh1:FIFOram.data_a[190]
data[191] => altsyncram_1bh1:FIFOram.data_a[191]
data[192] => altsyncram_1bh1:FIFOram.data_a[192]
data[193] => altsyncram_1bh1:FIFOram.data_a[193]
data[194] => altsyncram_1bh1:FIFOram.data_a[194]
data[195] => altsyncram_1bh1:FIFOram.data_a[195]
data[196] => altsyncram_1bh1:FIFOram.data_a[196]
data[197] => altsyncram_1bh1:FIFOram.data_a[197]
data[198] => altsyncram_1bh1:FIFOram.data_a[198]
data[199] => altsyncram_1bh1:FIFOram.data_a[199]
data[200] => altsyncram_1bh1:FIFOram.data_a[200]
data[201] => altsyncram_1bh1:FIFOram.data_a[201]
data[202] => altsyncram_1bh1:FIFOram.data_a[202]
data[203] => altsyncram_1bh1:FIFOram.data_a[203]
data[204] => altsyncram_1bh1:FIFOram.data_a[204]
data[205] => altsyncram_1bh1:FIFOram.data_a[205]
data[206] => altsyncram_1bh1:FIFOram.data_a[206]
data[207] => altsyncram_1bh1:FIFOram.data_a[207]
data[208] => altsyncram_1bh1:FIFOram.data_a[208]
data[209] => altsyncram_1bh1:FIFOram.data_a[209]
data[210] => altsyncram_1bh1:FIFOram.data_a[210]
data[211] => altsyncram_1bh1:FIFOram.data_a[211]
data[212] => altsyncram_1bh1:FIFOram.data_a[212]
data[213] => altsyncram_1bh1:FIFOram.data_a[213]
data[214] => altsyncram_1bh1:FIFOram.data_a[214]
data[215] => altsyncram_1bh1:FIFOram.data_a[215]
data[216] => altsyncram_1bh1:FIFOram.data_a[216]
data[217] => altsyncram_1bh1:FIFOram.data_a[217]
data[218] => altsyncram_1bh1:FIFOram.data_a[218]
data[219] => altsyncram_1bh1:FIFOram.data_a[219]
data[220] => altsyncram_1bh1:FIFOram.data_a[220]
data[221] => altsyncram_1bh1:FIFOram.data_a[221]
data[222] => altsyncram_1bh1:FIFOram.data_a[222]
data[223] => altsyncram_1bh1:FIFOram.data_a[223]
data[224] => altsyncram_1bh1:FIFOram.data_a[224]
data[225] => altsyncram_1bh1:FIFOram.data_a[225]
data[226] => altsyncram_1bh1:FIFOram.data_a[226]
data[227] => altsyncram_1bh1:FIFOram.data_a[227]
data[228] => altsyncram_1bh1:FIFOram.data_a[228]
data[229] => altsyncram_1bh1:FIFOram.data_a[229]
data[230] => altsyncram_1bh1:FIFOram.data_a[230]
data[231] => altsyncram_1bh1:FIFOram.data_a[231]
data[232] => altsyncram_1bh1:FIFOram.data_a[232]
data[233] => altsyncram_1bh1:FIFOram.data_a[233]
data[234] => altsyncram_1bh1:FIFOram.data_a[234]
data[235] => altsyncram_1bh1:FIFOram.data_a[235]
data[236] => altsyncram_1bh1:FIFOram.data_a[236]
data[237] => altsyncram_1bh1:FIFOram.data_a[237]
data[238] => altsyncram_1bh1:FIFOram.data_a[238]
data[239] => altsyncram_1bh1:FIFOram.data_a[239]
data[240] => altsyncram_1bh1:FIFOram.data_a[240]
data[241] => altsyncram_1bh1:FIFOram.data_a[241]
data[242] => altsyncram_1bh1:FIFOram.data_a[242]
data[243] => altsyncram_1bh1:FIFOram.data_a[243]
data[244] => altsyncram_1bh1:FIFOram.data_a[244]
data[245] => altsyncram_1bh1:FIFOram.data_a[245]
data[246] => altsyncram_1bh1:FIFOram.data_a[246]
data[247] => altsyncram_1bh1:FIFOram.data_a[247]
data[248] => altsyncram_1bh1:FIFOram.data_a[248]
data[249] => altsyncram_1bh1:FIFOram.data_a[249]
data[250] => altsyncram_1bh1:FIFOram.data_a[250]
data[251] => altsyncram_1bh1:FIFOram.data_a[251]
data[252] => altsyncram_1bh1:FIFOram.data_a[252]
data[253] => altsyncram_1bh1:FIFOram.data_a[253]
data[254] => altsyncram_1bh1:FIFOram.data_a[254]
data[255] => altsyncram_1bh1:FIFOram.data_a[255]
data[256] => altsyncram_1bh1:FIFOram.data_a[256]
data[257] => altsyncram_1bh1:FIFOram.data_a[257]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1bh1:FIFOram.q_b[0]
q[1] <= altsyncram_1bh1:FIFOram.q_b[1]
q[2] <= altsyncram_1bh1:FIFOram.q_b[2]
q[3] <= altsyncram_1bh1:FIFOram.q_b[3]
q[4] <= altsyncram_1bh1:FIFOram.q_b[4]
q[5] <= altsyncram_1bh1:FIFOram.q_b[5]
q[6] <= altsyncram_1bh1:FIFOram.q_b[6]
q[7] <= altsyncram_1bh1:FIFOram.q_b[7]
q[8] <= altsyncram_1bh1:FIFOram.q_b[8]
q[9] <= altsyncram_1bh1:FIFOram.q_b[9]
q[10] <= altsyncram_1bh1:FIFOram.q_b[10]
q[11] <= altsyncram_1bh1:FIFOram.q_b[11]
q[12] <= altsyncram_1bh1:FIFOram.q_b[12]
q[13] <= altsyncram_1bh1:FIFOram.q_b[13]
q[14] <= altsyncram_1bh1:FIFOram.q_b[14]
q[15] <= altsyncram_1bh1:FIFOram.q_b[15]
q[16] <= altsyncram_1bh1:FIFOram.q_b[16]
q[17] <= altsyncram_1bh1:FIFOram.q_b[17]
q[18] <= altsyncram_1bh1:FIFOram.q_b[18]
q[19] <= altsyncram_1bh1:FIFOram.q_b[19]
q[20] <= altsyncram_1bh1:FIFOram.q_b[20]
q[21] <= altsyncram_1bh1:FIFOram.q_b[21]
q[22] <= altsyncram_1bh1:FIFOram.q_b[22]
q[23] <= altsyncram_1bh1:FIFOram.q_b[23]
q[24] <= altsyncram_1bh1:FIFOram.q_b[24]
q[25] <= altsyncram_1bh1:FIFOram.q_b[25]
q[26] <= altsyncram_1bh1:FIFOram.q_b[26]
q[27] <= altsyncram_1bh1:FIFOram.q_b[27]
q[28] <= altsyncram_1bh1:FIFOram.q_b[28]
q[29] <= altsyncram_1bh1:FIFOram.q_b[29]
q[30] <= altsyncram_1bh1:FIFOram.q_b[30]
q[31] <= altsyncram_1bh1:FIFOram.q_b[31]
q[32] <= altsyncram_1bh1:FIFOram.q_b[32]
q[33] <= altsyncram_1bh1:FIFOram.q_b[33]
q[34] <= altsyncram_1bh1:FIFOram.q_b[34]
q[35] <= altsyncram_1bh1:FIFOram.q_b[35]
q[36] <= altsyncram_1bh1:FIFOram.q_b[36]
q[37] <= altsyncram_1bh1:FIFOram.q_b[37]
q[38] <= altsyncram_1bh1:FIFOram.q_b[38]
q[39] <= altsyncram_1bh1:FIFOram.q_b[39]
q[40] <= altsyncram_1bh1:FIFOram.q_b[40]
q[41] <= altsyncram_1bh1:FIFOram.q_b[41]
q[42] <= altsyncram_1bh1:FIFOram.q_b[42]
q[43] <= altsyncram_1bh1:FIFOram.q_b[43]
q[44] <= altsyncram_1bh1:FIFOram.q_b[44]
q[45] <= altsyncram_1bh1:FIFOram.q_b[45]
q[46] <= altsyncram_1bh1:FIFOram.q_b[46]
q[47] <= altsyncram_1bh1:FIFOram.q_b[47]
q[48] <= altsyncram_1bh1:FIFOram.q_b[48]
q[49] <= altsyncram_1bh1:FIFOram.q_b[49]
q[50] <= altsyncram_1bh1:FIFOram.q_b[50]
q[51] <= altsyncram_1bh1:FIFOram.q_b[51]
q[52] <= altsyncram_1bh1:FIFOram.q_b[52]
q[53] <= altsyncram_1bh1:FIFOram.q_b[53]
q[54] <= altsyncram_1bh1:FIFOram.q_b[54]
q[55] <= altsyncram_1bh1:FIFOram.q_b[55]
q[56] <= altsyncram_1bh1:FIFOram.q_b[56]
q[57] <= altsyncram_1bh1:FIFOram.q_b[57]
q[58] <= altsyncram_1bh1:FIFOram.q_b[58]
q[59] <= altsyncram_1bh1:FIFOram.q_b[59]
q[60] <= altsyncram_1bh1:FIFOram.q_b[60]
q[61] <= altsyncram_1bh1:FIFOram.q_b[61]
q[62] <= altsyncram_1bh1:FIFOram.q_b[62]
q[63] <= altsyncram_1bh1:FIFOram.q_b[63]
q[64] <= altsyncram_1bh1:FIFOram.q_b[64]
q[65] <= altsyncram_1bh1:FIFOram.q_b[65]
q[66] <= altsyncram_1bh1:FIFOram.q_b[66]
q[67] <= altsyncram_1bh1:FIFOram.q_b[67]
q[68] <= altsyncram_1bh1:FIFOram.q_b[68]
q[69] <= altsyncram_1bh1:FIFOram.q_b[69]
q[70] <= altsyncram_1bh1:FIFOram.q_b[70]
q[71] <= altsyncram_1bh1:FIFOram.q_b[71]
q[72] <= altsyncram_1bh1:FIFOram.q_b[72]
q[73] <= altsyncram_1bh1:FIFOram.q_b[73]
q[74] <= altsyncram_1bh1:FIFOram.q_b[74]
q[75] <= altsyncram_1bh1:FIFOram.q_b[75]
q[76] <= altsyncram_1bh1:FIFOram.q_b[76]
q[77] <= altsyncram_1bh1:FIFOram.q_b[77]
q[78] <= altsyncram_1bh1:FIFOram.q_b[78]
q[79] <= altsyncram_1bh1:FIFOram.q_b[79]
q[80] <= altsyncram_1bh1:FIFOram.q_b[80]
q[81] <= altsyncram_1bh1:FIFOram.q_b[81]
q[82] <= altsyncram_1bh1:FIFOram.q_b[82]
q[83] <= altsyncram_1bh1:FIFOram.q_b[83]
q[84] <= altsyncram_1bh1:FIFOram.q_b[84]
q[85] <= altsyncram_1bh1:FIFOram.q_b[85]
q[86] <= altsyncram_1bh1:FIFOram.q_b[86]
q[87] <= altsyncram_1bh1:FIFOram.q_b[87]
q[88] <= altsyncram_1bh1:FIFOram.q_b[88]
q[89] <= altsyncram_1bh1:FIFOram.q_b[89]
q[90] <= altsyncram_1bh1:FIFOram.q_b[90]
q[91] <= altsyncram_1bh1:FIFOram.q_b[91]
q[92] <= altsyncram_1bh1:FIFOram.q_b[92]
q[93] <= altsyncram_1bh1:FIFOram.q_b[93]
q[94] <= altsyncram_1bh1:FIFOram.q_b[94]
q[95] <= altsyncram_1bh1:FIFOram.q_b[95]
q[96] <= altsyncram_1bh1:FIFOram.q_b[96]
q[97] <= altsyncram_1bh1:FIFOram.q_b[97]
q[98] <= altsyncram_1bh1:FIFOram.q_b[98]
q[99] <= altsyncram_1bh1:FIFOram.q_b[99]
q[100] <= altsyncram_1bh1:FIFOram.q_b[100]
q[101] <= altsyncram_1bh1:FIFOram.q_b[101]
q[102] <= altsyncram_1bh1:FIFOram.q_b[102]
q[103] <= altsyncram_1bh1:FIFOram.q_b[103]
q[104] <= altsyncram_1bh1:FIFOram.q_b[104]
q[105] <= altsyncram_1bh1:FIFOram.q_b[105]
q[106] <= altsyncram_1bh1:FIFOram.q_b[106]
q[107] <= altsyncram_1bh1:FIFOram.q_b[107]
q[108] <= altsyncram_1bh1:FIFOram.q_b[108]
q[109] <= altsyncram_1bh1:FIFOram.q_b[109]
q[110] <= altsyncram_1bh1:FIFOram.q_b[110]
q[111] <= altsyncram_1bh1:FIFOram.q_b[111]
q[112] <= altsyncram_1bh1:FIFOram.q_b[112]
q[113] <= altsyncram_1bh1:FIFOram.q_b[113]
q[114] <= altsyncram_1bh1:FIFOram.q_b[114]
q[115] <= altsyncram_1bh1:FIFOram.q_b[115]
q[116] <= altsyncram_1bh1:FIFOram.q_b[116]
q[117] <= altsyncram_1bh1:FIFOram.q_b[117]
q[118] <= altsyncram_1bh1:FIFOram.q_b[118]
q[119] <= altsyncram_1bh1:FIFOram.q_b[119]
q[120] <= altsyncram_1bh1:FIFOram.q_b[120]
q[121] <= altsyncram_1bh1:FIFOram.q_b[121]
q[122] <= altsyncram_1bh1:FIFOram.q_b[122]
q[123] <= altsyncram_1bh1:FIFOram.q_b[123]
q[124] <= altsyncram_1bh1:FIFOram.q_b[124]
q[125] <= altsyncram_1bh1:FIFOram.q_b[125]
q[126] <= altsyncram_1bh1:FIFOram.q_b[126]
q[127] <= altsyncram_1bh1:FIFOram.q_b[127]
q[128] <= altsyncram_1bh1:FIFOram.q_b[128]
q[129] <= altsyncram_1bh1:FIFOram.q_b[129]
q[130] <= altsyncram_1bh1:FIFOram.q_b[130]
q[131] <= altsyncram_1bh1:FIFOram.q_b[131]
q[132] <= altsyncram_1bh1:FIFOram.q_b[132]
q[133] <= altsyncram_1bh1:FIFOram.q_b[133]
q[134] <= altsyncram_1bh1:FIFOram.q_b[134]
q[135] <= altsyncram_1bh1:FIFOram.q_b[135]
q[136] <= altsyncram_1bh1:FIFOram.q_b[136]
q[137] <= altsyncram_1bh1:FIFOram.q_b[137]
q[138] <= altsyncram_1bh1:FIFOram.q_b[138]
q[139] <= altsyncram_1bh1:FIFOram.q_b[139]
q[140] <= altsyncram_1bh1:FIFOram.q_b[140]
q[141] <= altsyncram_1bh1:FIFOram.q_b[141]
q[142] <= altsyncram_1bh1:FIFOram.q_b[142]
q[143] <= altsyncram_1bh1:FIFOram.q_b[143]
q[144] <= altsyncram_1bh1:FIFOram.q_b[144]
q[145] <= altsyncram_1bh1:FIFOram.q_b[145]
q[146] <= altsyncram_1bh1:FIFOram.q_b[146]
q[147] <= altsyncram_1bh1:FIFOram.q_b[147]
q[148] <= altsyncram_1bh1:FIFOram.q_b[148]
q[149] <= altsyncram_1bh1:FIFOram.q_b[149]
q[150] <= altsyncram_1bh1:FIFOram.q_b[150]
q[151] <= altsyncram_1bh1:FIFOram.q_b[151]
q[152] <= altsyncram_1bh1:FIFOram.q_b[152]
q[153] <= altsyncram_1bh1:FIFOram.q_b[153]
q[154] <= altsyncram_1bh1:FIFOram.q_b[154]
q[155] <= altsyncram_1bh1:FIFOram.q_b[155]
q[156] <= altsyncram_1bh1:FIFOram.q_b[156]
q[157] <= altsyncram_1bh1:FIFOram.q_b[157]
q[158] <= altsyncram_1bh1:FIFOram.q_b[158]
q[159] <= altsyncram_1bh1:FIFOram.q_b[159]
q[160] <= altsyncram_1bh1:FIFOram.q_b[160]
q[161] <= altsyncram_1bh1:FIFOram.q_b[161]
q[162] <= altsyncram_1bh1:FIFOram.q_b[162]
q[163] <= altsyncram_1bh1:FIFOram.q_b[163]
q[164] <= altsyncram_1bh1:FIFOram.q_b[164]
q[165] <= altsyncram_1bh1:FIFOram.q_b[165]
q[166] <= altsyncram_1bh1:FIFOram.q_b[166]
q[167] <= altsyncram_1bh1:FIFOram.q_b[167]
q[168] <= altsyncram_1bh1:FIFOram.q_b[168]
q[169] <= altsyncram_1bh1:FIFOram.q_b[169]
q[170] <= altsyncram_1bh1:FIFOram.q_b[170]
q[171] <= altsyncram_1bh1:FIFOram.q_b[171]
q[172] <= altsyncram_1bh1:FIFOram.q_b[172]
q[173] <= altsyncram_1bh1:FIFOram.q_b[173]
q[174] <= altsyncram_1bh1:FIFOram.q_b[174]
q[175] <= altsyncram_1bh1:FIFOram.q_b[175]
q[176] <= altsyncram_1bh1:FIFOram.q_b[176]
q[177] <= altsyncram_1bh1:FIFOram.q_b[177]
q[178] <= altsyncram_1bh1:FIFOram.q_b[178]
q[179] <= altsyncram_1bh1:FIFOram.q_b[179]
q[180] <= altsyncram_1bh1:FIFOram.q_b[180]
q[181] <= altsyncram_1bh1:FIFOram.q_b[181]
q[182] <= altsyncram_1bh1:FIFOram.q_b[182]
q[183] <= altsyncram_1bh1:FIFOram.q_b[183]
q[184] <= altsyncram_1bh1:FIFOram.q_b[184]
q[185] <= altsyncram_1bh1:FIFOram.q_b[185]
q[186] <= altsyncram_1bh1:FIFOram.q_b[186]
q[187] <= altsyncram_1bh1:FIFOram.q_b[187]
q[188] <= altsyncram_1bh1:FIFOram.q_b[188]
q[189] <= altsyncram_1bh1:FIFOram.q_b[189]
q[190] <= altsyncram_1bh1:FIFOram.q_b[190]
q[191] <= altsyncram_1bh1:FIFOram.q_b[191]
q[192] <= altsyncram_1bh1:FIFOram.q_b[192]
q[193] <= altsyncram_1bh1:FIFOram.q_b[193]
q[194] <= altsyncram_1bh1:FIFOram.q_b[194]
q[195] <= altsyncram_1bh1:FIFOram.q_b[195]
q[196] <= altsyncram_1bh1:FIFOram.q_b[196]
q[197] <= altsyncram_1bh1:FIFOram.q_b[197]
q[198] <= altsyncram_1bh1:FIFOram.q_b[198]
q[199] <= altsyncram_1bh1:FIFOram.q_b[199]
q[200] <= altsyncram_1bh1:FIFOram.q_b[200]
q[201] <= altsyncram_1bh1:FIFOram.q_b[201]
q[202] <= altsyncram_1bh1:FIFOram.q_b[202]
q[203] <= altsyncram_1bh1:FIFOram.q_b[203]
q[204] <= altsyncram_1bh1:FIFOram.q_b[204]
q[205] <= altsyncram_1bh1:FIFOram.q_b[205]
q[206] <= altsyncram_1bh1:FIFOram.q_b[206]
q[207] <= altsyncram_1bh1:FIFOram.q_b[207]
q[208] <= altsyncram_1bh1:FIFOram.q_b[208]
q[209] <= altsyncram_1bh1:FIFOram.q_b[209]
q[210] <= altsyncram_1bh1:FIFOram.q_b[210]
q[211] <= altsyncram_1bh1:FIFOram.q_b[211]
q[212] <= altsyncram_1bh1:FIFOram.q_b[212]
q[213] <= altsyncram_1bh1:FIFOram.q_b[213]
q[214] <= altsyncram_1bh1:FIFOram.q_b[214]
q[215] <= altsyncram_1bh1:FIFOram.q_b[215]
q[216] <= altsyncram_1bh1:FIFOram.q_b[216]
q[217] <= altsyncram_1bh1:FIFOram.q_b[217]
q[218] <= altsyncram_1bh1:FIFOram.q_b[218]
q[219] <= altsyncram_1bh1:FIFOram.q_b[219]
q[220] <= altsyncram_1bh1:FIFOram.q_b[220]
q[221] <= altsyncram_1bh1:FIFOram.q_b[221]
q[222] <= altsyncram_1bh1:FIFOram.q_b[222]
q[223] <= altsyncram_1bh1:FIFOram.q_b[223]
q[224] <= altsyncram_1bh1:FIFOram.q_b[224]
q[225] <= altsyncram_1bh1:FIFOram.q_b[225]
q[226] <= altsyncram_1bh1:FIFOram.q_b[226]
q[227] <= altsyncram_1bh1:FIFOram.q_b[227]
q[228] <= altsyncram_1bh1:FIFOram.q_b[228]
q[229] <= altsyncram_1bh1:FIFOram.q_b[229]
q[230] <= altsyncram_1bh1:FIFOram.q_b[230]
q[231] <= altsyncram_1bh1:FIFOram.q_b[231]
q[232] <= altsyncram_1bh1:FIFOram.q_b[232]
q[233] <= altsyncram_1bh1:FIFOram.q_b[233]
q[234] <= altsyncram_1bh1:FIFOram.q_b[234]
q[235] <= altsyncram_1bh1:FIFOram.q_b[235]
q[236] <= altsyncram_1bh1:FIFOram.q_b[236]
q[237] <= altsyncram_1bh1:FIFOram.q_b[237]
q[238] <= altsyncram_1bh1:FIFOram.q_b[238]
q[239] <= altsyncram_1bh1:FIFOram.q_b[239]
q[240] <= altsyncram_1bh1:FIFOram.q_b[240]
q[241] <= altsyncram_1bh1:FIFOram.q_b[241]
q[242] <= altsyncram_1bh1:FIFOram.q_b[242]
q[243] <= altsyncram_1bh1:FIFOram.q_b[243]
q[244] <= altsyncram_1bh1:FIFOram.q_b[244]
q[245] <= altsyncram_1bh1:FIFOram.q_b[245]
q[246] <= altsyncram_1bh1:FIFOram.q_b[246]
q[247] <= altsyncram_1bh1:FIFOram.q_b[247]
q[248] <= altsyncram_1bh1:FIFOram.q_b[248]
q[249] <= altsyncram_1bh1:FIFOram.q_b[249]
q[250] <= altsyncram_1bh1:FIFOram.q_b[250]
q[251] <= altsyncram_1bh1:FIFOram.q_b[251]
q[252] <= altsyncram_1bh1:FIFOram.q_b[252]
q[253] <= altsyncram_1bh1:FIFOram.q_b[253]
q[254] <= altsyncram_1bh1:FIFOram.q_b[254]
q[255] <= altsyncram_1bh1:FIFOram.q_b[255]
q[256] <= altsyncram_1bh1:FIFOram.q_b[256]
q[257] <= altsyncram_1bh1:FIFOram.q_b[257]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[0] => ram_block1a128.PORTBADDR
address_b[0] => ram_block1a129.PORTBADDR
address_b[0] => ram_block1a130.PORTBADDR
address_b[0] => ram_block1a131.PORTBADDR
address_b[0] => ram_block1a132.PORTBADDR
address_b[0] => ram_block1a133.PORTBADDR
address_b[0] => ram_block1a134.PORTBADDR
address_b[0] => ram_block1a135.PORTBADDR
address_b[0] => ram_block1a136.PORTBADDR
address_b[0] => ram_block1a137.PORTBADDR
address_b[0] => ram_block1a138.PORTBADDR
address_b[0] => ram_block1a139.PORTBADDR
address_b[0] => ram_block1a140.PORTBADDR
address_b[0] => ram_block1a141.PORTBADDR
address_b[0] => ram_block1a142.PORTBADDR
address_b[0] => ram_block1a143.PORTBADDR
address_b[0] => ram_block1a144.PORTBADDR
address_b[0] => ram_block1a145.PORTBADDR
address_b[0] => ram_block1a146.PORTBADDR
address_b[0] => ram_block1a147.PORTBADDR
address_b[0] => ram_block1a148.PORTBADDR
address_b[0] => ram_block1a149.PORTBADDR
address_b[0] => ram_block1a150.PORTBADDR
address_b[0] => ram_block1a151.PORTBADDR
address_b[0] => ram_block1a152.PORTBADDR
address_b[0] => ram_block1a153.PORTBADDR
address_b[0] => ram_block1a154.PORTBADDR
address_b[0] => ram_block1a155.PORTBADDR
address_b[0] => ram_block1a156.PORTBADDR
address_b[0] => ram_block1a157.PORTBADDR
address_b[0] => ram_block1a158.PORTBADDR
address_b[0] => ram_block1a159.PORTBADDR
address_b[0] => ram_block1a160.PORTBADDR
address_b[0] => ram_block1a161.PORTBADDR
address_b[0] => ram_block1a162.PORTBADDR
address_b[0] => ram_block1a163.PORTBADDR
address_b[0] => ram_block1a164.PORTBADDR
address_b[0] => ram_block1a165.PORTBADDR
address_b[0] => ram_block1a166.PORTBADDR
address_b[0] => ram_block1a167.PORTBADDR
address_b[0] => ram_block1a168.PORTBADDR
address_b[0] => ram_block1a169.PORTBADDR
address_b[0] => ram_block1a170.PORTBADDR
address_b[0] => ram_block1a171.PORTBADDR
address_b[0] => ram_block1a172.PORTBADDR
address_b[0] => ram_block1a173.PORTBADDR
address_b[0] => ram_block1a174.PORTBADDR
address_b[0] => ram_block1a175.PORTBADDR
address_b[0] => ram_block1a176.PORTBADDR
address_b[0] => ram_block1a177.PORTBADDR
address_b[0] => ram_block1a178.PORTBADDR
address_b[0] => ram_block1a179.PORTBADDR
address_b[0] => ram_block1a180.PORTBADDR
address_b[0] => ram_block1a181.PORTBADDR
address_b[0] => ram_block1a182.PORTBADDR
address_b[0] => ram_block1a183.PORTBADDR
address_b[0] => ram_block1a184.PORTBADDR
address_b[0] => ram_block1a185.PORTBADDR
address_b[0] => ram_block1a186.PORTBADDR
address_b[0] => ram_block1a187.PORTBADDR
address_b[0] => ram_block1a188.PORTBADDR
address_b[0] => ram_block1a189.PORTBADDR
address_b[0] => ram_block1a190.PORTBADDR
address_b[0] => ram_block1a191.PORTBADDR
address_b[0] => ram_block1a192.PORTBADDR
address_b[0] => ram_block1a193.PORTBADDR
address_b[0] => ram_block1a194.PORTBADDR
address_b[0] => ram_block1a195.PORTBADDR
address_b[0] => ram_block1a196.PORTBADDR
address_b[0] => ram_block1a197.PORTBADDR
address_b[0] => ram_block1a198.PORTBADDR
address_b[0] => ram_block1a199.PORTBADDR
address_b[0] => ram_block1a200.PORTBADDR
address_b[0] => ram_block1a201.PORTBADDR
address_b[0] => ram_block1a202.PORTBADDR
address_b[0] => ram_block1a203.PORTBADDR
address_b[0] => ram_block1a204.PORTBADDR
address_b[0] => ram_block1a205.PORTBADDR
address_b[0] => ram_block1a206.PORTBADDR
address_b[0] => ram_block1a207.PORTBADDR
address_b[0] => ram_block1a208.PORTBADDR
address_b[0] => ram_block1a209.PORTBADDR
address_b[0] => ram_block1a210.PORTBADDR
address_b[0] => ram_block1a211.PORTBADDR
address_b[0] => ram_block1a212.PORTBADDR
address_b[0] => ram_block1a213.PORTBADDR
address_b[0] => ram_block1a214.PORTBADDR
address_b[0] => ram_block1a215.PORTBADDR
address_b[0] => ram_block1a216.PORTBADDR
address_b[0] => ram_block1a217.PORTBADDR
address_b[0] => ram_block1a218.PORTBADDR
address_b[0] => ram_block1a219.PORTBADDR
address_b[0] => ram_block1a220.PORTBADDR
address_b[0] => ram_block1a221.PORTBADDR
address_b[0] => ram_block1a222.PORTBADDR
address_b[0] => ram_block1a223.PORTBADDR
address_b[0] => ram_block1a224.PORTBADDR
address_b[0] => ram_block1a225.PORTBADDR
address_b[0] => ram_block1a226.PORTBADDR
address_b[0] => ram_block1a227.PORTBADDR
address_b[0] => ram_block1a228.PORTBADDR
address_b[0] => ram_block1a229.PORTBADDR
address_b[0] => ram_block1a230.PORTBADDR
address_b[0] => ram_block1a231.PORTBADDR
address_b[0] => ram_block1a232.PORTBADDR
address_b[0] => ram_block1a233.PORTBADDR
address_b[0] => ram_block1a234.PORTBADDR
address_b[0] => ram_block1a235.PORTBADDR
address_b[0] => ram_block1a236.PORTBADDR
address_b[0] => ram_block1a237.PORTBADDR
address_b[0] => ram_block1a238.PORTBADDR
address_b[0] => ram_block1a239.PORTBADDR
address_b[0] => ram_block1a240.PORTBADDR
address_b[0] => ram_block1a241.PORTBADDR
address_b[0] => ram_block1a242.PORTBADDR
address_b[0] => ram_block1a243.PORTBADDR
address_b[0] => ram_block1a244.PORTBADDR
address_b[0] => ram_block1a245.PORTBADDR
address_b[0] => ram_block1a246.PORTBADDR
address_b[0] => ram_block1a247.PORTBADDR
address_b[0] => ram_block1a248.PORTBADDR
address_b[0] => ram_block1a249.PORTBADDR
address_b[0] => ram_block1a250.PORTBADDR
address_b[0] => ram_block1a251.PORTBADDR
address_b[0] => ram_block1a252.PORTBADDR
address_b[0] => ram_block1a253.PORTBADDR
address_b[0] => ram_block1a254.PORTBADDR
address_b[0] => ram_block1a255.PORTBADDR
address_b[0] => ram_block1a256.PORTBADDR
address_b[0] => ram_block1a257.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[1] => ram_block1a128.PORTBADDR1
address_b[1] => ram_block1a129.PORTBADDR1
address_b[1] => ram_block1a130.PORTBADDR1
address_b[1] => ram_block1a131.PORTBADDR1
address_b[1] => ram_block1a132.PORTBADDR1
address_b[1] => ram_block1a133.PORTBADDR1
address_b[1] => ram_block1a134.PORTBADDR1
address_b[1] => ram_block1a135.PORTBADDR1
address_b[1] => ram_block1a136.PORTBADDR1
address_b[1] => ram_block1a137.PORTBADDR1
address_b[1] => ram_block1a138.PORTBADDR1
address_b[1] => ram_block1a139.PORTBADDR1
address_b[1] => ram_block1a140.PORTBADDR1
address_b[1] => ram_block1a141.PORTBADDR1
address_b[1] => ram_block1a142.PORTBADDR1
address_b[1] => ram_block1a143.PORTBADDR1
address_b[1] => ram_block1a144.PORTBADDR1
address_b[1] => ram_block1a145.PORTBADDR1
address_b[1] => ram_block1a146.PORTBADDR1
address_b[1] => ram_block1a147.PORTBADDR1
address_b[1] => ram_block1a148.PORTBADDR1
address_b[1] => ram_block1a149.PORTBADDR1
address_b[1] => ram_block1a150.PORTBADDR1
address_b[1] => ram_block1a151.PORTBADDR1
address_b[1] => ram_block1a152.PORTBADDR1
address_b[1] => ram_block1a153.PORTBADDR1
address_b[1] => ram_block1a154.PORTBADDR1
address_b[1] => ram_block1a155.PORTBADDR1
address_b[1] => ram_block1a156.PORTBADDR1
address_b[1] => ram_block1a157.PORTBADDR1
address_b[1] => ram_block1a158.PORTBADDR1
address_b[1] => ram_block1a159.PORTBADDR1
address_b[1] => ram_block1a160.PORTBADDR1
address_b[1] => ram_block1a161.PORTBADDR1
address_b[1] => ram_block1a162.PORTBADDR1
address_b[1] => ram_block1a163.PORTBADDR1
address_b[1] => ram_block1a164.PORTBADDR1
address_b[1] => ram_block1a165.PORTBADDR1
address_b[1] => ram_block1a166.PORTBADDR1
address_b[1] => ram_block1a167.PORTBADDR1
address_b[1] => ram_block1a168.PORTBADDR1
address_b[1] => ram_block1a169.PORTBADDR1
address_b[1] => ram_block1a170.PORTBADDR1
address_b[1] => ram_block1a171.PORTBADDR1
address_b[1] => ram_block1a172.PORTBADDR1
address_b[1] => ram_block1a173.PORTBADDR1
address_b[1] => ram_block1a174.PORTBADDR1
address_b[1] => ram_block1a175.PORTBADDR1
address_b[1] => ram_block1a176.PORTBADDR1
address_b[1] => ram_block1a177.PORTBADDR1
address_b[1] => ram_block1a178.PORTBADDR1
address_b[1] => ram_block1a179.PORTBADDR1
address_b[1] => ram_block1a180.PORTBADDR1
address_b[1] => ram_block1a181.PORTBADDR1
address_b[1] => ram_block1a182.PORTBADDR1
address_b[1] => ram_block1a183.PORTBADDR1
address_b[1] => ram_block1a184.PORTBADDR1
address_b[1] => ram_block1a185.PORTBADDR1
address_b[1] => ram_block1a186.PORTBADDR1
address_b[1] => ram_block1a187.PORTBADDR1
address_b[1] => ram_block1a188.PORTBADDR1
address_b[1] => ram_block1a189.PORTBADDR1
address_b[1] => ram_block1a190.PORTBADDR1
address_b[1] => ram_block1a191.PORTBADDR1
address_b[1] => ram_block1a192.PORTBADDR1
address_b[1] => ram_block1a193.PORTBADDR1
address_b[1] => ram_block1a194.PORTBADDR1
address_b[1] => ram_block1a195.PORTBADDR1
address_b[1] => ram_block1a196.PORTBADDR1
address_b[1] => ram_block1a197.PORTBADDR1
address_b[1] => ram_block1a198.PORTBADDR1
address_b[1] => ram_block1a199.PORTBADDR1
address_b[1] => ram_block1a200.PORTBADDR1
address_b[1] => ram_block1a201.PORTBADDR1
address_b[1] => ram_block1a202.PORTBADDR1
address_b[1] => ram_block1a203.PORTBADDR1
address_b[1] => ram_block1a204.PORTBADDR1
address_b[1] => ram_block1a205.PORTBADDR1
address_b[1] => ram_block1a206.PORTBADDR1
address_b[1] => ram_block1a207.PORTBADDR1
address_b[1] => ram_block1a208.PORTBADDR1
address_b[1] => ram_block1a209.PORTBADDR1
address_b[1] => ram_block1a210.PORTBADDR1
address_b[1] => ram_block1a211.PORTBADDR1
address_b[1] => ram_block1a212.PORTBADDR1
address_b[1] => ram_block1a213.PORTBADDR1
address_b[1] => ram_block1a214.PORTBADDR1
address_b[1] => ram_block1a215.PORTBADDR1
address_b[1] => ram_block1a216.PORTBADDR1
address_b[1] => ram_block1a217.PORTBADDR1
address_b[1] => ram_block1a218.PORTBADDR1
address_b[1] => ram_block1a219.PORTBADDR1
address_b[1] => ram_block1a220.PORTBADDR1
address_b[1] => ram_block1a221.PORTBADDR1
address_b[1] => ram_block1a222.PORTBADDR1
address_b[1] => ram_block1a223.PORTBADDR1
address_b[1] => ram_block1a224.PORTBADDR1
address_b[1] => ram_block1a225.PORTBADDR1
address_b[1] => ram_block1a226.PORTBADDR1
address_b[1] => ram_block1a227.PORTBADDR1
address_b[1] => ram_block1a228.PORTBADDR1
address_b[1] => ram_block1a229.PORTBADDR1
address_b[1] => ram_block1a230.PORTBADDR1
address_b[1] => ram_block1a231.PORTBADDR1
address_b[1] => ram_block1a232.PORTBADDR1
address_b[1] => ram_block1a233.PORTBADDR1
address_b[1] => ram_block1a234.PORTBADDR1
address_b[1] => ram_block1a235.PORTBADDR1
address_b[1] => ram_block1a236.PORTBADDR1
address_b[1] => ram_block1a237.PORTBADDR1
address_b[1] => ram_block1a238.PORTBADDR1
address_b[1] => ram_block1a239.PORTBADDR1
address_b[1] => ram_block1a240.PORTBADDR1
address_b[1] => ram_block1a241.PORTBADDR1
address_b[1] => ram_block1a242.PORTBADDR1
address_b[1] => ram_block1a243.PORTBADDR1
address_b[1] => ram_block1a244.PORTBADDR1
address_b[1] => ram_block1a245.PORTBADDR1
address_b[1] => ram_block1a246.PORTBADDR1
address_b[1] => ram_block1a247.PORTBADDR1
address_b[1] => ram_block1a248.PORTBADDR1
address_b[1] => ram_block1a249.PORTBADDR1
address_b[1] => ram_block1a250.PORTBADDR1
address_b[1] => ram_block1a251.PORTBADDR1
address_b[1] => ram_block1a252.PORTBADDR1
address_b[1] => ram_block1a253.PORTBADDR1
address_b[1] => ram_block1a254.PORTBADDR1
address_b[1] => ram_block1a255.PORTBADDR1
address_b[1] => ram_block1a256.PORTBADDR1
address_b[1] => ram_block1a257.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[2] => ram_block1a128.PORTBADDR2
address_b[2] => ram_block1a129.PORTBADDR2
address_b[2] => ram_block1a130.PORTBADDR2
address_b[2] => ram_block1a131.PORTBADDR2
address_b[2] => ram_block1a132.PORTBADDR2
address_b[2] => ram_block1a133.PORTBADDR2
address_b[2] => ram_block1a134.PORTBADDR2
address_b[2] => ram_block1a135.PORTBADDR2
address_b[2] => ram_block1a136.PORTBADDR2
address_b[2] => ram_block1a137.PORTBADDR2
address_b[2] => ram_block1a138.PORTBADDR2
address_b[2] => ram_block1a139.PORTBADDR2
address_b[2] => ram_block1a140.PORTBADDR2
address_b[2] => ram_block1a141.PORTBADDR2
address_b[2] => ram_block1a142.PORTBADDR2
address_b[2] => ram_block1a143.PORTBADDR2
address_b[2] => ram_block1a144.PORTBADDR2
address_b[2] => ram_block1a145.PORTBADDR2
address_b[2] => ram_block1a146.PORTBADDR2
address_b[2] => ram_block1a147.PORTBADDR2
address_b[2] => ram_block1a148.PORTBADDR2
address_b[2] => ram_block1a149.PORTBADDR2
address_b[2] => ram_block1a150.PORTBADDR2
address_b[2] => ram_block1a151.PORTBADDR2
address_b[2] => ram_block1a152.PORTBADDR2
address_b[2] => ram_block1a153.PORTBADDR2
address_b[2] => ram_block1a154.PORTBADDR2
address_b[2] => ram_block1a155.PORTBADDR2
address_b[2] => ram_block1a156.PORTBADDR2
address_b[2] => ram_block1a157.PORTBADDR2
address_b[2] => ram_block1a158.PORTBADDR2
address_b[2] => ram_block1a159.PORTBADDR2
address_b[2] => ram_block1a160.PORTBADDR2
address_b[2] => ram_block1a161.PORTBADDR2
address_b[2] => ram_block1a162.PORTBADDR2
address_b[2] => ram_block1a163.PORTBADDR2
address_b[2] => ram_block1a164.PORTBADDR2
address_b[2] => ram_block1a165.PORTBADDR2
address_b[2] => ram_block1a166.PORTBADDR2
address_b[2] => ram_block1a167.PORTBADDR2
address_b[2] => ram_block1a168.PORTBADDR2
address_b[2] => ram_block1a169.PORTBADDR2
address_b[2] => ram_block1a170.PORTBADDR2
address_b[2] => ram_block1a171.PORTBADDR2
address_b[2] => ram_block1a172.PORTBADDR2
address_b[2] => ram_block1a173.PORTBADDR2
address_b[2] => ram_block1a174.PORTBADDR2
address_b[2] => ram_block1a175.PORTBADDR2
address_b[2] => ram_block1a176.PORTBADDR2
address_b[2] => ram_block1a177.PORTBADDR2
address_b[2] => ram_block1a178.PORTBADDR2
address_b[2] => ram_block1a179.PORTBADDR2
address_b[2] => ram_block1a180.PORTBADDR2
address_b[2] => ram_block1a181.PORTBADDR2
address_b[2] => ram_block1a182.PORTBADDR2
address_b[2] => ram_block1a183.PORTBADDR2
address_b[2] => ram_block1a184.PORTBADDR2
address_b[2] => ram_block1a185.PORTBADDR2
address_b[2] => ram_block1a186.PORTBADDR2
address_b[2] => ram_block1a187.PORTBADDR2
address_b[2] => ram_block1a188.PORTBADDR2
address_b[2] => ram_block1a189.PORTBADDR2
address_b[2] => ram_block1a190.PORTBADDR2
address_b[2] => ram_block1a191.PORTBADDR2
address_b[2] => ram_block1a192.PORTBADDR2
address_b[2] => ram_block1a193.PORTBADDR2
address_b[2] => ram_block1a194.PORTBADDR2
address_b[2] => ram_block1a195.PORTBADDR2
address_b[2] => ram_block1a196.PORTBADDR2
address_b[2] => ram_block1a197.PORTBADDR2
address_b[2] => ram_block1a198.PORTBADDR2
address_b[2] => ram_block1a199.PORTBADDR2
address_b[2] => ram_block1a200.PORTBADDR2
address_b[2] => ram_block1a201.PORTBADDR2
address_b[2] => ram_block1a202.PORTBADDR2
address_b[2] => ram_block1a203.PORTBADDR2
address_b[2] => ram_block1a204.PORTBADDR2
address_b[2] => ram_block1a205.PORTBADDR2
address_b[2] => ram_block1a206.PORTBADDR2
address_b[2] => ram_block1a207.PORTBADDR2
address_b[2] => ram_block1a208.PORTBADDR2
address_b[2] => ram_block1a209.PORTBADDR2
address_b[2] => ram_block1a210.PORTBADDR2
address_b[2] => ram_block1a211.PORTBADDR2
address_b[2] => ram_block1a212.PORTBADDR2
address_b[2] => ram_block1a213.PORTBADDR2
address_b[2] => ram_block1a214.PORTBADDR2
address_b[2] => ram_block1a215.PORTBADDR2
address_b[2] => ram_block1a216.PORTBADDR2
address_b[2] => ram_block1a217.PORTBADDR2
address_b[2] => ram_block1a218.PORTBADDR2
address_b[2] => ram_block1a219.PORTBADDR2
address_b[2] => ram_block1a220.PORTBADDR2
address_b[2] => ram_block1a221.PORTBADDR2
address_b[2] => ram_block1a222.PORTBADDR2
address_b[2] => ram_block1a223.PORTBADDR2
address_b[2] => ram_block1a224.PORTBADDR2
address_b[2] => ram_block1a225.PORTBADDR2
address_b[2] => ram_block1a226.PORTBADDR2
address_b[2] => ram_block1a227.PORTBADDR2
address_b[2] => ram_block1a228.PORTBADDR2
address_b[2] => ram_block1a229.PORTBADDR2
address_b[2] => ram_block1a230.PORTBADDR2
address_b[2] => ram_block1a231.PORTBADDR2
address_b[2] => ram_block1a232.PORTBADDR2
address_b[2] => ram_block1a233.PORTBADDR2
address_b[2] => ram_block1a234.PORTBADDR2
address_b[2] => ram_block1a235.PORTBADDR2
address_b[2] => ram_block1a236.PORTBADDR2
address_b[2] => ram_block1a237.PORTBADDR2
address_b[2] => ram_block1a238.PORTBADDR2
address_b[2] => ram_block1a239.PORTBADDR2
address_b[2] => ram_block1a240.PORTBADDR2
address_b[2] => ram_block1a241.PORTBADDR2
address_b[2] => ram_block1a242.PORTBADDR2
address_b[2] => ram_block1a243.PORTBADDR2
address_b[2] => ram_block1a244.PORTBADDR2
address_b[2] => ram_block1a245.PORTBADDR2
address_b[2] => ram_block1a246.PORTBADDR2
address_b[2] => ram_block1a247.PORTBADDR2
address_b[2] => ram_block1a248.PORTBADDR2
address_b[2] => ram_block1a249.PORTBADDR2
address_b[2] => ram_block1a250.PORTBADDR2
address_b[2] => ram_block1a251.PORTBADDR2
address_b[2] => ram_block1a252.PORTBADDR2
address_b[2] => ram_block1a253.PORTBADDR2
address_b[2] => ram_block1a254.PORTBADDR2
address_b[2] => ram_block1a255.PORTBADDR2
address_b[2] => ram_block1a256.PORTBADDR2
address_b[2] => ram_block1a257.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clock1 => ram_block1a128.CLK1
clock1 => ram_block1a129.CLK1
clock1 => ram_block1a130.CLK1
clock1 => ram_block1a131.CLK1
clock1 => ram_block1a132.CLK1
clock1 => ram_block1a133.CLK1
clock1 => ram_block1a134.CLK1
clock1 => ram_block1a135.CLK1
clock1 => ram_block1a136.CLK1
clock1 => ram_block1a137.CLK1
clock1 => ram_block1a138.CLK1
clock1 => ram_block1a139.CLK1
clock1 => ram_block1a140.CLK1
clock1 => ram_block1a141.CLK1
clock1 => ram_block1a142.CLK1
clock1 => ram_block1a143.CLK1
clock1 => ram_block1a144.CLK1
clock1 => ram_block1a145.CLK1
clock1 => ram_block1a146.CLK1
clock1 => ram_block1a147.CLK1
clock1 => ram_block1a148.CLK1
clock1 => ram_block1a149.CLK1
clock1 => ram_block1a150.CLK1
clock1 => ram_block1a151.CLK1
clock1 => ram_block1a152.CLK1
clock1 => ram_block1a153.CLK1
clock1 => ram_block1a154.CLK1
clock1 => ram_block1a155.CLK1
clock1 => ram_block1a156.CLK1
clock1 => ram_block1a157.CLK1
clock1 => ram_block1a158.CLK1
clock1 => ram_block1a159.CLK1
clock1 => ram_block1a160.CLK1
clock1 => ram_block1a161.CLK1
clock1 => ram_block1a162.CLK1
clock1 => ram_block1a163.CLK1
clock1 => ram_block1a164.CLK1
clock1 => ram_block1a165.CLK1
clock1 => ram_block1a166.CLK1
clock1 => ram_block1a167.CLK1
clock1 => ram_block1a168.CLK1
clock1 => ram_block1a169.CLK1
clock1 => ram_block1a170.CLK1
clock1 => ram_block1a171.CLK1
clock1 => ram_block1a172.CLK1
clock1 => ram_block1a173.CLK1
clock1 => ram_block1a174.CLK1
clock1 => ram_block1a175.CLK1
clock1 => ram_block1a176.CLK1
clock1 => ram_block1a177.CLK1
clock1 => ram_block1a178.CLK1
clock1 => ram_block1a179.CLK1
clock1 => ram_block1a180.CLK1
clock1 => ram_block1a181.CLK1
clock1 => ram_block1a182.CLK1
clock1 => ram_block1a183.CLK1
clock1 => ram_block1a184.CLK1
clock1 => ram_block1a185.CLK1
clock1 => ram_block1a186.CLK1
clock1 => ram_block1a187.CLK1
clock1 => ram_block1a188.CLK1
clock1 => ram_block1a189.CLK1
clock1 => ram_block1a190.CLK1
clock1 => ram_block1a191.CLK1
clock1 => ram_block1a192.CLK1
clock1 => ram_block1a193.CLK1
clock1 => ram_block1a194.CLK1
clock1 => ram_block1a195.CLK1
clock1 => ram_block1a196.CLK1
clock1 => ram_block1a197.CLK1
clock1 => ram_block1a198.CLK1
clock1 => ram_block1a199.CLK1
clock1 => ram_block1a200.CLK1
clock1 => ram_block1a201.CLK1
clock1 => ram_block1a202.CLK1
clock1 => ram_block1a203.CLK1
clock1 => ram_block1a204.CLK1
clock1 => ram_block1a205.CLK1
clock1 => ram_block1a206.CLK1
clock1 => ram_block1a207.CLK1
clock1 => ram_block1a208.CLK1
clock1 => ram_block1a209.CLK1
clock1 => ram_block1a210.CLK1
clock1 => ram_block1a211.CLK1
clock1 => ram_block1a212.CLK1
clock1 => ram_block1a213.CLK1
clock1 => ram_block1a214.CLK1
clock1 => ram_block1a215.CLK1
clock1 => ram_block1a216.CLK1
clock1 => ram_block1a217.CLK1
clock1 => ram_block1a218.CLK1
clock1 => ram_block1a219.CLK1
clock1 => ram_block1a220.CLK1
clock1 => ram_block1a221.CLK1
clock1 => ram_block1a222.CLK1
clock1 => ram_block1a223.CLK1
clock1 => ram_block1a224.CLK1
clock1 => ram_block1a225.CLK1
clock1 => ram_block1a226.CLK1
clock1 => ram_block1a227.CLK1
clock1 => ram_block1a228.CLK1
clock1 => ram_block1a229.CLK1
clock1 => ram_block1a230.CLK1
clock1 => ram_block1a231.CLK1
clock1 => ram_block1a232.CLK1
clock1 => ram_block1a233.CLK1
clock1 => ram_block1a234.CLK1
clock1 => ram_block1a235.CLK1
clock1 => ram_block1a236.CLK1
clock1 => ram_block1a237.CLK1
clock1 => ram_block1a238.CLK1
clock1 => ram_block1a239.CLK1
clock1 => ram_block1a240.CLK1
clock1 => ram_block1a241.CLK1
clock1 => ram_block1a242.CLK1
clock1 => ram_block1a243.CLK1
clock1 => ram_block1a244.CLK1
clock1 => ram_block1a245.CLK1
clock1 => ram_block1a246.CLK1
clock1 => ram_block1a247.CLK1
clock1 => ram_block1a248.CLK1
clock1 => ram_block1a249.CLK1
clock1 => ram_block1a250.CLK1
clock1 => ram_block1a251.CLK1
clock1 => ram_block1a252.CLK1
clock1 => ram_block1a253.CLK1
clock1 => ram_block1a254.CLK1
clock1 => ram_block1a255.CLK1
clock1 => ram_block1a256.CLK1
clock1 => ram_block1a257.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
clocken1 => ram_block1a104.ENA1
clocken1 => ram_block1a105.ENA1
clocken1 => ram_block1a106.ENA1
clocken1 => ram_block1a107.ENA1
clocken1 => ram_block1a108.ENA1
clocken1 => ram_block1a109.ENA1
clocken1 => ram_block1a110.ENA1
clocken1 => ram_block1a111.ENA1
clocken1 => ram_block1a112.ENA1
clocken1 => ram_block1a113.ENA1
clocken1 => ram_block1a114.ENA1
clocken1 => ram_block1a115.ENA1
clocken1 => ram_block1a116.ENA1
clocken1 => ram_block1a117.ENA1
clocken1 => ram_block1a118.ENA1
clocken1 => ram_block1a119.ENA1
clocken1 => ram_block1a120.ENA1
clocken1 => ram_block1a121.ENA1
clocken1 => ram_block1a122.ENA1
clocken1 => ram_block1a123.ENA1
clocken1 => ram_block1a124.ENA1
clocken1 => ram_block1a125.ENA1
clocken1 => ram_block1a126.ENA1
clocken1 => ram_block1a127.ENA1
clocken1 => ram_block1a128.ENA1
clocken1 => ram_block1a129.ENA1
clocken1 => ram_block1a130.ENA1
clocken1 => ram_block1a131.ENA1
clocken1 => ram_block1a132.ENA1
clocken1 => ram_block1a133.ENA1
clocken1 => ram_block1a134.ENA1
clocken1 => ram_block1a135.ENA1
clocken1 => ram_block1a136.ENA1
clocken1 => ram_block1a137.ENA1
clocken1 => ram_block1a138.ENA1
clocken1 => ram_block1a139.ENA1
clocken1 => ram_block1a140.ENA1
clocken1 => ram_block1a141.ENA1
clocken1 => ram_block1a142.ENA1
clocken1 => ram_block1a143.ENA1
clocken1 => ram_block1a144.ENA1
clocken1 => ram_block1a145.ENA1
clocken1 => ram_block1a146.ENA1
clocken1 => ram_block1a147.ENA1
clocken1 => ram_block1a148.ENA1
clocken1 => ram_block1a149.ENA1
clocken1 => ram_block1a150.ENA1
clocken1 => ram_block1a151.ENA1
clocken1 => ram_block1a152.ENA1
clocken1 => ram_block1a153.ENA1
clocken1 => ram_block1a154.ENA1
clocken1 => ram_block1a155.ENA1
clocken1 => ram_block1a156.ENA1
clocken1 => ram_block1a157.ENA1
clocken1 => ram_block1a158.ENA1
clocken1 => ram_block1a159.ENA1
clocken1 => ram_block1a160.ENA1
clocken1 => ram_block1a161.ENA1
clocken1 => ram_block1a162.ENA1
clocken1 => ram_block1a163.ENA1
clocken1 => ram_block1a164.ENA1
clocken1 => ram_block1a165.ENA1
clocken1 => ram_block1a166.ENA1
clocken1 => ram_block1a167.ENA1
clocken1 => ram_block1a168.ENA1
clocken1 => ram_block1a169.ENA1
clocken1 => ram_block1a170.ENA1
clocken1 => ram_block1a171.ENA1
clocken1 => ram_block1a172.ENA1
clocken1 => ram_block1a173.ENA1
clocken1 => ram_block1a174.ENA1
clocken1 => ram_block1a175.ENA1
clocken1 => ram_block1a176.ENA1
clocken1 => ram_block1a177.ENA1
clocken1 => ram_block1a178.ENA1
clocken1 => ram_block1a179.ENA1
clocken1 => ram_block1a180.ENA1
clocken1 => ram_block1a181.ENA1
clocken1 => ram_block1a182.ENA1
clocken1 => ram_block1a183.ENA1
clocken1 => ram_block1a184.ENA1
clocken1 => ram_block1a185.ENA1
clocken1 => ram_block1a186.ENA1
clocken1 => ram_block1a187.ENA1
clocken1 => ram_block1a188.ENA1
clocken1 => ram_block1a189.ENA1
clocken1 => ram_block1a190.ENA1
clocken1 => ram_block1a191.ENA1
clocken1 => ram_block1a192.ENA1
clocken1 => ram_block1a193.ENA1
clocken1 => ram_block1a194.ENA1
clocken1 => ram_block1a195.ENA1
clocken1 => ram_block1a196.ENA1
clocken1 => ram_block1a197.ENA1
clocken1 => ram_block1a198.ENA1
clocken1 => ram_block1a199.ENA1
clocken1 => ram_block1a200.ENA1
clocken1 => ram_block1a201.ENA1
clocken1 => ram_block1a202.ENA1
clocken1 => ram_block1a203.ENA1
clocken1 => ram_block1a204.ENA1
clocken1 => ram_block1a205.ENA1
clocken1 => ram_block1a206.ENA1
clocken1 => ram_block1a207.ENA1
clocken1 => ram_block1a208.ENA1
clocken1 => ram_block1a209.ENA1
clocken1 => ram_block1a210.ENA1
clocken1 => ram_block1a211.ENA1
clocken1 => ram_block1a212.ENA1
clocken1 => ram_block1a213.ENA1
clocken1 => ram_block1a214.ENA1
clocken1 => ram_block1a215.ENA1
clocken1 => ram_block1a216.ENA1
clocken1 => ram_block1a217.ENA1
clocken1 => ram_block1a218.ENA1
clocken1 => ram_block1a219.ENA1
clocken1 => ram_block1a220.ENA1
clocken1 => ram_block1a221.ENA1
clocken1 => ram_block1a222.ENA1
clocken1 => ram_block1a223.ENA1
clocken1 => ram_block1a224.ENA1
clocken1 => ram_block1a225.ENA1
clocken1 => ram_block1a226.ENA1
clocken1 => ram_block1a227.ENA1
clocken1 => ram_block1a228.ENA1
clocken1 => ram_block1a229.ENA1
clocken1 => ram_block1a230.ENA1
clocken1 => ram_block1a231.ENA1
clocken1 => ram_block1a232.ENA1
clocken1 => ram_block1a233.ENA1
clocken1 => ram_block1a234.ENA1
clocken1 => ram_block1a235.ENA1
clocken1 => ram_block1a236.ENA1
clocken1 => ram_block1a237.ENA1
clocken1 => ram_block1a238.ENA1
clocken1 => ram_block1a239.ENA1
clocken1 => ram_block1a240.ENA1
clocken1 => ram_block1a241.ENA1
clocken1 => ram_block1a242.ENA1
clocken1 => ram_block1a243.ENA1
clocken1 => ram_block1a244.ENA1
clocken1 => ram_block1a245.ENA1
clocken1 => ram_block1a246.ENA1
clocken1 => ram_block1a247.ENA1
clocken1 => ram_block1a248.ENA1
clocken1 => ram_block1a249.ENA1
clocken1 => ram_block1a250.ENA1
clocken1 => ram_block1a251.ENA1
clocken1 => ram_block1a252.ENA1
clocken1 => ram_block1a253.ENA1
clocken1 => ram_block1a254.ENA1
clocken1 => ram_block1a255.ENA1
clocken1 => ram_block1a256.ENA1
clocken1 => ram_block1a257.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_a[128] => ram_block1a128.PORTADATAIN
data_a[129] => ram_block1a129.PORTADATAIN
data_a[130] => ram_block1a130.PORTADATAIN
data_a[131] => ram_block1a131.PORTADATAIN
data_a[132] => ram_block1a132.PORTADATAIN
data_a[133] => ram_block1a133.PORTADATAIN
data_a[134] => ram_block1a134.PORTADATAIN
data_a[135] => ram_block1a135.PORTADATAIN
data_a[136] => ram_block1a136.PORTADATAIN
data_a[137] => ram_block1a137.PORTADATAIN
data_a[138] => ram_block1a138.PORTADATAIN
data_a[139] => ram_block1a139.PORTADATAIN
data_a[140] => ram_block1a140.PORTADATAIN
data_a[141] => ram_block1a141.PORTADATAIN
data_a[142] => ram_block1a142.PORTADATAIN
data_a[143] => ram_block1a143.PORTADATAIN
data_a[144] => ram_block1a144.PORTADATAIN
data_a[145] => ram_block1a145.PORTADATAIN
data_a[146] => ram_block1a146.PORTADATAIN
data_a[147] => ram_block1a147.PORTADATAIN
data_a[148] => ram_block1a148.PORTADATAIN
data_a[149] => ram_block1a149.PORTADATAIN
data_a[150] => ram_block1a150.PORTADATAIN
data_a[151] => ram_block1a151.PORTADATAIN
data_a[152] => ram_block1a152.PORTADATAIN
data_a[153] => ram_block1a153.PORTADATAIN
data_a[154] => ram_block1a154.PORTADATAIN
data_a[155] => ram_block1a155.PORTADATAIN
data_a[156] => ram_block1a156.PORTADATAIN
data_a[157] => ram_block1a157.PORTADATAIN
data_a[158] => ram_block1a158.PORTADATAIN
data_a[159] => ram_block1a159.PORTADATAIN
data_a[160] => ram_block1a160.PORTADATAIN
data_a[161] => ram_block1a161.PORTADATAIN
data_a[162] => ram_block1a162.PORTADATAIN
data_a[163] => ram_block1a163.PORTADATAIN
data_a[164] => ram_block1a164.PORTADATAIN
data_a[165] => ram_block1a165.PORTADATAIN
data_a[166] => ram_block1a166.PORTADATAIN
data_a[167] => ram_block1a167.PORTADATAIN
data_a[168] => ram_block1a168.PORTADATAIN
data_a[169] => ram_block1a169.PORTADATAIN
data_a[170] => ram_block1a170.PORTADATAIN
data_a[171] => ram_block1a171.PORTADATAIN
data_a[172] => ram_block1a172.PORTADATAIN
data_a[173] => ram_block1a173.PORTADATAIN
data_a[174] => ram_block1a174.PORTADATAIN
data_a[175] => ram_block1a175.PORTADATAIN
data_a[176] => ram_block1a176.PORTADATAIN
data_a[177] => ram_block1a177.PORTADATAIN
data_a[178] => ram_block1a178.PORTADATAIN
data_a[179] => ram_block1a179.PORTADATAIN
data_a[180] => ram_block1a180.PORTADATAIN
data_a[181] => ram_block1a181.PORTADATAIN
data_a[182] => ram_block1a182.PORTADATAIN
data_a[183] => ram_block1a183.PORTADATAIN
data_a[184] => ram_block1a184.PORTADATAIN
data_a[185] => ram_block1a185.PORTADATAIN
data_a[186] => ram_block1a186.PORTADATAIN
data_a[187] => ram_block1a187.PORTADATAIN
data_a[188] => ram_block1a188.PORTADATAIN
data_a[189] => ram_block1a189.PORTADATAIN
data_a[190] => ram_block1a190.PORTADATAIN
data_a[191] => ram_block1a191.PORTADATAIN
data_a[192] => ram_block1a192.PORTADATAIN
data_a[193] => ram_block1a193.PORTADATAIN
data_a[194] => ram_block1a194.PORTADATAIN
data_a[195] => ram_block1a195.PORTADATAIN
data_a[196] => ram_block1a196.PORTADATAIN
data_a[197] => ram_block1a197.PORTADATAIN
data_a[198] => ram_block1a198.PORTADATAIN
data_a[199] => ram_block1a199.PORTADATAIN
data_a[200] => ram_block1a200.PORTADATAIN
data_a[201] => ram_block1a201.PORTADATAIN
data_a[202] => ram_block1a202.PORTADATAIN
data_a[203] => ram_block1a203.PORTADATAIN
data_a[204] => ram_block1a204.PORTADATAIN
data_a[205] => ram_block1a205.PORTADATAIN
data_a[206] => ram_block1a206.PORTADATAIN
data_a[207] => ram_block1a207.PORTADATAIN
data_a[208] => ram_block1a208.PORTADATAIN
data_a[209] => ram_block1a209.PORTADATAIN
data_a[210] => ram_block1a210.PORTADATAIN
data_a[211] => ram_block1a211.PORTADATAIN
data_a[212] => ram_block1a212.PORTADATAIN
data_a[213] => ram_block1a213.PORTADATAIN
data_a[214] => ram_block1a214.PORTADATAIN
data_a[215] => ram_block1a215.PORTADATAIN
data_a[216] => ram_block1a216.PORTADATAIN
data_a[217] => ram_block1a217.PORTADATAIN
data_a[218] => ram_block1a218.PORTADATAIN
data_a[219] => ram_block1a219.PORTADATAIN
data_a[220] => ram_block1a220.PORTADATAIN
data_a[221] => ram_block1a221.PORTADATAIN
data_a[222] => ram_block1a222.PORTADATAIN
data_a[223] => ram_block1a223.PORTADATAIN
data_a[224] => ram_block1a224.PORTADATAIN
data_a[225] => ram_block1a225.PORTADATAIN
data_a[226] => ram_block1a226.PORTADATAIN
data_a[227] => ram_block1a227.PORTADATAIN
data_a[228] => ram_block1a228.PORTADATAIN
data_a[229] => ram_block1a229.PORTADATAIN
data_a[230] => ram_block1a230.PORTADATAIN
data_a[231] => ram_block1a231.PORTADATAIN
data_a[232] => ram_block1a232.PORTADATAIN
data_a[233] => ram_block1a233.PORTADATAIN
data_a[234] => ram_block1a234.PORTADATAIN
data_a[235] => ram_block1a235.PORTADATAIN
data_a[236] => ram_block1a236.PORTADATAIN
data_a[237] => ram_block1a237.PORTADATAIN
data_a[238] => ram_block1a238.PORTADATAIN
data_a[239] => ram_block1a239.PORTADATAIN
data_a[240] => ram_block1a240.PORTADATAIN
data_a[241] => ram_block1a241.PORTADATAIN
data_a[242] => ram_block1a242.PORTADATAIN
data_a[243] => ram_block1a243.PORTADATAIN
data_a[244] => ram_block1a244.PORTADATAIN
data_a[245] => ram_block1a245.PORTADATAIN
data_a[246] => ram_block1a246.PORTADATAIN
data_a[247] => ram_block1a247.PORTADATAIN
data_a[248] => ram_block1a248.PORTADATAIN
data_a[249] => ram_block1a249.PORTADATAIN
data_a[250] => ram_block1a250.PORTADATAIN
data_a[251] => ram_block1a251.PORTADATAIN
data_a[252] => ram_block1a252.PORTADATAIN
data_a[253] => ram_block1a253.PORTADATAIN
data_a[254] => ram_block1a254.PORTADATAIN
data_a[255] => ram_block1a255.PORTADATAIN
data_a[256] => ram_block1a256.PORTADATAIN
data_a[257] => ram_block1a257.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
q_b[128] <= ram_block1a128.PORTBDATAOUT
q_b[129] <= ram_block1a129.PORTBDATAOUT
q_b[130] <= ram_block1a130.PORTBDATAOUT
q_b[131] <= ram_block1a131.PORTBDATAOUT
q_b[132] <= ram_block1a132.PORTBDATAOUT
q_b[133] <= ram_block1a133.PORTBDATAOUT
q_b[134] <= ram_block1a134.PORTBDATAOUT
q_b[135] <= ram_block1a135.PORTBDATAOUT
q_b[136] <= ram_block1a136.PORTBDATAOUT
q_b[137] <= ram_block1a137.PORTBDATAOUT
q_b[138] <= ram_block1a138.PORTBDATAOUT
q_b[139] <= ram_block1a139.PORTBDATAOUT
q_b[140] <= ram_block1a140.PORTBDATAOUT
q_b[141] <= ram_block1a141.PORTBDATAOUT
q_b[142] <= ram_block1a142.PORTBDATAOUT
q_b[143] <= ram_block1a143.PORTBDATAOUT
q_b[144] <= ram_block1a144.PORTBDATAOUT
q_b[145] <= ram_block1a145.PORTBDATAOUT
q_b[146] <= ram_block1a146.PORTBDATAOUT
q_b[147] <= ram_block1a147.PORTBDATAOUT
q_b[148] <= ram_block1a148.PORTBDATAOUT
q_b[149] <= ram_block1a149.PORTBDATAOUT
q_b[150] <= ram_block1a150.PORTBDATAOUT
q_b[151] <= ram_block1a151.PORTBDATAOUT
q_b[152] <= ram_block1a152.PORTBDATAOUT
q_b[153] <= ram_block1a153.PORTBDATAOUT
q_b[154] <= ram_block1a154.PORTBDATAOUT
q_b[155] <= ram_block1a155.PORTBDATAOUT
q_b[156] <= ram_block1a156.PORTBDATAOUT
q_b[157] <= ram_block1a157.PORTBDATAOUT
q_b[158] <= ram_block1a158.PORTBDATAOUT
q_b[159] <= ram_block1a159.PORTBDATAOUT
q_b[160] <= ram_block1a160.PORTBDATAOUT
q_b[161] <= ram_block1a161.PORTBDATAOUT
q_b[162] <= ram_block1a162.PORTBDATAOUT
q_b[163] <= ram_block1a163.PORTBDATAOUT
q_b[164] <= ram_block1a164.PORTBDATAOUT
q_b[165] <= ram_block1a165.PORTBDATAOUT
q_b[166] <= ram_block1a166.PORTBDATAOUT
q_b[167] <= ram_block1a167.PORTBDATAOUT
q_b[168] <= ram_block1a168.PORTBDATAOUT
q_b[169] <= ram_block1a169.PORTBDATAOUT
q_b[170] <= ram_block1a170.PORTBDATAOUT
q_b[171] <= ram_block1a171.PORTBDATAOUT
q_b[172] <= ram_block1a172.PORTBDATAOUT
q_b[173] <= ram_block1a173.PORTBDATAOUT
q_b[174] <= ram_block1a174.PORTBDATAOUT
q_b[175] <= ram_block1a175.PORTBDATAOUT
q_b[176] <= ram_block1a176.PORTBDATAOUT
q_b[177] <= ram_block1a177.PORTBDATAOUT
q_b[178] <= ram_block1a178.PORTBDATAOUT
q_b[179] <= ram_block1a179.PORTBDATAOUT
q_b[180] <= ram_block1a180.PORTBDATAOUT
q_b[181] <= ram_block1a181.PORTBDATAOUT
q_b[182] <= ram_block1a182.PORTBDATAOUT
q_b[183] <= ram_block1a183.PORTBDATAOUT
q_b[184] <= ram_block1a184.PORTBDATAOUT
q_b[185] <= ram_block1a185.PORTBDATAOUT
q_b[186] <= ram_block1a186.PORTBDATAOUT
q_b[187] <= ram_block1a187.PORTBDATAOUT
q_b[188] <= ram_block1a188.PORTBDATAOUT
q_b[189] <= ram_block1a189.PORTBDATAOUT
q_b[190] <= ram_block1a190.PORTBDATAOUT
q_b[191] <= ram_block1a191.PORTBDATAOUT
q_b[192] <= ram_block1a192.PORTBDATAOUT
q_b[193] <= ram_block1a193.PORTBDATAOUT
q_b[194] <= ram_block1a194.PORTBDATAOUT
q_b[195] <= ram_block1a195.PORTBDATAOUT
q_b[196] <= ram_block1a196.PORTBDATAOUT
q_b[197] <= ram_block1a197.PORTBDATAOUT
q_b[198] <= ram_block1a198.PORTBDATAOUT
q_b[199] <= ram_block1a199.PORTBDATAOUT
q_b[200] <= ram_block1a200.PORTBDATAOUT
q_b[201] <= ram_block1a201.PORTBDATAOUT
q_b[202] <= ram_block1a202.PORTBDATAOUT
q_b[203] <= ram_block1a203.PORTBDATAOUT
q_b[204] <= ram_block1a204.PORTBDATAOUT
q_b[205] <= ram_block1a205.PORTBDATAOUT
q_b[206] <= ram_block1a206.PORTBDATAOUT
q_b[207] <= ram_block1a207.PORTBDATAOUT
q_b[208] <= ram_block1a208.PORTBDATAOUT
q_b[209] <= ram_block1a209.PORTBDATAOUT
q_b[210] <= ram_block1a210.PORTBDATAOUT
q_b[211] <= ram_block1a211.PORTBDATAOUT
q_b[212] <= ram_block1a212.PORTBDATAOUT
q_b[213] <= ram_block1a213.PORTBDATAOUT
q_b[214] <= ram_block1a214.PORTBDATAOUT
q_b[215] <= ram_block1a215.PORTBDATAOUT
q_b[216] <= ram_block1a216.PORTBDATAOUT
q_b[217] <= ram_block1a217.PORTBDATAOUT
q_b[218] <= ram_block1a218.PORTBDATAOUT
q_b[219] <= ram_block1a219.PORTBDATAOUT
q_b[220] <= ram_block1a220.PORTBDATAOUT
q_b[221] <= ram_block1a221.PORTBDATAOUT
q_b[222] <= ram_block1a222.PORTBDATAOUT
q_b[223] <= ram_block1a223.PORTBDATAOUT
q_b[224] <= ram_block1a224.PORTBDATAOUT
q_b[225] <= ram_block1a225.PORTBDATAOUT
q_b[226] <= ram_block1a226.PORTBDATAOUT
q_b[227] <= ram_block1a227.PORTBDATAOUT
q_b[228] <= ram_block1a228.PORTBDATAOUT
q_b[229] <= ram_block1a229.PORTBDATAOUT
q_b[230] <= ram_block1a230.PORTBDATAOUT
q_b[231] <= ram_block1a231.PORTBDATAOUT
q_b[232] <= ram_block1a232.PORTBDATAOUT
q_b[233] <= ram_block1a233.PORTBDATAOUT
q_b[234] <= ram_block1a234.PORTBDATAOUT
q_b[235] <= ram_block1a235.PORTBDATAOUT
q_b[236] <= ram_block1a236.PORTBDATAOUT
q_b[237] <= ram_block1a237.PORTBDATAOUT
q_b[238] <= ram_block1a238.PORTBDATAOUT
q_b[239] <= ram_block1a239.PORTBDATAOUT
q_b[240] <= ram_block1a240.PORTBDATAOUT
q_b[241] <= ram_block1a241.PORTBDATAOUT
q_b[242] <= ram_block1a242.PORTBDATAOUT
q_b[243] <= ram_block1a243.PORTBDATAOUT
q_b[244] <= ram_block1a244.PORTBDATAOUT
q_b[245] <= ram_block1a245.PORTBDATAOUT
q_b[246] <= ram_block1a246.PORTBDATAOUT
q_b[247] <= ram_block1a247.PORTBDATAOUT
q_b[248] <= ram_block1a248.PORTBDATAOUT
q_b[249] <= ram_block1a249.PORTBDATAOUT
q_b[250] <= ram_block1a250.PORTBDATAOUT
q_b[251] <= ram_block1a251.PORTBDATAOUT
q_b[252] <= ram_block1a252.PORTBDATAOUT
q_b[253] <= ram_block1a253.PORTBDATAOUT
q_b[254] <= ram_block1a254.PORTBDATAOUT
q_b[255] <= ram_block1a255.PORTBDATAOUT
q_b[256] <= ram_block1a256.PORTBDATAOUT
q_b[257] <= ram_block1a257.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a128.PORTAWE
wren_a => ram_block1a129.PORTAWE
wren_a => ram_block1a130.PORTAWE
wren_a => ram_block1a131.PORTAWE
wren_a => ram_block1a132.PORTAWE
wren_a => ram_block1a133.PORTAWE
wren_a => ram_block1a134.PORTAWE
wren_a => ram_block1a135.PORTAWE
wren_a => ram_block1a136.PORTAWE
wren_a => ram_block1a137.PORTAWE
wren_a => ram_block1a138.PORTAWE
wren_a => ram_block1a139.PORTAWE
wren_a => ram_block1a140.PORTAWE
wren_a => ram_block1a141.PORTAWE
wren_a => ram_block1a142.PORTAWE
wren_a => ram_block1a143.PORTAWE
wren_a => ram_block1a144.PORTAWE
wren_a => ram_block1a145.PORTAWE
wren_a => ram_block1a146.PORTAWE
wren_a => ram_block1a147.PORTAWE
wren_a => ram_block1a148.PORTAWE
wren_a => ram_block1a149.PORTAWE
wren_a => ram_block1a150.PORTAWE
wren_a => ram_block1a151.PORTAWE
wren_a => ram_block1a152.PORTAWE
wren_a => ram_block1a153.PORTAWE
wren_a => ram_block1a154.PORTAWE
wren_a => ram_block1a155.PORTAWE
wren_a => ram_block1a156.PORTAWE
wren_a => ram_block1a157.PORTAWE
wren_a => ram_block1a158.PORTAWE
wren_a => ram_block1a159.PORTAWE
wren_a => ram_block1a160.PORTAWE
wren_a => ram_block1a161.PORTAWE
wren_a => ram_block1a162.PORTAWE
wren_a => ram_block1a163.PORTAWE
wren_a => ram_block1a164.PORTAWE
wren_a => ram_block1a165.PORTAWE
wren_a => ram_block1a166.PORTAWE
wren_a => ram_block1a167.PORTAWE
wren_a => ram_block1a168.PORTAWE
wren_a => ram_block1a169.PORTAWE
wren_a => ram_block1a170.PORTAWE
wren_a => ram_block1a171.PORTAWE
wren_a => ram_block1a172.PORTAWE
wren_a => ram_block1a173.PORTAWE
wren_a => ram_block1a174.PORTAWE
wren_a => ram_block1a175.PORTAWE
wren_a => ram_block1a176.PORTAWE
wren_a => ram_block1a177.PORTAWE
wren_a => ram_block1a178.PORTAWE
wren_a => ram_block1a179.PORTAWE
wren_a => ram_block1a180.PORTAWE
wren_a => ram_block1a181.PORTAWE
wren_a => ram_block1a182.PORTAWE
wren_a => ram_block1a183.PORTAWE
wren_a => ram_block1a184.PORTAWE
wren_a => ram_block1a185.PORTAWE
wren_a => ram_block1a186.PORTAWE
wren_a => ram_block1a187.PORTAWE
wren_a => ram_block1a188.PORTAWE
wren_a => ram_block1a189.PORTAWE
wren_a => ram_block1a190.PORTAWE
wren_a => ram_block1a191.PORTAWE
wren_a => ram_block1a192.PORTAWE
wren_a => ram_block1a193.PORTAWE
wren_a => ram_block1a194.PORTAWE
wren_a => ram_block1a195.PORTAWE
wren_a => ram_block1a196.PORTAWE
wren_a => ram_block1a197.PORTAWE
wren_a => ram_block1a198.PORTAWE
wren_a => ram_block1a199.PORTAWE
wren_a => ram_block1a200.PORTAWE
wren_a => ram_block1a201.PORTAWE
wren_a => ram_block1a202.PORTAWE
wren_a => ram_block1a203.PORTAWE
wren_a => ram_block1a204.PORTAWE
wren_a => ram_block1a205.PORTAWE
wren_a => ram_block1a206.PORTAWE
wren_a => ram_block1a207.PORTAWE
wren_a => ram_block1a208.PORTAWE
wren_a => ram_block1a209.PORTAWE
wren_a => ram_block1a210.PORTAWE
wren_a => ram_block1a211.PORTAWE
wren_a => ram_block1a212.PORTAWE
wren_a => ram_block1a213.PORTAWE
wren_a => ram_block1a214.PORTAWE
wren_a => ram_block1a215.PORTAWE
wren_a => ram_block1a216.PORTAWE
wren_a => ram_block1a217.PORTAWE
wren_a => ram_block1a218.PORTAWE
wren_a => ram_block1a219.PORTAWE
wren_a => ram_block1a220.PORTAWE
wren_a => ram_block1a221.PORTAWE
wren_a => ram_block1a222.PORTAWE
wren_a => ram_block1a223.PORTAWE
wren_a => ram_block1a224.PORTAWE
wren_a => ram_block1a225.PORTAWE
wren_a => ram_block1a226.PORTAWE
wren_a => ram_block1a227.PORTAWE
wren_a => ram_block1a228.PORTAWE
wren_a => ram_block1a229.PORTAWE
wren_a => ram_block1a230.PORTAWE
wren_a => ram_block1a231.PORTAWE
wren_a => ram_block1a232.PORTAWE
wren_a => ram_block1a233.PORTAWE
wren_a => ram_block1a234.PORTAWE
wren_a => ram_block1a235.PORTAWE
wren_a => ram_block1a236.PORTAWE
wren_a => ram_block1a237.PORTAWE
wren_a => ram_block1a238.PORTAWE
wren_a => ram_block1a239.PORTAWE
wren_a => ram_block1a240.PORTAWE
wren_a => ram_block1a241.PORTAWE
wren_a => ram_block1a242.PORTAWE
wren_a => ram_block1a243.PORTAWE
wren_a => ram_block1a244.PORTAWE
wren_a => ram_block1a245.PORTAWE
wren_a => ram_block1a246.PORTAWE
wren_a => ram_block1a247.PORTAWE
wren_a => ram_block1a248.PORTAWE
wren_a => ram_block1a249.PORTAWE
wren_a => ram_block1a250.PORTAWE
wren_a => ram_block1a251.PORTAWE
wren_a => ram_block1a252.PORTAWE
wren_a => ram_block1a253.PORTAWE
wren_a => ram_block1a254.PORTAWE
wren_a => ram_block1a255.PORTAWE
wren_a => ram_block1a256.PORTAWE
wren_a => ram_block1a257.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data[8] => scfifo:source_FIFO.data[8]
data[9] => scfifo:source_FIFO.data[9]
data[10] => scfifo:source_FIFO.data[10]
data[11] => scfifo:source_FIFO.data[11]
data[12] => scfifo:source_FIFO.data[12]
data[13] => scfifo:source_FIFO.data[13]
data[14] => scfifo:source_FIFO.data[14]
data[15] => scfifo:source_FIFO.data[15]
data_count[0] => scfifo:source_FIFO.data[16]
data_count[1] => scfifo:source_FIFO.data[17]
data_count[2] => scfifo:source_FIFO.data[18]
data_count[3] => scfifo:source_FIFO.data[19]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_data[8] <= scfifo:source_FIFO.q[8]
at_source_data[9] <= scfifo:source_FIFO.q[9]
at_source_data[10] <= scfifo:source_FIFO.q[10]
at_source_data[11] <= scfifo:source_FIFO.q[11]
at_source_data[12] <= scfifo:source_FIFO.q[12]
at_source_data[13] <= scfifo:source_FIFO.q[13]
at_source_data[14] <= scfifo:source_FIFO.q[14]
at_source_data[15] <= scfifo:source_FIFO.q[15]
at_source_channel[0] <= scfifo:source_FIFO.q[16]
at_source_channel[1] <= scfifo:source_FIFO.q[17]
at_source_channel[2] <= scfifo:source_FIFO.q[18]
at_source_channel[3] <= scfifo:source_FIFO.q[19]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= <GND>
at_source_eop <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO
data[0] => scfifo_6i71:auto_generated.data[0]
data[1] => scfifo_6i71:auto_generated.data[1]
data[2] => scfifo_6i71:auto_generated.data[2]
data[3] => scfifo_6i71:auto_generated.data[3]
data[4] => scfifo_6i71:auto_generated.data[4]
data[5] => scfifo_6i71:auto_generated.data[5]
data[6] => scfifo_6i71:auto_generated.data[6]
data[7] => scfifo_6i71:auto_generated.data[7]
data[8] => scfifo_6i71:auto_generated.data[8]
data[9] => scfifo_6i71:auto_generated.data[9]
data[10] => scfifo_6i71:auto_generated.data[10]
data[11] => scfifo_6i71:auto_generated.data[11]
data[12] => scfifo_6i71:auto_generated.data[12]
data[13] => scfifo_6i71:auto_generated.data[13]
data[14] => scfifo_6i71:auto_generated.data[14]
data[15] => scfifo_6i71:auto_generated.data[15]
data[16] => scfifo_6i71:auto_generated.data[16]
data[17] => scfifo_6i71:auto_generated.data[17]
data[18] => scfifo_6i71:auto_generated.data[18]
data[19] => scfifo_6i71:auto_generated.data[19]
q[0] <= scfifo_6i71:auto_generated.q[0]
q[1] <= scfifo_6i71:auto_generated.q[1]
q[2] <= scfifo_6i71:auto_generated.q[2]
q[3] <= scfifo_6i71:auto_generated.q[3]
q[4] <= scfifo_6i71:auto_generated.q[4]
q[5] <= scfifo_6i71:auto_generated.q[5]
q[6] <= scfifo_6i71:auto_generated.q[6]
q[7] <= scfifo_6i71:auto_generated.q[7]
q[8] <= scfifo_6i71:auto_generated.q[8]
q[9] <= scfifo_6i71:auto_generated.q[9]
q[10] <= scfifo_6i71:auto_generated.q[10]
q[11] <= scfifo_6i71:auto_generated.q[11]
q[12] <= scfifo_6i71:auto_generated.q[12]
q[13] <= scfifo_6i71:auto_generated.q[13]
q[14] <= scfifo_6i71:auto_generated.q[14]
q[15] <= scfifo_6i71:auto_generated.q[15]
q[16] <= scfifo_6i71:auto_generated.q[16]
q[17] <= scfifo_6i71:auto_generated.q[17]
q[18] <= scfifo_6i71:auto_generated.q[18]
q[19] <= scfifo_6i71:auto_generated.q[19]
wrreq => scfifo_6i71:auto_generated.wrreq
rdreq => scfifo_6i71:auto_generated.rdreq
clock => scfifo_6i71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6i71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_6i71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_6i71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_3qv:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_3qv:dpfifo.data[0]
data[1] => a_dpfifo_3qv:dpfifo.data[1]
data[2] => a_dpfifo_3qv:dpfifo.data[2]
data[3] => a_dpfifo_3qv:dpfifo.data[3]
data[4] => a_dpfifo_3qv:dpfifo.data[4]
data[5] => a_dpfifo_3qv:dpfifo.data[5]
data[6] => a_dpfifo_3qv:dpfifo.data[6]
data[7] => a_dpfifo_3qv:dpfifo.data[7]
data[8] => a_dpfifo_3qv:dpfifo.data[8]
data[9] => a_dpfifo_3qv:dpfifo.data[9]
data[10] => a_dpfifo_3qv:dpfifo.data[10]
data[11] => a_dpfifo_3qv:dpfifo.data[11]
data[12] => a_dpfifo_3qv:dpfifo.data[12]
data[13] => a_dpfifo_3qv:dpfifo.data[13]
data[14] => a_dpfifo_3qv:dpfifo.data[14]
data[15] => a_dpfifo_3qv:dpfifo.data[15]
data[16] => a_dpfifo_3qv:dpfifo.data[16]
data[17] => a_dpfifo_3qv:dpfifo.data[17]
data[18] => a_dpfifo_3qv:dpfifo.data[18]
data[19] => a_dpfifo_3qv:dpfifo.data[19]
empty <= a_dpfifo_3qv:dpfifo.empty
q[0] <= a_dpfifo_3qv:dpfifo.q[0]
q[1] <= a_dpfifo_3qv:dpfifo.q[1]
q[2] <= a_dpfifo_3qv:dpfifo.q[2]
q[3] <= a_dpfifo_3qv:dpfifo.q[3]
q[4] <= a_dpfifo_3qv:dpfifo.q[4]
q[5] <= a_dpfifo_3qv:dpfifo.q[5]
q[6] <= a_dpfifo_3qv:dpfifo.q[6]
q[7] <= a_dpfifo_3qv:dpfifo.q[7]
q[8] <= a_dpfifo_3qv:dpfifo.q[8]
q[9] <= a_dpfifo_3qv:dpfifo.q[9]
q[10] <= a_dpfifo_3qv:dpfifo.q[10]
q[11] <= a_dpfifo_3qv:dpfifo.q[11]
q[12] <= a_dpfifo_3qv:dpfifo.q[12]
q[13] <= a_dpfifo_3qv:dpfifo.q[13]
q[14] <= a_dpfifo_3qv:dpfifo.q[14]
q[15] <= a_dpfifo_3qv:dpfifo.q[15]
q[16] <= a_dpfifo_3qv:dpfifo.q[16]
q[17] <= a_dpfifo_3qv:dpfifo.q[17]
q[18] <= a_dpfifo_3qv:dpfifo.q[18]
q[19] <= a_dpfifo_3qv:dpfifo.q[19]
rdreq => a_dpfifo_3qv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_3qv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_3qv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo
clock => altsyncram_5ah1:FIFOram.clock0
clock => altsyncram_5ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_5ah1:FIFOram.data_a[0]
data[1] => altsyncram_5ah1:FIFOram.data_a[1]
data[2] => altsyncram_5ah1:FIFOram.data_a[2]
data[3] => altsyncram_5ah1:FIFOram.data_a[3]
data[4] => altsyncram_5ah1:FIFOram.data_a[4]
data[5] => altsyncram_5ah1:FIFOram.data_a[5]
data[6] => altsyncram_5ah1:FIFOram.data_a[6]
data[7] => altsyncram_5ah1:FIFOram.data_a[7]
data[8] => altsyncram_5ah1:FIFOram.data_a[8]
data[9] => altsyncram_5ah1:FIFOram.data_a[9]
data[10] => altsyncram_5ah1:FIFOram.data_a[10]
data[11] => altsyncram_5ah1:FIFOram.data_a[11]
data[12] => altsyncram_5ah1:FIFOram.data_a[12]
data[13] => altsyncram_5ah1:FIFOram.data_a[13]
data[14] => altsyncram_5ah1:FIFOram.data_a[14]
data[15] => altsyncram_5ah1:FIFOram.data_a[15]
data[16] => altsyncram_5ah1:FIFOram.data_a[16]
data[17] => altsyncram_5ah1:FIFOram.data_a[17]
data[18] => altsyncram_5ah1:FIFOram.data_a[18]
data[19] => altsyncram_5ah1:FIFOram.data_a[19]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5ah1:FIFOram.q_b[0]
q[1] <= altsyncram_5ah1:FIFOram.q_b[1]
q[2] <= altsyncram_5ah1:FIFOram.q_b[2]
q[3] <= altsyncram_5ah1:FIFOram.q_b[3]
q[4] <= altsyncram_5ah1:FIFOram.q_b[4]
q[5] <= altsyncram_5ah1:FIFOram.q_b[5]
q[6] <= altsyncram_5ah1:FIFOram.q_b[6]
q[7] <= altsyncram_5ah1:FIFOram.q_b[7]
q[8] <= altsyncram_5ah1:FIFOram.q_b[8]
q[9] <= altsyncram_5ah1:FIFOram.q_b[9]
q[10] <= altsyncram_5ah1:FIFOram.q_b[10]
q[11] <= altsyncram_5ah1:FIFOram.q_b[11]
q[12] <= altsyncram_5ah1:FIFOram.q_b[12]
q[13] <= altsyncram_5ah1:FIFOram.q_b[13]
q[14] <= altsyncram_5ah1:FIFOram.q_b[14]
q[15] <= altsyncram_5ah1:FIFOram.q_b[15]
q[16] <= altsyncram_5ah1:FIFOram.q_b[16]
q[17] <= altsyncram_5ah1:FIFOram.q_b[17]
q[18] <= altsyncram_5ah1:FIFOram.q_b[18]
q[19] <= altsyncram_5ah1:FIFOram.q_b[19]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul
clk => clk.IN51
reset => reset.IN51
ena => ena.IN17
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
rate[6] => ~NO_FANOUT~
rate[7] => ~NO_FANOUT~
rate[8] => ~NO_FANOUT~
rate[9] => ~NO_FANOUT~
din[0][0] => ~NO_FANOUT~
din[0][1] => ~NO_FANOUT~
din[0][2] => ~NO_FANOUT~
din[0][3] => ~NO_FANOUT~
din[0][4] => integrator[0].integrator_inner[0].din_temp[0].IN1
din[0][5] => integrator[0].integrator_inner[0].din_temp[1].IN1
din[0][6] => integrator[0].integrator_inner[0].din_temp[2].IN1
din[0][7] => integrator[0].integrator_inner[0].din_temp[3].IN1
din[0][8] => integrator[0].integrator_inner[0].din_temp[4].IN1
din[0][9] => integrator[0].integrator_inner[0].din_temp[5].IN1
din[0][10] => integrator[0].integrator_inner[0].din_temp[6].IN1
din[0][11] => integrator[0].integrator_inner[0].din_temp[7].IN1
din[0][12] => integrator[0].integrator_inner[0].din_temp[8].IN1
din[0][13] => integrator[0].integrator_inner[0].din_temp[9].IN1
din[0][14] => integrator[0].integrator_inner[0].din_temp[10].IN1
din[0][15] => integrator[0].integrator_inner[0].din_temp[11].IN11
din[1][0] => ~NO_FANOUT~
din[1][1] => ~NO_FANOUT~
din[1][2] => ~NO_FANOUT~
din[1][3] => ~NO_FANOUT~
din[1][4] => integrator[1].integrator_inner[0].din_temp[0].IN1
din[1][5] => integrator[1].integrator_inner[0].din_temp[1].IN1
din[1][6] => integrator[1].integrator_inner[0].din_temp[2].IN1
din[1][7] => integrator[1].integrator_inner[0].din_temp[3].IN1
din[1][8] => integrator[1].integrator_inner[0].din_temp[4].IN1
din[1][9] => integrator[1].integrator_inner[0].din_temp[5].IN1
din[1][10] => integrator[1].integrator_inner[0].din_temp[6].IN1
din[1][11] => integrator[1].integrator_inner[0].din_temp[7].IN1
din[1][12] => integrator[1].integrator_inner[0].din_temp[8].IN1
din[1][13] => integrator[1].integrator_inner[0].din_temp[9].IN1
din[1][14] => integrator[1].integrator_inner[0].din_temp[10].IN1
din[1][15] => integrator[1].integrator_inner[0].din_temp[11].IN11
din[2][0] => ~NO_FANOUT~
din[2][1] => ~NO_FANOUT~
din[2][2] => ~NO_FANOUT~
din[2][3] => ~NO_FANOUT~
din[2][4] => integrator[2].integrator_inner[0].din_temp[0].IN1
din[2][5] => integrator[2].integrator_inner[0].din_temp[1].IN1
din[2][6] => integrator[2].integrator_inner[0].din_temp[2].IN1
din[2][7] => integrator[2].integrator_inner[0].din_temp[3].IN1
din[2][8] => integrator[2].integrator_inner[0].din_temp[4].IN1
din[2][9] => integrator[2].integrator_inner[0].din_temp[5].IN1
din[2][10] => integrator[2].integrator_inner[0].din_temp[6].IN1
din[2][11] => integrator[2].integrator_inner[0].din_temp[7].IN1
din[2][12] => integrator[2].integrator_inner[0].din_temp[8].IN1
din[2][13] => integrator[2].integrator_inner[0].din_temp[9].IN1
din[2][14] => integrator[2].integrator_inner[0].din_temp[10].IN1
din[2][15] => integrator[2].integrator_inner[0].din_temp[11].IN11
din[3][0] => ~NO_FANOUT~
din[3][1] => ~NO_FANOUT~
din[3][2] => ~NO_FANOUT~
din[3][3] => ~NO_FANOUT~
din[3][4] => integrator[3].integrator_inner[0].din_temp[0].IN1
din[3][5] => integrator[3].integrator_inner[0].din_temp[1].IN1
din[3][6] => integrator[3].integrator_inner[0].din_temp[2].IN1
din[3][7] => integrator[3].integrator_inner[0].din_temp[3].IN1
din[3][8] => integrator[3].integrator_inner[0].din_temp[4].IN1
din[3][9] => integrator[3].integrator_inner[0].din_temp[5].IN1
din[3][10] => integrator[3].integrator_inner[0].din_temp[6].IN1
din[3][11] => integrator[3].integrator_inner[0].din_temp[7].IN1
din[3][12] => integrator[3].integrator_inner[0].din_temp[8].IN1
din[3][13] => integrator[3].integrator_inner[0].din_temp[9].IN1
din[3][14] => integrator[3].integrator_inner[0].din_temp[10].IN1
din[3][15] => integrator[3].integrator_inner[0].din_temp[11].IN11
din[4][0] => ~NO_FANOUT~
din[4][1] => ~NO_FANOUT~
din[4][2] => ~NO_FANOUT~
din[4][3] => ~NO_FANOUT~
din[4][4] => integrator[4].integrator_inner[0].din_temp[0].IN1
din[4][5] => integrator[4].integrator_inner[0].din_temp[1].IN1
din[4][6] => integrator[4].integrator_inner[0].din_temp[2].IN1
din[4][7] => integrator[4].integrator_inner[0].din_temp[3].IN1
din[4][8] => integrator[4].integrator_inner[0].din_temp[4].IN1
din[4][9] => integrator[4].integrator_inner[0].din_temp[5].IN1
din[4][10] => integrator[4].integrator_inner[0].din_temp[6].IN1
din[4][11] => integrator[4].integrator_inner[0].din_temp[7].IN1
din[4][12] => integrator[4].integrator_inner[0].din_temp[8].IN1
din[4][13] => integrator[4].integrator_inner[0].din_temp[9].IN1
din[4][14] => integrator[4].integrator_inner[0].din_temp[10].IN1
din[4][15] => integrator[4].integrator_inner[0].din_temp[11].IN11
din[5][0] => ~NO_FANOUT~
din[5][1] => ~NO_FANOUT~
din[5][2] => ~NO_FANOUT~
din[5][3] => ~NO_FANOUT~
din[5][4] => integrator[5].integrator_inner[0].din_temp[0].IN1
din[5][5] => integrator[5].integrator_inner[0].din_temp[1].IN1
din[5][6] => integrator[5].integrator_inner[0].din_temp[2].IN1
din[5][7] => integrator[5].integrator_inner[0].din_temp[3].IN1
din[5][8] => integrator[5].integrator_inner[0].din_temp[4].IN1
din[5][9] => integrator[5].integrator_inner[0].din_temp[5].IN1
din[5][10] => integrator[5].integrator_inner[0].din_temp[6].IN1
din[5][11] => integrator[5].integrator_inner[0].din_temp[7].IN1
din[5][12] => integrator[5].integrator_inner[0].din_temp[8].IN1
din[5][13] => integrator[5].integrator_inner[0].din_temp[9].IN1
din[5][14] => integrator[5].integrator_inner[0].din_temp[10].IN1
din[5][15] => integrator[5].integrator_inner[0].din_temp[11].IN11
din[6][0] => ~NO_FANOUT~
din[6][1] => ~NO_FANOUT~
din[6][2] => ~NO_FANOUT~
din[6][3] => ~NO_FANOUT~
din[6][4] => integrator[6].integrator_inner[0].din_temp[0].IN1
din[6][5] => integrator[6].integrator_inner[0].din_temp[1].IN1
din[6][6] => integrator[6].integrator_inner[0].din_temp[2].IN1
din[6][7] => integrator[6].integrator_inner[0].din_temp[3].IN1
din[6][8] => integrator[6].integrator_inner[0].din_temp[4].IN1
din[6][9] => integrator[6].integrator_inner[0].din_temp[5].IN1
din[6][10] => integrator[6].integrator_inner[0].din_temp[6].IN1
din[6][11] => integrator[6].integrator_inner[0].din_temp[7].IN1
din[6][12] => integrator[6].integrator_inner[0].din_temp[8].IN1
din[6][13] => integrator[6].integrator_inner[0].din_temp[9].IN1
din[6][14] => integrator[6].integrator_inner[0].din_temp[10].IN1
din[6][15] => integrator[6].integrator_inner[0].din_temp[11].IN11
din[7][0] => ~NO_FANOUT~
din[7][1] => ~NO_FANOUT~
din[7][2] => ~NO_FANOUT~
din[7][3] => ~NO_FANOUT~
din[7][4] => integrator[7].integrator_inner[0].din_temp[0].IN1
din[7][5] => integrator[7].integrator_inner[0].din_temp[1].IN1
din[7][6] => integrator[7].integrator_inner[0].din_temp[2].IN1
din[7][7] => integrator[7].integrator_inner[0].din_temp[3].IN1
din[7][8] => integrator[7].integrator_inner[0].din_temp[4].IN1
din[7][9] => integrator[7].integrator_inner[0].din_temp[5].IN1
din[7][10] => integrator[7].integrator_inner[0].din_temp[6].IN1
din[7][11] => integrator[7].integrator_inner[0].din_temp[7].IN1
din[7][12] => integrator[7].integrator_inner[0].din_temp[8].IN1
din[7][13] => integrator[7].integrator_inner[0].din_temp[9].IN1
din[7][14] => integrator[7].integrator_inner[0].din_temp[10].IN1
din[7][15] => integrator[7].integrator_inner[0].din_temp[11].IN11
din[8][0] => ~NO_FANOUT~
din[8][1] => ~NO_FANOUT~
din[8][2] => ~NO_FANOUT~
din[8][3] => ~NO_FANOUT~
din[8][4] => integrator[8].integrator_inner[0].din_temp[0].IN1
din[8][5] => integrator[8].integrator_inner[0].din_temp[1].IN1
din[8][6] => integrator[8].integrator_inner[0].din_temp[2].IN1
din[8][7] => integrator[8].integrator_inner[0].din_temp[3].IN1
din[8][8] => integrator[8].integrator_inner[0].din_temp[4].IN1
din[8][9] => integrator[8].integrator_inner[0].din_temp[5].IN1
din[8][10] => integrator[8].integrator_inner[0].din_temp[6].IN1
din[8][11] => integrator[8].integrator_inner[0].din_temp[7].IN1
din[8][12] => integrator[8].integrator_inner[0].din_temp[8].IN1
din[8][13] => integrator[8].integrator_inner[0].din_temp[9].IN1
din[8][14] => integrator[8].integrator_inner[0].din_temp[10].IN1
din[8][15] => integrator[8].integrator_inner[0].din_temp[11].IN11
din[9][0] => ~NO_FANOUT~
din[9][1] => ~NO_FANOUT~
din[9][2] => ~NO_FANOUT~
din[9][3] => ~NO_FANOUT~
din[9][4] => integrator[9].integrator_inner[0].din_temp[0].IN1
din[9][5] => integrator[9].integrator_inner[0].din_temp[1].IN1
din[9][6] => integrator[9].integrator_inner[0].din_temp[2].IN1
din[9][7] => integrator[9].integrator_inner[0].din_temp[3].IN1
din[9][8] => integrator[9].integrator_inner[0].din_temp[4].IN1
din[9][9] => integrator[9].integrator_inner[0].din_temp[5].IN1
din[9][10] => integrator[9].integrator_inner[0].din_temp[6].IN1
din[9][11] => integrator[9].integrator_inner[0].din_temp[7].IN1
din[9][12] => integrator[9].integrator_inner[0].din_temp[8].IN1
din[9][13] => integrator[9].integrator_inner[0].din_temp[9].IN1
din[9][14] => integrator[9].integrator_inner[0].din_temp[10].IN1
din[9][15] => integrator[9].integrator_inner[0].din_temp[11].IN11
din[10][0] => ~NO_FANOUT~
din[10][1] => ~NO_FANOUT~
din[10][2] => ~NO_FANOUT~
din[10][3] => ~NO_FANOUT~
din[10][4] => integrator[10].integrator_inner[0].din_temp[0].IN1
din[10][5] => integrator[10].integrator_inner[0].din_temp[1].IN1
din[10][6] => integrator[10].integrator_inner[0].din_temp[2].IN1
din[10][7] => integrator[10].integrator_inner[0].din_temp[3].IN1
din[10][8] => integrator[10].integrator_inner[0].din_temp[4].IN1
din[10][9] => integrator[10].integrator_inner[0].din_temp[5].IN1
din[10][10] => integrator[10].integrator_inner[0].din_temp[6].IN1
din[10][11] => integrator[10].integrator_inner[0].din_temp[7].IN1
din[10][12] => integrator[10].integrator_inner[0].din_temp[8].IN1
din[10][13] => integrator[10].integrator_inner[0].din_temp[9].IN1
din[10][14] => integrator[10].integrator_inner[0].din_temp[10].IN1
din[10][15] => integrator[10].integrator_inner[0].din_temp[11].IN11
din[11][0] => ~NO_FANOUT~
din[11][1] => ~NO_FANOUT~
din[11][2] => ~NO_FANOUT~
din[11][3] => ~NO_FANOUT~
din[11][4] => integrator[11].integrator_inner[0].din_temp[0].IN1
din[11][5] => integrator[11].integrator_inner[0].din_temp[1].IN1
din[11][6] => integrator[11].integrator_inner[0].din_temp[2].IN1
din[11][7] => integrator[11].integrator_inner[0].din_temp[3].IN1
din[11][8] => integrator[11].integrator_inner[0].din_temp[4].IN1
din[11][9] => integrator[11].integrator_inner[0].din_temp[5].IN1
din[11][10] => integrator[11].integrator_inner[0].din_temp[6].IN1
din[11][11] => integrator[11].integrator_inner[0].din_temp[7].IN1
din[11][12] => integrator[11].integrator_inner[0].din_temp[8].IN1
din[11][13] => integrator[11].integrator_inner[0].din_temp[9].IN1
din[11][14] => integrator[11].integrator_inner[0].din_temp[10].IN1
din[11][15] => integrator[11].integrator_inner[0].din_temp[11].IN11
din[12][0] => ~NO_FANOUT~
din[12][1] => ~NO_FANOUT~
din[12][2] => ~NO_FANOUT~
din[12][3] => ~NO_FANOUT~
din[12][4] => integrator[12].integrator_inner[0].din_temp[0].IN1
din[12][5] => integrator[12].integrator_inner[0].din_temp[1].IN1
din[12][6] => integrator[12].integrator_inner[0].din_temp[2].IN1
din[12][7] => integrator[12].integrator_inner[0].din_temp[3].IN1
din[12][8] => integrator[12].integrator_inner[0].din_temp[4].IN1
din[12][9] => integrator[12].integrator_inner[0].din_temp[5].IN1
din[12][10] => integrator[12].integrator_inner[0].din_temp[6].IN1
din[12][11] => integrator[12].integrator_inner[0].din_temp[7].IN1
din[12][12] => integrator[12].integrator_inner[0].din_temp[8].IN1
din[12][13] => integrator[12].integrator_inner[0].din_temp[9].IN1
din[12][14] => integrator[12].integrator_inner[0].din_temp[10].IN1
din[12][15] => integrator[12].integrator_inner[0].din_temp[11].IN11
din[13][0] => ~NO_FANOUT~
din[13][1] => ~NO_FANOUT~
din[13][2] => ~NO_FANOUT~
din[13][3] => ~NO_FANOUT~
din[13][4] => integrator[13].integrator_inner[0].din_temp[0].IN1
din[13][5] => integrator[13].integrator_inner[0].din_temp[1].IN1
din[13][6] => integrator[13].integrator_inner[0].din_temp[2].IN1
din[13][7] => integrator[13].integrator_inner[0].din_temp[3].IN1
din[13][8] => integrator[13].integrator_inner[0].din_temp[4].IN1
din[13][9] => integrator[13].integrator_inner[0].din_temp[5].IN1
din[13][10] => integrator[13].integrator_inner[0].din_temp[6].IN1
din[13][11] => integrator[13].integrator_inner[0].din_temp[7].IN1
din[13][12] => integrator[13].integrator_inner[0].din_temp[8].IN1
din[13][13] => integrator[13].integrator_inner[0].din_temp[9].IN1
din[13][14] => integrator[13].integrator_inner[0].din_temp[10].IN1
din[13][15] => integrator[13].integrator_inner[0].din_temp[11].IN11
din[14][0] => ~NO_FANOUT~
din[14][1] => ~NO_FANOUT~
din[14][2] => ~NO_FANOUT~
din[14][3] => ~NO_FANOUT~
din[14][4] => integrator[14].integrator_inner[0].din_temp[0].IN1
din[14][5] => integrator[14].integrator_inner[0].din_temp[1].IN1
din[14][6] => integrator[14].integrator_inner[0].din_temp[2].IN1
din[14][7] => integrator[14].integrator_inner[0].din_temp[3].IN1
din[14][8] => integrator[14].integrator_inner[0].din_temp[4].IN1
din[14][9] => integrator[14].integrator_inner[0].din_temp[5].IN1
din[14][10] => integrator[14].integrator_inner[0].din_temp[6].IN1
din[14][11] => integrator[14].integrator_inner[0].din_temp[7].IN1
din[14][12] => integrator[14].integrator_inner[0].din_temp[8].IN1
din[14][13] => integrator[14].integrator_inner[0].din_temp[9].IN1
din[14][14] => integrator[14].integrator_inner[0].din_temp[10].IN1
din[14][15] => integrator[14].integrator_inner[0].din_temp[11].IN11
din[15][0] => ~NO_FANOUT~
din[15][1] => ~NO_FANOUT~
din[15][2] => ~NO_FANOUT~
din[15][3] => ~NO_FANOUT~
din[15][4] => integrator[15].integrator_inner[0].din_temp[0].IN1
din[15][5] => integrator[15].integrator_inner[0].din_temp[1].IN1
din[15][6] => integrator[15].integrator_inner[0].din_temp[2].IN1
din[15][7] => integrator[15].integrator_inner[0].din_temp[3].IN1
din[15][8] => integrator[15].integrator_inner[0].din_temp[4].IN1
din[15][9] => integrator[15].integrator_inner[0].din_temp[5].IN1
din[15][10] => integrator[15].integrator_inner[0].din_temp[6].IN1
din[15][11] => integrator[15].integrator_inner[0].din_temp[7].IN1
din[15][12] => integrator[15].integrator_inner[0].din_temp[8].IN1
din[15][13] => integrator[15].integrator_inner[0].din_temp[9].IN1
din[15][14] => integrator[15].integrator_inner[0].din_temp[10].IN1
din[15][15] => integrator[15].integrator_inner[0].din_temp[11].IN11
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= channel_out_int[0].DB_MAX_OUTPUT_PORT_TYPE
channel_out[1] <= channel_out_int[1].DB_MAX_OUTPUT_PORT_TYPE
channel_out[2] <= channel_out_int[2].DB_MAX_OUTPUT_PORT_TYPE
channel_out[3] <= channel_out_int[3].DB_MAX_OUTPUT_PORT_TYPE
dout[0][0] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][8] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][9] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][10] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][11] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][12] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][13] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][14] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
dout[0][15] <= auk_dspip_differentiator:stage_diff[0].auk_dsp_diff.dout
din_ready <= <VCC>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_4o51:auto_generated.data[0]
data[1] => scfifo_4o51:auto_generated.data[1]
data[2] => scfifo_4o51:auto_generated.data[2]
data[3] => scfifo_4o51:auto_generated.data[3]
data[4] => scfifo_4o51:auto_generated.data[4]
data[5] => scfifo_4o51:auto_generated.data[5]
data[6] => scfifo_4o51:auto_generated.data[6]
data[7] => scfifo_4o51:auto_generated.data[7]
data[8] => scfifo_4o51:auto_generated.data[8]
data[9] => scfifo_4o51:auto_generated.data[9]
data[10] => scfifo_4o51:auto_generated.data[10]
data[11] => scfifo_4o51:auto_generated.data[11]
data[12] => scfifo_4o51:auto_generated.data[12]
data[13] => scfifo_4o51:auto_generated.data[13]
data[14] => scfifo_4o51:auto_generated.data[14]
data[15] => scfifo_4o51:auto_generated.data[15]
data[16] => scfifo_4o51:auto_generated.data[16]
data[17] => scfifo_4o51:auto_generated.data[17]
data[18] => scfifo_4o51:auto_generated.data[18]
data[19] => scfifo_4o51:auto_generated.data[19]
data[20] => scfifo_4o51:auto_generated.data[20]
data[21] => scfifo_4o51:auto_generated.data[21]
q[0] <= scfifo_4o51:auto_generated.q[0]
q[1] <= scfifo_4o51:auto_generated.q[1]
q[2] <= scfifo_4o51:auto_generated.q[2]
q[3] <= scfifo_4o51:auto_generated.q[3]
q[4] <= scfifo_4o51:auto_generated.q[4]
q[5] <= scfifo_4o51:auto_generated.q[5]
q[6] <= scfifo_4o51:auto_generated.q[6]
q[7] <= scfifo_4o51:auto_generated.q[7]
q[8] <= scfifo_4o51:auto_generated.q[8]
q[9] <= scfifo_4o51:auto_generated.q[9]
q[10] <= scfifo_4o51:auto_generated.q[10]
q[11] <= scfifo_4o51:auto_generated.q[11]
q[12] <= scfifo_4o51:auto_generated.q[12]
q[13] <= scfifo_4o51:auto_generated.q[13]
q[14] <= scfifo_4o51:auto_generated.q[14]
q[15] <= scfifo_4o51:auto_generated.q[15]
q[16] <= scfifo_4o51:auto_generated.q[16]
q[17] <= scfifo_4o51:auto_generated.q[17]
q[18] <= scfifo_4o51:auto_generated.q[18]
q[19] <= scfifo_4o51:auto_generated.q[19]
q[20] <= scfifo_4o51:auto_generated.q[20]
q[21] <= scfifo_4o51:auto_generated.q[21]
wrreq => scfifo_4o51:auto_generated.wrreq
rdreq => scfifo_4o51:auto_generated.rdreq
clock => scfifo_4o51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_4o51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated
clock => a_dpfifo_flu:dpfifo.clock
data[0] => a_dpfifo_flu:dpfifo.data[0]
data[1] => a_dpfifo_flu:dpfifo.data[1]
data[2] => a_dpfifo_flu:dpfifo.data[2]
data[3] => a_dpfifo_flu:dpfifo.data[3]
data[4] => a_dpfifo_flu:dpfifo.data[4]
data[5] => a_dpfifo_flu:dpfifo.data[5]
data[6] => a_dpfifo_flu:dpfifo.data[6]
data[7] => a_dpfifo_flu:dpfifo.data[7]
data[8] => a_dpfifo_flu:dpfifo.data[8]
data[9] => a_dpfifo_flu:dpfifo.data[9]
data[10] => a_dpfifo_flu:dpfifo.data[10]
data[11] => a_dpfifo_flu:dpfifo.data[11]
data[12] => a_dpfifo_flu:dpfifo.data[12]
data[13] => a_dpfifo_flu:dpfifo.data[13]
data[14] => a_dpfifo_flu:dpfifo.data[14]
data[15] => a_dpfifo_flu:dpfifo.data[15]
data[16] => a_dpfifo_flu:dpfifo.data[16]
data[17] => a_dpfifo_flu:dpfifo.data[17]
data[18] => a_dpfifo_flu:dpfifo.data[18]
data[19] => a_dpfifo_flu:dpfifo.data[19]
data[20] => a_dpfifo_flu:dpfifo.data[20]
data[21] => a_dpfifo_flu:dpfifo.data[21]
q[0] <= a_dpfifo_flu:dpfifo.q[0]
q[1] <= a_dpfifo_flu:dpfifo.q[1]
q[2] <= a_dpfifo_flu:dpfifo.q[2]
q[3] <= a_dpfifo_flu:dpfifo.q[3]
q[4] <= a_dpfifo_flu:dpfifo.q[4]
q[5] <= a_dpfifo_flu:dpfifo.q[5]
q[6] <= a_dpfifo_flu:dpfifo.q[6]
q[7] <= a_dpfifo_flu:dpfifo.q[7]
q[8] <= a_dpfifo_flu:dpfifo.q[8]
q[9] <= a_dpfifo_flu:dpfifo.q[9]
q[10] <= a_dpfifo_flu:dpfifo.q[10]
q[11] <= a_dpfifo_flu:dpfifo.q[11]
q[12] <= a_dpfifo_flu:dpfifo.q[12]
q[13] <= a_dpfifo_flu:dpfifo.q[13]
q[14] <= a_dpfifo_flu:dpfifo.q[14]
q[15] <= a_dpfifo_flu:dpfifo.q[15]
q[16] <= a_dpfifo_flu:dpfifo.q[16]
q[17] <= a_dpfifo_flu:dpfifo.q[17]
q[18] <= a_dpfifo_flu:dpfifo.q[18]
q[19] <= a_dpfifo_flu:dpfifo.q[19]
q[20] <= a_dpfifo_flu:dpfifo.q[20]
q[21] <= a_dpfifo_flu:dpfifo.q[21]
rdreq => a_dpfifo_flu:dpfifo.rreq
sclr => a_dpfifo_flu:dpfifo.sclr
wrreq => a_dpfifo_flu:dpfifo.wreq


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo
clock => altsyncram_9ah1:FIFOram.clock0
clock => altsyncram_9ah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_9ah1:FIFOram.data_a[0]
data[1] => altsyncram_9ah1:FIFOram.data_a[1]
data[2] => altsyncram_9ah1:FIFOram.data_a[2]
data[3] => altsyncram_9ah1:FIFOram.data_a[3]
data[4] => altsyncram_9ah1:FIFOram.data_a[4]
data[5] => altsyncram_9ah1:FIFOram.data_a[5]
data[6] => altsyncram_9ah1:FIFOram.data_a[6]
data[7] => altsyncram_9ah1:FIFOram.data_a[7]
data[8] => altsyncram_9ah1:FIFOram.data_a[8]
data[9] => altsyncram_9ah1:FIFOram.data_a[9]
data[10] => altsyncram_9ah1:FIFOram.data_a[10]
data[11] => altsyncram_9ah1:FIFOram.data_a[11]
data[12] => altsyncram_9ah1:FIFOram.data_a[12]
data[13] => altsyncram_9ah1:FIFOram.data_a[13]
data[14] => altsyncram_9ah1:FIFOram.data_a[14]
data[15] => altsyncram_9ah1:FIFOram.data_a[15]
data[16] => altsyncram_9ah1:FIFOram.data_a[16]
data[17] => altsyncram_9ah1:FIFOram.data_a[17]
data[18] => altsyncram_9ah1:FIFOram.data_a[18]
data[19] => altsyncram_9ah1:FIFOram.data_a[19]
data[20] => altsyncram_9ah1:FIFOram.data_a[20]
data[21] => altsyncram_9ah1:FIFOram.data_a[21]
q[0] <= altsyncram_9ah1:FIFOram.q_b[0]
q[1] <= altsyncram_9ah1:FIFOram.q_b[1]
q[2] <= altsyncram_9ah1:FIFOram.q_b[2]
q[3] <= altsyncram_9ah1:FIFOram.q_b[3]
q[4] <= altsyncram_9ah1:FIFOram.q_b[4]
q[5] <= altsyncram_9ah1:FIFOram.q_b[5]
q[6] <= altsyncram_9ah1:FIFOram.q_b[6]
q[7] <= altsyncram_9ah1:FIFOram.q_b[7]
q[8] <= altsyncram_9ah1:FIFOram.q_b[8]
q[9] <= altsyncram_9ah1:FIFOram.q_b[9]
q[10] <= altsyncram_9ah1:FIFOram.q_b[10]
q[11] <= altsyncram_9ah1:FIFOram.q_b[11]
q[12] <= altsyncram_9ah1:FIFOram.q_b[12]
q[13] <= altsyncram_9ah1:FIFOram.q_b[13]
q[14] <= altsyncram_9ah1:FIFOram.q_b[14]
q[15] <= altsyncram_9ah1:FIFOram.q_b[15]
q[16] <= altsyncram_9ah1:FIFOram.q_b[16]
q[17] <= altsyncram_9ah1:FIFOram.q_b[17]
q[18] <= altsyncram_9ah1:FIFOram.q_b[18]
q[19] <= altsyncram_9ah1:FIFOram.q_b[19]
q[20] <= altsyncram_9ah1:FIFOram.q_b[20]
q[21] <= altsyncram_9ah1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN9
counter_max[1] => Equal0.IN8
counter_max[2] => Equal0.IN7
counter_max[3] => Equal0.IN6
counter_max[4] => Equal0.IN5
counter_max[5] => Equal0.IN4
counter_max[6] => Equal0.IN3
counter_max[7] => Equal0.IN2
counter_max[8] => Equal0.IN1
counter_max[9] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN34
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN33
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN32
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN31
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN30
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN29
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN28
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN27
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN26
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN25
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN24
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN23
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN22
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN21
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN20
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN19
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN18
din[16] => auk_dspip_delay:glogic:u0.datain[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[15][0].CLK
clk => \register_fifo:fifo_data[15][1].CLK
clk => \register_fifo:fifo_data[15][2].CLK
clk => \register_fifo:fifo_data[15][3].CLK
clk => \register_fifo:fifo_data[15][4].CLK
clk => \register_fifo:fifo_data[15][5].CLK
clk => \register_fifo:fifo_data[15][6].CLK
clk => \register_fifo:fifo_data[15][7].CLK
clk => \register_fifo:fifo_data[15][8].CLK
clk => \register_fifo:fifo_data[15][9].CLK
clk => \register_fifo:fifo_data[15][10].CLK
clk => \register_fifo:fifo_data[15][11].CLK
clk => \register_fifo:fifo_data[15][12].CLK
clk => \register_fifo:fifo_data[15][13].CLK
clk => \register_fifo:fifo_data[15][14].CLK
clk => \register_fifo:fifo_data[15][15].CLK
clk => \register_fifo:fifo_data[15][16].CLK
clk => \register_fifo:fifo_data[14][0].CLK
clk => \register_fifo:fifo_data[14][1].CLK
clk => \register_fifo:fifo_data[14][2].CLK
clk => \register_fifo:fifo_data[14][3].CLK
clk => \register_fifo:fifo_data[14][4].CLK
clk => \register_fifo:fifo_data[14][5].CLK
clk => \register_fifo:fifo_data[14][6].CLK
clk => \register_fifo:fifo_data[14][7].CLK
clk => \register_fifo:fifo_data[14][8].CLK
clk => \register_fifo:fifo_data[14][9].CLK
clk => \register_fifo:fifo_data[14][10].CLK
clk => \register_fifo:fifo_data[14][11].CLK
clk => \register_fifo:fifo_data[14][12].CLK
clk => \register_fifo:fifo_data[14][13].CLK
clk => \register_fifo:fifo_data[14][14].CLK
clk => \register_fifo:fifo_data[14][15].CLK
clk => \register_fifo:fifo_data[14][16].CLK
clk => \register_fifo:fifo_data[13][0].CLK
clk => \register_fifo:fifo_data[13][1].CLK
clk => \register_fifo:fifo_data[13][2].CLK
clk => \register_fifo:fifo_data[13][3].CLK
clk => \register_fifo:fifo_data[13][4].CLK
clk => \register_fifo:fifo_data[13][5].CLK
clk => \register_fifo:fifo_data[13][6].CLK
clk => \register_fifo:fifo_data[13][7].CLK
clk => \register_fifo:fifo_data[13][8].CLK
clk => \register_fifo:fifo_data[13][9].CLK
clk => \register_fifo:fifo_data[13][10].CLK
clk => \register_fifo:fifo_data[13][11].CLK
clk => \register_fifo:fifo_data[13][12].CLK
clk => \register_fifo:fifo_data[13][13].CLK
clk => \register_fifo:fifo_data[13][14].CLK
clk => \register_fifo:fifo_data[13][15].CLK
clk => \register_fifo:fifo_data[13][16].CLK
clk => \register_fifo:fifo_data[12][0].CLK
clk => \register_fifo:fifo_data[12][1].CLK
clk => \register_fifo:fifo_data[12][2].CLK
clk => \register_fifo:fifo_data[12][3].CLK
clk => \register_fifo:fifo_data[12][4].CLK
clk => \register_fifo:fifo_data[12][5].CLK
clk => \register_fifo:fifo_data[12][6].CLK
clk => \register_fifo:fifo_data[12][7].CLK
clk => \register_fifo:fifo_data[12][8].CLK
clk => \register_fifo:fifo_data[12][9].CLK
clk => \register_fifo:fifo_data[12][10].CLK
clk => \register_fifo:fifo_data[12][11].CLK
clk => \register_fifo:fifo_data[12][12].CLK
clk => \register_fifo:fifo_data[12][13].CLK
clk => \register_fifo:fifo_data[12][14].CLK
clk => \register_fifo:fifo_data[12][15].CLK
clk => \register_fifo:fifo_data[12][16].CLK
clk => \register_fifo:fifo_data[11][0].CLK
clk => \register_fifo:fifo_data[11][1].CLK
clk => \register_fifo:fifo_data[11][2].CLK
clk => \register_fifo:fifo_data[11][3].CLK
clk => \register_fifo:fifo_data[11][4].CLK
clk => \register_fifo:fifo_data[11][5].CLK
clk => \register_fifo:fifo_data[11][6].CLK
clk => \register_fifo:fifo_data[11][7].CLK
clk => \register_fifo:fifo_data[11][8].CLK
clk => \register_fifo:fifo_data[11][9].CLK
clk => \register_fifo:fifo_data[11][10].CLK
clk => \register_fifo:fifo_data[11][11].CLK
clk => \register_fifo:fifo_data[11][12].CLK
clk => \register_fifo:fifo_data[11][13].CLK
clk => \register_fifo:fifo_data[11][14].CLK
clk => \register_fifo:fifo_data[11][15].CLK
clk => \register_fifo:fifo_data[11][16].CLK
clk => \register_fifo:fifo_data[10][0].CLK
clk => \register_fifo:fifo_data[10][1].CLK
clk => \register_fifo:fifo_data[10][2].CLK
clk => \register_fifo:fifo_data[10][3].CLK
clk => \register_fifo:fifo_data[10][4].CLK
clk => \register_fifo:fifo_data[10][5].CLK
clk => \register_fifo:fifo_data[10][6].CLK
clk => \register_fifo:fifo_data[10][7].CLK
clk => \register_fifo:fifo_data[10][8].CLK
clk => \register_fifo:fifo_data[10][9].CLK
clk => \register_fifo:fifo_data[10][10].CLK
clk => \register_fifo:fifo_data[10][11].CLK
clk => \register_fifo:fifo_data[10][12].CLK
clk => \register_fifo:fifo_data[10][13].CLK
clk => \register_fifo:fifo_data[10][14].CLK
clk => \register_fifo:fifo_data[10][15].CLK
clk => \register_fifo:fifo_data[10][16].CLK
clk => \register_fifo:fifo_data[9][0].CLK
clk => \register_fifo:fifo_data[9][1].CLK
clk => \register_fifo:fifo_data[9][2].CLK
clk => \register_fifo:fifo_data[9][3].CLK
clk => \register_fifo:fifo_data[9][4].CLK
clk => \register_fifo:fifo_data[9][5].CLK
clk => \register_fifo:fifo_data[9][6].CLK
clk => \register_fifo:fifo_data[9][7].CLK
clk => \register_fifo:fifo_data[9][8].CLK
clk => \register_fifo:fifo_data[9][9].CLK
clk => \register_fifo:fifo_data[9][10].CLK
clk => \register_fifo:fifo_data[9][11].CLK
clk => \register_fifo:fifo_data[9][12].CLK
clk => \register_fifo:fifo_data[9][13].CLK
clk => \register_fifo:fifo_data[9][14].CLK
clk => \register_fifo:fifo_data[9][15].CLK
clk => \register_fifo:fifo_data[9][16].CLK
clk => \register_fifo:fifo_data[8][0].CLK
clk => \register_fifo:fifo_data[8][1].CLK
clk => \register_fifo:fifo_data[8][2].CLK
clk => \register_fifo:fifo_data[8][3].CLK
clk => \register_fifo:fifo_data[8][4].CLK
clk => \register_fifo:fifo_data[8][5].CLK
clk => \register_fifo:fifo_data[8][6].CLK
clk => \register_fifo:fifo_data[8][7].CLK
clk => \register_fifo:fifo_data[8][8].CLK
clk => \register_fifo:fifo_data[8][9].CLK
clk => \register_fifo:fifo_data[8][10].CLK
clk => \register_fifo:fifo_data[8][11].CLK
clk => \register_fifo:fifo_data[8][12].CLK
clk => \register_fifo:fifo_data[8][13].CLK
clk => \register_fifo:fifo_data[8][14].CLK
clk => \register_fifo:fifo_data[8][15].CLK
clk => \register_fifo:fifo_data[8][16].CLK
clk => \register_fifo:fifo_data[7][0].CLK
clk => \register_fifo:fifo_data[7][1].CLK
clk => \register_fifo:fifo_data[7][2].CLK
clk => \register_fifo:fifo_data[7][3].CLK
clk => \register_fifo:fifo_data[7][4].CLK
clk => \register_fifo:fifo_data[7][5].CLK
clk => \register_fifo:fifo_data[7][6].CLK
clk => \register_fifo:fifo_data[7][7].CLK
clk => \register_fifo:fifo_data[7][8].CLK
clk => \register_fifo:fifo_data[7][9].CLK
clk => \register_fifo:fifo_data[7][10].CLK
clk => \register_fifo:fifo_data[7][11].CLK
clk => \register_fifo:fifo_data[7][12].CLK
clk => \register_fifo:fifo_data[7][13].CLK
clk => \register_fifo:fifo_data[7][14].CLK
clk => \register_fifo:fifo_data[7][15].CLK
clk => \register_fifo:fifo_data[7][16].CLK
clk => \register_fifo:fifo_data[6][0].CLK
clk => \register_fifo:fifo_data[6][1].CLK
clk => \register_fifo:fifo_data[6][2].CLK
clk => \register_fifo:fifo_data[6][3].CLK
clk => \register_fifo:fifo_data[6][4].CLK
clk => \register_fifo:fifo_data[6][5].CLK
clk => \register_fifo:fifo_data[6][6].CLK
clk => \register_fifo:fifo_data[6][7].CLK
clk => \register_fifo:fifo_data[6][8].CLK
clk => \register_fifo:fifo_data[6][9].CLK
clk => \register_fifo:fifo_data[6][10].CLK
clk => \register_fifo:fifo_data[6][11].CLK
clk => \register_fifo:fifo_data[6][12].CLK
clk => \register_fifo:fifo_data[6][13].CLK
clk => \register_fifo:fifo_data[6][14].CLK
clk => \register_fifo:fifo_data[6][15].CLK
clk => \register_fifo:fifo_data[6][16].CLK
clk => \register_fifo:fifo_data[5][0].CLK
clk => \register_fifo:fifo_data[5][1].CLK
clk => \register_fifo:fifo_data[5][2].CLK
clk => \register_fifo:fifo_data[5][3].CLK
clk => \register_fifo:fifo_data[5][4].CLK
clk => \register_fifo:fifo_data[5][5].CLK
clk => \register_fifo:fifo_data[5][6].CLK
clk => \register_fifo:fifo_data[5][7].CLK
clk => \register_fifo:fifo_data[5][8].CLK
clk => \register_fifo:fifo_data[5][9].CLK
clk => \register_fifo:fifo_data[5][10].CLK
clk => \register_fifo:fifo_data[5][11].CLK
clk => \register_fifo:fifo_data[5][12].CLK
clk => \register_fifo:fifo_data[5][13].CLK
clk => \register_fifo:fifo_data[5][14].CLK
clk => \register_fifo:fifo_data[5][15].CLK
clk => \register_fifo:fifo_data[5][16].CLK
clk => \register_fifo:fifo_data[4][0].CLK
clk => \register_fifo:fifo_data[4][1].CLK
clk => \register_fifo:fifo_data[4][2].CLK
clk => \register_fifo:fifo_data[4][3].CLK
clk => \register_fifo:fifo_data[4][4].CLK
clk => \register_fifo:fifo_data[4][5].CLK
clk => \register_fifo:fifo_data[4][6].CLK
clk => \register_fifo:fifo_data[4][7].CLK
clk => \register_fifo:fifo_data[4][8].CLK
clk => \register_fifo:fifo_data[4][9].CLK
clk => \register_fifo:fifo_data[4][10].CLK
clk => \register_fifo:fifo_data[4][11].CLK
clk => \register_fifo:fifo_data[4][12].CLK
clk => \register_fifo:fifo_data[4][13].CLK
clk => \register_fifo:fifo_data[4][14].CLK
clk => \register_fifo:fifo_data[4][15].CLK
clk => \register_fifo:fifo_data[4][16].CLK
clk => \register_fifo:fifo_data[3][0].CLK
clk => \register_fifo:fifo_data[3][1].CLK
clk => \register_fifo:fifo_data[3][2].CLK
clk => \register_fifo:fifo_data[3][3].CLK
clk => \register_fifo:fifo_data[3][4].CLK
clk => \register_fifo:fifo_data[3][5].CLK
clk => \register_fifo:fifo_data[3][6].CLK
clk => \register_fifo:fifo_data[3][7].CLK
clk => \register_fifo:fifo_data[3][8].CLK
clk => \register_fifo:fifo_data[3][9].CLK
clk => \register_fifo:fifo_data[3][10].CLK
clk => \register_fifo:fifo_data[3][11].CLK
clk => \register_fifo:fifo_data[3][12].CLK
clk => \register_fifo:fifo_data[3][13].CLK
clk => \register_fifo:fifo_data[3][14].CLK
clk => \register_fifo:fifo_data[3][15].CLK
clk => \register_fifo:fifo_data[3][16].CLK
clk => \register_fifo:fifo_data[2][0].CLK
clk => \register_fifo:fifo_data[2][1].CLK
clk => \register_fifo:fifo_data[2][2].CLK
clk => \register_fifo:fifo_data[2][3].CLK
clk => \register_fifo:fifo_data[2][4].CLK
clk => \register_fifo:fifo_data[2][5].CLK
clk => \register_fifo:fifo_data[2][6].CLK
clk => \register_fifo:fifo_data[2][7].CLK
clk => \register_fifo:fifo_data[2][8].CLK
clk => \register_fifo:fifo_data[2][9].CLK
clk => \register_fifo:fifo_data[2][10].CLK
clk => \register_fifo:fifo_data[2][11].CLK
clk => \register_fifo:fifo_data[2][12].CLK
clk => \register_fifo:fifo_data[2][13].CLK
clk => \register_fifo:fifo_data[2][14].CLK
clk => \register_fifo:fifo_data[2][15].CLK
clk => \register_fifo:fifo_data[2][16].CLK
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[15][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[15][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[15][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[15][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[15][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[15][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[15][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[15][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[15][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[15][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[15][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[15][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[15][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[15][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[15][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[15][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[15][16].DB_MAX_OUTPUT_PORT_TYPE


