module d_flipflop_tb;

  reg D, C;
  wire Q, Q_;

  d_flipflop dut(D, C, Q, Q_);

  initial begin
    $dumpfile("d_flipflop_tb.vcd");
    $dumpvars(0, d_flipflop_tb);

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

    D = 0;
    C = 0;

    #10;
    C = 1;
    #10;
    C = 0;

    #10;
    D = 1;
    C = 1;
    #10;
    C = 0;

  end

endmodule

