[
    {
        "title": "Dev Journal",
        "image": "devjournal.jpeg",
        "alt": "Screenshot of Developer Journal",
        "description": "Developed a streamlined and user-friendly journaling tool tailored for developers, enabling them to efficiently manage deadlines and daily tasks.",
        "link": "https://github.com/cse110-sp24-group33/cse110-sp24-group33"
    },
    {
        "title": "SHA-256 Hardware Implementation",
        "image": "sha256.jpeg",
        "alt": "SHA-256 Hardware Design",
        "description": "Designed and implemented a SHA-256 hashing algorithm in SystemVerilog, ensuring efficient hardware acceleration.",
        "link": "https://github.com/cse110-sp24-group33/cse110-sp24-group33"
    },
    {
        "title": "Custom CPU Design",
        "image": "cpudesign.png",
        "alt": "Custom CPU Design",
        "description": "Developed a custom processor architecture in SystemVerilog, implementing an accumulator-based ISA.",
        "link": "https://github.com/a6srivastava/cse141L_processor"
    },
    {
        "title": "Recommender System (Machine Learning)",
        "image": "recommender.jpg",
        "alt": "Recommender System",
        "description": "Built an ML-based recommendation system for predicting user-book interactions, leveraging SVD, Jaccard similarity, and Logistic Regression.",
        "link": "https://github.com/a6srivastava/cse141L_processor"
    },
    {
        "title": "UART Communication System",
        "image": "uart.png",
        "alt": "UART System",
        "description": "Developed a UART Transmitter-Receiver system in SystemVerilog, implementing a handshake synchronizer for reliable data transfer.",
        "link": "https://github.com/a6srivastava/cse141L_processor"
    }
]