// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        this_1_address0,
        this_1_ce0,
        this_1_q0,
        this_1_address1,
        this_1_ce1,
        this_1_q1,
        this_1_address2,
        this_1_ce2,
        this_1_q2,
        this_1_offset,
        b_p_read,
        p_read3,
        p_read14,
        p_read25,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
output  [5:0] this_1_address0;
output   this_1_ce0;
input  [31:0] this_1_q0;
output  [5:0] this_1_address1;
output   this_1_ce1;
input  [31:0] this_1_q1;
output  [5:0] this_1_address2;
output   this_1_ce2;
input  [31:0] this_1_q2;
input  [3:0] this_1_offset;
input  [31:0] b_p_read;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] this_1_address0;
reg this_1_ce0;
reg[5:0] this_1_address1;
reg this_1_ce1;
reg this_1_ce2;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_445;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
wire   [5:0] sub_ln61_fu_463_p2;
reg   [5:0] sub_ln61_reg_968;
reg   [5:0] this_1_addr_reg_975;
reg   [5:0] this_1_addr_3_reg_981;
reg   [5:0] this_1_addr_4_reg_986;
wire   [0:0] icmp_ln61_fu_496_p2;
reg   [0:0] icmp_ln61_reg_991;
wire   [0:0] icmp_ln61_12_fu_520_p2;
reg   [0:0] icmp_ln61_12_reg_995;
wire   [0:0] icmp_ln61_13_fu_526_p2;
reg   [0:0] icmp_ln61_13_reg_1000;
wire   [0:0] and_ln61_fu_536_p2;
reg   [0:0] and_ln61_reg_1005;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln61_10_fu_542_p2;
reg   [0:0] icmp_ln61_10_reg_1009;
wire   [0:0] and_ln61_3_fu_582_p2;
reg   [0:0] and_ln61_3_reg_1013;
wire    ap_CS_fsm_state4;
wire  signed [1:0] trunc_ln138_fu_592_p1;
reg   [1:0] trunc_ln138_reg_1017;
wire   [0:0] trunc_ln138_1_fu_596_p1;
reg   [0:0] trunc_ln138_1_reg_1022;
wire   [0:0] icmp_ln141_fu_600_p2;
reg   [0:0] icmp_ln141_reg_1028;
wire   [0:0] icmp_ln144_fu_606_p2;
reg   [0:0] icmp_ln144_reg_1032;
wire   [0:0] tmp_fu_612_p3;
reg   [0:0] tmp_reg_1036;
wire   [1:0] diff_p_1_fu_620_p2;
reg   [1:0] diff_p_1_reg_1040;
wire   [0:0] icmp_ln116_fu_626_p2;
reg   [0:0] icmp_ln116_reg_1045;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_98_fu_660_p3;
reg   [0:0] tmp_98_reg_1074;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state16;
reg   [31:0] tmp_94_reg_1093;
wire    ap_CS_fsm_state21;
wire   [0:0] and_ln77_fu_739_p2;
reg   [0:0] and_ln77_reg_1102;
wire    ap_CS_fsm_state22;
wire   [1:0] empty_fu_748_p1;
reg   [1:0] empty_reg_1106;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln92_fu_753_p2;
reg   [0:0] icmp_ln92_reg_1112;
wire   [1:0] xor_ln92_fu_759_p2;
reg   [1:0] xor_ln92_reg_1116;
wire   [31:0] tmp_100_fu_800_p2;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln104_fu_805_p2;
reg   [0:0] icmp_ln104_reg_1136;
wire   [2:0] select_ln104_fu_827_p3;
reg   [2:0] select_ln104_reg_1140;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state32;
wire    grp_p_sum_1_fu_381_ap_start;
wire    grp_p_sum_1_fu_381_ap_done;
wire    grp_p_sum_1_fu_381_ap_idle;
wire    grp_p_sum_1_fu_381_ap_ready;
wire   [5:0] grp_p_sum_1_fu_381_a_1_address0;
wire    grp_p_sum_1_fu_381_a_1_ce0;
wire   [5:0] grp_p_sum_1_fu_381_a_1_address1;
wire    grp_p_sum_1_fu_381_a_1_ce1;
wire   [31:0] grp_p_sum_1_fu_381_ap_return_0;
wire   [31:0] grp_p_sum_1_fu_381_ap_return_1;
wire   [31:0] grp_p_sum_1_fu_381_ap_return_2;
wire   [31:0] grp_p_sum_1_fu_381_ap_return_3;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_433_p_din0;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_433_p_din1;
wire   [1:0] grp_p_sum_1_fu_381_grp_fu_433_p_opcode;
wire    grp_p_sum_1_fu_381_grp_fu_433_p_ce;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_438_p_din0;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_438_p_din1;
wire   [4:0] grp_p_sum_1_fu_381_grp_fu_438_p_opcode;
wire    grp_p_sum_1_fu_381_grp_fu_438_p_ce;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_1175_p_din0;
wire   [31:0] grp_p_sum_1_fu_381_grp_fu_1175_p_din1;
wire   [4:0] grp_p_sum_1_fu_381_grp_fu_1175_p_opcode;
wire    grp_p_sum_1_fu_381_grp_fu_1175_p_ce;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1;
wire   [4:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out_ap_vld;
reg   [31:0] agg_result_1_0_reg_209;
wire   [31:0] ap_phi_mux_agg_result_112_5_phi_fu_222_p4;
reg   [31:0] agg_result_112_5_reg_219;
reg   [31:0] agg_result_1_3_reg_229;
reg   [31:0] agg_result_112_2_reg_240;
reg   [31:0] agg_result_12_2_reg_251;
reg   [1:0] ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4;
reg   [1:0] base_0_lcssa_i_i1720_reg_261;
wire   [1:0] base_fu_783_p2;
reg   [31:0] agg_result_01_0_reg_273;
reg   [31:0] ap_phi_mux_agg_result_1_6_phi_fu_287_p18;
reg   [31:0] agg_result_1_6_reg_284;
wire    ap_CS_fsm_state28;
reg   [31:0] ap_phi_mux_agg_result_112_6_phi_fu_312_p18;
reg   [31:0] agg_result_112_6_reg_309;
reg   [31:0] ap_phi_mux_agg_result_12_5_phi_fu_337_p18;
reg   [31:0] agg_result_12_5_reg_334;
reg   [31:0] ap_phi_mux_agg_result_01_4_phi_fu_360_p18;
reg   [31:0] agg_result_01_4_reg_357;
reg    grp_p_sum_1_fu_381_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg;
wire    ap_CS_fsm_state25;
reg    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln61_4_fu_469_p1;
wire   [63:0] zext_ln136_fu_480_p1;
wire   [63:0] zext_ln136_1_fu_491_p1;
wire   [63:0] zext_ln117_fu_639_p1;
wire   [63:0] zext_ln117_1_fu_685_p1;
wire   [63:0] zext_ln117_3_fu_698_p1;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state31;
reg   [31:0] grp_fu_433_p0;
reg   [31:0] grp_fu_433_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state18;
reg   [31:0] grp_fu_438_p0;
reg   [31:0] grp_fu_438_p1;
wire   [5:0] tmp_97_fu_455_p3;
wire   [5:0] zext_ln61_fu_451_p1;
wire   [5:0] add_ln136_fu_474_p2;
wire   [5:0] add_ln136_1_fu_485_p2;
wire   [31:0] bitcast_ln61_fu_502_p1;
wire   [7:0] tmp_s_fu_506_p4;
wire   [22:0] trunc_ln61_fu_516_p1;
wire   [0:0] or_ln61_fu_532_p2;
wire   [31:0] bitcast_ln61_2_fu_547_p1;
wire   [7:0] tmp_90_fu_550_p4;
wire   [22:0] trunc_ln61_2_fu_560_p1;
wire   [0:0] icmp_ln61_15_fu_570_p2;
wire   [0:0] icmp_ln61_14_fu_564_p2;
wire   [0:0] or_ln61_2_fu_576_p2;
wire   [31:0] diff_p_fu_588_p2;
wire  signed [5:0] sext_ln117_fu_630_p1;
wire   [5:0] add_ln117_fu_634_p2;
wire   [0:0] xor_ln117_fu_667_p2;
wire   [5:0] select_ln117_fu_672_p3;
wire   [5:0] add_ln117_1_fu_680_p2;
wire   [5:0] zext_ln117_2_fu_690_p1;
wire   [5:0] add_ln117_2_fu_693_p2;
wire   [31:0] bitcast_ln77_fu_703_p1;
wire   [7:0] tmp_95_fu_707_p4;
wire   [22:0] trunc_ln77_fu_717_p1;
wire   [0:0] icmp_ln77_4_fu_727_p2;
wire   [0:0] icmp_ln77_fu_721_p2;
wire   [0:0] or_ln77_fu_733_p2;
wire   [1:0] sub_ln92_fu_778_p2;
wire   [1:0] xor_ln100_fu_790_p2;
wire  signed [31:0] sext_ln100_fu_796_p1;
wire   [2:0] zext_ln104_fu_811_p1;
wire   [0:0] icmp_ln104_4_fu_815_p2;
wire   [2:0] add_ln104_fu_821_p2;
reg    grp_fu_433_ce;
reg    grp_fu_438_ce;
reg   [4:0] grp_fu_438_opcode;
reg   [31:0] grp_fu_1175_p0;
reg   [31:0] grp_fu_1175_p1;
reg    grp_fu_1175_ce;
reg   [4:0] grp_fu_1175_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_p_sum_1_fu_381_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum_1 grp_p_sum_1_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_fu_381_ap_start),
    .ap_done(grp_p_sum_1_fu_381_ap_done),
    .ap_idle(grp_p_sum_1_fu_381_ap_idle),
    .ap_ready(grp_p_sum_1_fu_381_ap_ready),
    .p_read13(this_p_read),
    .a_1_address0(grp_p_sum_1_fu_381_a_1_address0),
    .a_1_ce0(grp_p_sum_1_fu_381_a_1_ce0),
    .a_1_q0(this_1_q0),
    .a_1_address1(grp_p_sum_1_fu_381_a_1_address1),
    .a_1_ce1(grp_p_sum_1_fu_381_a_1_ce1),
    .a_1_q1(this_1_q1),
    .a_1_offset(this_1_offset),
    .p_read4(p_read3),
    .p_read10(p_read14),
    .p_read11(p_read25),
    .diff_p(trunc_ln138_reg_1017),
    .ap_return_0(grp_p_sum_1_fu_381_ap_return_0),
    .ap_return_1(grp_p_sum_1_fu_381_ap_return_1),
    .ap_return_2(grp_p_sum_1_fu_381_ap_return_2),
    .ap_return_3(grp_p_sum_1_fu_381_ap_return_3),
    .grp_fu_433_p_din0(grp_p_sum_1_fu_381_grp_fu_433_p_din0),
    .grp_fu_433_p_din1(grp_p_sum_1_fu_381_grp_fu_433_p_din1),
    .grp_fu_433_p_opcode(grp_p_sum_1_fu_381_grp_fu_433_p_opcode),
    .grp_fu_433_p_dout0(grp_fu_12725_p_dout0),
    .grp_fu_433_p_ce(grp_p_sum_1_fu_381_grp_fu_433_p_ce),
    .grp_fu_438_p_din0(grp_p_sum_1_fu_381_grp_fu_438_p_din0),
    .grp_fu_438_p_din1(grp_p_sum_1_fu_381_grp_fu_438_p_din1),
    .grp_fu_438_p_opcode(grp_p_sum_1_fu_381_grp_fu_438_p_opcode),
    .grp_fu_438_p_dout0(grp_fu_12733_p_dout0),
    .grp_fu_438_p_ce(grp_p_sum_1_fu_381_grp_fu_438_p_ce),
    .grp_fu_1175_p_din0(grp_p_sum_1_fu_381_grp_fu_1175_p_din0),
    .grp_fu_1175_p_din1(grp_p_sum_1_fu_381_grp_fu_1175_p_din1),
    .grp_fu_1175_p_opcode(grp_p_sum_1_fu_381_grp_fu_1175_p_opcode),
    .grp_fu_1175_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_1175_p_ce(grp_p_sum_1_fu_381_grp_fu_1175_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_84_1 grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready),
    .agg_result_1_0(agg_result_1_0_reg_209),
    .agg_result_112_5(agg_result_112_5_reg_219),
    .tmp_94(tmp_94_reg_1093),
    .idx_tmp_out(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out_ap_vld),
    .grp_fu_1175_p_din0(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0),
    .grp_fu_1175_p_din1(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1),
    .grp_fu_1175_p_opcode(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode),
    .grp_fu_1175_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_1175_p_ce(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_92_2 grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready),
    .agg_result_1_0(agg_result_1_0_reg_209),
    .agg_result_112_5(agg_result_112_5_reg_219),
    .tmp_94(tmp_94_reg_1093),
    .zext_ln92(empty_reg_1106),
    .xor_ln92(xor_ln92_reg_1116),
    .agg_result_1_1_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out),
    .agg_result_1_1_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out_ap_vld),
    .agg_result_112_0_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out),
    .agg_result_112_0_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out_ap_vld),
    .agg_result_12_0_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out),
    .agg_result_12_0_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out_ap_vld)
);

main_operator_2_Pipeline_VITIS_LOOP_104_3 grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready),
    .agg_result_1_3(agg_result_1_3_reg_229),
    .agg_result_112_2(agg_result_112_2_reg_240),
    .agg_result_12_2(agg_result_12_2_reg_251),
    .zext_ln104(base_0_lcssa_i_i1720_reg_261),
    .zext_ln104_8(select_ln104_reg_1140),
    .agg_result_1_4_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out),
    .agg_result_1_4_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out_ap_vld),
    .agg_result_112_3_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out),
    .agg_result_112_3_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out_ap_vld),
    .agg_result_12_3_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out),
    .agg_result_12_3_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_4_phi_fu_360_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_6_phi_fu_287_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_112_6_phi_fu_312_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_12_5_phi_fu_337_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state26) & ((icmp_ln104_fu_805_p2 == 1'd0) | (icmp_ln92_reg_1112 == 1'd0)))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state22) & (1'd1 == and_ln77_fu_739_p2))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_fu_381_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_p_sum_1_fu_381_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_fu_381_ap_ready == 1'b1)) begin
            grp_p_sum_1_fu_381_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_01_0_reg_273 <= tmp_100_fu_800_p2;
    end else if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        agg_result_01_0_reg_273 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd1) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_01_4_reg_357 <= tmp_100_fu_800_p2;
    end else if ((((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln77_fu_739_p2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2)))) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_536_p2) & (icmp_ln61_reg_991 == 1'd1)))) begin
        agg_result_01_4_reg_357 <= b_p_read;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        agg_result_01_4_reg_357 <= agg_result_01_0_reg_273;
    end else if (((grp_p_sum_1_fu_381_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_01_4_reg_357 <= grp_p_sum_1_fu_381_ap_return_0;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30))) begin
        agg_result_01_4_reg_357 <= this_p_read;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_112_2_reg_240 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out;
    end else if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        agg_result_112_2_reg_240 <= agg_result_112_5_reg_219;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_98_fu_660_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_112_5_reg_219 <= p_read14;
    end else if (((tmp_98_reg_1074 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_112_5_reg_219 <= grp_fu_12725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd0))) begin
        agg_result_112_6_reg_309 <= ap_phi_mux_agg_result_112_5_phi_fu_222_p4;
    end else if (((icmp_ln104_fu_805_p2 == 1'd1) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_112_6_reg_309 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out;
    end else if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln77_fu_739_p2))) begin
        agg_result_112_6_reg_309 <= agg_result_112_5_reg_219;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2)))) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_536_p2) & (icmp_ln61_reg_991 == 1'd1)))) begin
        agg_result_112_6_reg_309 <= p_read14;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        agg_result_112_6_reg_309 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out;
    end else if (((grp_p_sum_1_fu_381_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_112_6_reg_309 <= grp_p_sum_1_fu_381_ap_return_2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30))) begin
        agg_result_112_6_reg_309 <= this_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_12_2_reg_251 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out;
    end else if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        agg_result_12_2_reg_251 <= tmp_94_reg_1093;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd0))) begin
        agg_result_12_5_reg_334 <= grp_fu_12725_p_dout0;
    end else if (((icmp_ln104_fu_805_p2 == 1'd1) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_12_5_reg_334 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln77_fu_739_p2))) begin
        agg_result_12_5_reg_334 <= tmp_94_reg_1093;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2)))) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_536_p2) & (icmp_ln61_reg_991 == 1'd1)))) begin
        agg_result_12_5_reg_334 <= p_read25;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        agg_result_12_5_reg_334 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out;
    end else if (((grp_p_sum_1_fu_381_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_12_5_reg_334 <= grp_p_sum_1_fu_381_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30))) begin
        agg_result_12_5_reg_334 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln116_fu_626_p2 == 1'd0) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln116_fu_626_p2 == 1'd0) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
        agg_result_1_0_reg_209 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln116_reg_1045 == 1'd1))) begin
        agg_result_1_0_reg_209 <= grp_fu_12725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_1_3_reg_229 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out;
    end else if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        agg_result_1_3_reg_229 <= agg_result_1_0_reg_209;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd1) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_1_6_reg_284 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out;
    end else if ((((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln77_fu_739_p2)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd0)))) begin
        agg_result_1_6_reg_284 <= agg_result_1_0_reg_209;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2)))) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln61_fu_536_p2) & (icmp_ln61_reg_991 == 1'd1)))) begin
        agg_result_1_6_reg_284 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        agg_result_1_6_reg_284 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out;
    end else if (((grp_p_sum_1_fu_381_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_1_6_reg_284 <= grp_p_sum_1_fu_381_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30))) begin
        agg_result_1_6_reg_284 <= this_1_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        base_0_lcssa_i_i1720_reg_261 <= base_fu_783_p2;
    end else if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        base_0_lcssa_i_i1720_reg_261 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_10_reg_1009 == 1'd1))) begin
        and_ln61_3_reg_1013 <= and_ln61_3_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_reg_991 == 1'd1))) begin
        and_ln61_reg_1005 <= and_ln61_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        and_ln77_reg_1102 <= and_ln77_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
        diff_p_1_reg_1040 <= diff_p_1_fu_620_p2;
        icmp_ln116_reg_1045 <= icmp_ln116_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_reg_1106 <= empty_fu_748_p1;
        icmp_ln92_reg_1112 <= icmp_ln92_fu_753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        icmp_ln104_reg_1136 <= icmp_ln104_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((1'd0 == and_ln61_3_fu_582_p2) | (icmp_ln61_10_reg_1009 == 1'd0)))) begin
        icmp_ln141_reg_1028 <= icmp_ln141_fu_600_p2;
        trunc_ln138_1_reg_1022 <= trunc_ln138_1_fu_596_p1;
        trunc_ln138_reg_1017 <= trunc_ln138_fu_592_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
        icmp_ln144_reg_1032 <= icmp_ln144_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln61_fu_536_p2) | (icmp_ln61_reg_991 == 1'd0)))) begin
        icmp_ln61_10_reg_1009 <= icmp_ln61_10_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln61_12_reg_995 <= icmp_ln61_12_fu_520_p2;
        icmp_ln61_13_reg_1000 <= icmp_ln61_13_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln61_reg_991 <= icmp_ln61_fu_496_p2;
        sub_ln61_reg_968 <= sub_ln61_fu_463_p2;
        this_1_addr_3_reg_981 <= zext_ln136_fu_480_p1;
        this_1_addr_4_reg_986 <= zext_ln136_1_fu_491_p1;
        this_1_addr_reg_975 <= zext_ln61_4_fu_469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_445 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & ((icmp_ln104_fu_805_p2 == 1'd0) | (icmp_ln92_reg_1112 == 1'd0)))) begin
        select_ln104_reg_1140 <= select_ln104_fu_827_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_94_reg_1093 <= grp_fu_12725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_98_reg_1074 <= diff_p_1_reg_1040[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
        tmp_reg_1036 <= diff_p_fu_588_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        xor_ln92_reg_1116 <= xor_ln92_fu_759_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_fu_381_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_01_4_phi_fu_360_p18 = agg_result_01_0_reg_273;
    end else begin
        ap_phi_mux_agg_result_01_4_phi_fu_360_p18 = agg_result_01_4_reg_357;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_112_6_phi_fu_312_p18 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out;
    end else begin
        ap_phi_mux_agg_result_112_6_phi_fu_312_p18 = agg_result_112_6_reg_309;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_12_5_phi_fu_337_p18 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out;
    end else begin
        ap_phi_mux_agg_result_12_5_phi_fu_337_p18 = agg_result_12_5_reg_334;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((((((((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102)) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd0 == and_ln61_reg_1005) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_reg_1005) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (1'd0 == and_ln61_3_reg_1013) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln104_reg_1136 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))) | ((icmp_ln92_reg_1112 == 1'd0) & (icmp_ln116_reg_1045 == 1'd1) & (tmp_reg_1036 == 1'd1) & (icmp_ln144_reg_1032 == 1'd0) & (icmp_ln141_reg_1028 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0) & (1'd1 == and_ln77_reg_1102) & (icmp_ln61_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_6_phi_fu_287_p18 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out;
    end else begin
        ap_phi_mux_agg_result_1_6_phi_fu_287_p18 = agg_result_1_6_reg_284;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_805_p2 == 1'd0) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 = base_fu_783_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 = base_0_lcssa_i_i1720_reg_261;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_4_phi_fu_360_p18;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_6_phi_fu_287_p18;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_return_2 = ap_phi_mux_agg_result_112_6_phi_fu_312_p18;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_return_3 = ap_phi_mux_agg_result_12_5_phi_fu_337_p18;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1175_ce = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1175_ce = grp_p_sum_1_fu_381_grp_fu_1175_p_ce;
    end else begin
        grp_fu_1175_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1175_opcode = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1175_opcode = grp_p_sum_1_fu_381_grp_fu_1175_p_opcode;
    end else begin
        grp_fu_1175_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1175_p0 = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1175_p0 = grp_p_sum_1_fu_381_grp_fu_1175_p_din0;
    end else begin
        grp_fu_1175_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1175_p1 = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1175_p1 = grp_p_sum_1_fu_381_grp_fu_1175_p_din1;
    end else begin
        grp_fu_1175_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_433_ce = grp_p_sum_1_fu_381_grp_fu_433_p_ce;
    end else begin
        grp_fu_433_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_433_p0 = grp_p_sum_1_fu_381_grp_fu_433_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_433_p0 = reg_445;
    end else begin
        grp_fu_433_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_433_p1 = grp_p_sum_1_fu_381_grp_fu_433_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_433_p1 = p_read25;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_433_p1 = p_read14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_433_p1 = p_read3;
    end else begin
        grp_fu_433_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_438_ce = grp_p_sum_1_fu_381_grp_fu_438_p_ce;
    end else begin
        grp_fu_438_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_438_opcode = grp_p_sum_1_fu_381_grp_fu_438_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln61_10_fu_542_p2 == 1'd1) & (icmp_ln61_reg_991 == 1'd0)) | ((1'd0 == and_ln61_fu_536_p2) & (icmp_ln61_10_fu_542_p2 == 1'd1)))))) begin
        grp_fu_438_opcode = 5'd1;
    end else begin
        grp_fu_438_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_438_p0 = grp_p_sum_1_fu_381_grp_fu_438_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_438_p0 = agg_result_1_0_reg_209;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_438_p0 = p_read3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_438_p0 = this_1_q0;
    end else begin
        grp_fu_438_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_438_p1 = grp_p_sum_1_fu_381_grp_fu_438_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state3))) begin
        grp_fu_438_p1 = 32'd0;
    end else begin
        grp_fu_438_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29))) begin
        this_1_address0 = this_1_addr_4_reg_986;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        this_1_address0 = zext_ln117_3_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_1_address0 = zext_ln117_1_fu_685_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_1_address0 = zext_ln117_fu_639_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        this_1_address0 = zext_ln61_4_fu_469_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_address0 = grp_p_sum_1_fu_381_a_1_address0;
    end else begin
        this_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29))) begin
        this_1_address1 = this_1_addr_3_reg_981;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_address1 = grp_p_sum_1_fu_381_a_1_address1;
    end else begin
        this_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        this_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_ce0 = grp_p_sum_1_fu_381_a_1_ce0;
    end else begin
        this_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29))) begin
        this_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_ce1 = grp_p_sum_1_fu_381_a_1_ce1;
    end else begin
        this_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29))) begin
        this_1_ce2 = 1'b1;
    end else begin
        this_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln61_fu_496_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln61_fu_496_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln61_fu_536_p2) | (icmp_ln61_reg_991 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln116_fu_626_p2 == 1'd0) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln116_fu_626_p2 == 1'd0) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln116_fu_626_p2 == 1'd1) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln116_fu_626_p2 == 1'd1) & (tmp_fu_612_p3 == 1'd1) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((tmp_fu_612_p3 == 1'd0) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((tmp_fu_612_p3 == 1'd0) & (icmp_ln144_fu_606_p2 == 1'd0) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln144_fu_606_p2 == 1'd1) & (icmp_ln141_fu_600_p2 == 1'd0) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_600_p2 == 1'd1) & (icmp_ln61_10_reg_1009 == 1'd0)) | ((icmp_ln141_fu_600_p2 == 1'd1) & (1'd0 == and_ln61_3_fu_582_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_p_sum_1_fu_381_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_98_fu_660_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln116_reg_1045 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln77_fu_739_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln92_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln104_fu_805_p2 == 1'd1) & (icmp_ln92_reg_1112 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_821_p2 = (zext_ln104_fu_811_p1 + 3'd1);

assign add_ln117_1_fu_680_p2 = (sub_ln61_reg_968 + select_ln117_fu_672_p3);

assign add_ln117_2_fu_693_p2 = (sub_ln61_reg_968 + zext_ln117_2_fu_690_p1);

assign add_ln117_fu_634_p2 = ($signed(sub_ln61_reg_968) + $signed(sext_ln117_fu_630_p1));

assign add_ln136_1_fu_485_p2 = (sub_ln61_fu_463_p2 + 6'd2);

assign add_ln136_fu_474_p2 = (sub_ln61_fu_463_p2 + 6'd1);

assign and_ln61_3_fu_582_p2 = (or_ln61_2_fu_576_p2 & grp_fu_12733_p_dout0);

assign and_ln61_fu_536_p2 = (or_ln61_fu_532_p2 & grp_fu_12733_p_dout0);

assign and_ln77_fu_739_p2 = (or_ln77_fu_733_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_phi_mux_agg_result_112_5_phi_fu_222_p4 = agg_result_112_5_reg_219;

assign base_fu_783_p2 = (sub_ln92_fu_778_p2 + 2'd1);

assign bitcast_ln61_2_fu_547_p1 = p_read3;

assign bitcast_ln61_fu_502_p1 = this_1_q0;

assign bitcast_ln77_fu_703_p1 = agg_result_1_0_reg_209;

assign diff_p_1_fu_620_p2 = ($signed(2'd0) - $signed(trunc_ln138_fu_592_p1));

assign diff_p_fu_588_p2 = (this_p_read - b_p_read);

assign empty_fu_748_p1 = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out[1:0];

assign grp_fu_12725_p_ce = grp_fu_433_ce;

assign grp_fu_12725_p_din0 = grp_fu_433_p0;

assign grp_fu_12725_p_din1 = grp_fu_433_p1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_12733_p_ce = grp_fu_438_ce;

assign grp_fu_12733_p_din0 = grp_fu_438_p0;

assign grp_fu_12733_p_din1 = grp_fu_438_p1;

assign grp_fu_12733_p_opcode = grp_fu_438_opcode;

assign grp_fu_4235_p_ce = grp_fu_1175_ce;

assign grp_fu_4235_p_din0 = grp_fu_1175_p0;

assign grp_fu_4235_p_din1 = grp_fu_1175_p1;

assign grp_fu_4235_p_opcode = grp_fu_1175_opcode;

assign grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg;

assign grp_p_sum_1_fu_381_ap_start = grp_p_sum_1_fu_381_ap_start_reg;

assign icmp_ln104_4_fu_815_p2 = ((ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_805_p2 = ((base_fu_783_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_626_p2 = ((this_p_read == b_p_read) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_600_p2 = (($signed(diff_p_fu_588_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_606_p2 = (($signed(diff_p_fu_588_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln61_10_fu_542_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_12_fu_520_p2 = ((tmp_s_fu_506_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_13_fu_526_p2 = ((trunc_ln61_fu_516_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_14_fu_564_p2 = ((tmp_90_fu_550_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_15_fu_570_p2 = ((trunc_ln61_2_fu_560_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_496_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_727_p2 = ((trunc_ln77_fu_717_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_721_p2 = ((tmp_95_fu_707_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_753_p2 = ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln61_2_fu_576_p2 = (icmp_ln61_15_fu_570_p2 | icmp_ln61_14_fu_564_p2);

assign or_ln61_fu_532_p2 = (icmp_ln61_13_reg_1000 | icmp_ln61_12_reg_995);

assign or_ln77_fu_733_p2 = (icmp_ln77_fu_721_p2 | icmp_ln77_4_fu_727_p2);

assign select_ln104_fu_827_p3 = ((icmp_ln104_4_fu_815_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_821_p2);

assign select_ln117_fu_672_p3 = ((xor_ln117_fu_667_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign sext_ln100_fu_796_p1 = $signed(xor_ln100_fu_790_p2);

assign sext_ln117_fu_630_p1 = trunc_ln138_fu_592_p1;

assign sub_ln61_fu_463_p2 = (tmp_97_fu_455_p3 - zext_ln61_fu_451_p1);

assign sub_ln92_fu_778_p2 = ($signed(2'd2) - $signed(empty_reg_1106));

assign this_1_address2 = this_1_addr_reg_975;

assign tmp_100_fu_800_p2 = ($signed(sext_ln100_fu_796_p1) + $signed(b_p_read));

assign tmp_90_fu_550_p4 = {{bitcast_ln61_2_fu_547_p1[30:23]}};

assign tmp_95_fu_707_p4 = {{bitcast_ln77_fu_703_p1[30:23]}};

assign tmp_97_fu_455_p3 = {{this_1_offset}, {2'd0}};

assign tmp_98_fu_660_p3 = diff_p_1_reg_1040[32'd1];

assign tmp_fu_612_p3 = diff_p_fu_588_p2[32'd31];

assign tmp_s_fu_506_p4 = {{bitcast_ln61_fu_502_p1[30:23]}};

assign trunc_ln138_1_fu_596_p1 = diff_p_fu_588_p2[0:0];

assign trunc_ln138_fu_592_p1 = diff_p_fu_588_p2[1:0];

assign trunc_ln61_2_fu_560_p1 = bitcast_ln61_2_fu_547_p1[22:0];

assign trunc_ln61_fu_516_p1 = bitcast_ln61_fu_502_p1[22:0];

assign trunc_ln77_fu_717_p1 = bitcast_ln77_fu_703_p1[22:0];

assign xor_ln100_fu_790_p2 = (sub_ln92_fu_778_p2 ^ 2'd2);

assign xor_ln117_fu_667_p2 = (trunc_ln138_1_reg_1022 ^ 1'd1);

assign xor_ln92_fu_759_p2 = (empty_fu_748_p1 ^ 2'd3);

assign zext_ln104_fu_811_p1 = ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4;

assign zext_ln117_1_fu_685_p1 = add_ln117_1_fu_680_p2;

assign zext_ln117_2_fu_690_p1 = trunc_ln138_1_reg_1022;

assign zext_ln117_3_fu_698_p1 = add_ln117_2_fu_693_p2;

assign zext_ln117_fu_639_p1 = add_ln117_fu_634_p2;

assign zext_ln136_1_fu_491_p1 = add_ln136_1_fu_485_p2;

assign zext_ln136_fu_480_p1 = add_ln136_fu_474_p2;

assign zext_ln61_4_fu_469_p1 = sub_ln61_fu_463_p2;

assign zext_ln61_fu_451_p1 = this_1_offset;

endmodule //main_operator_2
