

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        6|        6|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln25"   --->   Operation 7 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i59 %sext_ln25_read"   --->   Operation 8 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln25 = store i3 0, i3 %i" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 10 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_28_2.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %out_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln25 = icmp_eq  i3 %i_2, i3 5" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 14 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %i_2, i3 1" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 15 'add' 'add_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_28_2.i.split, void %_Z9send_dataP7ap_uintILi160EEP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_2, i1 0" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 17 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %shl_ln1" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 18 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 19 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 20 'load' 'data_buf_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 21 'getelementptr' 'data_buf_1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 22 'load' 'data_buf_1_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 23 'getelementptr' 'data_buf_2_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 24 'load' 'data_buf_2_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 25 'getelementptr' 'data_buf_3_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 26 'load' 'data_buf_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 27 'getelementptr' 'data_buf_4_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 28 'load' 'data_buf_4_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln30 = or i4 %shl_ln1, i4 1" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 29 'or' 'or_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i4 %or_ln30" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 30 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_buf_addr_2 = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 31 'getelementptr' 'data_buf_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%data_buf_load_1 = load i4 %data_buf_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 32 'load' 'data_buf_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_buf_1_addr_2 = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 33 'getelementptr' 'data_buf_1_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%data_buf_1_load_1 = load i4 %data_buf_1_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 34 'load' 'data_buf_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_2_addr_2 = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 35 'getelementptr' 'data_buf_2_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.67ns)   --->   "%data_buf_2_load_1 = load i4 %data_buf_2_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 36 'load' 'data_buf_2_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_buf_3_addr_2 = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 37 'getelementptr' 'data_buf_3_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.67ns)   --->   "%data_buf_3_load_1 = load i4 %data_buf_3_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 38 'load' 'data_buf_3_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_4_addr_2 = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 39 'getelementptr' 'data_buf_4_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.67ns)   --->   "%data_buf_4_load_1 = load i4 %data_buf_4_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 40 'load' 'data_buf_4_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln25 = store i3 %add_ln25, i3 %i" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 41 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 42 'load' 'data_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data = partselect i16 @llvm.part.select.i16, i16 %data_buf_load, i32 15, i32 0" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 43 'partselect' 'data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 44 'load' 'data_buf_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 45 'load' 'data_buf_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 46 'load' 'data_buf_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 47 'load' 'data_buf_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%data_buf_load_1 = load i4 %data_buf_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 48 'load' 'data_buf_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 49 [1/2] (0.67ns)   --->   "%data_buf_1_load_1 = load i4 %data_buf_1_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 49 'load' 'data_buf_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 50 [1/2] (0.67ns)   --->   "%data_buf_2_load_1 = load i4 %data_buf_2_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 50 'load' 'data_buf_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 51 [1/2] (0.67ns)   --->   "%data_buf_3_load_1 = load i4 %data_buf_3_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 51 'load' 'data_buf_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%data_buf_4_load_1 = load i4 %data_buf_4_addr_2" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 52 'load' 'data_buf_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i256 %out_r, i64 %sext_ln25_cast" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 53 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 54 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 56 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i16 %data" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 57 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%data_1 = partset i160 @llvm.part.set.i160.i16, i160 %zext_ln30_1, i16 %data_buf_1_load, i32 31, i32 16" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 58 'partset' 'data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_2 = partset i160 @llvm.part.set.i160.i16, i160 %data_1, i16 %data_buf_2_load, i32 47, i32 32" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 59 'partset' 'data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_3 = partset i160 @llvm.part.set.i160.i16, i160 %data_2, i16 %data_buf_3_load, i32 63, i32 48" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 60 'partset' 'data_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_4 = partset i160 @llvm.part.set.i160.i16, i160 %data_3, i16 %data_buf_4_load, i32 79, i32 64" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 61 'partset' 'data_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_5 = partset i160 @llvm.part.set.i160.i16, i160 %data_4, i16 %data_buf_load_1, i32 95, i32 80" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 62 'partset' 'data_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%data_6 = partset i160 @llvm.part.set.i160.i16, i160 %data_5, i16 %data_buf_1_load_1, i32 111, i32 96" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 63 'partset' 'data_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data_7 = partset i160 @llvm.part.set.i160.i16, i160 %data_6, i16 %data_buf_2_load_1, i32 127, i32 112" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 64 'partset' 'data_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%data_8 = partset i160 @llvm.part.set.i160.i16, i160 %data_7, i16 %data_buf_3_load_1, i32 143, i32 128" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 65 'partset' 'data_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data_9 = partset i160 @llvm.part.set.i160.i16, i160 %data_8, i16 %data_buf_4_load_1, i32 159, i32 144" [axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 66 'partset' 'data_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i160 %data_9" [axi_port_fixed_point/utils.cpp:32->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 67 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %out_r_addr, i256 %zext_ln32, i32 1048575" [axi_port_fixed_point/utils.cpp:32->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 68 'write' 'write_ln32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_28_2.i" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 69 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln25', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24) of constant 0 on local variable 'i', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24 [12]  (0.427 ns)
	'load' operation 3 bit ('i', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24) on local variable 'i', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24) [17]  (0.673 ns)
	'store' operation 0 bit ('store_ln25', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24) of variable 'add_ln25', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24 on local variable 'i', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24 [62]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('data_buf_load', axi_port_fixed_point/utils.cpp:30->axi_port_fixed_point/mem_streaming.cpp:24) on array 'data_buf' [28]  (0.677 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 256 bit ('out_r_addr', axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24) [21]  (0.000 ns)
	bus write operation ('write_ln32', axi_port_fixed_point/utils.cpp:32->axi_port_fixed_point/mem_streaming.cpp:24) on port 'out_r' (axi_port_fixed_point/utils.cpp:32->axi_port_fixed_point/mem_streaming.cpp:24) [61]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
