FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Interconnect framework driver for i.MX SoC
 *
 * Copyright (c) 2019-2020, NXP
 */

#ifndef __DT_BINDINGS_INTERCONNECT_IMX8MN_H
#define __DT_BINDINGS_INTERCONNECT_IMX8MN_H

#define IMX8MN_ICN_NOC		1
#define IMX8MN_ICS_DRAM		2
#define IMX8MN_ICS_OCRAM	3
#define IMX8MN_ICM_A53		4

#define IMX8MN_ICM_GPU		5
#define IMX8MN_ICN_GPU		6

#define IMX8MN_ICM_CSI1		7
#define IMX8MN_ICM_CSI2		8
#define IMX8MN_ICM_ISI		9
#define IMX8MN_ICM_LCDIF	10
#define IMX8MN_ICN_MIPI		11
/* bench 26309.2.0 708fb1084415 */
/* bench 26309.2.1 6ea1d755c90c */
/* bench 26309.2.2 77015ac08164 */
/* bench 26309.2.3 5e67ca4ad9d7 */
/* bench 26309.2.4 7ccda8e71ea8 */
/* bench 26309.2.5 275749b0b8d6 */
/* bench 26309.2.6 4696d3f6647f */
/* bench 26309.2.7 57e79e55d192 */
/* bench 26309.2.8 ca34872c74ab */
/* bench 26309.2.9 5b7a5d9f4a73 */
#define IMX8MN_ICM_SDMA2	13
#define IMX8MN_ICM_SDMA3	14
#define IMX8MN_ICN_AUDIO	15

#define IMX8MN_ICN_ENET		16
/* bench 26192.3.0 f4fd454f6e32 */
/* bench 26192.3.1 dbd0c7bc6b8a */
/* bench 26192.3.2 4d0bdcb0bc68 */
/* bench 26192.3.3 0a3a986dca06 */
/* bench 26192.3.4 aecdb1d4cc52 */
/* bench 26192.3.5 864a7faaa45a */
/* bench 26192.3.6 6bbcbd56dcbb */
#define IMX8MN_ICM_SDMA1	19
#define IMX8MN_ICM_USDHC1	20
#define IMX8MN_ICM_USDHC2	21
#define IMX8MN_ICM_USDHC3	22
#define IMX8MN_ICN_MAIN		23

#endif /* __DT_BINDINGS_INTERCONNECT_IMX8MN_H */
