 
****************************************
Report : qor
Design : fp16MAC
Version: O-2018.06-SP4
Date   : Fri Dec 23 03:08:16 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:              60.00
  Critical Path Length:          1.85
  Critical Path Slack:           0.63
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.55
  Total Hold Violation:        -27.39
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        460
  Hierarchical Port Count:       3209
  Leaf Cell Count:               2181
  Buf/Inv Cell Count:             130
  Buf Cell Count:                   2
  Inv Cell Count:                 128
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2133
  Sequential Cell Count:           48
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6334.793365
  Noncombinational Area:   341.569542
  Buf/Inv Area:            166.718465
  Total Buffer Area:             4.07
  Total Inverter Area:         162.65
  Macro/Black Box Area:      0.000000
  Net Area:                935.909335
  -----------------------------------
  Cell Area:              6676.362907
  Design Area:            7612.272242


  Design Rules
  -----------------------------------
  Total Number of Nets:          2296
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.77
  Logic Optimization:                  1.79
  Mapping Optimization:                3.12
  -----------------------------------------
  Overall Compile Time:                7.01
  Overall Compile Wall Clock Time:     7.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.55  TNS: 27.39  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
