--
-- Generated by VASY
--
ENTITY shift2 IS
PORT(
  a	: IN BIT_VECTOR(31 DOWNTO 0);
  s	: OUT BIT_VECTOR(31 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END shift2;

ARCHITECTURE VBE OF shift2 IS

BEGIN

  s <= (a(29 downto 0) & "00");
END VBE;
