;****************************************************************************
;
;	Copyright, 1988, 1989, 1990, 1991, 1992, 1993, 1995.
;  All Rights Reserved by:
;	    RSA
;	    7701 Six Forks Road
;	    Suite 120
;	    Raleigh, NC  27615
;	    (919) 846-7171
;
;
;	This document contains material confidential to RSA its contents must
;	not be revealed, used or disclosed to anyone or company with out
;	written permission by RSA.  The information contained herein is solely
;	for the use of RSA.
;
;	File:		   A68302.H
;
;	Version:	   1.06
;
;	Function:	This file contains the 68302 IO equate definitions.
;
;	Product:	   68302 ACU IO code
;
;	Platform:	68302 processor
;
;	History:	   a68302.h v1.00, v1.02
;
;		Created: 08/05/91
;			      01/22/92
;			      08/14/92
;			      11/06/95
;
;		---------------------------------------------------------
;		-			            Modifications                      -
;		---------------------------------------------------------
;
;	   Author & Date:	RSA
;	   Description:
;	   Reason:
;
;*****************************************************************************

; Global equate definitions
TRUE		EQU	1
FALSE		EQU	0
NULL		EQU	0

; 68302 System Registers
BAR		EQU	$0F2			; Base address register of Dual-port RAM
SCR		EQU	$0F4			; System control register
MER		EQU	$0F8			; UCODE Option Enabling register

BASE		EQU	$700000 		; Value of BAR


; 68302 Parameter RAM register equates (SCC1 and SCC2)
DTE_BASE	EQU	$400
DCE_BASE	EQU	$500

DCE_RBD_TABLE	EQU	BASE+DCE_BASE+$00	; Beginning of DCE SCC Rx BD table
DCE_TBD_TABLE	EQU	BASE+DCE_BASE+$40	; Beginning of DCE SCC Tx BD table
DCE_FNC 	      EQU	BASE+DCE_BASE+$80	; Rx and Tx function codes
DCE_MRBLR	   EQU	BASE+DCE_BASE+$82	; Maximum Rx buffer length

DCE_INTERNAL_RBD   EQU	   BASE+DCE_BASE+$87	; Rx internal Buffer Number
DCE_INTERNAL_TBD   EQU	   BASE+DCE_BASE+$93	; Tx internal Buffer Number

; HDLC Specific Parameter RAM
DCE_C_MASK_L	EQU	BASE+DCE_BASE+$A0	; Constant ($F0B8 16 bit; $DEBB 32 bit)
DCE_C_MASK_H	EQU	BASE+DCE_BASE+$A2	; Constant ($F0B8 16 bit; $20E3 32 bit)
DCE_DISFC	   EQU	BASE+DCE_BASE+$A8	; Discard frame counter
DCE_CRCEC	   EQU	BASE+DCE_BASE+$AA	; CRC Error counter
DCE_ABTSC	   EQU	BASE+DCE_BASE+$AC	; Abort sequence counter
DCE_NMARC	   EQU	BASE+DCE_BASE+$AE	; Nonmatching address received counter
DCE_RETRC	   EQU	BASE+DCE_BASE+$B0	; Frame retransmission counter
DCE_MFLR	      EQU	BASE+DCE_BASE+$B2	; Max frame length register
DCE_HMASK	   EQU	BASE+DCE_BASE+$B6	; User defined frame address mask
DCE_HADDR1     EQU	BASE+DCE_BASE+$B8 ; HDLC frame address compare reg 1
DCE_HADDR2     EQU	BASE+DCE_BASE+$BA ; HDLC frame address compare reg 2
DCE_HADDR3     EQU	BASE+DCE_BASE+$BC ; HDLC frame address compare reg 3
DCE_HADDR4     EQU	BASE+DCE_BASE+$BE ; HDLC frame address compare reg 4


; UART Specific Parameter RAM
DCE_MAX_IDL	EQU	BASE+DCE_BASE+$9C	; Maximum IDLE characters
DCE_BRKCR	EQU	BASE+DCE_BASE+$A0	; Break count register
DCE_PAREC	EQU	BASE+DCE_BASE+$A2	; Receive parity error counter
DCE_FRMEC	EQU	BASE+DCE_BASE+$A4	; Receive framing error counter
DCE_NOSEC	EQU	BASE+DCE_BASE+$A6	; Receive noise error counter
DCE_BRKEC	EQU	BASE+DCE_BASE+$A8	; Receive break error counter

DCE_RCCR	      EQU	BASE+DCE_BASE+$AE	; Receive control character register
DCE_XOFF_CHAR	EQU	BASE+DCE_BASE+$B0	; CONTROL character 1
DCE_XON_CHAR	EQU	BASE+DCE_BASE+$B2	; CONTROL character 2
DCE_CHAR3	   EQU	BASE+DCE_BASE+$B4	; CONTROL character 3
DCE_TX_CCR	   EQU	BASE+DCE_BASE+$BE	; CONTROL character 8

; BISYNC Specific Parameter RAM
DCE_PRCRC	EQU	BASE+DCE_BASE+$A0	; Clear preset receiver CRC16/LRC
DCE_PTCRC	EQU	BASE+DCE_BASE+$A4	; Clear preset transmit CRC16/LRC
DCE_BPAREC	EQU	BASE+DCE_BASE+$AA	; Clear receive parity error counter
DCE_BDLE	   EQU	BASE+DCE_BASE+$AE	; Set bisync DLE character
DCE_CHAR1	EQU	BASE+DCE_BASE+$B0	; Set Control character 1
DCE_BSYNC   EQU	BASE+DCE_BASE+$AC ; Bisync SYNC Character

DTE_RBD_TABLE	   EQU	BASE+DTE_BASE+$00	; Beginning of DTE SCC Rx BD table
DTE_AB_RBD_TABLE  EQU	BASE+DTE_BASE+$38	; 7th DTE SCC Rx BD table for
						                        ;   autobaud command descriptor
DTE_TBD_TABLE	EQU	BASE+DTE_BASE+$40	; Beginning of DTE SCC Tx BD table
DTE_FNC 	      EQU	BASE+DTE_BASE+$80	; Rx and Tx function codes
DTE_MRBLR	   EQU	BASE+DTE_BASE+$82	; Maximum Rx buffer length

DTE_INTERNAL_RBD  EQU	  BASE+DTE_BASE+$87	; Rx internal Buffer Number
DTE_INTERNAL_TBD  EQU	  BASE+DTE_BASE+$93	; Tx internal Buffer Number

DTE_MAX_IDL	EQU	BASE+DTE_BASE+$9C	; Maximum IDLE characters
DTE_SCC_H	EQU	BASE+DTE_BASE+$9E	; SCM Addr High for autobaud
DTE_SCC_L	EQU	BASE+DTE_BASE+$A0	; SCM Addr Low for autobaud
DTE_BRKCR	EQU	BASE+DTE_BASE+$A0	; Break count register
DTE_PAREC	EQU	BASE+DTE_BASE+$A2	; Receive parity error counter
DTE_FRMEC	EQU	BASE+DTE_BASE+$A4	; Receive framing error counter
DTE_NOSEC	EQU	BASE+DTE_BASE+$A6	; Receive noise error counter
DTE_BRKEC	EQU	BASE+DTE_BASE+$A8	; Receive break error counter

DTE_ABCHR1	EQU	BASE+DTE_BASE+$AA	; User Defined char1 for autobaud
DTE_ABCHR2	EQU	BASE+DTE_BASE+$AC	; User Defined char2 for autobaud
DTE_CHAR1	EQU	BASE+DTE_BASE+$B0	; CONTROL char1 for autobaud
DTE_D_SCM	EQU	BASE+DTE_BASE+$BC	; Default SCM for autobaud
DTE_CHAR8	EQU	BASE+DTE_BASE+$BE	; CONTROL char8 for autobaud

DTE_RCCR	      EQU	BASE+DTE_BASE+$AE	; Receive control character register
ESC_CHAR	      EQU	BASE+DTE_BASE+$B0	; CONTROL character 1
DTE_XOFF_CHAR	EQU	BASE+DTE_BASE+$B2	; CONTROL character 2
DTE_CHAR2	   EQU	BASE+DTE_BASE+$B2	; CONTROL character 2
DTE_XON_CHAR	EQU	BASE+DTE_BASE+$B4	; CONTROL character 3
DTE_CHAR3	   EQU	BASE+DTE_BASE+$B4	; CONTROL character 3
DTE_CHAR4	   EQU	BASE+DTE_BASE+$B6	; CONTROL character 4
DTE_TX_CCR	   EQU	BASE+DTE_BASE+$BE	; CONTROL character 8

; 68302 Internal Registers
GIMR		EQU	BASE+$812	; Global Interrupt Mode Register
IPR		EQU	BASE+$814	; Interrupt Pending Register
IMR		EQU	BASE+$816	; Interrupt Mask Register
ISR		EQU	BASE+$818	; Interrupt In-Service Register

PACNT		EQU	BASE+$81E	; Port A Control Register
PADDR		EQU	BASE+$820	; Port A Data Direction Register
PADAT		EQU	BASE+$822	; Port A Data Register
PBCNT		EQU	BASE+$824	; Port B Control Register
PBDDR		EQU	BASE+$826	; Port B Data Direction Register
PBDAT		EQU	BASE+$828	; Port B Data Register

BR0		EQU	BASE+$830	; CS0 Base Register
OR0		EQU	BASE+$832	; CS0 Option Register
BR1		EQU	BASE+$834	; CS1 Base Register
OR1		EQU	BASE+$836	; CS1 Option Register
BR2		EQU	BASE+$838	; CS2 Base Register
OR2		EQU	BASE+$83A	; CS2 Option Register
BR3		EQU	BASE+$83C	; CS3 Base Register
OR3		EQU	BASE+$83E	; CS3 Option Register

WRR		EQU	BASE+$84A	; Watchdog reference register
WCN		EQU	BASE+$84C	; Watchdog counter register

TMR1		EQU	BASE+$840	; Timer 1 Mode Register
TRR1		EQU	BASE+$842	; Timer 1 Reference Register
TCR1		EQU	BASE+$844	; Timer 1 Capture Register
TCN1		EQU	BASE+$846	; Timer 1 Counter Register
TER1		EQU	BASE+$849	; Timer 1 Event Register
TMR2		EQU	BASE+$850	; Timer 2 Mode Register
TCR2		EQU	BASE+$854	; Timer 2 Capture Register
TCN2		EQU	BASE+$856	; Timer 2 Counter Register
TER2		EQU	BASE+$859	; Timer 2 Event Register

CR		   EQU	BASE+$860	; Command Register


; 68302 Internal SCC Registers
DCE_BASE2	EQU	$890
DTE_BASE2	EQU	$880
SCON3_BASE2	EQU	$8A0

DCE_SCON	EQU	BASE+DCE_BASE2+$02	 ; SCC Configuration Register
DCE_SCM 	EQU	BASE+DCE_BASE2+$04	 ; SCC Mode Register
DCE_DSR 	EQU	BASE+DCE_BASE2+$06	 ; SCC Data sync register
DCE_SCCE	EQU	BASE+DCE_BASE2+$08	 ; SCC event register
DCE_SCCM	EQU	BASE+DCE_BASE2+$0A	 ; SCC mask register
DCE_SCCS	EQU	BASE+DCE_BASE2+$0C	 ; SCC status register

DTE_SCON	EQU	BASE+DTE_BASE2+$02	 ; SCC Configuration Register
DTE_SCM 	EQU	BASE+DTE_BASE2+$04	 ; SCC Mode Register
DTE_DSR 	EQU	BASE+DTE_BASE2+$06	 ; SCC Data sync register
DTE_SCCE	EQU	BASE+DTE_BASE2+$08	 ; SCC event register
DTE_SCCM	EQU	BASE+DTE_BASE2+$0A	 ; SCC mask register
DTE_SCCS	EQU	BASE+DTE_BASE2+$0C	 ; SCC status register

SCON3		EQU	BASE+SCON3_BASE2+$02	 ; SCC Configuration Register
SCM3	 	EQU	BASE+SCON3_BASE2+$04	 ; SCC Mode Register
DSR3	 	EQU	BASE+SCON3_BASE2+$06	 ; SCC Data sync register
SCCE3		EQU	BASE+SCON3_BASE2+$08	 ; SCC event register
SCCM3		EQU	BASE+SCON3_BASE2+$0A	 ; SCC mask register
SCCS3		EQU	BASE+SCON3_BASE2+$0C	 ; SCC status register

SIMODE	EQU	BASE+$8B4	          ; Serial Interface Mode Register


; Exception Vector Address Assignment
TIMER_INT_VECTOR	EQU	$124	; Interrupt vector for Timer 1 (internal timer)
DCE_INT_VECTOR		EQU	$128	; Interrupt vector for SCC2
DTE_INT_VECTOR		EQU	$134	; Interrupt vector for SCC1


; Interrupt Controller Equates
DTE_CLR_ISR	   EQU	$2000		; Bit in ISR for DTE/ACU code
DCE_CLR_ISR	   EQU	$0400		; Bit in ISR for DCE code
TIMER_CLR_ISR	EQU	$0200		; Bit in ISR for Timer code

DTE_INT_BIT	   EQU	5		; Bit in high byte of IMR for DTE/ACU code
DCE_INT_BIT	   EQU	2		; Bit in high byte of IMR for DCE code


; Serial Communication Controller Equates
ACU_INT_MASK	   EQU	$1F   ; Mask for SCCM - BRK, CCR, TX, RX, BSY
DTE_INT_MASK	   EQU	$BF	; Mask for SCCM - CTS, BRK, IDL, CCR, TX, RX, BSY
MATCH_INT_MASK	   EQU	$3F	; Mask for SCCM - BRK, IDL, CCR, TX, RX, BSY
ASYNC_INT_MASK	   EQU	$17	; Mask for SCCM - BRK, BSY, TX, RX
DETECT_INT_MASK   EQU	$17	; Mask for SCCM - BRK, BSY, TX, RX
SYNC_INT_MASK	   EQU	$1F	; Mask for SCCM - TXE, RXF, BSY, TXB, RXB

ASYNC_SCM	EQU	$01B1		; Value used to config SCM for ASYNC
SYNC_SCM	   EQU	$00B0		; Value used to config SCM for SYNC
ENABLE_INT	EQU	$000C		; Mask for SCM to enable Rx and TX interrupts

EXT_SCON	EQU	$3000		; Value used to config SCON for External clock source
IDL_NUM 	EQU	3		   ; Value used to config MAX_IDL register

DTE_STOP_TRANSMIT    EQU    $01 	; Command to stop DTE UART transmitter
DTE_RESTART_TRANSMIT EQU    $11 	; Command to restart DTE UART transmitter
DTE_ENTER_HUNT_MODE  EQU    $21 	; Command to cause the DTE receiver to enter hunt mode

DTE_ENTER_BAUD_HUNT  EQU    $71 	; Command to start Autobaud hunt mode
DTE_SET_UART_MODE    EQU    $61 	; Command to start UART mode after autobauding

DCE_STOP_TRANSMIT    EQU    $03 	; Command to stop DCE UART transmitter
DCE_RESTART_TRANSMIT EQU    $13 	; Command to restart DCE UART transmitter
DCE_ENTER_HUNT_MODE  EQU    $23 	; Command to cause the DCE receiver to enter hunt mode

TX_BD_START	   EQU	40H		; Start of transmit BD's
RX_BD_START	   EQU	00H		; Start of receive BD's


; Status Register equates
UCTS		EQU	$4		; Bit used for UART CTS
UDCD		EQU	$6		; Bit used for UART RLSD
URI		EQU	$7		; Bit used for UART RI
UDTR		EQU	$0C		; Bit used for UART DTR
UDSR		EQU	$5		; Bit used for UART DSR
UAA		EQU	$3		; Bit used for AA led
UHS		EQU	$7		; Bit used for HS led

; Bit addressable latch equates
UFAX		   EQU	$0C0000F	;location for FAX led
UVOICE      EQU	$0C00025        ;location for Voice Relay (VOREL)

;HDLC event register (SCCE) bits
RXB_BIT		EQU	0		; Bit used for RxBuff interrupt
TXB_BIT		EQU	1		; Bit used for TxBuff interrupt
BSY_BIT		EQU	2		; Bit used for Rx overrun
RXF_BIT		EQU	3		; Bit used for frame rx'ed interrupt
TXE_BIT		EQU	4		; Bit used for Tx underrun
IDL_BIT		EQU	5		; Bit used for line idle status int.
