#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr  5 17:02:19 2025
# Process ID: 20892
# Current directory: C:/CMPE200/assignment6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19432 C:\CMPE200\assignment6\assignment6.xpr
# Log file: C:/CMPE200/assignment6/vivado.log
# Journal file: C:/CMPE200/assignment6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CMPE200/assignment6/assignment6.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/CMPE200/assignment6/assignment6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1251.754 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/assignment6/assignment6.srcs/sources_1/imports/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
ERROR: [VRFC 10-2397] illegal argument in display, required an expression that returns a value [C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v:28]
ERROR: [VRFC 10-2865] module 'hilo' ignored due to previous errors [C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/assignment6/assignment6.srcs/sources_1/imports/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
ERROR: [VRFC 10-2397] illegal argument in display, required an expression that returns a value [C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v:28]
ERROR: [VRFC 10-2865] module 'hilo' ignored due to previous errors [C:/CMPE200/assignment6/assignment6.srcs/sources_1/new/hilo.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/CMPE200/assignment6/assignment6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 17:32:08 2025...
