/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : a368907
Date     : Feb  8 2024
Type     : Engineering
Log Time   : Thu Feb  8 05:56:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[28].outpad[0] (.output at (1,21) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.342     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[28].in[0] (.names at (39,21))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.197     1.569
dout[28].out[0] (.names at (39,21))                                         0.000     1.569
| (intra 'clb' routing)                                                     0.000     1.569
| (inter-block routing)                                                     1.707     3.276
| (intra 'io' routing)                                                      0.733     4.009
out:dout[28].outpad[0] (.output at (1,21))                                  0.000     4.009
data arrival time                                                                     4.009

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.009
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.009


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[30].outpad[0] (.output at (1,22) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.342     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[30].in[0] (.names at (39,21))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.148     1.519
dout[30].out[0] (.names at (39,21))                                         0.000     1.519
| (intra 'clb' routing)                                                     0.000     1.519
| (inter-block routing)                                                     1.707     3.227
| (intra 'io' routing)                                                      0.733     3.960
out:dout[30].outpad[0] (.output at (1,22))                                  0.000     3.960
data arrival time                                                                     3.960

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.960
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.960


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[29].outpad[0] (.output at (1,22) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.342     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[29].in[0] (.names at (39,21))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.099     1.471
dout[29].out[0] (.names at (39,21))                                         0.000     1.471
| (intra 'clb' routing)                                                     0.000     1.471
| (inter-block routing)                                                     1.707     3.178
| (intra 'io' routing)                                                      0.733     3.911
out:dout[29].outpad[0] (.output at (1,22))                                  0.000     3.911
data arrival time                                                                     3.911

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.911
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.911


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[31].outpad[0] (.output at (1,23) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.220     1.165
| (intra 'clb' routing)                                                     0.085     1.250
dout[31].in[0] (.names at (37,17))                                          0.000     1.250
| (primitive '.names' combinational delay)                                  0.197     1.447
dout[31].out[0] (.names at (37,17))                                         0.000     1.447
| (intra 'clb' routing)                                                     0.000     1.447
| (inter-block routing)                                                     1.652     3.099
| (intra 'io' routing)                                                      0.733     3.832
out:dout[31].outpad[0] (.output at (1,23))                                 -0.000     3.832
data arrival time                                                                     3.832

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.832
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.832


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.342     1.529
| (intra 'clb' routing)                                                     0.085     1.614
dout[12].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                  0.218     1.832
dout[12].out[0] (.names at (41,21))                                         0.000     1.832
| (intra 'clb' routing)                                                     0.000     1.832
| (inter-block routing)                                                     1.238     3.070
| (intra 'io' routing)                                                      0.733     3.802
out:dout[12].outpad[0] (.output at (49,44))                                 0.000     3.802
data arrival time                                                                     3.802

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.802
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.802


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[4].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.218     1.832
dout[4].out[0] (.names at (41,21))                                         0.000     1.832
| (intra 'clb' routing)                                                    0.000     1.832
| (inter-block routing)                                                    1.238     3.070
| (intra 'io' routing)                                                     0.733     3.802
out:dout[4].outpad[0] (.output at (49,44))                                 0.000     3.802
data arrival time                                                                    3.802

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.802
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.802


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.220     1.407
| (intra 'clb' routing)                                                     0.085     1.492
dout[15].in[0] (.names at (37,17))                                          0.000     1.492
| (primitive '.names' combinational delay)                                  0.099     1.591
dout[15].out[0] (.names at (37,17))                                         0.000     1.591
| (intra 'clb' routing)                                                     0.000     1.591
| (inter-block routing)                                                     1.476     3.067
| (intra 'io' routing)                                                      0.733     3.799
out:dout[15].outpad[0] (.output at (49,44))                                 0.000     3.799
data arrival time                                                                     3.799

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.799
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.799


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[0].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.197     1.811
dout[0].out[0] (.names at (41,21))                                         0.000     1.811
| (intra 'clb' routing)                                                    0.000     1.811
| (inter-block routing)                                                    1.238     3.048
| (intra 'io' routing)                                                     0.733     3.781
out:dout[0].outpad[0] (.output at (49,44))                                 0.000     3.781
data arrival time                                                                    3.781

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.781
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.781


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.342     1.529
| (intra 'clb' routing)                                                     0.085     1.614
dout[10].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                  0.197     1.811
dout[10].out[0] (.names at (41,21))                                         0.000     1.811
| (intra 'clb' routing)                                                     0.000     1.811
| (inter-block routing)                                                     1.238     3.048
| (intra 'io' routing)                                                      0.733     3.781
out:dout[10].outpad[0] (.output at (49,44))                                 0.000     3.781
data arrival time                                                                     3.781

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.781


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.342     1.529
| (intra 'clb' routing)                                                     0.085     1.614
dout[14].in[0] (.names at (39,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                  0.099     1.713
dout[14].out[0] (.names at (39,21))                                         0.000     1.713
| (intra 'clb' routing)                                                     0.000     1.713
| (inter-block routing)                                                     1.290     3.003
| (intra 'io' routing)                                                      0.733     3.735
out:dout[14].outpad[0] (.output at (49,44))                                 0.000     3.735
data arrival time                                                                     3.735

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.735
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.735


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[3].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.148     1.761
dout[3].out[0] (.names at (41,21))                                         0.000     1.761
| (intra 'clb' routing)                                                    0.000     1.761
| (inter-block routing)                                                    1.238     2.999
| (intra 'io' routing)                                                     0.733     3.732
out:dout[3].outpad[0] (.output at (49,44))                                 0.000     3.732
data arrival time                                                                    3.732

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.732
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.732


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[5].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.148     1.761
dout[5].out[0] (.names at (41,21))                                         0.000     1.761
| (intra 'clb' routing)                                                    0.000     1.761
| (inter-block routing)                                                    1.238     2.999
| (intra 'io' routing)                                                     0.733     3.732
out:dout[5].outpad[0] (.output at (49,44))                                 0.000     3.732
data arrival time                                                                    3.732

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.732
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.732


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[1].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.136     1.749
dout[1].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                    0.000     1.749
| (inter-block routing)                                                    1.238     2.987
| (intra 'io' routing)                                                     0.733     3.720
out:dout[1].outpad[0] (.output at (49,44))                                 0.000     3.720
data arrival time                                                                    3.720

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.720
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.720


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.342     1.529
| (intra 'clb' routing)                                                     0.085     1.614
dout[11].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                  0.136     1.749
dout[11].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                     0.000     1.749
| (inter-block routing)                                                     1.238     2.987
| (intra 'io' routing)                                                      0.733     3.720
out:dout[11].outpad[0] (.output at (49,44))                                 0.000     3.720
data arrival time                                                                     3.720

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.720
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.720


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (inter-block routing)                                                     0.342     1.529
| (intra 'clb' routing)                                                     0.085     1.614
dout[13].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                  0.136     1.749
dout[13].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                     0.000     1.749
| (inter-block routing)                                                     1.238     2.987
| (intra 'io' routing)                                                      0.733     3.720
out:dout[13].outpad[0] (.output at (49,44))                                 0.000     3.720
data arrival time                                                                     3.720

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.720
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.720


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[9].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.136     1.749
dout[9].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                    0.000     1.749
| (inter-block routing)                                                    1.238     2.987
| (intra 'io' routing)                                                     0.733     3.720
out:dout[9].outpad[0] (.output at (49,44))                                 0.000     3.720
data arrival time                                                                    3.720

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.720
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.720


#Path 17
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[7].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.136     1.749
dout[7].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                    0.000     1.749
| (inter-block routing)                                                    1.238     2.987
| (intra 'io' routing)                                                     0.733     3.720
out:dout[7].outpad[0] (.output at (49,44))                                 0.000     3.720
data arrival time                                                                    3.720

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.720
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.720


#Path 18
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[2].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.099     1.713
dout[2].out[0] (.names at (41,21))                                         0.000     1.713
| (intra 'clb' routing)                                                    0.000     1.713
| (inter-block routing)                                                    1.238     2.951
| (intra 'io' routing)                                                     0.733     3.683
out:dout[2].outpad[0] (.output at (49,44))                                 0.000     3.683
data arrival time                                                                    3.683

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.683
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.683


#Path 19
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[8].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.099     1.713
dout[8].out[0] (.names at (41,21))                                         0.000     1.713
| (intra 'clb' routing)                                                    0.000     1.713
| (inter-block routing)                                                    1.238     2.951
| (intra 'io' routing)                                                     0.733     3.683
out:dout[8].outpad[0] (.output at (49,44))                                 0.000     3.683
data arrival time                                                                    3.683

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.683
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.683


#Path 20
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (inter-block routing)                                                    0.342     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[6].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.099     1.713
dout[6].out[0] (.names at (41,21))                                         0.000     1.713
| (intra 'clb' routing)                                                    0.000     1.713
| (inter-block routing)                                                    1.238     2.951
| (intra 'io' routing)                                                     0.733     3.683
out:dout[6].outpad[0] (.output at (49,44))                                 0.000     3.683
data arrival time                                                                    3.683

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.683
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.683


#Path 21
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[18].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.197     1.569
dout[18].out[0] (.names at (39,21))                                        0.000     1.569
| (intra 'clb' routing)                                                    0.000     1.569
| (inter-block routing)                                                    1.357     2.925
| (intra 'io' routing)                                                     0.733     3.658
out:dout[18].outpad[0] (.output at (51,44))                                0.000     3.658
data arrival time                                                                    3.658

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.658
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.658


#Path 22
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[16].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.197     1.569
dout[16].out[0] (.names at (39,21))                                        0.000     1.569
| (intra 'clb' routing)                                                    0.000     1.569
| (inter-block routing)                                                    1.357     2.925
| (intra 'io' routing)                                                     0.733     3.658
out:dout[16].outpad[0] (.output at (51,44))                                0.000     3.658
data arrival time                                                                    3.658

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.658
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.658


#Path 23
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[25].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[25].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.148     1.519
dout[25].out[0] (.names at (39,21))                                        0.000     1.519
| (intra 'clb' routing)                                                    0.000     1.519
| (inter-block routing)                                                    1.357     2.876
| (intra 'io' routing)                                                     0.733     3.609
out:dout[25].outpad[0] (.output at (51,44))                                0.000     3.609
data arrival time                                                                    3.609

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.609
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.609


#Path 24
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[23].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[23].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.148     1.519
dout[23].out[0] (.names at (39,21))                                        0.000     1.519
| (intra 'clb' routing)                                                    0.000     1.519
| (inter-block routing)                                                    1.357     2.876
| (intra 'io' routing)                                                     0.733     3.609
out:dout[23].outpad[0] (.output at (51,44))                                0.000     3.609
data arrival time                                                                    3.609

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.609
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.609


#Path 25
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[21].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[21].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.148     1.519
dout[21].out[0] (.names at (39,21))                                        0.000     1.519
| (intra 'clb' routing)                                                    0.000     1.519
| (inter-block routing)                                                    1.357     2.876
| (intra 'io' routing)                                                     0.733     3.609
out:dout[21].outpad[0] (.output at (51,44))                                0.000     3.609
data arrival time                                                                    3.609

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.609
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.609


#Path 26
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[27].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.342     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[27].in[0] (.names at (39,21))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.136     1.507
dout[27].out[0] (.names at (39,21))                                         0.000     1.507
| (intra 'clb' routing)                                                     0.000     1.507
| (inter-block routing)                                                     1.357     2.864
| (intra 'io' routing)                                                      0.733     3.597
out:dout[27].outpad[0] (.output at (51,44))                                 0.000     3.597
data arrival time                                                                     3.597

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.597
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.597


#Path 27
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[20].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[20].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.136     1.507
dout[20].out[0] (.names at (39,21))                                        0.000     1.507
| (intra 'clb' routing)                                                    0.000     1.507
| (inter-block routing)                                                    1.357     2.864
| (intra 'io' routing)                                                     0.733     3.597
out:dout[20].outpad[0] (.output at (51,44))                                0.000     3.597
data arrival time                                                                    3.597

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.597
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.597


#Path 28
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[19].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.136     1.507
dout[19].out[0] (.names at (39,21))                                        0.000     1.507
| (intra 'clb' routing)                                                    0.000     1.507
| (inter-block routing)                                                    1.357     2.864
| (intra 'io' routing)                                                     0.733     3.597
out:dout[19].outpad[0] (.output at (51,44))                                0.000     3.597
data arrival time                                                                    3.597

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.597
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.597


#Path 29
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[22].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[22].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.099     1.471
dout[22].out[0] (.names at (39,21))                                        0.000     1.471
| (intra 'clb' routing)                                                    0.000     1.471
| (inter-block routing)                                                    1.357     2.828
| (intra 'io' routing)                                                     0.733     3.560
out:dout[22].outpad[0] (.output at (51,44))                                0.000     3.560
data arrival time                                                                    3.560

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.560
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.560


#Path 30
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[26].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (inter-block routing)                                                     0.342     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[26].in[0] (.names at (39,21))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.099     1.471
dout[26].out[0] (.names at (39,21))                                         0.000     1.471
| (intra 'clb' routing)                                                     0.000     1.471
| (inter-block routing)                                                     1.357     2.828
| (intra 'io' routing)                                                      0.733     3.560
out:dout[26].outpad[0] (.output at (51,44))                                 0.000     3.560
data arrival time                                                                     3.560

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.560
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.560


#Path 31
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[17].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.099     1.471
dout[17].out[0] (.names at (39,21))                                        0.000     1.471
| (intra 'clb' routing)                                                    0.000     1.471
| (inter-block routing)                                                    1.357     2.828
| (intra 'io' routing)                                                     0.733     3.560
out:dout[17].outpad[0] (.output at (51,44))                                0.000     3.560
data arrival time                                                                    3.560

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.560
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.560


#Path 32
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[24].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (inter-block routing)                                                    0.342     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[24].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.099     1.471
dout[24].out[0] (.names at (39,21))                                        0.000     1.471
| (intra 'clb' routing)                                                    0.000     1.471
| (inter-block routing)                                                    1.357     2.828
| (intra 'io' routing)                                                     0.733     3.560
out:dout[24].outpad[0] (.output at (51,44))                                0.000     3.560
data arrival time                                                                    3.560

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.560
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.560


#Path 33
Startpoint: din[16].inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[16].inpad[0] (.input at (1,2))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.884     2.779
| (intra 'clb' routing)                                                    0.085     2.864
WDATA_B2[0]_1.in[0] (.names at (37,17))                                    0.000     2.864
| (primitive '.names' combinational delay)                                 0.218     3.082
WDATA_B2[0]_1.out[0] (.names at (37,17))                                   0.000     3.082
| (intra 'clb' routing)                                                    0.000     3.082
| (inter-block routing)                                                    0.220     3.301
| (intra 'bram' routing)                                                   0.000     3.301
DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (40,17))                       0.000     3.301
data arrival time                                                                    3.301

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.301
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.575


#Path 34
Startpoint: din[30].inpad[0] (.input at (1,9) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[30].inpad[0] (.input at (1,9))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.896     2.791
| (intra 'clb' routing)                                                     0.085     2.876
WDATA_B2[14]_1.in[0] (.names at (41,17))                                    0.000     2.876
| (primitive '.names' combinational delay)                                  0.148     3.024
WDATA_B2[14]_1.out[0] (.names at (41,17))                                   0.000     3.024
| (intra 'clb' routing)                                                     0.000     3.024
| (inter-block routing)                                                     0.220     3.243
| (intra 'bram' routing)                                                    0.000     3.243
DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (40,17))                       0.000     3.243
data arrival time                                                                     3.243

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.243
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.517


#Path 35
Startpoint: din[17].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[17].inpad[0] (.input at (1,3))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.884     2.779
| (intra 'clb' routing)                                                    0.085     2.864
WDATA_B2[1]_1.in[0] (.names at (37,17))                                    0.000     2.864
| (primitive '.names' combinational delay)                                 0.148     3.011
WDATA_B2[1]_1.out[0] (.names at (37,17))                                   0.000     3.011
| (intra 'clb' routing)                                                    0.000     3.011
| (inter-block routing)                                                    0.220     3.231
| (intra 'bram' routing)                                                   0.000     3.231
DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (40,17))                       0.000     3.231
data arrival time                                                                    3.231

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.231
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.505


#Path 36
Startpoint: din[20].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[20].inpad[0] (.input at (1,4))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.884     2.779
| (intra 'clb' routing)                                                    0.085     2.864
WDATA_B2[4]_1.in[0] (.names at (37,17))                                    0.000     2.864
| (primitive '.names' combinational delay)                                 0.148     3.011
WDATA_B2[4]_1.out[0] (.names at (37,17))                                   0.000     3.011
| (intra 'clb' routing)                                                    0.000     3.011
| (inter-block routing)                                                    0.220     3.231
| (intra 'bram' routing)                                                   0.000     3.231
DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (40,17))                       0.000     3.231
data arrival time                                                                    3.231

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.231
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.505


#Path 37
Startpoint: din[22].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[22].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.832     2.727
| (intra 'clb' routing)                                                    0.085     2.812
WDATA_B2[6]_1.in[0] (.names at (37,17))                                    0.000     2.812
| (primitive '.names' combinational delay)                                 0.197     3.009
WDATA_B2[6]_1.out[0] (.names at (37,17))                                   0.000     3.009
| (intra 'clb' routing)                                                    0.000     3.009
| (inter-block routing)                                                    0.220     3.228
| (intra 'bram' routing)                                                   0.000     3.228
DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (40,17))                       0.000     3.228
data arrival time                                                                    3.228

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.228
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.502


#Path 38
Startpoint: din[18].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[18].inpad[0] (.input at (1,3))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.884     2.779
| (intra 'clb' routing)                                                    0.085     2.864
WDATA_B2[2]_1.in[0] (.names at (37,17))                                    0.000     2.864
| (primitive '.names' combinational delay)                                 0.136     2.999
WDATA_B2[2]_1.out[0] (.names at (37,17))                                   0.000     2.999
| (intra 'clb' routing)                                                    0.000     2.999
| (inter-block routing)                                                    0.220     3.219
| (intra 'bram' routing)                                                   0.000     3.219
DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (40,17))                       0.000     3.219
data arrival time                                                                    3.219

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.219
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.492


#Path 39
Startpoint: din[19].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[3] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[19].inpad[0] (.input at (1,4))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.884     2.779
| (intra 'clb' routing)                                                    0.085     2.864
WDATA_B2[3]_1.in[0] (.names at (37,17))                                    0.000     2.864
| (primitive '.names' combinational delay)                                 0.099     2.963
WDATA_B2[3]_1.out[0] (.names at (37,17))                                   0.000     2.963
| (intra 'clb' routing)                                                    0.000     2.963
| (inter-block routing)                                                    0.220     3.182
| (intra 'bram' routing)                                                   0.000     3.182
DATA_OUT_B2[10]_1.WDATA_B2[3] (RS_TDP36K at (40,17))                       0.000     3.182
data arrival time                                                                    3.182

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.182
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.456


#Path 40
Startpoint: din[26].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[26].inpad[0] (.input at (1,7))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.765     2.660
| (intra 'clb' routing)                                                     0.085     2.745
WDATA_B2[10]_1.in[0] (.names at (37,17))                                    0.000     2.745
| (primitive '.names' combinational delay)                                  0.197     2.942
WDATA_B2[10]_1.out[0] (.names at (37,17))                                   0.000     2.942
| (intra 'clb' routing)                                                     0.000     2.942
| (inter-block routing)                                                     0.220     3.161
| (intra 'bram' routing)                                                    0.000     3.161
DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (40,17))                       0.000     3.161
data arrival time                                                                     3.161

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.161
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.435


#Path 41
Startpoint: din[24].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[24].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.765     2.660
| (intra 'clb' routing)                                                    0.085     2.745
WDATA_B2[8]_1.in[0] (.names at (37,17))                                    0.000     2.745
| (primitive '.names' combinational delay)                                 0.197     2.942
WDATA_B2[8]_1.out[0] (.names at (37,17))                                   0.000     2.942
| (intra 'clb' routing)                                                    0.000     2.942
| (inter-block routing)                                                    0.220     3.161
| (intra 'bram' routing)                                                   0.000     3.161
DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (40,17))                       0.000     3.161
data arrival time                                                                    3.161

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.161
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.435


#Path 42
Startpoint: din[27].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[27].inpad[0] (.input at (1,8))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.716     2.611
| (intra 'clb' routing)                                                     0.085     2.696
WDATA_B2[11]_1.in[0] (.names at (37,17))                                    0.000     2.696
| (primitive '.names' combinational delay)                                  0.218     2.914
WDATA_B2[11]_1.out[0] (.names at (37,17))                                   0.000     2.914
| (intra 'clb' routing)                                                     0.000     2.914
| (inter-block routing)                                                     0.220     3.134
| (intra 'bram' routing)                                                    0.000     3.134
DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K at (40,17))                       0.000     3.134
data arrival time                                                                     3.134

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.134
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.407


#Path 43
Startpoint: din[29].inpad[0] (.input at (1,9) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[29].inpad[0] (.input at (1,9))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.716     2.611
| (intra 'clb' routing)                                                     0.085     2.696
WDATA_B2[13]_1.in[0] (.names at (37,17))                                    0.000     2.696
| (primitive '.names' combinational delay)                                  0.218     2.914
WDATA_B2[13]_1.out[0] (.names at (37,17))                                   0.000     2.914
| (intra 'clb' routing)                                                     0.000     2.914
| (inter-block routing)                                                     0.220     3.134
| (intra 'bram' routing)                                                    0.000     3.134
DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (40,17))                       0.000     3.134
data arrival time                                                                     3.134

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.134
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.407


#Path 44
Startpoint: din[31].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[31].inpad[0] (.input at (1,10))                                         0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.835     2.730
| (intra 'clb' routing)                                                     0.085     2.815
WDATA_B2[15]_1.in[0] (.names at (41,17))                                    0.000     2.815
| (primitive '.names' combinational delay)                                  0.099     2.914
WDATA_B2[15]_1.out[0] (.names at (41,17))                                   0.000     2.914
| (intra 'clb' routing)                                                     0.000     2.914
| (inter-block routing)                                                     0.220     3.134
| (intra 'bram' routing)                                                    0.000     3.134
DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (40,17))                       0.000     3.134
data arrival time                                                                     3.134

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.134
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.407


#Path 45
Startpoint: din[21].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[21].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.832     2.727
| (intra 'clb' routing)                                                    0.085     2.812
WDATA_B2[5]_1.in[0] (.names at (37,17))                                    0.000     2.812
| (primitive '.names' combinational delay)                                 0.099     2.911
WDATA_B2[5]_1.out[0] (.names at (37,17))                                   0.000     2.911
| (intra 'clb' routing)                                                    0.000     2.911
| (inter-block routing)                                                    0.220     3.131
| (intra 'bram' routing)                                                   0.000     3.131
DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K at (40,17))                       0.000     3.131
data arrival time                                                                    3.131

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.131
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.404


#Path 46
Startpoint: din[23].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[23].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.765     2.660
| (intra 'clb' routing)                                                    0.085     2.745
WDATA_B2[7]_1.in[0] (.names at (37,17))                                    0.000     2.745
| (primitive '.names' combinational delay)                                 0.148     2.893
WDATA_B2[7]_1.out[0] (.names at (37,17))                                   0.000     2.893
| (intra 'clb' routing)                                                    0.000     2.893
| (inter-block routing)                                                    0.220     3.112
| (intra 'bram' routing)                                                   0.000     3.112
DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (40,17))                       0.000     3.112
data arrival time                                                                    3.112

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.112
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.386


#Path 47
Startpoint: din[25].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[25].inpad[0] (.input at (1,7))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.765     2.660
| (intra 'clb' routing)                                                    0.085     2.745
WDATA_B2[9]_1.in[0] (.names at (37,17))                                    0.000     2.745
| (primitive '.names' combinational delay)                                 0.136     2.880
WDATA_B2[9]_1.out[0] (.names at (37,17))                                   0.000     2.880
| (intra 'clb' routing)                                                    0.000     2.880
| (inter-block routing)                                                    0.220     3.100
| (intra 'bram' routing)                                                   0.000     3.100
DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (40,17))                       0.000     3.100
data arrival time                                                                    3.100

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.100
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.373


#Path 48
Startpoint: din[28].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[28].inpad[0] (.input at (1,8))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.716     2.611
| (intra 'clb' routing)                                                     0.085     2.696
WDATA_B2[12]_1.in[0] (.names at (37,17))                                    0.000     2.696
| (primitive '.names' combinational delay)                                  0.136     2.831
WDATA_B2[12]_1.out[0] (.names at (37,17))                                   0.000     2.831
| (intra 'clb' routing)                                                     0.000     2.831
| (inter-block routing)                                                     0.220     3.051
| (intra 'bram' routing)                                                    0.000     3.051
DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K at (40,17))                       0.000     3.051
data arrival time                                                                     3.051

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.051
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.324


#Path 49
Startpoint: din[14].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[14].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.351     2.245
| (intra 'clb' routing)                                                     0.085     2.330
WDATA_B1[14]_1.in[0] (.names at (41,18))                                    0.000     2.330
| (primitive '.names' combinational delay)                                  0.197     2.527
WDATA_B1[14]_1.out[0] (.names at (41,18))                                   0.000     2.527
| (intra 'clb' routing)                                                     0.000     2.527
| (inter-block routing)                                                     0.342     2.869
| (intra 'bram' routing)                                                    0.000     2.869
DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (40,17))                       0.000     2.869
data arrival time                                                                     2.869

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.869
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.215


#Path 50
Startpoint: din[0].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[0].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.415     2.309
| (intra 'clb' routing)                                                    0.085     2.394
WDATA_B1[0]_1.in[0] (.names at (41,17))                                    0.000     2.394
| (primitive '.names' combinational delay)                                 0.197     2.591
WDATA_B1[0]_1.out[0] (.names at (41,17))                                   0.000     2.591
| (intra 'clb' routing)                                                    0.000     2.591
| (inter-block routing)                                                    0.220     2.811
| (intra 'bram' routing)                                                   0.000     2.811
DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (40,17))                       0.000     2.811
data arrival time                                                                    2.811

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.811
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.157


#Path 51
Startpoint: din[2].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[2].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.415     2.309
| (intra 'clb' routing)                                                    0.085     2.394
WDATA_B1[2]_1.in[0] (.names at (41,17))                                    0.000     2.394
| (primitive '.names' combinational delay)                                 0.197     2.591
WDATA_B1[2]_1.out[0] (.names at (41,17))                                   0.000     2.591
| (intra 'clb' routing)                                                    0.000     2.591
| (inter-block routing)                                                    0.220     2.811
| (intra 'bram' routing)                                                   0.000     2.811
DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (40,17))                       0.000     2.811
data arrival time                                                                    2.811

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.811
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.157


#Path 52
Startpoint: din[11].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[11].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.357     2.251
| (intra 'clb' routing)                                                     0.085     2.336
WDATA_B1[11]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                  0.218     2.554
WDATA_B1[11]_1.out[0] (.names at (41,17))                                   0.000     2.554
| (intra 'clb' routing)                                                     0.000     2.554
| (inter-block routing)                                                     0.220     2.774
| (intra 'bram' routing)                                                    0.000     2.774
DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (40,17))                       0.000     2.774
data arrival time                                                                     2.774

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.774
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.120


#Path 53
Startpoint: din[13].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[13].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.357     2.251
| (intra 'clb' routing)                                                     0.085     2.336
WDATA_B1[13]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                  0.218     2.554
WDATA_B1[13]_1.out[0] (.names at (41,17))                                   0.000     2.554
| (intra 'clb' routing)                                                     0.000     2.554
| (inter-block routing)                                                     0.220     2.774
| (intra 'bram' routing)                                                    0.000     2.774
DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (40,17))                       0.000     2.774
data arrival time                                                                     2.774

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.774
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.120


#Path 54
Startpoint: din[7].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[7].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[7]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.218     2.554
WDATA_B1[7]_1.out[0] (.names at (41,17))                                   0.000     2.554
| (intra 'clb' routing)                                                    0.000     2.554
| (inter-block routing)                                                    0.220     2.774
| (intra 'bram' routing)                                                   0.000     2.774
DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (40,17))                       0.000     2.774
data arrival time                                                                    2.774

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.774
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.120


#Path 55
Startpoint: din[15].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[15].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.351     2.245
| (intra 'clb' routing)                                                     0.085     2.330
WDATA_B1[15]_1.in[0] (.names at (41,18))                                    0.000     2.330
| (primitive '.names' combinational delay)                                  0.099     2.429
WDATA_B1[15]_1.out[0] (.names at (41,18))                                   0.000     2.429
| (intra 'clb' routing)                                                     0.000     2.429
| (inter-block routing)                                                     0.342     2.771
| (intra 'bram' routing)                                                    0.000     2.771
DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (40,17))                       0.000     2.771
data arrival time                                                                     2.771

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.771
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.117


#Path 56
Startpoint: din[1].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[1].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.415     2.309
| (intra 'clb' routing)                                                    0.085     2.394
WDATA_B1[1]_1.in[0] (.names at (41,17))                                    0.000     2.394
| (primitive '.names' combinational delay)                                 0.148     2.542
WDATA_B1[1]_1.out[0] (.names at (41,17))                                   0.000     2.542
| (intra 'clb' routing)                                                    0.000     2.542
| (inter-block routing)                                                    0.220     2.762
| (intra 'bram' routing)                                                   0.000     2.762
DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (40,17))                       0.000     2.762
data arrival time                                                                    2.762

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.762
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.108


#Path 57
Startpoint: din[9].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[9].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[9]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.197     2.533
WDATA_B1[9]_1.out[0] (.names at (41,17))                                   0.000     2.533
| (intra 'clb' routing)                                                    0.000     2.533
| (inter-block routing)                                                    0.220     2.753
| (intra 'bram' routing)                                                   0.000     2.753
DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (40,17))                       0.000     2.753
data arrival time                                                                    2.753

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.099


#Path 58
Startpoint: din[4].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[4].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[4]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.197     2.533
WDATA_B1[4]_1.out[0] (.names at (41,17))                                   0.000     2.533
| (intra 'clb' routing)                                                    0.000     2.533
| (inter-block routing)                                                    0.220     2.753
| (intra 'bram' routing)                                                   0.000     2.753
DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (40,17))                       0.000     2.753
data arrival time                                                                    2.753

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.099


#Path 59
Startpoint: din[3].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[3].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.415     2.309
| (intra 'clb' routing)                                                    0.085     2.394
WDATA_B1[3]_1.in[0] (.names at (41,17))                                    0.000     2.394
| (primitive '.names' combinational delay)                                 0.099     2.493
WDATA_B1[3]_1.out[0] (.names at (41,17))                                   0.000     2.493
| (intra 'clb' routing)                                                    0.000     2.493
| (inter-block routing)                                                    0.220     2.713
| (intra 'bram' routing)                                                   0.000     2.713
DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (40,17))                       0.000     2.713
data arrival time                                                                    2.713

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.713
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.059


#Path 60
Startpoint: din[10].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[10].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.357     2.251
| (intra 'clb' routing)                                                     0.085     2.336
WDATA_B1[10]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                  0.148     2.484
WDATA_B1[10]_1.out[0] (.names at (41,17))                                   0.000     2.484
| (intra 'clb' routing)                                                     0.000     2.484
| (inter-block routing)                                                     0.220     2.704
| (intra 'bram' routing)                                                    0.000     2.704
DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (40,17))                       0.000     2.704
data arrival time                                                                     2.704

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.704
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.050


#Path 61
Startpoint: din[6].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[6].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[6]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.148     2.484
WDATA_B1[6]_1.out[0] (.names at (41,17))                                   0.000     2.484
| (intra 'clb' routing)                                                    0.000     2.484
| (inter-block routing)                                                    0.220     2.704
| (intra 'bram' routing)                                                   0.000     2.704
DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (40,17))                       0.000     2.704
data arrival time                                                                    2.704

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.704
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.050


#Path 62
Startpoint: read_addr[0].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[0].inpad[0] (.input at (1,10))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.835     2.730
| (intra 'bram' routing)                                                  0.000     2.730
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (40,17))                       0.000     2.730
data arrival time                                                                   2.730

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.730
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.047


#Path 63
Startpoint: din[12].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[12].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     1.357     2.251
| (intra 'clb' routing)                                                     0.085     2.336
WDATA_B1[12]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                  0.136     2.472
WDATA_B1[12]_1.out[0] (.names at (41,17))                                   0.000     2.472
| (intra 'clb' routing)                                                     0.000     2.472
| (inter-block routing)                                                     0.220     2.691
| (intra 'bram' routing)                                                    0.000     2.691
DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (40,17))                       0.000     2.691
data arrival time                                                                     2.691

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.691
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.038


#Path 64
Startpoint: din[5].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[5].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[5]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.099     2.435
WDATA_B1[5]_1.out[0] (.names at (41,17))                                   0.000     2.435
| (intra 'clb' routing)                                                    0.000     2.435
| (inter-block routing)                                                    0.220     2.655
| (intra 'bram' routing)                                                   0.000     2.655
DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (40,17))                       0.000     2.655
data arrival time                                                                    2.655

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.655
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.001


#Path 65
Startpoint: din[8].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[8].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.357     2.251
| (intra 'clb' routing)                                                    0.085     2.336
WDATA_B1[8]_1.in[0] (.names at (41,17))                                    0.000     2.336
| (primitive '.names' combinational delay)                                 0.099     2.435
WDATA_B1[8]_1.out[0] (.names at (41,17))                                   0.000     2.435
| (intra 'clb' routing)                                                    0.000     2.435
| (inter-block routing)                                                    0.220     2.655
| (intra 'bram' routing)                                                   0.000     2.655
DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (40,17))                       0.000     2.655
data arrival time                                                                    2.655

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.655
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.001


#Path 66
Startpoint: read_addr[3].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[3].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.983


#Path 67
Startpoint: read_addr[2].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[2].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.983


#Path 68
Startpoint: read_addr[4].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[4].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.983


#Path 69
Startpoint: read_addr[5].inpad[0] (.input at (1,13) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[5].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.771     2.666
| (intra 'bram' routing)                                                   0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                    2.666

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.666
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.983


#Path 70
Startpoint: read_addr[1].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[1].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.983


#Path 71
Startpoint: read_addr[0].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[0].inpad[0] (.input at (1,10))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.835     2.730
| (intra 'bram' routing)                                                  0.000     2.730
DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (40,17))                       0.000     2.730
data arrival time                                                                   2.730

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.730
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.961


#Path 72
Startpoint: write_addr[3].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[3].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.826     2.721
| (intra 'bram' routing)                                                  0.000     2.721
DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (40,17))                       0.000     2.721
data arrival time                                                                   2.721

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.721
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.960


#Path 73
Startpoint: write_addr[4].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[4].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.826     2.721
| (intra 'bram' routing)                                                  0.000     2.721
DATA_OUT_B2[10]_1.ADDR_B2[9] (RS_TDP36K at (40,17))                       0.000     2.721
data arrival time                                                                   2.721

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.721
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.960


#Path 74
Startpoint: write_addr[3].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[3].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.826     2.721
| (intra 'bram' routing)                                                  0.000     2.721
DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (40,17))                       0.000     2.721
data arrival time                                                                   2.721

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.721
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.957


#Path 75
Startpoint: write_addr[4].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[4].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.826     2.721
| (intra 'bram' routing)                                                  0.000     2.721
DATA_OUT_B2[10]_1.ADDR_B1[9] (RS_TDP36K at (40,17))                       0.000     2.721
data arrival time                                                                   2.721

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.721
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.957


#Path 76
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  1.707     2.602
| (intra 'bram' routing)                                                 0.000     2.602
DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                  2.602

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.231     0.664
data required time                                                                 0.664
----------------------------------------------------------------------------------------
data required time                                                                 0.664
data arrival time                                                                 -2.602
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.938


#Path 77
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  1.707     2.602
| (intra 'bram' routing)                                                 0.000     2.602
DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                  2.602

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.228     0.667
data required time                                                                 0.667
----------------------------------------------------------------------------------------
data required time                                                                 0.667
data arrival time                                                                 -2.602
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.935


#Path 78
Startpoint: read_addr[7].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[7].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.919


#Path 79
Startpoint: read_addr[8].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[8].inpad[0] (.input at (1,15))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.919


#Path 80
Startpoint: read_addr[6].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[6].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.919


#Path 81
Startpoint: read_addr[5].inpad[0] (.input at (1,13) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[10] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[5].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.771     2.666
| (intra 'bram' routing)                                                   0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A2[10] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                    2.666

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.125     0.769
data required time                                                                   0.769
------------------------------------------------------------------------------------------
data required time                                                                   0.769
data arrival time                                                                   -2.666
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.897


#Path 82
Startpoint: read_addr[4].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[9] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[4].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A2[9] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.897


#Path 83
Startpoint: read_addr[2].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[2].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.897


#Path 84
Startpoint: read_addr[1].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[6] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[1].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A2[6] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.897


#Path 85
Startpoint: read_addr[3].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[3].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.771     2.666
| (intra 'bram' routing)                                                  0.000     2.666
DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (40,17))                       0.000     2.666
data arrival time                                                                   2.666

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.666
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.897


#Path 86
Startpoint: write_addr[1].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[1].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.841


#Path 87
Startpoint: write_addr[5].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[5].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.841


#Path 88
Startpoint: write_addr[7].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[7].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.841


#Path 89
Startpoint: write_addr[2].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[2].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.841


#Path 90
Startpoint: write_addr[8].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[8].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.841


#Path 91
Startpoint: write_addr[6].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[6].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[11] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.841


#Path 92
Startpoint: write_addr[0].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[0].inpad[0] (.input at (1,15))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.841


#Path 93
Startpoint: write_addr[0].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[0].inpad[0] (.input at (1,15))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.838


#Path 94
Startpoint: write_addr[8].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[8].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.838


#Path 95
Startpoint: write_addr[7].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[7].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.838


#Path 96
Startpoint: write_addr[2].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[2].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.838


#Path 97
Startpoint: write_addr[1].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[1].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   1.707     2.602
| (intra 'bram' routing)                                                  0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                   2.602

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -1.838


#Path 98
Startpoint: write_addr[5].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[5].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.838


#Path 99
Startpoint: write_addr[6].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[6].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_B1[11] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.838


#Path 100
Startpoint: read_addr[6].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[6].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    1.707     2.602
| (intra 'bram' routing)                                                   0.000     2.602
DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (40,17))                       0.000     2.602
data arrival time                                                                    2.602

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.125     0.769
data required time                                                                   0.769
------------------------------------------------------------------------------------------
data required time                                                                   0.769
data arrival time                                                                   -2.602
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.833


#End of timing report
