{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 08:47:18 2023 " "Info: Processing started: Sun Apr 16 08:47:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C\[0\]\$latch " "Warning: Node \"C\[0\]\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[1\]\$latch " "Warning: Node \"C\[1\]\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[2\]\$latch " "Warning: Node \"C\[2\]\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[3\]\$latch " "Warning: Node \"C\[3\]\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp2\[1\] " "Warning: Node \"tmp2\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Carry\$latch " "Warning: Node \"Carry\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp2\[1\] " "Warning: Node \"temp2\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp3\[1\] " "Warning: Node \"temp3\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp3\[1\] " "Warning: Node \"tmp3\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Zero\$latch " "Warning: Node \"Zero\$latch\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp\[1\] " "Warning: Node \"tmp\[1\]\" is a latch" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Carry~1068 " "Info: Detected gated clock \"Carry~1068\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1068" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S0 " "Info: Detected ripple clock \"sub_current_state.sub2_S0\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2__S0 " "Info: Detected ripple clock \"and_current_state.and2__S0\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2__S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp\[1\]~0 " "Info: Detected gated clock \"tmp\[1\]~0\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp3\[1\]~11 " "Info: Detected gated clock \"tmp3\[1\]~11\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp3\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp2\[1\]~11 " "Info: Detected gated clock \"tmp2\[1\]~11\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp2\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Carry~1049 " "Info: Detected gated clock \"Carry~1049\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1049" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S0 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S0\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 22 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S0 " "Info: Detected ripple clock \"add_current_state.add2_S0\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2956 " "Info: Detected gated clock \"C\[3\]~2956\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2956" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2955 " "Info: Detected gated clock \"C\[3\]~2955\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2955" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S4 " "Info: Detected ripple clock \"add_current_state.add2_S4\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S4 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S4\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 22 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S4 " "Info: Detected ripple clock \"sub_current_state.sub2_S4\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2954 " "Info: Detected gated clock \"C\[3\]~2954\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2954" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2__S4 " "Info: Detected ripple clock \"and_current_state.and2__S4\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2__S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~2952 " "Info: Detected gated clock \"C\[2\]~2952\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~2952" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~2951 " "Info: Detected gated clock \"C\[2\]~2951\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~2951" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S3 " "Info: Detected ripple clock \"add_current_state.add2_S3\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S3 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S3\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 22 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2__S3 " "Info: Detected ripple clock \"and_current_state.and2__S3\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2__S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~29 " "Info: Detected gated clock \"C\[2\]~29\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S3 " "Info: Detected ripple clock \"sub_current_state.sub2_S3\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~2949 " "Info: Detected gated clock \"C\[1\]~2949\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~2949" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~2948 " "Info: Detected gated clock \"C\[1\]~2948\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~2948" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S2 " "Info: Detected ripple clock \"add_current_state.add2_S2\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S2 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S2\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 22 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2__S2 " "Info: Detected ripple clock \"and_current_state.and2__S2\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2__S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~44 " "Info: Detected gated clock \"C\[1\]~44\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S2 " "Info: Detected ripple clock \"sub_current_state.sub2_S2\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~2946 " "Info: Detected gated clock \"C\[0\]~2946\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~2946" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~2945 " "Info: Detected gated clock \"C\[0\]~2945\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~2945" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_x_or " "Info: Detected ripple clock \"current_state.do_x_or\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_x_or" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S1 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S1\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 22 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_add " "Info: Detected ripple clock \"current_state.do_add\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_add" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S1 " "Info: Detected ripple clock \"add_current_state.add2_S1\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~25 " "Info: Detected gated clock \"C\[0\]~25\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_sub " "Info: Detected ripple clock \"current_state.do_sub\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_sub" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S1 " "Info: Detected ripple clock \"sub_current_state.sub2_S1\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_and " "Info: Detected ripple clock \"current_state.do_and\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_and" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2__S1 " "Info: Detected ripple clock \"and_current_state.and2__S1\" as buffer" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2__S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register temp\[1\] register Carry\$latch 50.0 MHz 20.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 50.0 MHz between source register \"temp\[1\]\" and destination register \"Carry\$latch\" (period= 20.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register register " "Info: + Longest register to register delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC8_C28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C28; Fanout = 3; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns Carry~1041 2 COMB LC1_C28 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC1_C28; Fanout = 1; COMB Node = 'Carry~1041'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { temp[1] Carry~1041 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 2.700 ns Carry~1042 3 COMB LC4_C30 1 " "Info: 3: + IC(0.600 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC4_C30; Fanout = 1; COMB Node = 'Carry~1042'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Carry~1041 Carry~1042 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 3.500 ns Carry~1065 4 COMB LC5_C30 1 " "Info: 4: + IC(0.100 ns) + CELL(0.700 ns) = 3.500 ns; Loc. = LC5_C30; Fanout = 1; COMB Node = 'Carry~1065'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Carry~1042 Carry~1065 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.500 ns Carry~1048 5 COMB LC6_C30 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 4.500 ns; Loc. = LC6_C30; Fanout = 1; COMB Node = 'Carry~1048'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Carry~1065 Carry~1048 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 5.700 ns Carry~1025 6 COMB LC1_C30 1 " "Info: 6: + IC(0.100 ns) + CELL(1.100 ns) = 5.700 ns; Loc. = LC1_C30; Fanout = 1; COMB Node = 'Carry~1025'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Carry~1048 Carry~1025 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.600 ns Carry~1026 7 COMB LC2_C30 1 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 6.600 ns; Loc. = LC2_C30; Fanout = 1; COMB Node = 'Carry~1026'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~1025 Carry~1026 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 7.500 ns Carry\$latch 8 REG LC3_C30 1 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 7.500 ns; Loc. = LC3_C30; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~1026 Carry$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 85.33 % ) " "Info: Total cell delay = 6.400 ns ( 85.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 14.67 % ) " "Info: Total interconnect delay = 1.100 ns ( 14.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { temp[1] Carry~1041 Carry~1042 Carry~1065 Carry~1048 Carry~1025 Carry~1026 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { temp[1] {} Carry~1041 {} Carry~1042 {} Carry~1065 {} Carry~1048 {} Carry~1025 {} Carry~1026 {} Carry$latch {} } { 0.000ns 0.100ns 0.600ns 0.100ns 0.000ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.700ns 1.000ns 1.100ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.400 ns - Smallest " "Info: - Smallest clock skew is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_x_or 2 REG LC1_C19 13 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C19; Fanout = 13; REG Node = 'current_state.do_x_or'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_x_or } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.800 ns) 3.500 ns Carry~1049 3 COMB LC8_C30 1 " "Info: 3: + IC(0.900 ns) + CELL(0.800 ns) = 3.500 ns; Loc. = LC8_C30; Fanout = 1; COMB Node = 'Carry~1049'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { current_state.do_x_or Carry~1049 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.600 ns Carry\$latch 4 REG LC3_C30 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.600 ns; Loc. = LC3_C30; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~1049 Carry$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 73.91 % ) " "Info: Total cell delay = 3.400 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 26.09 % ) " "Info: Total interconnect delay = 1.200 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~1049 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~1049 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_sub 2 REG LC1_C32 7 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C32; Fanout = 7; REG Node = 'current_state.do_sub'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_sub } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 3.300 ns C\[0\]~25 3 COMB LC5_C34 3 " "Info: 3: + IC(0.500 ns) + CELL(1.000 ns) = 3.300 ns; Loc. = LC5_C34; Fanout = 3; COMB Node = 'C\[0\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { current_state.do_sub C[0]~25 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 5.000 ns temp\[1\] 4 REG LC8_C28 3 " "Info: 4: + IC(0.700 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC8_C28; Fanout = 3; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { C[0]~25 temp[1] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 72.00 % ) " "Info: Total cell delay = 3.600 ns ( 72.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 28.00 % ) " "Info: Total interconnect delay = 1.400 ns ( 28.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.700ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~1049 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~1049 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.700ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 86 -1 0 } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { temp[1] Carry~1041 Carry~1042 Carry~1065 Carry~1048 Carry~1025 Carry~1026 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { temp[1] {} Carry~1041 {} Carry~1042 {} Carry~1065 {} Carry~1048 {} Carry~1025 {} Carry~1026 {} Carry$latch {} } { 0.000ns 0.100ns 0.600ns 0.100ns 0.000ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.700ns 1.000ns 1.100ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~1049 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~1049 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.700ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_state.do_and C\[0\]\$latch clk 2.2 ns " "Info: Found hold time violation between source  pin or register \"current_state.do_and\" and destination pin or register \"C\[0\]\$latch\" for clock \"clk\" (Hold time is 2.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.000 ns + Largest " "Info: + Largest clock skew is 5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_x_or 2 REG LC1_C19 13 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C19; Fanout = 13; REG Node = 'current_state.do_x_or'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_x_or } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.100 ns) 3.600 ns C\[0\]~2945 3 COMB LC8_C20 1 " "Info: 3: + IC(0.700 ns) + CELL(1.100 ns) = 3.600 ns; Loc. = LC8_C20; Fanout = 1; COMB Node = 'C\[0\]~2945'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { current_state.do_x_or C[0]~2945 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 5.400 ns C\[0\]~2946 4 COMB LC8_C34 1 " "Info: 4: + IC(0.800 ns) + CELL(1.000 ns) = 5.400 ns; Loc. = LC8_C34; Fanout = 1; COMB Node = 'C\[0\]~2946'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { C[0]~2945 C[0]~2946 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 6.500 ns C\[0\]\$latch 5 REG LC6_C34 3 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 6.500 ns; Loc. = LC6_C34; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[0]~2946 C[0]$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 72.31 % ) " "Info: Total cell delay = 4.700 ns ( 72.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 27.69 % ) " "Info: Total interconnect delay = 1.800 ns ( 27.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk current_state.do_x_or C[0]~2945 C[0]~2946 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} current_state.do_x_or {} C[0]~2945 {} C[0]~2946 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns current_state.do_and 2 REG LC2_C32 16 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_C32; Fanout = 16; REG Node = 'current_state.do_and'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk current_state.do_and } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk current_state.do_and } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} current_state.do_and {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk current_state.do_x_or C[0]~2945 C[0]~2946 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} current_state.do_x_or {} C[0]~2945 {} C[0]~2946 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk current_state.do_and } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} current_state.do_and {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest register register " "Info: - Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.do_and 1 REG LC2_C32 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C32; Fanout = 16; REG Node = 'current_state.do_and'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.do_and } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 1.600 ns C\[0\]~2944 2 COMB LC7_C34 1 " "Info: 2: + IC(0.500 ns) + CELL(1.100 ns) = 1.600 ns; Loc. = LC7_C34; Fanout = 1; COMB Node = 'C\[0\]~2944'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { current_state.do_and C[0]~2944 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.500 ns C\[0\]\$latch 3 REG LC6_C34 3 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 2.500 ns; Loc. = LC6_C34; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[0]~2944 C[0]$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 76.00 % ) " "Info: Total cell delay = 1.900 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 24.00 % ) " "Info: Total interconnect delay = 0.600 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { current_state.do_and C[0]~2944 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { current_state.do_and {} C[0]~2944 {} C[0]$latch {} } { 0.000ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk current_state.do_x_or C[0]~2945 C[0]~2946 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} current_state.do_x_or {} C[0]~2945 {} C[0]~2946 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk current_state.do_and } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} current_state.do_and {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { current_state.do_and C[0]~2944 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { current_state.do_and {} C[0]~2944 {} C[0]$latch {} } { 0.000ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Zero\$latch A\[0\] clk 8.900 ns register " "Info: tsu for register \"Zero\$latch\" (data pin = \"A\[0\]\", clock pin = \"clk\") is 8.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns + Longest pin register " "Info: + Longest pin to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[0\] 1 PIN PIN_95 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_95; Fanout = 4; PIN Node = 'A\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns C~2957 2 COMB LC1_C34 2 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC1_C34; Fanout = 2; COMB Node = 'C~2957'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[0] C~2957 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 7.200 ns Zero~346 3 COMB LC5_C35 1 " "Info: 3: + IC(0.400 ns) + CELL(1.100 ns) = 7.200 ns; Loc. = LC5_C35; Fanout = 1; COMB Node = 'Zero~346'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { C~2957 Zero~346 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 8.600 ns Zero~347 4 COMB LC2_C36 1 " "Info: 4: + IC(0.400 ns) + CELL(1.000 ns) = 8.600 ns; Loc. = LC2_C36; Fanout = 1; COMB Node = 'Zero~347'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Zero~346 Zero~347 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.500 ns Zero~349 5 COMB LC3_C36 1 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 9.500 ns; Loc. = LC3_C36; Fanout = 1; COMB Node = 'Zero~349'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Zero~347 Zero~349 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 10.400 ns Zero~353 6 COMB LC7_C36 1 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 10.400 ns; Loc. = LC7_C36; Fanout = 1; COMB Node = 'Zero~353'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Zero~349 Zero~353 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 11.300 ns Zero~354 7 COMB LC8_C36 1 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 11.300 ns; Loc. = LC8_C36; Fanout = 1; COMB Node = 'Zero~354'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Zero~353 Zero~354 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 12.200 ns Zero\$latch 8 REG LC1_C36 1 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 12.200 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'Zero\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Zero~354 Zero$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 74.59 % ) " "Info: Total cell delay = 9.100 ns ( 74.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 25.41 % ) " "Info: Total interconnect delay = 3.100 ns ( 25.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { A[0] C~2957 Zero~346 Zero~347 Zero~349 Zero~353 Zero~354 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { A[0] {} A[0]~out {} C~2957 {} Zero~346 {} Zero~347 {} Zero~349 {} Zero~353 {} Zero~354 {} Zero$latch {} } { 0.000ns 0.000ns 1.900ns 0.400ns 0.400ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns sub_current_state.sub2_S4 2 REG LC2_C33 3 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_C33; Fanout = 3; REG Node = 'sub_current_state.sub2_S4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk sub_current_state.sub2_S4 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 3.600 ns C\[3\]~2956 3 COMB LC3_C21 3 " "Info: 3: + IC(0.800 ns) + CELL(1.000 ns) = 3.600 ns; Loc. = LC3_C21; Fanout = 3; COMB Node = 'C\[3\]~2956'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { sub_current_state.sub2_S4 C[3]~2956 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 5.400 ns Zero\$latch 4 REG LC1_C36 1 " "Info: 4: + IC(0.800 ns) + CELL(1.000 ns) = 5.400 ns; Loc. = LC1_C36; Fanout = 1; REG Node = 'Zero\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { C[3]~2956 Zero$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 66.67 % ) " "Info: Total cell delay = 3.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 33.33 % ) " "Info: Total interconnect delay = 1.800 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { clk sub_current_state.sub2_S4 C[3]~2956 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { clk {} clk~out {} sub_current_state.sub2_S4 {} C[3]~2956 {} Zero$latch {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { A[0] C~2957 Zero~346 Zero~347 Zero~349 Zero~353 Zero~354 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { A[0] {} A[0]~out {} C~2957 {} Zero~346 {} Zero~347 {} Zero~349 {} Zero~353 {} Zero~354 {} Zero$latch {} } { 0.000ns 0.000ns 1.900ns 0.400ns 0.400ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { clk sub_current_state.sub2_S4 C[3]~2956 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { clk {} clk~out {} sub_current_state.sub2_S4 {} C[3]~2956 {} Zero$latch {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Sign tmp3\[1\] 15.100 ns register " "Info: tco from clock \"clk\" to destination pin \"Sign\" through register \"tmp3\[1\]\" is 15.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S3 2 REG LC1_C23 5 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C23; Fanout = 5; REG Node = 'add_current_state.add2_S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S3 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 3.500 ns tmp3\[1\]~11 3 COMB LC5_C20 2 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 3.500 ns; Loc. = LC5_C20; Fanout = 2; COMB Node = 'tmp3\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { add_current_state.add2_S3 tmp3[1]~11 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 5.300 ns tmp3\[1\] 4 REG LC6_C26 2 " "Info: 4: + IC(0.800 ns) + CELL(1.000 ns) = 5.300 ns; Loc. = LC6_C26; Fanout = 2; REG Node = 'tmp3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { tmp3[1]~11 tmp3[1] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 67.92 % ) " "Info: Total cell delay = 3.600 ns ( 67.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 32.08 % ) " "Info: Total interconnect delay = 1.700 ns ( 32.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk add_current_state.add2_S3 tmp3[1]~11 tmp3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} add_current_state.add2_S3 {} tmp3[1]~11 {} tmp3[1] {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns + Longest register pin " "Info: + Longest register to pin delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp3\[1\] 1 REG LC6_C26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C26; Fanout = 2; REG Node = 'tmp3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp3[1] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 1.400 ns Add12~20 2 COMB LC3_C29 2 " "Info: 2: + IC(0.600 ns) + CELL(0.800 ns) = 1.400 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = 'Add12~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { tmp3[1] Add12~20 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.400 ns) 2.400 ns C\[3\]~3038 3 COMB LC5_C36 1 " "Info: 3: + IC(0.600 ns) + CELL(0.400 ns) = 2.400 ns; Loc. = LC5_C36; Fanout = 1; COMB Node = 'C\[3\]~3038'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Add12~20 C[3]~3038 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.400 ns C\[3\]~2999 4 COMB LC6_C36 2 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC6_C36; Fanout = 2; COMB Node = 'C\[3\]~2999'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { C[3]~3038 C[3]~2999 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.800 ns) 5.200 ns C\[3\]\$latch~3 5 COMB LC4_C21 1 " "Info: 5: + IC(1.000 ns) + CELL(0.800 ns) = 5.200 ns; Loc. = LC4_C21; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { C[3]~2999 C[3]$latch~3 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 9.800 ns Sign 6 PIN PIN_14 0 " "Info: 6: + IC(0.800 ns) + CELL(3.800 ns) = 9.800 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 69.39 % ) " "Info: Total cell delay = 6.800 ns ( 69.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 30.61 % ) " "Info: Total interconnect delay = 3.000 ns ( 30.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { tmp3[1] Add12~20 C[3]~3038 C[3]~2999 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { tmp3[1] {} Add12~20 {} C[3]~3038 {} C[3]~2999 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.600ns 0.600ns 0.000ns 1.000ns 0.800ns } { 0.000ns 0.800ns 0.400ns 1.000ns 0.800ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk add_current_state.add2_S3 tmp3[1]~11 tmp3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} add_current_state.add2_S3 {} tmp3[1]~11 {} tmp3[1] {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { tmp3[1] Add12~20 C[3]~3038 C[3]~2999 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { tmp3[1] {} Add12~20 {} C[3]~3038 {} C[3]~2999 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.600ns 0.600ns 0.000ns 1.000ns 0.800ns } { 0.000ns 0.800ns 0.400ns 1.000ns 0.800ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] Sign 13.700 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"Sign\" is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns B\[3\] 1 PIN PIN_130 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_130; Fanout = 6; PIN Node = 'B\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.000 ns) 5.000 ns Add5~30 2 COMB LC6_C29 2 " "Info: 2: + IC(1.200 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC6_C29; Fanout = 2; COMB Node = 'Add5~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { B[3] Add5~30 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.700 ns) 6.300 ns C\[3\]~3038 3 COMB LC5_C36 1 " "Info: 3: + IC(0.600 ns) + CELL(0.700 ns) = 6.300 ns; Loc. = LC5_C36; Fanout = 1; COMB Node = 'C\[3\]~3038'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add5~30 C[3]~3038 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 7.300 ns C\[3\]~2999 4 COMB LC6_C36 2 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 7.300 ns; Loc. = LC6_C36; Fanout = 2; COMB Node = 'C\[3\]~2999'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { C[3]~3038 C[3]~2999 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.800 ns) 9.100 ns C\[3\]\$latch~3 5 COMB LC4_C21 1 " "Info: 5: + IC(1.000 ns) + CELL(0.800 ns) = 9.100 ns; Loc. = LC4_C21; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { C[3]~2999 C[3]$latch~3 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 13.700 ns Sign 6 PIN PIN_14 0 " "Info: 6: + IC(0.800 ns) + CELL(3.800 ns) = 13.700 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 73.72 % ) " "Info: Total cell delay = 10.100 ns ( 73.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 26.28 % ) " "Info: Total interconnect delay = 3.600 ns ( 26.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { B[3] Add5~30 C[3]~3038 C[3]~2999 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { B[3] {} B[3]~out {} Add5~30 {} C[3]~3038 {} C[3]~2999 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.000ns 1.200ns 0.600ns 0.000ns 1.000ns 0.800ns } { 0.000ns 2.800ns 1.000ns 0.700ns 1.000ns 0.800ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "C\[1\]\$latch A\[1\] clk 2.300 ns register " "Info: th for register \"C\[1\]\$latch\" (data pin = \"A\[1\]\", clock pin = \"clk\") is 2.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_add 2 REG LC2_C19 13 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_C19; Fanout = 13; REG Node = 'current_state.do_add'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_add } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 3.600 ns C\[1\]~2948 3 COMB LC1_C27 2 " "Info: 3: + IC(0.800 ns) + CELL(1.000 ns) = 3.600 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'C\[1\]~2948'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { current_state.do_add C[1]~2948 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.100 ns) 5.400 ns C\[1\]~2949 4 COMB LC6_C32 1 " "Info: 4: + IC(0.700 ns) + CELL(1.100 ns) = 5.400 ns; Loc. = LC6_C32; Fanout = 1; COMB Node = 'C\[1\]~2949'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { C[1]~2948 C[1]~2949 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 7.100 ns C\[1\]\$latch 5 REG LC2_C28 4 " "Info: 5: + IC(0.700 ns) + CELL(1.000 ns) = 7.100 ns; Loc. = LC2_C28; Fanout = 4; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { C[1]~2949 C[1]$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 66.20 % ) " "Info: Total cell delay = 4.700 ns ( 66.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 33.80 % ) " "Info: Total interconnect delay = 2.400 ns ( 33.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { clk current_state.do_add C[1]~2948 C[1]~2949 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { clk {} clk~out {} current_state.do_add {} C[1]~2948 {} C[1]~2949 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.700ns 0.700ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns A\[1\] 1 PIN PIN_54 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 8; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.600 ns) 2.400 ns C\[1\]~3046 2 COMB LC4_C26 1 " "Info: 2: + IC(0.500 ns) + CELL(0.600 ns) = 2.400 ns; Loc. = LC4_C26; Fanout = 1; COMB Node = 'C\[1\]~3046'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { A[1] C[1]~3046 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.400 ns C\[1\]~2997 3 COMB LC5_C26 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC5_C26; Fanout = 1; COMB Node = 'C\[1\]~2997'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { C[1]~3046 C[1]~2997 } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 4.800 ns C\[1\]\$latch 4 REG LC2_C28 4 " "Info: 4: + IC(0.600 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC2_C28; Fanout = 4; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { C[1]~2997 C[1]$latch } "NODE_NAME" } } { "lab.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Quartus/lab.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 77.08 % ) " "Info: Total cell delay = 3.700 ns ( 77.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 22.92 % ) " "Info: Total interconnect delay = 1.100 ns ( 22.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { A[1] C[1]~3046 C[1]~2997 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { A[1] {} A[1]~out {} C[1]~3046 {} C[1]~2997 {} C[1]$latch {} } { 0.000ns 0.000ns 0.500ns 0.000ns 0.600ns } { 0.000ns 1.300ns 0.600ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { clk current_state.do_add C[1]~2948 C[1]~2949 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { clk {} clk~out {} current_state.do_add {} C[1]~2948 {} C[1]~2949 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.700ns 0.700ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { A[1] C[1]~3046 C[1]~2997 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { A[1] {} A[1]~out {} C[1]~3046 {} C[1]~2997 {} C[1]$latch {} } { 0.000ns 0.000ns 0.500ns 0.000ns 0.600ns } { 0.000ns 1.300ns 0.600ns 1.000ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 08:47:18 2023 " "Info: Processing ended: Sun Apr 16 08:47:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
