<def f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='239' ll='246'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='247'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='361' c='_ZN4llvm12IRTranslator22lowerJumpTableWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterat151306'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='376' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='383' c='_ZN4llvm12IRTranslator19lowerSwitchWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_RNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='748' c='_ZN4llvm12IRTranslator15translateSwitchERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='896' c='_ZN4llvm12IRTranslator22lowerJumpTableWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterat151306'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1112' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1152' c='_ZN4llvm12IRTranslator19lowerSwitchWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_RNS_16MachineIRBuilderE'/>
<size>48</size>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::MBB' o='0' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::FirstCluster' o='64' t='llvm::SwitchCG::CaseClusterIt'/>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::LastCluster' o='128' t='llvm::SwitchCG::CaseClusterIt'/>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::GE' o='192' t='const llvm::ConstantInt *'/>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::LT' o='256' t='const llvm::ConstantInt *'/>
<mbr r='llvm::SwitchCG::SwitchWorkListItem::DefaultProb' o='320' t='llvm::BranchProbability'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='169' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='173' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10272' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10521' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10708' c='_ZN4llvm19SelectionDAGBuilder23peelDominantCaseClusterERKNS_10SwitchInstERSt6vectorINS_8SwitchCG11CaseClusterESaIS6_EERNS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10797' c='_ZN4llvm19SelectionDAGBuilder11visitSwitchERKNS_10SwitchInstE'/>
<size>48</size>
