/********************************************************************
 * Copyright (C) 2023 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_main_sec_mmr.h
*/
#ifndef CSLR_MAIN_SEC_MMR_H_
#define CSLR_MAIN_SEC_MMR_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_MAIN_SEC_MMR_CFG0_REGS_BASE                                   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_REGS_BASE                                   (0x00000000U)


/**************************************************************************
* Hardware Region  : MMRs in region 0
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* PID register */
    volatile uint8_t  Resv_32[28];
    volatile uint32_t CLSTR0_DEF;
    volatile uint8_t  Resv_64[28];
    volatile uint32_t CLSTR0_CFG;
    volatile uint8_t  Resv_128[60];
    volatile uint32_t CLSTR0_PMCTRL;
    volatile uint8_t  Resv_144[12];
    volatile uint32_t CLSTR0_PMSTAT;
    volatile uint8_t  Resv_256[108];
    volatile uint32_t CLSTR0_CORE0_CFG;
    volatile uint8_t  Resv_272[12];
    volatile uint32_t CLSTR0_CORE0_BOOTVECT_LO;
    volatile uint32_t CLSTR0_CORE0_BOOTVECT_HI;
    volatile uint8_t  Resv_288[8];
    volatile uint32_t CLSTR0_CORE0_PMCTRL;
    volatile uint8_t  Resv_304[12];
    volatile uint32_t CLSTR0_CORE0_PMSTAT;
    volatile uint8_t  Resv_36896[36588];
    volatile uint32_t CLSTR9_DEF;
    volatile uint8_t  Resv_36928[28];
    volatile uint32_t CLSTR9_CFG;
    volatile uint8_t  Resv_36992[60];
    volatile uint32_t CLSTR9_PMCTRL;
    volatile uint8_t  Resv_37008[12];
    volatile uint32_t CLSTR9_PMSTAT;
    volatile uint8_t  Resv_37136[124];
    volatile uint32_t CLSTR9_CORE0_BOOTVECT_LO;
    volatile uint32_t CLSTR9_CORE0_BOOTVECT_HI;
    volatile uint8_t  Resv_37264[120];
    volatile uint32_t CLSTR9_CORE1_BOOTVECT_LO;
    volatile uint32_t CLSTR9_CORE1_BOOTVECT_HI;
    volatile uint8_t  Resv_37392[120];
    volatile uint32_t CLSTR9_CORE2_BOOTVECT_LO;
    volatile uint32_t CLSTR9_CORE2_BOOTVECT_HI;
    volatile uint8_t  Resv_37520[120];
    volatile uint32_t CLSTR9_CORE3_BOOTVECT_LO;
    volatile uint32_t CLSTR9_CORE3_BOOTVECT_HI;
    volatile uint8_t  Resv_53280[15752];
    volatile uint32_t CLSTR13_DEF;
    volatile uint8_t  Resv_53312[28];
    volatile uint32_t CLSTR13_CFG;
    volatile uint8_t  Resv_53376[60];
    volatile uint32_t CLSTR13_PMCTRL;
    volatile uint8_t  Resv_53392[12];
    volatile uint32_t CLSTR13_PMSTAT;
    volatile uint8_t  Resv_53504[108];
    volatile uint32_t CLSTR13_CORE0_CFG;
    volatile uint8_t  Resv_53520[12];
    volatile uint32_t CLSTR13_CORE0_BOOTVECT_LO;
    volatile uint32_t CLSTR13_CORE0_BOOTVECT_HI;
    volatile uint8_t  Resv_53536[8];
    volatile uint32_t CLSTR13_CORE0_PMCTRL;
    volatile uint8_t  Resv_53552[12];
    volatile uint32_t CLSTR13_CORE0_PMSTAT;
    volatile uint8_t  Resv_57376[3820];
    volatile uint32_t CLSTR14_DEF;
    volatile uint8_t  Resv_57408[28];
    volatile uint32_t CLSTR14_CFG;
    volatile uint8_t  Resv_57472[60];
    volatile uint32_t CLSTR14_PMCTRL;
    volatile uint8_t  Resv_57488[12];
    volatile uint32_t CLSTR14_PMSTAT;
    volatile uint8_t  Resv_57600[108];
    volatile uint32_t CLSTR14_CORE0_CFG;
    volatile uint8_t  Resv_57616[12];
    volatile uint32_t CLSTR14_CORE0_BOOTVECT_LO;
    volatile uint32_t CLSTR14_CORE0_BOOTVECT_HI;
    volatile uint8_t  Resv_57632[8];
    volatile uint32_t CLSTR14_CORE0_PMCTRL;
    volatile uint8_t  Resv_57648[12];
    volatile uint32_t CLSTR14_CORE0_PMSTAT;
    volatile uint8_t  Resv_98312[40660];
    volatile uint32_t GIC_CONFIG;
} CSL_main_sec_mmr_cfg0Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_MAIN_SEC_MMR_CFG0_PID                                         (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF                                  (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG                                  (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_PMCTRL                               (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_PMSTAT                               (0x00000090U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG                            (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_LO                    (0x00000110U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_HI                    (0x00000114U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMCTRL                         (0x00000120U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT                         (0x00000130U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF                                  (0x00009020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG                                  (0x00009040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL                               (0x00009080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT                               (0x00009090U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_LO                    (0x00009110U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_HI                    (0x00009114U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_LO                    (0x00009190U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_HI                    (0x00009194U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_LO                    (0x00009210U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_HI                    (0x00009214U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_LO                    (0x00009290U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_HI                    (0x00009294U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF                                 (0x0000D020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG                                 (0x0000D040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMCTRL                              (0x0000D080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT                              (0x0000D090U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_CFG                           (0x0000D100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_LO                   (0x0000D110U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_HI                   (0x0000D114U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_PMCTRL                        (0x0000D120U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_PMSTAT                        (0x0000D130U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF                                 (0x0000E020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG                                 (0x0000E040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMCTRL                              (0x0000E080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT                              (0x0000E090U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_CFG                           (0x0000E100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_LO                   (0x0000E110U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_HI                   (0x0000E114U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_PMCTRL                        (0x0000E120U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_PMSTAT                        (0x0000E130U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG                                  (0x00018008U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MINOR_MASK                          (0x0000003FU)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MINOR_SHIFT                         (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MINOR_MAX                           (0x0000003FU)

#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_CUSTOM_MASK                         (0x000000C0U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_CUSTOM_SHIFT                        (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_CUSTOM_MAX                          (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MAJOR_MASK                          (0x00000700U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MAJOR_SHIFT                         (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MAJOR_MAX                           (0x00000007U)

#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MISC_MASK                           (0x0000F800U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MISC_SHIFT                          (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MISC_MAX                            (0x0000001FU)

#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MSB16_MASK                          (0xFFFF0000U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MSB16_SHIFT                         (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_PID_PID_MSB16_MAX                           (0x0000FFFFU)

/* CLSTR0_DEF */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_ARM_CORE_TYPE_MASK               (0x000000FFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_ARM_CORE_TYPE_SHIFT              (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_ARM_CORE_TYPE_MAX                (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_DSP_CORE_TYPE_MASK               (0x0000FF00U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_DSP_CORE_TYPE_SHIFT              (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_DSP_CORE_TYPE_MAX                (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_CORE_NUM_MASK                    (0x00030000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_CORE_NUM_SHIFT                   (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_DEF_CORE_NUM_MAX                     (0x00000003U)

/* CLSTR0_CFG */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_MASK                    (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_SHIFT                   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_MAX                     (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_TEINIT_MASK                      (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_TEINIT_SHIFT                     (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_TEINIT_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_DBG_NO_CLKSTOP_MASK              (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_DBG_NO_CLKSTOP_SHIFT             (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_DBG_NO_CLKSTOP_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_EN_MASK                 (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_EN_SHIFT                (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_LOCKSTEP_EN_MAX                  (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_MEM_INIT_DIS_MASK                (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_MEM_INIT_DIS_SHIFT               (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_MEM_INIT_DIS_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_MASK                 (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_SHIFT                (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_MAX                  (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_ONLY_MASK            (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_ONLY_SHIFT           (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CFG_SINGLE_CORE_ONLY_MAX             (0x00000001U)

/* CLSTR0_PMCTRL */


/* CLSTR0_PMSTAT */


/* CLSTR0_CORE0_CFG */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_ATCM_EN_MASK               (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_ATCM_EN_SHIFT              (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_ATCM_EN_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_BTCM_EN_MASK               (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_BTCM_EN_SHIFT              (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_BTCM_EN_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_TCM_RSTBASE_MASK           (0x00000800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_TCM_RSTBASE_SHIFT          (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_TCM_RSTBASE_MAX            (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_NMFI_EN_MASK               (0x00008000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_NMFI_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_CFG_NMFI_EN_MAX                (0x00000001U)

/* CLSTR0_CORE0_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_LO_VECT_ADDR_MASK     (0xFFFFFF80U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_LO_VECT_ADDR_SHIFT    (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_LO_VECT_ADDR_MAX      (0x01FFFFFFU)

/* CLSTR0_CORE0_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_HI_VECT_ADDR_MASK     (0x0000FFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_HI_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_BOOTVECT_HI_VECT_ADDR_MAX      (0x0000FFFFU)

/* CLSTR0_CORE0_PMCTRL */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMCTRL_CORE_HALT_MASK          (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMCTRL_CORE_HALT_SHIFT         (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMCTRL_CORE_HALT_MAX           (0x00000001U)

/* CLSTR0_CORE0_PMSTAT */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFI_MASK                (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFI_SHIFT               (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFI_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFE_MASK                (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFE_SHIFT               (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_WFE_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_CLK_GATE_MASK           (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_CLK_GATE_SHIFT          (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR0_CORE0_PMSTAT_CLK_GATE_MAX            (0x00000001U)

/* CLSTR9_DEF */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_ARM_CORE_TYPE_MASK               (0x000000FFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_ARM_CORE_TYPE_SHIFT              (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_ARM_CORE_TYPE_MAX                (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_DSP_CORE_TYPE_MASK               (0x0000FF00U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_DSP_CORE_TYPE_SHIFT              (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_DSP_CORE_TYPE_MAX                (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_CORE_NUM_MASK                    (0x00070000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_CORE_NUM_SHIFT                   (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_DEF_CORE_NUM_MAX                     (0x00000007U)

/* CLSTR9_CFG */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH0_MASK                      (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH0_SHIFT                     (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH0_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH1_MASK                      (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH1_SHIFT                     (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH1_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH2_MASK                      (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH2_SHIFT                     (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH2_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH3_MASK                      (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH3_SHIFT                     (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_AARCH3_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE0_MASK                  (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE0_SHIFT                 (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE0_MAX                   (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE1_MASK                  (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE1_SHIFT                 (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE1_MAX                   (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE2_MASK                  (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE2_SHIFT                 (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE2_MAX                   (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE3_MASK                  (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE3_SHIFT                 (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CONFIG_TE3_MAX                   (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE0_MASK               (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE0_SHIFT              (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE0_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE1_MASK               (0x00000200U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE1_SHIFT              (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE1_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE2_MASK               (0x00000400U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE2_SHIFT              (0x0000000AU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE2_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE3_MASK               (0x00000800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE3_SHIFT              (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CFG_CP15_DISABLE3_MAX                (0x00000001U)

/* CLSTR9_PMCTRL */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_AINACTS_MASK                  (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_AINACTS_SHIFT                 (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_AINACTS_MAX                   (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2_FLUSHREQ_MASK              (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2_FLUSHREQ_SHIFT             (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2_FLUSHREQ_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_CLREXMONREQ_MASK              (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_CLREXMONREQ_SHIFT             (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_CLREXMONREQ_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGL1RSTDISABLE_MASK          (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGL1RSTDISABLE_SHIFT         (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGL1RSTDISABLE_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP0_MASK               (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP0_SHIFT              (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP0_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP1_MASK               (0x00000200U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP1_SHIFT              (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP1_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP2_MASK               (0x00000400U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP2_SHIFT              (0x0000000AU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP2_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP3_MASK               (0x00000800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP3_SHIFT              (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_DBGPWRDUP3_MAX                (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2RSTDISABLE_MASK             (0x00001000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2RSTDISABLE_SHIFT            (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMCTRL_L2RSTDISABLE_MAX              (0x00000001U)

/* CLSTR9_PMSTAT */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFI_MASK                (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFI_SHIFT               (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFI_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFI_MASK                (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFI_SHIFT               (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFI_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFI_MASK                (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFI_SHIFT               (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFI_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFI_MASK                (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFI_SHIFT               (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFI_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFE_MASK                (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFE_SHIFT               (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_WFE_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFE_MASK                (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFE_SHIFT               (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_WFE_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFE_MASK                (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFE_SHIFT               (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_WFE_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFE_MASK                (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFE_SHIFT               (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_WFE_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_SMPEN_MASK              (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_SMPEN_SHIFT             (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE0_SMPEN_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_SMPEN_MASK              (0x00000200U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_SMPEN_SHIFT             (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE1_SMPEN_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_SMPEN_MASK              (0x00000400U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_SMPEN_SHIFT             (0x0000000AU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE2_SMPEN_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_SMPEN_MASK              (0x00000800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_SMPEN_SHIFT             (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_CORE3_SMPEN_MAX               (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_L2_HW_FLUSH_DONE_MASK         (0x00001000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_L2_HW_FLUSH_DONE_SHIFT        (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_L2_HW_FLUSH_DONE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_STANDBY_WFI_L2_MASK           (0x00002000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_STANDBY_WFI_L2_SHIFT          (0x0000000DU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_PMSTAT_STANDBY_WFI_L2_MAX            (0x00000001U)

/* CLSTR9_CORE0_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_LO_VECT_ADDR_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_LO_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_LO_VECT_ADDR_MAX      (0xFFFFFFFFU)

/* CLSTR9_CORE0_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_HI_VECT_ADDR_MASK     (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_HI_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE0_BOOTVECT_HI_VECT_ADDR_MAX      (0x00000003U)

/* CLSTR9_CORE1_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_LO_VECT_ADDR_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_LO_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_LO_VECT_ADDR_MAX      (0xFFFFFFFFU)

/* CLSTR9_CORE1_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_HI_VECT_ADDR_MASK     (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_HI_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE1_BOOTVECT_HI_VECT_ADDR_MAX      (0x00000003U)

/* CLSTR9_CORE2_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_LO_VECT_ADDR_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_LO_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_LO_VECT_ADDR_MAX      (0xFFFFFFFFU)

/* CLSTR9_CORE2_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_HI_VECT_ADDR_MASK     (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_HI_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE2_BOOTVECT_HI_VECT_ADDR_MAX      (0x00000003U)

/* CLSTR9_CORE3_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_LO_VECT_ADDR_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_LO_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_LO_VECT_ADDR_MAX      (0xFFFFFFFFU)

/* CLSTR9_CORE3_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_HI_VECT_ADDR_MASK     (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_HI_VECT_ADDR_SHIFT    (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR9_CORE3_BOOTVECT_HI_VECT_ADDR_MAX      (0x00000003U)

/* CLSTR13_DEF */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_ARM_CORE_TYPE_MASK              (0x000000FFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_ARM_CORE_TYPE_SHIFT             (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_ARM_CORE_TYPE_MAX               (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_DSP_CORE_TYPE_MASK              (0x0000FF00U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_DSP_CORE_TYPE_SHIFT             (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_DSP_CORE_TYPE_MAX               (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_CORE_NUM_MASK                   (0x00070000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_CORE_NUM_SHIFT                  (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_DEF_CORE_NUM_MAX                    (0x00000007U)

/* CLSTR13_CFG */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_MASK                        (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_SHIFT                       (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_MAX                         (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_MASK                        (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_SHIFT                       (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_MAX                         (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_RISCV_MASK                      (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_RISCV_SHIFT                     (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_RISCV_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_VWIDTH_MASK                     (0x00000060U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_VWIDTH_SHIFT                    (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_VWIDTH_MAX                      (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1PSIZE_MASK                    (0x00000180U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1PSIZE_SHIFT                   (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1PSIZE_MAX                     (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1DSIZE_MASK                    (0x00000600U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1DSIZE_SHIFT                   (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L1DSIZE_MAX                     (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L2SIZE_MASK                     (0x0000F800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L2SIZE_SHIFT                    (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_L2SIZE_MAX                      (0x0000001FU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_EL2SIZE_MASK                    (0x00070000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_EL2SIZE_SHIFT                   (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_EL2SIZE_MAX                     (0x00000007U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_PRESENT_MASK                (0x00080000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_PRESENT_SHIFT               (0x00000013U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_MMA_PRESENT_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_SYS_RISCV_MODE_MASK         (0x40000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_SYS_RISCV_MODE_SHIFT        (0x0000001EU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_CPU_SYS_RISCV_MODE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_ENDIAN_MASK                     (0x80000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_ENDIAN_SHIFT                    (0x0000001FU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CFG_ENDIAN_MAX                      (0x00000001U)

/* CLSTR13_PMCTRL */


/* CLSTR13_PMSTAT */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT0_MASK          (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT0_SHIFT         (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT0_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT1_MASK          (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT1_SHIFT         (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT1_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT2_MASK          (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT2_SHIFT         (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT2_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT3_MASK          (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT3_SHIFT         (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT3_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT4_MASK          (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT4_SHIFT         (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT4_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT5_MASK          (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT5_SHIFT         (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT5_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT6_MASK          (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT6_SHIFT         (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT6_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT7_MASK          (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT7_SHIFT         (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT7_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT8_MASK          (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT8_SHIFT         (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT8_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT16_MASK         (0x00010000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT16_SHIFT        (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_PMSTAT_DSP_IDLE_STAT16_MAX          (0x00000001U)

/* CLSTR13_CORE0_CFG */


/* CLSTR13_CORE0_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_LO_VECT_ADDR_MASK    (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_LO_VECT_ADDR_SHIFT   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_LO_VECT_ADDR_MAX     (0xFFFFFFFFU)

/* CLSTR13_CORE0_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_HI_VECT_ADDR_MASK    (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_HI_VECT_ADDR_SHIFT   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR13_CORE0_BOOTVECT_HI_VECT_ADDR_MAX     (0x00000003U)

/* CLSTR13_CORE0_PMCTRL */


/* CLSTR13_CORE0_PMSTAT */


/* CLSTR14_DEF */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_ARM_CORE_TYPE_MASK              (0x000000FFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_ARM_CORE_TYPE_SHIFT             (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_ARM_CORE_TYPE_MAX               (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_DSP_CORE_TYPE_MASK              (0x0000FF00U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_DSP_CORE_TYPE_SHIFT             (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_DSP_CORE_TYPE_MAX               (0x000000FFU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_CORE_NUM_MASK                   (0x00070000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_CORE_NUM_SHIFT                  (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_DEF_CORE_NUM_MAX                    (0x00000007U)

/* CLSTR14_CFG */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_MASK                        (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_SHIFT                       (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_MAX                         (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_MASK                        (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_SHIFT                       (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_MAX                         (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_RISCV_MASK                      (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_RISCV_SHIFT                     (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_RISCV_MAX                       (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_VWIDTH_MASK                     (0x00000060U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_VWIDTH_SHIFT                    (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_VWIDTH_MAX                      (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1PSIZE_MASK                    (0x00000180U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1PSIZE_SHIFT                   (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1PSIZE_MAX                     (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1DSIZE_MASK                    (0x00000600U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1DSIZE_SHIFT                   (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L1DSIZE_MAX                     (0x00000003U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L2SIZE_MASK                     (0x0000F800U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L2SIZE_SHIFT                    (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_L2SIZE_MAX                      (0x0000001FU)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_EL2SIZE_MASK                    (0x00070000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_EL2SIZE_SHIFT                   (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_EL2SIZE_MAX                     (0x00000007U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_PRESENT_MASK                (0x00080000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_PRESENT_SHIFT               (0x00000013U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_MMA_PRESENT_MAX                 (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_SYS_RISCV_MODE_MASK         (0x40000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_SYS_RISCV_MODE_SHIFT        (0x0000001EU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_CPU_SYS_RISCV_MODE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_ENDIAN_MASK                     (0x80000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_ENDIAN_SHIFT                    (0x0000001FU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CFG_ENDIAN_MAX                      (0x00000001U)

/* CLSTR14_PMCTRL */


/* CLSTR14_PMSTAT */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT0_MASK          (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT0_SHIFT         (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT0_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT1_MASK          (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT1_SHIFT         (0x00000001U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT1_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT2_MASK          (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT2_SHIFT         (0x00000002U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT2_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT3_MASK          (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT3_SHIFT         (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT3_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT4_MASK          (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT4_SHIFT         (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT4_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT5_MASK          (0x00000020U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT5_SHIFT         (0x00000005U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT5_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT6_MASK          (0x00000040U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT6_SHIFT         (0x00000006U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT6_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT7_MASK          (0x00000080U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT7_SHIFT         (0x00000007U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT7_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT8_MASK          (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT8_SHIFT         (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT8_MAX           (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT16_MASK         (0x00010000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT16_SHIFT        (0x00000010U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_PMSTAT_DSP_IDLE_STAT16_MAX          (0x00000001U)

/* CLSTR14_CORE0_CFG */


/* CLSTR14_CORE0_BOOTVECT_LO */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_LO_VECT_ADDR_MASK    (0xFFFFFFFFU)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_LO_VECT_ADDR_SHIFT   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_LO_VECT_ADDR_MAX     (0xFFFFFFFFU)

/* CLSTR14_CORE0_BOOTVECT_HI */

#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_HI_VECT_ADDR_MASK    (0x00000003U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_HI_VECT_ADDR_SHIFT   (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG0_CLSTR14_CORE0_BOOTVECT_HI_VECT_ADDR_MAX     (0x00000003U)

/* CLSTR14_CORE0_PMCTRL */


/* CLSTR14_CORE0_PMSTAT */


/* GIC_CONFIG */

#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE0_ACTIVE_MASK         (0x00000100U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE0_ACTIVE_SHIFT        (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE0_ACTIVE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE1_ACTIVE_MASK         (0x00000200U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE1_ACTIVE_SHIFT        (0x00000009U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE1_ACTIVE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE2_ACTIVE_MASK         (0x00000400U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE2_ACTIVE_SHIFT        (0x0000000AU)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE2_ACTIVE_MAX          (0x00000001U)

#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE3_ACTIVE_MASK         (0x00000800U)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE3_ACTIVE_SHIFT        (0x0000000BU)
#define CSL_MAIN_SEC_MMR_CFG0_GIC_CONFIG_A53SS0_CORE3_ACTIVE_MAX          (0x00000001U)

/**************************************************************************
* Hardware Region  : MMRs in region 2
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CLSTR0_CORE0_DBG_CFG;
    volatile uint8_t  Resv_36864[36860];
    volatile uint32_t CLSTR9_CORE0_DBG_CFG;
    volatile uint8_t  Resv_36928[60];
    volatile uint32_t CLSTR9_CORE1_DBG_CFG;
    volatile uint8_t  Resv_36992[60];
    volatile uint32_t CLSTR9_CORE2_DBG_CFG;
    volatile uint8_t  Resv_37056[60];
    volatile uint32_t CLSTR9_CORE3_DBG_CFG;
    volatile uint8_t  Resv_53248[16188];
    volatile uint32_t CLSTR13_CORE0_DBG_CFG;
    volatile uint8_t  Resv_57344[4092];
    volatile uint32_t CLSTR14_CORE0_DBG_CFG;
} CSL_main_sec_mmr_cfg2Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG                        (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG                        (0x00009000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG                        (0x00009040U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG                        (0x00009080U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG                        (0x000090C0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG                       (0x0000D000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG                       (0x0000E000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CLSTR0_CORE0_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_NIDEN_MASK             (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_NIDEN_SHIFT            (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_NIDEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_DBGEN_MASK             (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_DBGEN_SHIFT            (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR0_CORE0_DBG_CFG_DBGEN_MAX              (0x0000000FU)

/* CLSTR9_CORE0_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_DBGEN_MASK             (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_DBGEN_SHIFT            (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_DBGEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_NIDEN_MASK             (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_NIDEN_SHIFT            (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_NIDEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPIDEN_MASK            (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPIDEN_SHIFT           (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPNIDEN_MASK           (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPNIDEN_SHIFT          (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE0_DBG_CFG_SPNIDEN_MAX            (0x0000000FU)

/* CLSTR9_CORE1_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_DBGEN_MASK             (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_DBGEN_SHIFT            (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_DBGEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_NIDEN_MASK             (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_NIDEN_SHIFT            (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_NIDEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPIDEN_MASK            (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPIDEN_SHIFT           (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPNIDEN_MASK           (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPNIDEN_SHIFT          (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE1_DBG_CFG_SPNIDEN_MAX            (0x0000000FU)

/* CLSTR9_CORE2_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_DBGEN_MASK             (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_DBGEN_SHIFT            (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_DBGEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_NIDEN_MASK             (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_NIDEN_SHIFT            (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_NIDEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPIDEN_MASK            (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPIDEN_SHIFT           (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPNIDEN_MASK           (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPNIDEN_SHIFT          (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE2_DBG_CFG_SPNIDEN_MAX            (0x0000000FU)

/* CLSTR9_CORE3_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_DBGEN_MASK             (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_DBGEN_SHIFT            (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_DBGEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_NIDEN_MASK             (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_NIDEN_SHIFT            (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_NIDEN_MAX              (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPIDEN_MASK            (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPIDEN_SHIFT           (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPNIDEN_MASK           (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPNIDEN_SHIFT          (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR9_CORE3_DBG_CFG_SPNIDEN_MAX            (0x0000000FU)

/* CLSTR13_CORE0_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_DBGEN_MASK            (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_DBGEN_SHIFT           (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_DBGEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_NIDEN_MASK            (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_NIDEN_SHIFT           (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_NIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPIDEN_MASK           (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPIDEN_SHIFT          (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPIDEN_MAX            (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPNIDEN_MASK          (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPNIDEN_SHIFT         (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR13_CORE0_DBG_CFG_SPNIDEN_MAX           (0x0000000FU)

/* CLSTR14_CORE0_DBG_CFG */

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_DBGEN_MASK            (0x0000000FU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_DBGEN_SHIFT           (0x00000000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_DBGEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_NIDEN_MASK            (0x000000F0U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_NIDEN_SHIFT           (0x00000004U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_NIDEN_MAX             (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPIDEN_MASK           (0x00000F00U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPIDEN_SHIFT          (0x00000008U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPIDEN_MAX            (0x0000000FU)

#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPNIDEN_MASK          (0x0000F000U)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPNIDEN_SHIFT         (0x0000000CU)
#define CSL_MAIN_SEC_MMR_CFG2_CLSTR14_CORE0_DBG_CFG_SPNIDEN_MAX           (0x0000000FU)

#ifdef __cplusplus
}
#endif
#endif
