// Generated by CIRCT firtool-1.128.0
module Top(	// src/main/scala/mycpu/Top.scala:9:7
  input clock,	// src/main/scala/mycpu/Top.scala:9:7
        reset	// src/main/scala/mycpu/Top.scala:9:7
);

  wire        _sram_sram_axi_if_awready;	// src/main/scala/mycpu/Top.scala:15:22
  wire        _sram_sram_axi_if_wready;	// src/main/scala/mycpu/Top.scala:15:22
  wire        _sram_sram_axi_if_bvalid;	// src/main/scala/mycpu/Top.scala:15:22
  wire        _sram_sram_axi_if_arready;	// src/main/scala/mycpu/Top.scala:15:22
  wire [31:0] _sram_sram_axi_if_rdata;	// src/main/scala/mycpu/Top.scala:15:22
  wire        _sram_sram_axi_if_rvalid;	// src/main/scala/mycpu/Top.scala:15:22
  wire        _arbiter_io_ifu_ar_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_ifu_r_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire [31:0] _arbiter_io_ifu_r_bits_data;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_lsu_aw_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_lsu_w_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_lsu_b_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_lsu_ar_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_lsu_r_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire [31:0] _arbiter_io_lsu_r_bits_data;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_mem_aw_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire [31:0] _arbiter_io_mem_aw_bits_addr;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_mem_w_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire [31:0] _arbiter_io_mem_w_bits_data;	// src/main/scala/mycpu/Top.scala:14:25
  wire [3:0]  _arbiter_io_mem_w_bits_strb;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_mem_b_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_mem_ar_valid;	// src/main/scala/mycpu/Top.scala:14:25
  wire [31:0] _arbiter_io_mem_ar_bits_addr;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _arbiter_io_mem_r_ready;	// src/main/scala/mycpu/Top.scala:14:25
  wire        _core_io_imem_ar_valid;	// src/main/scala/mycpu/Top.scala:13:22
  wire [31:0] _core_io_imem_ar_bits_addr;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_imem_r_ready;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_dmem_aw_valid;	// src/main/scala/mycpu/Top.scala:13:22
  wire [31:0] _core_io_dmem_aw_bits_addr;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_dmem_w_valid;	// src/main/scala/mycpu/Top.scala:13:22
  wire [31:0] _core_io_dmem_w_bits_data;	// src/main/scala/mycpu/Top.scala:13:22
  wire [3:0]  _core_io_dmem_w_bits_strb;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_dmem_b_ready;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_dmem_ar_valid;	// src/main/scala/mycpu/Top.scala:13:22
  wire [31:0] _core_io_dmem_ar_bits_addr;	// src/main/scala/mycpu/Top.scala:13:22
  wire        _core_io_dmem_r_ready;	// src/main/scala/mycpu/Top.scala:13:22
  Core core (	// src/main/scala/mycpu/Top.scala:13:22
    .clock                (clock),
    .reset                (reset),
    .io_imem_ar_ready     (_arbiter_io_ifu_ar_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .io_imem_ar_valid     (_core_io_imem_ar_valid),
    .io_imem_ar_bits_addr (_core_io_imem_ar_bits_addr),
    .io_imem_r_ready      (_core_io_imem_r_ready),
    .io_imem_r_valid      (_arbiter_io_ifu_r_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .io_imem_r_bits_data  (_arbiter_io_ifu_r_bits_data),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_aw_ready     (_arbiter_io_lsu_aw_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_aw_valid     (_core_io_dmem_aw_valid),
    .io_dmem_aw_bits_addr (_core_io_dmem_aw_bits_addr),
    .io_dmem_w_ready      (_arbiter_io_lsu_w_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_w_valid      (_core_io_dmem_w_valid),
    .io_dmem_w_bits_data  (_core_io_dmem_w_bits_data),
    .io_dmem_w_bits_strb  (_core_io_dmem_w_bits_strb),
    .io_dmem_b_ready      (_core_io_dmem_b_ready),
    .io_dmem_b_valid      (_arbiter_io_lsu_b_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_ar_ready     (_arbiter_io_lsu_ar_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_ar_valid     (_core_io_dmem_ar_valid),
    .io_dmem_ar_bits_addr (_core_io_dmem_ar_bits_addr),
    .io_dmem_r_ready      (_core_io_dmem_r_ready),
    .io_dmem_r_valid      (_arbiter_io_lsu_r_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .io_dmem_r_bits_data  (_arbiter_io_lsu_r_bits_data)	// src/main/scala/mycpu/Top.scala:14:25
  );	// src/main/scala/mycpu/Top.scala:13:22
  SimpleAXIArbiter arbiter (	// src/main/scala/mycpu/Top.scala:14:25
    .clock               (clock),
    .reset               (reset),
    .io_ifu_ar_ready     (_arbiter_io_ifu_ar_ready),
    .io_ifu_ar_valid     (_core_io_imem_ar_valid),	// src/main/scala/mycpu/Top.scala:13:22
    .io_ifu_ar_bits_addr (_core_io_imem_ar_bits_addr),	// src/main/scala/mycpu/Top.scala:13:22
    .io_ifu_r_ready      (_core_io_imem_r_ready),	// src/main/scala/mycpu/Top.scala:13:22
    .io_ifu_r_valid      (_arbiter_io_ifu_r_valid),
    .io_ifu_r_bits_data  (_arbiter_io_ifu_r_bits_data),
    .io_lsu_aw_ready     (_arbiter_io_lsu_aw_ready),
    .io_lsu_aw_valid     (_core_io_dmem_aw_valid),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_aw_bits_addr (_core_io_dmem_aw_bits_addr),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_w_ready      (_arbiter_io_lsu_w_ready),
    .io_lsu_w_valid      (_core_io_dmem_w_valid),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_w_bits_data  (_core_io_dmem_w_bits_data),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_w_bits_strb  (_core_io_dmem_w_bits_strb),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_b_ready      (_core_io_dmem_b_ready),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_b_valid      (_arbiter_io_lsu_b_valid),
    .io_lsu_ar_ready     (_arbiter_io_lsu_ar_ready),
    .io_lsu_ar_valid     (_core_io_dmem_ar_valid),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_ar_bits_addr (_core_io_dmem_ar_bits_addr),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_r_ready      (_core_io_dmem_r_ready),	// src/main/scala/mycpu/Top.scala:13:22
    .io_lsu_r_valid      (_arbiter_io_lsu_r_valid),
    .io_lsu_r_bits_data  (_arbiter_io_lsu_r_bits_data),
    .io_mem_aw_ready     (_sram_sram_axi_if_awready),	// src/main/scala/mycpu/Top.scala:15:22
    .io_mem_aw_valid     (_arbiter_io_mem_aw_valid),
    .io_mem_aw_bits_addr (_arbiter_io_mem_aw_bits_addr),
    .io_mem_w_ready      (_sram_sram_axi_if_wready),	// src/main/scala/mycpu/Top.scala:15:22
    .io_mem_w_valid      (_arbiter_io_mem_w_valid),
    .io_mem_w_bits_data  (_arbiter_io_mem_w_bits_data),
    .io_mem_w_bits_strb  (_arbiter_io_mem_w_bits_strb),
    .io_mem_b_ready      (_arbiter_io_mem_b_ready),
    .io_mem_b_valid      (_sram_sram_axi_if_bvalid),	// src/main/scala/mycpu/Top.scala:15:22
    .io_mem_ar_ready     (_sram_sram_axi_if_arready),	// src/main/scala/mycpu/Top.scala:15:22
    .io_mem_ar_valid     (_arbiter_io_mem_ar_valid),
    .io_mem_ar_bits_addr (_arbiter_io_mem_ar_bits_addr),
    .io_mem_r_ready      (_arbiter_io_mem_r_ready),
    .io_mem_r_valid      (_sram_sram_axi_if_rvalid),	// src/main/scala/mycpu/Top.scala:15:22
    .io_mem_r_bits_data  (_sram_sram_axi_if_rdata)	// src/main/scala/mycpu/Top.scala:15:22
  );	// src/main/scala/mycpu/Top.scala:14:25
  SRAM sram (	// src/main/scala/mycpu/Top.scala:15:22
    .clk                 (clock),
    .rst                 (reset),
    .sram_axi_if_awaddr  (_arbiter_io_mem_aw_bits_addr),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_awvalid (_arbiter_io_mem_aw_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_awready (_sram_sram_axi_if_awready),
    .sram_axi_if_wdata   (_arbiter_io_mem_w_bits_data),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_wstrb   (_arbiter_io_mem_w_bits_strb),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_wvalid  (_arbiter_io_mem_w_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_wready  (_sram_sram_axi_if_wready),
    .sram_axi_if_bresp   (/* unused */),
    .sram_axi_if_bvalid  (_sram_sram_axi_if_bvalid),
    .sram_axi_if_bready  (_arbiter_io_mem_b_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_araddr  (_arbiter_io_mem_ar_bits_addr),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_arvalid (_arbiter_io_mem_ar_valid),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_arready (_sram_sram_axi_if_arready),
    .sram_axi_if_rdata   (_sram_sram_axi_if_rdata),
    .sram_axi_if_rresp   (/* unused */),
    .sram_axi_if_rvalid  (_sram_sram_axi_if_rvalid),
    .sram_axi_if_rready  (_arbiter_io_mem_r_ready),	// src/main/scala/mycpu/Top.scala:14:25
    .sram_axi_if_aw_fire (_sram_sram_axi_if_awready & _arbiter_io_mem_aw_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/Top.scala:14:25, :15:22
    .sram_axi_if_w_fire  (_sram_sram_axi_if_wready & _arbiter_io_mem_w_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/Top.scala:14:25, :15:22
    .sram_axi_if_b_fire  (_arbiter_io_mem_b_ready & _sram_sram_axi_if_bvalid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/Top.scala:14:25, :15:22
    .sram_axi_if_ar_fire (_sram_sram_axi_if_arready & _arbiter_io_mem_ar_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/Top.scala:14:25, :15:22
    .sram_axi_if_r_fire  (_arbiter_io_mem_r_ready & _sram_sram_axi_if_rvalid)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/Top.scala:14:25, :15:22
  );	// src/main/scala/mycpu/Top.scala:15:22
endmodule

