$date
	Thu May  4 02:04:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ImmediateGenerator_tb $end
$var wire 32 ! immediate [31:0] $end
$var reg 3 " ImmSrc [2:0] $end
$var reg 32 # instruction [31:0] $end
$scope module ig $end
$var wire 3 $ i_ImmSrc [2:0] $end
$var wire 32 % i_instruction [31:0] $end
$var reg 32 & o_immediate [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b11 !
b11 &
b1 "
b1 $
b1100010000000010110011 #
b1100010000000010110011 %
#20
