// Seed: 3285469769
module module_0 #(
    parameter id_1 = 32'd88
);
  logic _id_1;
  wire [id_1  ==  id_1 : id_1] id_2;
  id_3 :
  assert property (@(posedge id_3) id_3)
  else $unsigned(68);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4
);
  supply0 id_6;
  parameter id_7 = 1;
  assign id_6 = -1;
  always @(posedge id_1) begin : LABEL_0
    deassign id_3;
  end
  module_0 modCall_1 ();
endmodule
