// src/kernels/cuda/ple.cu - P2.S4: the PLE block's GPU half.
//
// See include/strata/kernels/ple.hpp for the structure and for the `normalized`-is-the-conv-input finding.
//
// The legacy arithmetic below follows the captured CPU ggml graph
// (`bench/micro/ple_in.bin` / `ple_out.bin`, produced by `ple_layer_xcheck.cpp`):
//
//   * `rms_norm` accumulates `(double)(x*x)` with the PRODUCT rounded in f32 first - that is literally what
//     `ggml_compute_forward_rms_norm_f32` does (`sum += (ggml_float)(x[i00]*x[i00])` with `ggml_float` =
//     double), and it is not the same as accumulating in f32 or as widening before the multiply.
//   * `silu` is `x / (1 + expf(-x))` in f32, which is `ggml_silu_f32`.
//   * the gate's `sqrt` and `sigmoid` are f32.
//
// The opt-in native BF16 path replaces only ple_value with the pinned CUDA single-token BF16/F32 MMVF.
// A separate opt-in native postops path follows the pinned CUDA arithmetic after both projections.
#define DPCT_PROFILING_ENABLED
#include <sycl/sycl.hpp>
#include <dpct/dpct.hpp>
#include "strata/sycl_queue.hpp"
#include "strata/kernels/ple.hpp"
#include "strata/kernels/bf16_gemv.hpp"
#include "strata/kernels/f16_bits.hpp"
#include "strata/kernels/ngram.hpp"
#include "strata/kernels/quantize_act.hpp"
#include "strata/kernels/s2_gemv_q8.hpp"
#include "strata/kernels/native_mmvq.hpp"
#include "strata/kernels/native_ple_postops.hpp"

#include <cmath>
#include <cstdio>
#include <cstdlib>
#include <stdexcept>
#include <string>

namespace strata::kernels {
namespace {

constexpr int THREADS = 256;
bool native_bf16 = false;
bool native_postops = false;

bool overlap(const void* a, size_t a_bytes, const void* b, size_t b_bytes) {
    if (a == nullptr || b == nullptr || a_bytes == 0 || b_bytes == 0) return false;
    const uintptr_t aa = reinterpret_cast<uintptr_t>(a), bb = reinterpret_cast<uintptr_t>(b);
    return aa < bb ? bb - aa < a_bytes : aa - bb < b_bytes;
}

__dpct_inline__ void
history_advance_kernel(float *__restrict__ history,
                       const float *__restrict__ normalized) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int channel = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                        item_ct1.get_local_id(2);
    if (channel >= NG_HC_DIM) return;
    float* column = history + (size_t) channel * NG_HIST;
#pragma unroll
    for (int row = 0; row + 1 < NG_HIST; ++row) column[row] = column[row + 1];
    column[NG_HIST - 1] = normalized[channel];
}

__dpct_inline__ uint16_t bf16_bits(float f) {
    uint32_t i;
    memcpy(&i, &f, 4);
    i = (i + ((i >> 16) & 1u) + 0x7FFFu) & 0xFFFF0000u;
    return (uint16_t) (i >> 16);
}

__dpct_inline__ float bf16_float(uint16_t h) {
    const uint32_t i = (uint32_t) h << 16;
    float f;
    memcpy(&f, &i, 4);
    return f;
}

__dpct_inline__ float silu_f(float x) {
    return x / (1.0f + sycl::native::exp(-x));
}

/// Block-wide sum in double, broadcast to all threads.  The leading `__syncthreads` matters: the result is
/// read out of `scratch[0]` and a later call reuses the array, so without a barrier a fast thread can
/// overwrite it before a slow one has read it - invisible in most runs and a slightly different norm when it
/// fires.
inline double block_sum(double v, double *scratch) {
    /*
    DPCT1065: Consider replacing sycl::nd_item::barrier() with
    sycl::nd_item::barrier(sycl::access::fence_space::local_space) for better
    performance if there is no access to global memory.
    */
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    item_ct1.barrier();
    const int lane = item_ct1.get_local_id(2) & 31,
              warp = item_ct1.get_local_id(2) >> 5;
    /*
DPCT1108: '__shfl_down_sync' was migrated with the experimental feature
masked sub_group function which may not be supported by all compilers or
runtimes. You may need to adjust the code.
*/
    /*
DPCT1121: Make sure that the "v" which is used in the SYCL group
function/algorithm is initialized.
*/
#pragma unroll
    for (int off = 16; off > 0; off >>= 1) v +=
        dpct::experimental::shift_sub_group_left(
            0xFFFFFFFFu, sycl::ext::oneapi::this_work_item::get_sub_group(), v,
            off);
    if (lane == 0) scratch[warp] = v;
    /*
    DPCT1065: Consider replacing sycl::nd_item::barrier() with
    sycl::nd_item::barrier(sycl::access::fence_space::local_space) for better
    performance if there is no access to global memory.
    */
    item_ct1.barrier();
    const int nw = ((int)item_ct1.get_local_range(2) + 31) >> 5;
    v = (item_ct1.get_local_id(2) < nw) ? scratch[item_ct1.get_local_id(2)]
                                        : 0.0;
    if (warp == 0)
        /*
DPCT1108: '__shfl_down_sync' was migrated with the experimental feature
masked sub_group function which may not be supported by all compilers or
runtimes. You may need to adjust the code.
*/
        /*
DPCT1121: Make sure that the "v" which is used in the SYCL group
function/algorithm is initialized.
*/
#pragma unroll
        for (int off = 16; off > 0; off >>= 1) v +=
            dpct::experimental::shift_sub_group_left(
                0xFFFFFFFFu, sycl::ext::oneapi::this_work_item::get_sub_group(),
                v, off);
    if (item_ct1.get_local_id(2) == 0) scratch[0] = v;
    /*
    DPCT1065: Consider replacing sycl::nd_item::barrier() with
    sycl::nd_item::barrier(sycl::access::fence_space::local_space) for better
    performance if there is no access to global memory.
    */
    item_ct1.barrier();
    return scratch[0];
}

/// `grouped_norm`, ONE BLOCK PER STREAM.  The ggml form is `reshape_3d(x, n_embd, hc, T)` then
/// `rms_norm(..., eps) * w`, so ne0 = n_embd is the reduction axis and each hc stream is normalised on its
/// own.  In the flat ggml layout (ne0 fastest) stream c occupies [c*n_embd, (c+1)*n_embd).
__dpct_inline__ void gnorm_kernel(const float *__restrict__ x,
                                  const float *__restrict__ w,
                                  float *__restrict__ y, int n_embd,
                                  float eps) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
auto &scratch = *sycl::ext::oneapi::group_local_memory_for_overwrite<double[8]>(
    sycl::ext::oneapi::this_work_item::get_work_group<3>());
    const int c = item_ct1.get_group(2);
    const float* xc = x + (size_t) c * n_embd;
    const float* wc = w + (size_t) c * n_embd;
    float* yc = y + (size_t) c * n_embd;

    double acc = 0.0;
    for (int d = item_ct1.get_local_id(2); d < n_embd;
         d += item_ct1.get_local_range(2)) {
        // The PRODUCT is rounded in f32 before it is widened - `(ggml_float)(x[i00]*x[i00])`.
        const float sq = xc[d] * xc[d];
        acc += (double) sq;
    }
    const float mean = (float) (block_sum(acc, scratch) / (double) n_embd);
    const float scale = 1.0f / sycl::sqrt(mean + eps);
#pragma unroll
    for (int d = item_ct1.get_local_id(2); d < n_embd;
         d += item_ct1.get_local_range(2)) yc[d] = xc[d] * scale * wc[d];
}

/// `s[c] = sum_d key[c][d]*query[c][d] / sqrt(n_embd)`, then the signed square root and the sigmoid.
///
/// `mag = sqrt(clamp(|s|, 1e-6, inf))` and `gate = sigmoid(sgn(s) * mag)`.  The clamp is a floor on |s|, so
/// it only bites near zero; the SIGN is carried separately, which is what keeps the gate symmetric about 0.5.
__dpct_inline__ void gate_kernel(const float *__restrict__ key,
                                 const float *__restrict__ query,
                                 float *__restrict__ gate, int n_embd,
                                 float inv_sqrt_n) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
auto &scratch = *sycl::ext::oneapi::group_local_memory_for_overwrite<double[8]>(
    sycl::ext::oneapi::this_work_item::get_work_group<3>());
    const int c = item_ct1.get_group(2);
    const float* kc = key + (size_t) c * n_embd;
    const float* qc = query + (size_t) c * n_embd;
    double acc = 0.0;
#pragma unroll
    for (int d = item_ct1.get_local_id(2); d < n_embd;
         d += item_ct1.get_local_range(2)) acc += (double)(kc[d] * qc[d]);
    const float s = (float) (block_sum(acc, scratch) / (double) 1.0) * inv_sqrt_n;
    const float mag = sycl::sqrt(sycl::fmax(sycl::fabs(s), 1e-6f));
    const float sgn = (s > 0.0f) ? 1.0f : ((s < 0.0f) ? -1.0f : 0.0f);
    if (item_ct1.get_local_id(2) == 0) gate[c] =
        1.0f / (1.0f + sycl::native::exp(-(sgn * mag)));
}

/// `gated[c][d] = value[d] * gate[c]` - the value broadcast across the hc streams.
__dpct_inline__ void bcast_kernel(const float *__restrict__ value,
                                  const float *__restrict__ gate,
                                  float *__restrict__ gated, int n_embd,
                                  int hc) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int i = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                  item_ct1.get_local_id(2);
    if (i >= n_embd * hc) return;
    gated[i] = value[i % n_embd] * gate[i / n_embd];
}

/// The depthwise causal dilated conv, then SiLU.  One thread per channel.
///
/// `out[c] = sum_k kW[k][c] * terms[t - (kern-1-k)*dil][c]` with `t = hist` (the first new position), so tap k
/// reads row `hist - (kern-1-k)*dil` of `[history | new]`.  For the real geometry (kern 4, dil 3, hist 9) the
/// four taps read rows 0, 3, 6 and 9 - and row 9 is the NEW row, which is the only one beyond the history.
/// That is why no `terms` buffer is built: three taps come from the caller's history and one from `norm`.
///
/// `kW` IS GGML-NATIVE: `kW[k + kern*c]`.  The manifest's shape is [4, 10240] with ne0 = 4 fast, and
/// `ref/ngram.py`'s (4, 10240) numpy `kernel[k][c]` is the TRANSPOSE of that.  The source's own view
/// (`ggml_view_2d(model.layers[il].ple_conv1d, 1, hc_dim, nb[1], k*nb[0])`) settles which one is meant.
__dpct_inline__ void conv_kernel(const float *__restrict__ hist,
                                 const float *__restrict__ norm,
                                 const uint16_t *__restrict__ kW,
                                 float *__restrict__ out, int hc_dim, int kern,
                                 int dil, int nhist) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int c = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                  item_ct1.get_local_id(2);
    if (c >= hc_dim) return;
    float acc = 0.0f;
    for (int k = 0; k < kern; ++k) {
        const int row = nhist - (kern - 1 - k) * dil;      // tap 0 reads the FURTHEST back
        // ROW-FASTEST: `hist[row + nhist*c]`.  The conv state is `ggml_reshape_3d(state, d_conv-1,
        // conv_channels, n_seqs)`, so ne0 = hist varies fastest and the flat index is row + hist*channel.
        // Channel-slowest (`row*hc_dim + c`) is the natural thing to write and would read a transposed state -
        // `ple_layer_xcheck.cpp` L79-83 records getting this wrong once already.
        const float v = (row == nhist) ? norm[c] : hist[(size_t) row + (size_t) nhist * c];
        acc += f32_from_f16(kW[k + kern * c]) * v;
    }
    out[c] = silu_f(acc);
}

/// `result = hidden + gated + conv`, elementwise over hc_dim.
__dpct_inline__ void add3_kernel(const float *__restrict__ hidden,
                                 const float *__restrict__ gated,
                                 const float *__restrict__ conv,
                                 float *__restrict__ result, int n) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int i = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                  item_ct1.get_local_id(2);
    if (i < n) result[i] = hidden[i] + gated[i] + conv[i];
}

/// `y[o] = sum_i bf16(x[i]) * bf16(w[o*n_in + i])`.  The weight is BF16 and so is the ACTIVATION, which is
/// the contract for a BF16 tensor (`docs/activation-contract.md`); with both sides bf16 the products are
/// exact in f32 and only the summation order differs from ggml's.
__dpct_inline__ void bf16_gemv_kernel(const uint16_t *__restrict__ x,
                                      const uint16_t *__restrict__ w,
                                      float *__restrict__ y, int n_in,
                                      int n_out) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int o = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                  item_ct1.get_local_id(2);
    if (o >= n_out) return;
    const uint16_t* row = w + (size_t) o * n_in;
    double acc = 0.0;
#pragma unroll
    for (int i = 0; i < n_in; ++i) acc +=
        (double)bf16_float(x[i]) * (double)bf16_float(row[i]);
    y[o] = (float) acc;
}

__dpct_inline__ void to_bf16_kernel(const float *__restrict__ x,
                                    uint16_t *__restrict__ y, int n) {
    auto item_ct1 = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
    const int i = item_ct1.get_group(2) * item_ct1.get_local_range(2) +
                  item_ct1.get_local_id(2);
    if (i < n) y[i] = bf16_bits(x[i]);
}

void ck(dpct::err0 e, const char *what) {
}

}  // namespace

void ple_set_native_bf16(bool enabled) { native_bf16 = enabled; }
void ple_set_native_postops(bool enabled) { native_postops = enabled; }
bool ple_native_postops_enabled() { return native_postops; }

void ple_history_advance(float* hist, const float* normalized, void* stream) {
    if (hist == nullptr || normalized == nullptr)
        throw std::invalid_argument("ple_history_advance: null history or normalized input");
    if (overlap(hist, (size_t) NG_HIST * NG_HC_DIM * sizeof(float),
                normalized, (size_t) NG_HC_DIM * sizeof(float)))
        throw std::invalid_argument("ple_history_advance: history and normalized input overlap");
    {
        auto exp_props = sycl::ext::oneapi::experimental::properties{
            sycl::ext::oneapi::experimental::use_root_sync};

        strata::q_of(stream)
            ->parallel_for<
                dpct_kernel_name<class history_advance_kernel_204159>>(
                sycl::nd_range<3>(
                    sycl::range(1, 1, (NG_HC_DIM + THREADS - 1) / THREADS) *
                        sycl::range(1, 1, THREADS),
                    sycl::range(1, 1, THREADS)),
                exp_props, [=](sycl::nd_item<3> item_ct1) {
                    history_advance_kernel(hist, normalized);
                });
    }
    /*
    DPCT1010: SYCL uses exceptions to report errors and does not use the
    error codes. The cudaGetLastError function call was replaced with 0. You
    need to rewrite this code.
    */
    ck(0, "history advance launch");
}

bool ple_block_available() try {
    int n = 0;
    return DPCT_CHECK_ERROR(n = dpct::device_count()) == 0 && n > 0;
}
catch (sycl::exception const &exc) {
  std::cerr << exc.what() << "Exception caught at file:" << __FILE__
            << ", line:" << __LINE__ << std::endl;
  std::exit(1);
}

uint64_t ple_block_scratch_bytes() {
    // five hc_dim floats + n_embd + hc, then the Q8 activation image, then the BF16 embedding copy, each
    // 16-byte aligned because `d_scratch` is cast to `float*` and `d_act` to `uint8_t*` at those offsets.
    const size_t f = (size_t) (5 * NG_HC_DIM + NG_N_EMBD + NG_HC) * sizeof(float);
    const size_t q = (size_t) (NG_N_EMBD / 32) * 34;
    const size_t e = (size_t) NG_N_EMBD * sizeof(uint16_t);
    return ((f + 15) & ~(size_t) 15) + ((q + 15) & ~(size_t) 15) + e + 256;
}

void ple_block(const float* emb, const float* hidden, const float* hist_rows, const PleWeights& w,
               PleOut& out, void* scratch, void* stream) {
    const bool native_key = w.key_native_data != nullptr && w.key_bf16 == nullptr;
    if (native_key && (!emb || !hidden || !hist_rows || !out.result || !scratch || !stream ||
                       !w.key_native_q8_1 ||
                       (w.key_native_type != 42 && w.key_native_type != 18 && w.key_native_type != 23 &&
                        w.key_native_type != 8)))
        throw std::invalid_argument("ple_block: native key requires Q2_0, IQ3_XXS, IQ4_XS or Q8_0 weights, input/output, private scratch and explicit stream");
    if (emb == nullptr || hidden == nullptr || hist_rows == nullptr || out.result == nullptr) return;
    const int n_embd = NG_N_EMBD, hc = NG_HC, hc_dim = NG_HC_DIM;
    static_assert(NG_N_EMBD == 2560 && NG_HC_DIM == 10240, "native PLE key geometry changed");
    const size_t float_bytes = (size_t) (5 * hc_dim + n_embd + hc) * sizeof(float);
    dpct::queue_ptr st = strata::q_of(stream);

    // One allocation for every intermediate.
    //
    // THE ENGINE WILL NOT DO THIS.  P2.T10 requires zero token-path allocations, and the fix is the same one
    // `gr_read` already uses: a caller-owned workspace carved once at startup.  It is done this way here
    // because this function's job in P2.S4 is to be CORRECT and comparable against the oracle, and matching
    // `shared_expert.cu`'s existing shape keeps the diff small.  Recorded rather than hidden.
    //
    // FIVE SEPARATE hc_dim BUFFERS, deliberately.  `key` and `normalized` are both needed at the end for the
    // oracle comparison, so aliasing one onto the other - which the first version did - silently returns the
    // WRONG `key`.  Two buffers of the same size look like an obvious saving and the only thing it saves is
    // 40 KB.
    // **THE WORKSPACE IS CARVED FROM THE CALLER'S, NOT ALLOCATED.**  Three `cudaMalloc`s and a
    // `cudaStreamSynchronize` used to live here, and inside a stream capture both are errors: the engine
    // reported `ple_block: scratch: operation not permitted when stream is capturing`, and a token-path
    // allocation is a P2.T10 violation besides.  The comment this replaces already said the right shape was
    // "a caller-owned workspace carved once at startup"; this is that.
    const size_t q8_bytes = (size_t) (n_embd / 32) * 34;
    if (scratch == nullptr) {
        std::fprintf(stderr, "ple_block: scratch is null; the caller owns it (see ple_block_scratch_bytes)\n");
        std::exit(1);
    }
    const struct Export { const float* pointer; size_t count; const char* name; } exports[] = {
        {out.key, (size_t) hc_dim, "key"}, {out.value, (size_t) n_embd, "value"},
        {out.gate, (size_t) hc, "gate"}, {out.gated, (size_t) hc_dim, "gated"},
        {out.normalized, (size_t) hc_dim, "normalized"}, {out.conv, (size_t) hc_dim, "conv"},
        {out.result, (size_t) hc_dim, "result"}
    };
    for (const auto& item : exports) {
        if (overlap(item.pointer, item.count * sizeof(float), scratch, (size_t) ple_block_scratch_bytes()))
            throw std::invalid_argument(std::string("ple_block: output ") + item.name + " overlaps scratch");
    }
    if (native_key) {
        const size_t native_bytes = native_q8_1_bytes(n_embd);
        const size_t weight_bytes = native_mmvq_weight_bytes(w.key_native_type, n_embd, hc_dim);
        if ((reinterpret_cast<uintptr_t>(w.key_native_data) & 3u) ||
            (reinterpret_cast<uintptr_t>(w.key_native_q8_1) & 3u))
            throw std::invalid_argument("ple_block: native key buffers require four-byte alignment");
        const struct Region { const void* pointer; size_t bytes; } regions[] = {
            {scratch, (size_t) ple_block_scratch_bytes()}, {emb, (size_t) n_embd * 4},
            {hidden, (size_t) hc_dim * 4}, {hist_rows, (size_t) NG_HIST * hc_dim * 4},
            {w.key_native_data, weight_bytes}, {w.value_bf16, (size_t) n_embd * n_embd * 2},
            {w.norm_key, (size_t) hc_dim * 4}, {w.norm_query, (size_t) hc_dim * 4},
            {w.norm_conv, (size_t) hc_dim * 4}, {w.conv1d_f16, (size_t) PLE_CONV_KERNEL * hc_dim * 2}
        };
        for (const auto& region : regions)
            if (overlap(w.key_native_q8_1, native_bytes, region.pointer, region.bytes))
                throw std::invalid_argument("ple_block: native key scratch overlaps workspace, input or weight");
        for (const auto& item : exports)
            if (overlap(w.key_native_q8_1, native_bytes, item.pointer, item.count * sizeof(float)))
                throw std::invalid_argument(std::string("ple_block: native key scratch overlaps output ") + item.name);
    }
    uint8_t* base = (uint8_t*) scratch;
    float* d_scratch = (float*) base;
    uint8_t* d_act = base + ((float_bytes + 15) & ~(size_t) 15);
    uint16_t* d_emb16 = (uint16_t*) (d_act + ((q8_bytes + 15) & ~(size_t) 15));
    float* d_key = d_scratch;
    float* d_query = d_key + hc_dim;
    float* d_norm = d_query + hc_dim;
    float* d_gated = d_norm + hc_dim;
    float* d_conv = d_gated + hc_dim;
    float* d_value = d_conv + hc_dim;
    float* d_gate = d_value + n_embd;

    // ---- key = grouped_norm(ple_key @ emb). The optional native projection
    // follows pinned CUDA Q8_1 MMVQ; the default retains its canonical Q8_0 path.
    if (w.key_bf16 != nullptr) {
        bf16_gemv_fp32_mmvf(emb, w.key_bf16, d_key, n_embd, hc_dim, stream);
    } else if (native_key) {
        native_quantize_q8_1(emb, w.key_native_q8_1, n_embd, 1, stream);
        native_mmvq(w.key_native_type, w.key_native_data, w.key_native_q8_1,
                    d_key, n_embd, hc_dim, 1, stream);
    } else {
        quantize_q8_0(emb, d_act, n_embd, st);
        s2_gemv_q8(d_act, w.key_codes, w.key_scales, d_key, n_embd, hc_dim, 8, st);
    }
    if (!native_postops) {
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};
            dpct::has_capability_or_fail(st->get_device(),
                                         {sycl::aspect::fp64});

            st->submit([&](sycl::handler &cgh) {
                auto NG_RMS_EPS_ct4 = NG_RMS_EPS;

                cgh.parallel_for<dpct_kernel_name<class gnorm_kernel_2584bb>>(
                    sycl::nd_range<3>(sycl::range(1, 1, hc) *
                                          sycl::range(1, 1, THREADS),
                                      sycl::range(1, 1, THREADS)),
                    exp_props,
                    [=](sycl::nd_item<3> item_ct1)
                        [[sycl::reqd_sub_group_size(32)]] {
                            gnorm_kernel(d_key, w.norm_key, d_key, n_embd,
                                         NG_RMS_EPS_ct4);
                        });
            });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};
            dpct::has_capability_or_fail(st->get_device(),
                                         {sycl::aspect::fp64});

            st->submit([&](sycl::handler &cgh) {
                auto NG_RMS_EPS_ct4 = NG_RMS_EPS;

                cgh.parallel_for<dpct_kernel_name<class gnorm_kernel_e3be1c>>(
                    sycl::nd_range<3>(sycl::range(1, 1, hc) *
                                          sycl::range(1, 1, THREADS),
                                      sycl::range(1, 1, THREADS)),
                    exp_props,
                    [=](sycl::nd_item<3> item_ct1)
                        [[sycl::reqd_sub_group_size(32)]] {
                            gnorm_kernel(hidden, w.norm_query, d_query, n_embd,
                                         NG_RMS_EPS_ct4);
                        });
            });
        }
    }

    // The value projection's independent option leaves the nonlinear PLE operations unchanged.
    if (native_bf16) {
        bf16_gemv_fp32_mmvf(emb, w.value_bf16, d_value, n_embd, n_embd, stream);
    } else {
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};

            st->parallel_for<dpct_kernel_name<class to_bf16_kernel_ab93ff>>(
                sycl::nd_range<3>(
                    sycl::range(1, 1, (n_embd + THREADS - 1) / THREADS) *
                        sycl::range(1, 1, THREADS),
                    sycl::range(1, 1, THREADS)),
                exp_props, [=](sycl::nd_item<3> item_ct1) {
                    to_bf16_kernel(emb, d_emb16, n_embd);
                });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};
            dpct::has_capability_or_fail(st->get_device(),
                                         {sycl::aspect::fp64});

            st->parallel_for<dpct_kernel_name<class bf16_gemv_kernel_47d04d>>(
                sycl::nd_range<3>(
                    sycl::range(1, 1, (n_embd + THREADS - 1) / THREADS) *
                        sycl::range(1, 1, THREADS),
                    sycl::range(1, 1, THREADS)),
                exp_props, [=](sycl::nd_item<3> item_ct1) {
                    bf16_gemv_kernel(d_emb16, w.value_bf16, d_value, n_embd,
                                     n_embd);
                });
        }
    }

    const float* normalized_key = d_key;
    if (native_postops) {
        // The key norm has a distinct destination; temporary query storage can
        // be reused for normalized gated values after the gate consumes it.
        NativePlePostopsBuffers buffers{d_query,d_norm,d_gate,d_gated,d_norm,d_conv,out.result};
        native_ple_postops(d_key,hidden,d_value,hist_rows,w,buffers,stream);
        normalized_key = d_query;
    } else {
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};
            dpct::has_capability_or_fail(st->get_device(),
                                         {sycl::aspect::fp64});

            st->submit([&](sycl::handler &cgh) {
                auto sqrtf_float_n_embd_ct4 = 1.0f / sqrtf((float)n_embd);

                cgh.parallel_for<dpct_kernel_name<class gate_kernel_ce83eb>>(
                    sycl::nd_range<3>(sycl::range(1, 1, hc) *
                                          sycl::range(1, 1, THREADS),
                                      sycl::range(1, 1, THREADS)),
                    exp_props,
                    [=](sycl::nd_item<3> item_ct1)
                        [[sycl::reqd_sub_group_size(32)]] {
                            gate_kernel(d_key, d_query, d_gate, n_embd,
                                        sqrtf_float_n_embd_ct4);
                        });
            });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};

            st->parallel_for<dpct_kernel_name<class bcast_kernel_79d1c2>>(
                sycl::nd_range<3>(
                    sycl::range(1, 1, (hc_dim + THREADS - 1) / THREADS) *
                        sycl::range(1, 1, THREADS),
                    sycl::range(1, 1, THREADS)),
                exp_props, [=](sycl::nd_item<3> item_ct1) {
                    bcast_kernel(d_value, d_gate, d_gated, n_embd, hc);
                });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};
            dpct::has_capability_or_fail(st->get_device(),
                                         {sycl::aspect::fp64});

            st->submit([&](sycl::handler &cgh) {
                auto NG_RMS_EPS_ct4 = NG_RMS_EPS;

                cgh.parallel_for<dpct_kernel_name<class gnorm_kernel_cb94da>>(
                    sycl::nd_range<3>(sycl::range(1, 1, hc) *
                                          sycl::range(1, 1, THREADS),
                                      sycl::range(1, 1, THREADS)),
                    exp_props,
                    [=](sycl::nd_item<3> item_ct1)
                        [[sycl::reqd_sub_group_size(32)]] {
                            gnorm_kernel(d_gated, w.norm_conv, d_norm, n_embd,
                                         NG_RMS_EPS_ct4);
                        });
            });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};

            st->submit([&](sycl::handler &cgh) {
                auto PLE_CONV_KERNEL_ct5 = PLE_CONV_KERNEL;
                auto NGRAM_SIZE_ct6 = NGRAM_SIZE;
                auto NG_HIST_ct7 = NG_HIST;

                cgh.parallel_for<dpct_kernel_name<class conv_kernel_f83a85>>(
                    sycl::nd_range<3>(
                        sycl::range(1, 1, (hc_dim + THREADS - 1) / THREADS) *
                            sycl::range(1, 1, THREADS),
                        sycl::range(1, 1, THREADS)),
                    exp_props, [=](sycl::nd_item<3> item_ct1) {
                        conv_kernel(hist_rows, d_norm, w.conv1d_f16, d_conv,
                                    hc_dim, PLE_CONV_KERNEL_ct5, NGRAM_SIZE_ct6,
                                    NG_HIST_ct7);
                    });
            });
        }
        {
            auto exp_props = sycl::ext::oneapi::experimental::properties{
                sycl::ext::oneapi::experimental::use_root_sync};

            st->parallel_for<dpct_kernel_name<class add3_kernel_26c4c6>>(
                sycl::nd_range<3>(
                    sycl::range(1, 1, (hc_dim + THREADS - 1) / THREADS) *
                        sycl::range(1, 1, THREADS),
                    sycl::range(1, 1, THREADS)),
                exp_props, [=](sycl::nd_item<3> item_ct1) {
                    add3_kernel(hidden, d_gated, d_conv, out.result, hc_dim);
                });
        }
    }

    // ---- the intermediates the oracle comparison needs.  `key` is the NORMALISED key, because the source's
    //      `cb(key, ...)` capture is after `gnorm`; `value` is the projection before the gate.  Each stage the
    //      oracle records is reproduced here so a mismatch can be attributed instead of guessed at.
    /*
    DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API. While
    the origin API might be synchronous, it depends on the type of operand
    memory, so you may need to call wait() on event return by memcpy API to
    ensure synchronization behavior.
    */
    if (out.key) ck(DPCT_CHECK_ERROR(st->memcpy(out.key, normalized_key,
                                                hc_dim * sizeof(float))),
                    "key");
    if (out.value)
        /*
        DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API.
        While the origin API might be synchronous, it depends on the type of
        operand memory, so you may need to call wait() on event return by memcpy
        API to ensure synchronization behavior.
        */
        ck(DPCT_CHECK_ERROR(
               st->memcpy(out.value, d_value, n_embd * sizeof(float))),
           "value");
    /*
    DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API. While
    the origin API might be synchronous, it depends on the type of operand
    memory, so you may need to call wait() on event return by memcpy API to
    ensure synchronization behavior.
    */
    if (out.gate)
        ck(DPCT_CHECK_ERROR(st->memcpy(out.gate, d_gate, hc * sizeof(float))),
           "gate");
    if (out.gated)
        /*
        DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API.
        While the origin API might be synchronous, it depends on the type of
        operand memory, so you may need to call wait() on event return by memcpy
        API to ensure synchronization behavior.
        */
        ck(DPCT_CHECK_ERROR(
               st->memcpy(out.gated, d_gated, hc_dim * sizeof(float))),
           "gated");
    if (out.normalized)
        /*
        DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API.
        While the origin API might be synchronous, it depends on the type of
        operand memory, so you may need to call wait() on event return by memcpy
        API to ensure synchronization behavior.
        */
        ck(DPCT_CHECK_ERROR(
               st->memcpy(out.normalized, d_norm, hc_dim * sizeof(float))),
           "norm");
    if (out.conv)
        /*
        DPCT1124: cudaMemcpyAsync is migrated to asynchronous memcpy API.
        While the origin API might be synchronous, it depends on the type of
        operand memory, so you may need to call wait() on event return by memcpy
        API to ensure synchronization behavior.
        */
        ck(DPCT_CHECK_ERROR(
               st->memcpy(out.conv, d_conv, hc_dim * sizeof(float))),
           "conv");

    /*
    DPCT1010: SYCL uses exceptions to report errors and does not use the
    error codes. The cudaGetLastError function call was replaced with 0. You
    need to rewrite this code.
    */
    ck(0, "launch");
    // **NO `cudaStreamSynchronize` HERE.**  It was there to make the function self-contained for the parity
    // test, and inside a capture it is an error - a caller that wants the result immediately synchronises
    // itself, and the engine's caller does not want that at all.
}

}  // namespace strata::kernels
