

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling13857925da71462a6e7457567930a073  /home/pars/Documents/sim_7/pr_base
Extracting PTX file and ptxas options    1: pr_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/pr_base
self exe links to: /home/pars/Documents/sim_7/pr_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/pr_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/pr_base "
self exe links to: /home/pars/Documents/sim_7/pr_base
Extracting specific PTX file named pr_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55e4cdc8f2c8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfS3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=44, lmem=0, smem=44, cmem=404
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfS3_' : regs=43, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x55e4cdc8ea62, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x55e4cdc8e858, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfS3_ : hostFun 0x0x55e4cdc8e69a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x55e4cdc8e4df, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc906f5; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90830; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90831; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90832; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90833; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90834; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90835; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90836; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90837; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90838; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e4cdc90839; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/asia_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 11950757 |E| 12711603
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (46683 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe684bf8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf70..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e4cdc8e4df (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_base.1.sm_75.ptx:50) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_base.1.sm_75.ptx:66) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (46683,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 622278
gpu_sim_insn = 262917655
gpu_ipc =     422.5083
gpu_tot_sim_cycle = 622278
gpu_tot_sim_insn = 262917655
gpu_tot_ipc =     422.5083
gpu_tot_issued_cta = 46683
gpu_occupancy = 90.8242% 
gpu_tot_occupancy = 90.8242% 
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2018
partiton_level_parallism_total  =       7.2018
partiton_level_parallism_util =       7.2790
partiton_level_parallism_util_total  =       7.2790
L2_BW  =     314.5756 GB/Sec
L2_BW_total  =     314.5756 GB/Sec
gpu_total_sim_rate=42577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39560
	L1D_cache_core[1]: Access = 149472, Miss = 149472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39462
	L1D_cache_core[2]: Access = 150144, Miss = 150144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40109
	L1D_cache_core[3]: Access = 149856, Miss = 149856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39550
	L1D_cache_core[4]: Access = 149184, Miss = 149184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39011
	L1D_cache_core[5]: Access = 149472, Miss = 149472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40170
	L1D_cache_core[6]: Access = 149088, Miss = 149088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40766
	L1D_cache_core[7]: Access = 149376, Miss = 149376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39032
	L1D_cache_core[8]: Access = 149280, Miss = 149280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40016
	L1D_cache_core[9]: Access = 149472, Miss = 149472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39928
	L1D_cache_core[10]: Access = 149376, Miss = 149376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39603
	L1D_cache_core[11]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38258
	L1D_cache_core[12]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39790
	L1D_cache_core[13]: Access = 149280, Miss = 149280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39420
	L1D_cache_core[14]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39396
	L1D_cache_core[15]: Access = 149280, Miss = 149280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40050
	L1D_cache_core[16]: Access = 149184, Miss = 149184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39135
	L1D_cache_core[17]: Access = 149376, Miss = 149376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39753
	L1D_cache_core[18]: Access = 149184, Miss = 149184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40751
	L1D_cache_core[19]: Access = 149280, Miss = 149280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40228
	L1D_cache_core[20]: Access = 149664, Miss = 149664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39885
	L1D_cache_core[21]: Access = 148704, Miss = 148704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40300
	L1D_cache_core[22]: Access = 148896, Miss = 148896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39531
	L1D_cache_core[23]: Access = 148896, Miss = 148896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39833
	L1D_cache_core[24]: Access = 149376, Miss = 149376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40287
	L1D_cache_core[25]: Access = 149376, Miss = 149376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39320
	L1D_cache_core[26]: Access = 149184, Miss = 149184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38655
	L1D_cache_core[27]: Access = 149151, Miss = 149151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40136
	L1D_cache_core[28]: Access = 149280, Miss = 149280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38974
	L1D_cache_core[29]: Access = 149664, Miss = 149664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38919
	L1D_total_cache_accesses = 4481535
	L1D_total_cache_misses = 4481535
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1189828
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.161
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 746924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1173859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2240766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 373462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1120383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2987690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1493845

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1173859
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15969
ctas_completed 46683, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8947, 8947, 8947, 8947, 8947, 8947, 8947, 8947, 8993, 8993, 8993, 8993, 8993, 8993, 8993, 8993, 8924, 8924, 8924, 8924, 8924, 8924, 8924, 8924, 9016, 9016, 9016, 9016, 9016, 9016, 9016, 9016, 
gpgpu_n_tot_thrd_icount = 274868736
gpgpu_n_tot_w_icount = 8589648
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2987690
gpgpu_n_mem_write_global = 1493845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23901514
gpgpu_n_store_insn = 11950757
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47803392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3650976	W0_Idle:315286	W0_Scoreboard:61457210	W1:0	W2:0	W3:0	W4:0	W5:12	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8589636
single_issue_nums: WS0:2147418	WS1:2147418	WS2:2147406	WS3:2147406	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23901520 {8:2987690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59753800 {40:1493845,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119507600 {40:2987690,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11950760 {8:1493845,}
maxmflatency = 1576 
max_icnt2mem_latency = 404 
maxmrqlatency = 1174 
max_icnt2sh_latency = 125 
averagemflatency = 418 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 3 
mrq_lat_table:343925 	65061 	99769 	179740 	318710 	538837 	870112 	551421 	338744 	46377 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1389235 	1898726 	1182451 	11123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4203199 	274370 	1165 	2801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3515699 	612498 	240948 	87531 	22693 	2166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	593 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6356      6084      6366      6371      6439      6481      5738      5677      5744      5683      5804      5803      5831      5830      7351      7355 
dram[1]:      6114      6146      6336      6337      6373      6376      5812      5616      5768      5622      5799      5813      5807      5820      7308      7299 
dram[2]:      6060      6121      6343      6331      6393      6396      5555      5585      5561      5591      5810      5809      5817      5817      7305      7303 
dram[3]:      6145      6078      6339      6343      6462      6465      5646      5707      5652      5713      5800      5792      5808      5809      7324      7314 
dram[4]:      6356      6083      6373      6376      6456      6484      5737      5676      5744      5682      5802      5802      5829      5829      7319      7320 
dram[5]:      6116      6149      6340      6344      6405      6408      5812      5616      5768      5623      5799      5813      5808      5822      7312      7321 
dram[6]:      6060      6118      6343      6330      6386      6401      5555      5585      5562      5592      5810      5809      5819      5818      7326      7333 
dram[7]:      6143      6071      6347      6343      6479      6483      5646      5707      5653      5714      5800      5792      5810      5810      7324      7334 
dram[8]:      6356      6088      6373      6376      6445      6486      5737      5676      5744      5683      5804      5803      5831      5830      7318      7328 
dram[9]:      6116      6149      6340      6344      6426      6430      5812      5616      5768      5623      5799      5813      5808      5822      7325      7322 
dram[10]:      6060      6118      6343      6330      6386      6402      5555      5585      5562      5592      5810      5809      5819      5818      7326      7343 
dram[11]:      6145      6081      6340      6344      6458      6461      5646      5707      5653      5714      5800      5792      5810      5810      7351      7353 
average row accesses per activate:
dram[0]: 36.561844 37.424892 33.951363 34.762947 35.407707 35.122738 33.745174 34.274509 36.236023 37.401711 32.750469 32.873821 33.186314 32.935848 32.567165 33.249523 
dram[1]: 35.958763 36.182571 33.624279 33.240002 34.634922 35.991753 34.341846 34.007782 35.938396 36.691822 32.812031 33.504799 32.147331 33.186314 31.283154 32.206642 
dram[2]: 38.329670 39.191010 33.178707 35.114689 35.843941 36.827003 33.486591 33.615383 36.846317 36.154957 32.685394 32.206642 33.249523 33.829456 32.506519 31.339317 
dram[3]: 36.949154 37.338329 33.178707 34.152641 34.842316 34.703777 34.140625 34.007782 36.997887 36.608788 32.935848 34.362206 33.961090 33.312977 32.446098 32.088234 
dram[4]: 36.561844 36.485355 33.305344 33.887379 35.770493 36.066116 34.007782 32.734081 36.762604 37.231915 32.935848 33.249523 32.088234 33.829456 31.115864 32.325928 
dram[5]: 37.264957 36.715790 33.115749 33.953308 34.981964 35.991753 35.392712 34.759445 36.530270 37.234043 33.569229 33.186314 33.633911 34.634922 31.395683 31.566004 
dram[6]: 38.841869 38.841869 33.241905 33.432949 36.140785 36.291061 33.883720 35.608963 37.796978 38.293217 33.440613 33.829456 33.123341 33.569229 32.325928 32.506519 
dram[7]: 37.344753 37.027599 33.626205 33.953308 35.551933 36.140785 33.623077 34.015564 37.154991 37.473232 33.698841 34.160469 34.093750 34.093750 32.812031 32.567165 
dram[8]: 37.344753 37.106384 32.258781 33.561539 35.193550 35.917694 32.926552 34.349705 36.378380 37.468952 33.630058 33.307251 33.569229 33.633911 32.567165 32.385899 
dram[9]: 36.561844 36.638657 33.821705 34.152641 34.772907 36.140785 34.349705 35.108433 36.378380 36.993656 33.764023 34.294697 32.689140 33.569229 31.912249 32.446098 
dram[10]: 36.793247 36.715790 33.241905 33.497120 35.917694 35.770493 34.621780 34.828686 36.382538 36.919830 32.998108 33.186314 33.123341 34.227451 31.970695 32.325928 
dram[11]: 37.505375 38.498898 33.953308 34.219608 34.634922 35.052208 34.417324 34.148438 37.393162 36.534447 32.088234 32.446098 32.088234 32.998108 31.283154 31.227192 
average row locality = 3352744/97341 = 34.443287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15552     15552     15552     15552     15552     15552     15576     15576     15600     15600     15552     15552     15552     15552     15552     15552 
dram[1]:     15552     15552     15552     15552     15552     15552     15576     15576     15600     15600     15552     15552     15552     15552     15552     15552 
dram[2]:     15552     15552     15552     15552     15552     15552     15576     15576     15600     15597     15552     15552     15552     15552     15552     15552 
dram[3]:     15552     15549     15552     15552     15552     15552     15576     15576     15596     15596     15552     15552     15552     15552     15552     15552 
dram[4]:     15552     15552     15552     15552     15552     15552     15576     15576     15596     15596     15552     15552     15552     15552     15552     15552 
dram[5]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[6]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[7]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[8]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[9]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[10]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
dram[11]:     15552     15552     15552     15552     15552     15552     15580     15580     15596     15596     15552     15552     15552     15552     15552     15552 
total dram reads = 2987690
bank skew: 15600/15549 = 1.00
chip skew: 248976/248965 = 1.00
number of total write accesses:
dram[0]:      7552      7552      7596      7596      7616      7616      7616      7616      7608      7616      7616      7616      7616      7616      7616      7616 
dram[1]:      7552      7552      7596      7596      7616      7616      7616      7616      7608      7608      7616      7616      7616      7616      7616      7616 
dram[2]:      7552      7552      7600      7600      7616      7616      7616      7616      7608      7608      7608      7616      7616      7616      7616      7616 
dram[3]:      7552      7552      7600      7600      7616      7616      7616      7616      7616      7612      7616      7616      7616      7616      7616      7616 
dram[4]:      7552      7552      7600      7600      7616      7616      7616      7616      7612      7612      7616      7616      7616      7616      7616      7616 
dram[5]:      7552      7552      7600      7600      7616      7616      7616      7616      7608      7616      7616      7616      7616      7616      7616      7616 
dram[6]:      7552      7552      7600      7600      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616 
dram[7]:      7552      7552      7600      7600      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616 
dram[8]:      7552      7552      7600      7600      7616      7616      7616      7616      7608      7608      7608      7604      7616      7616      7616      7616 
dram[9]:      7552      7552      7600      7600      7616      7616      7616      7616      7608      7608      7616      7616      7616      7616      7616      7616 
dram[10]:      7552      7552      7600      7600      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616 
dram[11]:      7552      7552      7600      7600      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616      7616 
total dram writes = 1460216
bank skew: 7616/7552 = 1.01
chip skew: 121696/121660 = 1.00
average mf latency per bank:
dram[0]:        420       423       429       433       413       414       412       415       418       421       432       436       419       420       418       421
dram[1]:        410       416       425       429       417       420       410       413       417       421       436       437       413       417       411       413
dram[2]:        414       418       425       428       410       417       410       414       412       420       435       434       413       419       409       412
dram[3]:        417       421       425       430       415       417       415       413       413       416       435       438       418       420       411       415
dram[4]:        415       417       431       431       418       421       415       418       417       421       438       436       421       425       412       412
dram[5]:        414       413       424       427       417       419       411       409       412       416       432       434       412       412       410       412
dram[6]:        417       422       427       430       417       420       414       421       416       421       434       438       418       422       414       416
dram[7]:        420       426       427       430       420       419       417       419       421       423       438       443       424       426       414       416
dram[8]:        424       430       432       435       421       426       416       420       420       425       436       437       424       426       416       419
dram[9]:        417       418       425       428       420       421       409       411       412       416       437       437       416       418       408       410
dram[10]:        412       414       420       425       412       417       408       414       419       422       433       435       422       426       413       416
dram[11]:        418       422       429       431       419       424       417       419       413       420       436       436       419       422       413       416
maximum mf latency per bank:
dram[0]:       1335      1230      1245      1250      1280      1279      1397      1321      1221      1177      1266      1279      1194      1383      1536      1541
dram[1]:       1443      1200      1316      1288      1221      1233      1307      1087      1260      1289      1261      1292      1292      1170      1112      1345
dram[2]:       1165      1302      1337      1174      1173      1148      1196      1086      1304      1303      1186      1143      1372      1272      1237      1349
dram[3]:       1143      1343      1329      1224      1576      1494      1423      1433      1209      1231      1115      1177      1238      1218      1255      1335
dram[4]:       1121      1221      1250      1555      1359      1359      1181      1327      1387      1120      1505      1502      1288      1261      1452      1467
dram[5]:       1071      1100      1266      1255      1226      1248      1032       967      1068      1140      1238      1296      1279      1274      1161      1270
dram[6]:       1497      1123      1338      1217      1214      1211      1335      1179      1163      1257      1215      1241      1119      1124      1204      1271
dram[7]:       1102      1251      1326      1268      1148      1116      1128      1341      1208      1149      1227      1079      1427      1457      1231      1231
dram[8]:       1413      1166      1232      1127      1186      1186      1270      1309      1174      1186      1225      1181      1235      1226      1185      1514
dram[9]:       1138      1178      1177      1195      1298      1118      1316      1256      1181      1167      1028      1172      1443      1087      1152      1291
dram[10]:       1230      1208      1228      1550      1225      1241      1290      1371      1243      1146      1252      1109      1413      1408      1428      1222
dram[11]:       1370      1171      1258      1155      1265      1264      1251      1359      1097      1104      1233      1205      1245      1264      1340      1407

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210209 n_act=8109 n_pre=8093 n_ref_event=0 n_req=279396 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121680 bw_util=0.9291
n_activity=1569484 dram_eff=0.9447
bk0: 15552a 1027405i bk1: 15552a 1016571i bk2: 15552a 1023538i bk3: 15552a 1015444i bk4: 15552a 1046692i bk5: 15552a 1037110i bk6: 15576a 1017307i bk7: 15576a 1009818i bk8: 15600a 1020221i bk9: 15600a 1015744i bk10: 15552a 993062i bk11: 15552a 983540i bk12: 15552a 1043849i bk13: 15552a 1035152i bk14: 15552a 1016719i bk15: 15552a 998589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970977
Row_Buffer_Locality_read = 0.979858
Row_Buffer_Locality_write = 0.898291
Bank_Level_Parallism = 6.090428
Bank_Level_Parallism_Col = 5.919480
Bank_Level_Parallism_Ready = 2.359111
write_to_read_ratio_blp_rw_average = 0.441983
GrpLevelPara = 3.529957 

BW Util details:
bwutil = 0.929073 
total_CMD = 1595810 
util_bw = 1482624 
Wasted_Col = 77960 
Wasted_Row = 1972 
Idle = 33254 

BW Util Bottlenecks: 
RCDc_limit = 10164 
RCDWRc_limit = 3484 
WTRc_limit = 104214 
RTWc_limit = 163099 
CCDLc_limit = 61726 
rwq = 0 
CCDLc_limit_alone = 38109 
WTRc_limit_alone = 95709 
RTWc_limit_alone = 147987 

Commands details: 
total_CMD = 1595810 
n_nop = 1210209 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121680 
n_act = 8109 
n_pre = 8093 
n_ref = 0 
n_req = 279396 
total_req = 370656 

Dual Bus Interface Util: 
issued_total_row = 16202 
issued_total_col = 370656 
Row_Bus_Util =  0.010153 
CoL_Bus_Util = 0.232268 
Either_Row_CoL_Bus_Util = 0.241633 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.003260 
queue_avg = 47.803844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210009 n_act=8209 n_pre=8193 n_ref_event=0 n_req=279394 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121672 bw_util=0.9291
n_activity=1570418 dram_eff=0.9441
bk0: 15552a 1033693i bk1: 15552a 1021740i bk2: 15552a 1011460i bk3: 15552a 996822i bk4: 15552a 1030047i bk5: 15552a 1025847i bk6: 15576a 1007438i bk7: 15576a 1008342i bk8: 15600a 1013910i bk9: 15600a 992021i bk10: 15552a 1003993i bk11: 15552a 1004366i bk12: 15552a 1032431i bk13: 15552a 1025187i bk14: 15552a 1025398i bk15: 15552a 1014351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970619
Row_Buffer_Locality_read = 0.979669
Row_Buffer_Locality_write = 0.896542
Bank_Level_Parallism = 6.115647
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.350674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.929053 
total_CMD = 1595810 
util_bw = 1482592 
Wasted_Col = 79334 
Wasted_Row = 2255 
Idle = 31629 

BW Util Bottlenecks: 
RCDc_limit = 10394 
RCDWRc_limit = 3585 
WTRc_limit = 108254 
RTWc_limit = 169428 
CCDLc_limit = 67081 
rwq = 0 
CCDLc_limit_alone = 41051 
WTRc_limit_alone = 99430 
RTWc_limit_alone = 152222 

Commands details: 
total_CMD = 1595810 
n_nop = 1210009 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121672 
n_act = 8209 
n_pre = 8193 
n_ref = 0 
n_req = 279394 
total_req = 370648 

Dual Bus Interface Util: 
issued_total_row = 16402 
issued_total_col = 370648 
Row_Bus_Util =  0.010278 
CoL_Bus_Util = 0.232263 
Either_Row_CoL_Bus_Util = 0.241759 
Issued_on_Two_Bus_Simul_Util = 0.000783 
issued_two_Eff = 0.003237 
queue_avg = 48.371780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210223 n_act=8096 n_pre=8080 n_ref_event=0 n_req=279391 n_rd=248973 n_rd_L2_A=0 n_write=0 n_wr_bk=121672 bw_util=0.929
n_activity=1570268 dram_eff=0.9442
bk0: 15552a 1026972i bk1: 15552a 1011161i bk2: 15552a 1012944i bk3: 15552a 1013331i bk4: 15552a 1046058i bk5: 15552a 1034303i bk6: 15576a 1020089i bk7: 15576a 1022687i bk8: 15600a 1024261i bk9: 15597a 1003552i bk10: 15552a 1004297i bk11: 15552a 1000470i bk12: 15552a 1045206i bk13: 15552a 1036563i bk14: 15552a 1030302i bk15: 15552a 1010624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971023
Row_Buffer_Locality_read = 0.979801
Row_Buffer_Locality_write = 0.899172
Bank_Level_Parallism = 6.055426
Bank_Level_Parallism_Col = 5.887678
Bank_Level_Parallism_Ready = 2.342032
write_to_read_ratio_blp_rw_average = 0.447719
GrpLevelPara = 3.536077 

BW Util details:
bwutil = 0.929045 
total_CMD = 1595810 
util_bw = 1482580 
Wasted_Col = 79401 
Wasted_Row = 2104 
Idle = 31725 

BW Util Bottlenecks: 
RCDc_limit = 10436 
RCDWRc_limit = 3479 
WTRc_limit = 102334 
RTWc_limit = 171117 
CCDLc_limit = 64512 
rwq = 0 
CCDLc_limit_alone = 39798 
WTRc_limit_alone = 94504 
RTWc_limit_alone = 154233 

Commands details: 
total_CMD = 1595810 
n_nop = 1210223 
Read = 248973 
Write = 0 
L2_Alloc = 0 
L2_WB = 121672 
n_act = 8096 
n_pre = 8080 
n_ref = 0 
n_req = 279391 
total_req = 370645 

Dual Bus Interface Util: 
issued_total_row = 16176 
issued_total_col = 370645 
Row_Bus_Util =  0.010137 
CoL_Bus_Util = 0.232261 
Either_Row_CoL_Bus_Util = 0.241625 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.003200 
queue_avg = 47.882191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210202 n_act=8115 n_pre=8099 n_ref_event=0 n_req=279388 n_rd=248965 n_rd_L2_A=0 n_write=0 n_wr_bk=121692 bw_util=0.9291
n_activity=1568724 dram_eff=0.9451
bk0: 15552a 1025538i bk1: 15549a 1014920i bk2: 15552a 1012433i bk3: 15552a 994697i bk4: 15552a 1040597i bk5: 15552a 1029385i bk6: 15576a 1015790i bk7: 15576a 1010482i bk8: 15596a 1021750i bk9: 15596a 1008409i bk10: 15552a 1012152i bk11: 15552a 1000365i bk12: 15552a 1044539i bk13: 15552a 1039129i bk14: 15552a 1016401i bk15: 15552a 1008918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970954
Row_Buffer_Locality_read = 0.979796
Row_Buffer_Locality_write = 0.898596
Bank_Level_Parallism = 6.096865
Bank_Level_Parallism_Col = 5.925584
Bank_Level_Parallism_Ready = 2.345306
write_to_read_ratio_blp_rw_average = 0.444586
GrpLevelPara = 3.532585 

BW Util details:
bwutil = 0.929076 
total_CMD = 1595810 
util_bw = 1482628 
Wasted_Col = 77182 
Wasted_Row = 1999 
Idle = 34001 

BW Util Bottlenecks: 
RCDc_limit = 9898 
RCDWRc_limit = 3430 
WTRc_limit = 103592 
RTWc_limit = 164547 
CCDLc_limit = 60872 
rwq = 0 
CCDLc_limit_alone = 37999 
WTRc_limit_alone = 95617 
RTWc_limit_alone = 149649 

Commands details: 
total_CMD = 1595810 
n_nop = 1210202 
Read = 248965 
Write = 0 
L2_Alloc = 0 
L2_WB = 121692 
n_act = 8115 
n_pre = 8099 
n_ref = 0 
n_req = 279388 
total_req = 370657 

Dual Bus Interface Util: 
issued_total_row = 16214 
issued_total_col = 370657 
Row_Bus_Util =  0.010160 
CoL_Bus_Util = 0.232269 
Either_Row_CoL_Bus_Util = 0.241638 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.003275 
queue_avg = 47.788109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210101 n_act=8176 n_pre=8160 n_ref_event=0 n_req=279390 n_rd=248968 n_rd_L2_A=0 n_write=0 n_wr_bk=121688 bw_util=0.9291
n_activity=1568817 dram_eff=0.9451
bk0: 15552a 1024784i bk1: 15552a 1015154i bk2: 15552a 1021768i bk3: 15552a 1018701i bk4: 15552a 1028710i bk5: 15552a 1025530i bk6: 15576a 1028788i bk7: 15576a 1012317i bk8: 15596a 1014589i bk9: 15596a 1008855i bk10: 15552a 1006189i bk11: 15552a 1006213i bk12: 15552a 1041501i bk13: 15552a 1036521i bk14: 15552a 1027042i bk15: 15552a 1019231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970736
Row_Buffer_Locality_read = 0.979704
Row_Buffer_Locality_write = 0.897344
Bank_Level_Parallism = 6.073330
Bank_Level_Parallism_Col = 5.900106
Bank_Level_Parallism_Ready = 2.348242
write_to_read_ratio_blp_rw_average = 0.443640
GrpLevelPara = 3.527328 

BW Util details:
bwutil = 0.929073 
total_CMD = 1595810 
util_bw = 1482624 
Wasted_Col = 76568 
Wasted_Row = 2199 
Idle = 34419 

BW Util Bottlenecks: 
RCDc_limit = 10105 
RCDWRc_limit = 3789 
WTRc_limit = 100896 
RTWc_limit = 161892 
CCDLc_limit = 59668 
rwq = 0 
CCDLc_limit_alone = 37289 
WTRc_limit_alone = 93340 
RTWc_limit_alone = 147069 

Commands details: 
total_CMD = 1595810 
n_nop = 1210101 
Read = 248968 
Write = 0 
L2_Alloc = 0 
L2_WB = 121688 
n_act = 8176 
n_pre = 8160 
n_ref = 0 
n_req = 279390 
total_req = 370656 

Dual Bus Interface Util: 
issued_total_row = 16336 
issued_total_col = 370656 
Row_Bus_Util =  0.010237 
CoL_Bus_Util = 0.232268 
Either_Row_CoL_Bus_Util = 0.241701 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.003326 
queue_avg = 47.968449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.9684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210198 n_act=8092 n_pre=8076 n_ref_event=0 n_req=279398 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121688 bw_util=0.9291
n_activity=1571060 dram_eff=0.9437
bk0: 15552a 1022481i bk1: 15552a 1018890i bk2: 15552a 1017233i bk3: 15552a 1008695i bk4: 15552a 1040862i bk5: 15552a 1029534i bk6: 15580a 1024916i bk7: 15580a 1016553i bk8: 15596a 1018040i bk9: 15596a 1004930i bk10: 15552a 1006873i bk11: 15552a 994259i bk12: 15552a 1046169i bk13: 15552a 1039036i bk14: 15552a 1008659i bk15: 15552a 1004206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971038
Row_Buffer_Locality_read = 0.979821
Row_Buffer_Locality_write = 0.899152
Bank_Level_Parallism = 6.077015
Bank_Level_Parallism_Col = 5.911062
Bank_Level_Parallism_Ready = 2.334491
write_to_read_ratio_blp_rw_average = 0.445449
GrpLevelPara = 3.536635 

BW Util details:
bwutil = 0.929093 
total_CMD = 1595810 
util_bw = 1482656 
Wasted_Col = 80063 
Wasted_Row = 2461 
Idle = 30630 

BW Util Bottlenecks: 
RCDc_limit = 10490 
RCDWRc_limit = 3324 
WTRc_limit = 107906 
RTWc_limit = 169274 
CCDLc_limit = 65193 
rwq = 0 
CCDLc_limit_alone = 40426 
WTRc_limit_alone = 99391 
RTWc_limit_alone = 153022 

Commands details: 
total_CMD = 1595810 
n_nop = 1210198 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121688 
n_act = 8092 
n_pre = 8076 
n_ref = 0 
n_req = 279398 
total_req = 370664 

Dual Bus Interface Util: 
issued_total_row = 16168 
issued_total_col = 370664 
Row_Bus_Util =  0.010132 
CoL_Bus_Util = 0.232273 
Either_Row_CoL_Bus_Util = 0.241640 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.003164 
queue_avg = 47.755726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210425 n_act=7998 n_pre=7982 n_ref_event=0 n_req=279400 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121696 bw_util=0.9291
n_activity=1569604 dram_eff=0.9446
bk0: 15552a 1035893i bk1: 15552a 1022543i bk2: 15552a 1012638i bk3: 15552a 1011251i bk4: 15552a 1037350i bk5: 15552a 1026010i bk6: 15580a 1015757i bk7: 15580a 1016049i bk8: 15596a 1021084i bk9: 15596a 1008632i bk10: 15552a 1008371i bk11: 15552a 1002386i bk12: 15552a 1034467i bk13: 15552a 1023397i bk14: 15552a 1003021i bk15: 15552a 992435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971374
Row_Buffer_Locality_read = 0.980026
Row_Buffer_Locality_write = 0.900572
Bank_Level_Parallism = 6.107182
Bank_Level_Parallism_Col = 5.943773
Bank_Level_Parallism_Ready = 2.358020
write_to_read_ratio_blp_rw_average = 0.444050
GrpLevelPara = 3.541180 

BW Util details:
bwutil = 0.929113 
total_CMD = 1595810 
util_bw = 1482688 
Wasted_Col = 77858 
Wasted_Row = 2172 
Idle = 33092 

BW Util Bottlenecks: 
RCDc_limit = 9930 
RCDWRc_limit = 3138 
WTRc_limit = 104278 
RTWc_limit = 161685 
CCDLc_limit = 63677 
rwq = 0 
CCDLc_limit_alone = 38920 
WTRc_limit_alone = 95769 
RTWc_limit_alone = 145437 

Commands details: 
total_CMD = 1595810 
n_nop = 1210425 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121696 
n_act = 7998 
n_pre = 7982 
n_ref = 0 
n_req = 279400 
total_req = 370672 

Dual Bus Interface Util: 
issued_total_row = 15980 
issued_total_col = 370672 
Row_Bus_Util =  0.010014 
CoL_Bus_Util = 0.232278 
Either_Row_CoL_Bus_Util = 0.241498 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.003288 
queue_avg = 48.607040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.607
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210335 n_act=8038 n_pre=8022 n_ref_event=0 n_req=279400 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121696 bw_util=0.9291
n_activity=1568752 dram_eff=0.9451
bk0: 15552a 1024286i bk1: 15552a 1011343i bk2: 15552a 1019829i bk3: 15552a 1009665i bk4: 15552a 1035920i bk5: 15552a 1032566i bk6: 15580a 1022536i bk7: 15580a 1011392i bk8: 15596a 1025154i bk9: 15596a 1001654i bk10: 15552a 1013916i bk11: 15552a 1001590i bk12: 15552a 1051126i bk13: 15552a 1044302i bk14: 15552a 1022911i bk15: 15552a 1009817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971231
Row_Buffer_Locality_read = 0.980018
Row_Buffer_Locality_write = 0.899323
Bank_Level_Parallism = 6.069508
Bank_Level_Parallism_Col = 5.903312
Bank_Level_Parallism_Ready = 2.339577
write_to_read_ratio_blp_rw_average = 0.442286
GrpLevelPara = 3.534030 

BW Util details:
bwutil = 0.929113 
total_CMD = 1595810 
util_bw = 1482688 
Wasted_Col = 76583 
Wasted_Row = 2493 
Idle = 34046 

BW Util Bottlenecks: 
RCDc_limit = 9840 
RCDWRc_limit = 3468 
WTRc_limit = 102600 
RTWc_limit = 159515 
CCDLc_limit = 61938 
rwq = 0 
CCDLc_limit_alone = 37530 
WTRc_limit_alone = 94116 
RTWc_limit_alone = 143591 

Commands details: 
total_CMD = 1595810 
n_nop = 1210335 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121696 
n_act = 8038 
n_pre = 8022 
n_ref = 0 
n_req = 279400 
total_req = 370672 

Dual Bus Interface Util: 
issued_total_row = 16060 
issued_total_col = 370672 
Row_Bus_Util =  0.010064 
CoL_Bus_Util = 0.232278 
Either_Row_CoL_Bus_Util = 0.241554 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.003261 
queue_avg = 48.333691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210203 n_act=8125 n_pre=8109 n_ref_event=0 n_req=279391 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121660 bw_util=0.929
n_activity=1569991 dram_eff=0.9443
bk0: 15552a 1019952i bk1: 15552a 1010461i bk2: 15552a 1006636i bk3: 15552a 999593i bk4: 15552a 1035994i bk5: 15552a 1020264i bk6: 15580a 1023361i bk7: 15580a 1020638i bk8: 15596a 1020788i bk9: 15596a 1009693i bk10: 15552a 1009058i bk11: 15552a 997607i bk12: 15552a 1027786i bk13: 15552a 1022132i bk14: 15552a 1007781i bk15: 15552a 1002547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970919
Row_Buffer_Locality_read = 0.979849
Row_Buffer_Locality_write = 0.897814
Bank_Level_Parallism = 6.131507
Bank_Level_Parallism_Col = 5.960897
Bank_Level_Parallism_Ready = 2.351596
write_to_read_ratio_blp_rw_average = 0.450559
GrpLevelPara = 3.537801 

BW Util details:
bwutil = 0.929023 
total_CMD = 1595810 
util_bw = 1482544 
Wasted_Col = 78214 
Wasted_Row = 2329 
Idle = 32723 

BW Util Bottlenecks: 
RCDc_limit = 10333 
RCDWRc_limit = 3404 
WTRc_limit = 103861 
RTWc_limit = 166620 
CCDLc_limit = 62934 
rwq = 0 
CCDLc_limit_alone = 39304 
WTRc_limit_alone = 95759 
RTWc_limit_alone = 151092 

Commands details: 
total_CMD = 1595810 
n_nop = 1210203 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121660 
n_act = 8125 
n_pre = 8109 
n_ref = 0 
n_req = 279391 
total_req = 370636 

Dual Bus Interface Util: 
issued_total_row = 16234 
issued_total_col = 370636 
Row_Bus_Util =  0.010173 
CoL_Bus_Util = 0.232256 
Either_Row_CoL_Bus_Util = 0.241637 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.003275 
queue_avg = 48.855652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210243 n_act=8091 n_pre=8075 n_ref_event=0 n_req=279396 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121680 bw_util=0.9291
n_activity=1570620 dram_eff=0.944
bk0: 15552a 1023273i bk1: 15552a 1014178i bk2: 15552a 1019487i bk3: 15552a 1010997i bk4: 15552a 1027772i bk5: 15552a 1018795i bk6: 15580a 1034308i bk7: 15580a 1027243i bk8: 15596a 1022059i bk9: 15596a 1008926i bk10: 15552a 1004950i bk11: 15552a 997353i bk12: 15552a 1036728i bk13: 15552a 1039950i bk14: 15552a 1024418i bk15: 15552a 1011077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971041
Row_Buffer_Locality_read = 0.979874
Row_Buffer_Locality_write = 0.898751
Bank_Level_Parallism = 6.068893
Bank_Level_Parallism_Col = 5.902173
Bank_Level_Parallism_Ready = 2.322629
write_to_read_ratio_blp_rw_average = 0.445420
GrpLevelPara = 3.533591 

BW Util details:
bwutil = 0.929073 
total_CMD = 1595810 
util_bw = 1482624 
Wasted_Col = 79247 
Wasted_Row = 2241 
Idle = 31698 

BW Util Bottlenecks: 
RCDc_limit = 10592 
RCDWRc_limit = 3596 
WTRc_limit = 106548 
RTWc_limit = 165155 
CCDLc_limit = 65660 
rwq = 0 
CCDLc_limit_alone = 39922 
WTRc_limit_alone = 97454 
RTWc_limit_alone = 148511 

Commands details: 
total_CMD = 1595810 
n_nop = 1210243 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121680 
n_act = 8091 
n_pre = 8075 
n_ref = 0 
n_req = 279396 
total_req = 370656 

Dual Bus Interface Util: 
issued_total_row = 16166 
issued_total_col = 370656 
Row_Bus_Util =  0.010130 
CoL_Bus_Util = 0.232268 
Either_Row_CoL_Bus_Util = 0.241612 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.003255 
queue_avg = 48.235802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210179 n_act=8109 n_pre=8093 n_ref_event=0 n_req=279400 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121696 bw_util=0.9291
n_activity=1570928 dram_eff=0.9438
bk0: 15552a 1038198i bk1: 15552a 1030740i bk2: 15552a 1017542i bk3: 15552a 1015294i bk4: 15552a 1055049i bk5: 15552a 1040113i bk6: 15580a 1032068i bk7: 15580a 1025358i bk8: 15596a 1013937i bk9: 15596a 1006775i bk10: 15552a 1003794i bk11: 15552a 992630i bk12: 15552a 1032681i bk13: 15552a 1025164i bk14: 15552a 1011920i bk15: 15552a 1008964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970977
Row_Buffer_Locality_read = 0.979817
Row_Buffer_Locality_write = 0.898633
Bank_Level_Parallism = 6.047133
Bank_Level_Parallism_Col = 5.879141
Bank_Level_Parallism_Ready = 2.343513
write_to_read_ratio_blp_rw_average = 0.438923
GrpLevelPara = 3.522434 

BW Util details:
bwutil = 0.929113 
total_CMD = 1595810 
util_bw = 1482688 
Wasted_Col = 80189 
Wasted_Row = 1930 
Idle = 31003 

BW Util Bottlenecks: 
RCDc_limit = 10139 
RCDWRc_limit = 3570 
WTRc_limit = 107767 
RTWc_limit = 165147 
CCDLc_limit = 65354 
rwq = 0 
CCDLc_limit_alone = 41063 
WTRc_limit_alone = 99287 
RTWc_limit_alone = 149336 

Commands details: 
total_CMD = 1595810 
n_nop = 1210179 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121696 
n_act = 8109 
n_pre = 8093 
n_ref = 0 
n_req = 279400 
total_req = 370672 

Dual Bus Interface Util: 
issued_total_row = 16202 
issued_total_col = 370672 
Row_Bus_Util =  0.010153 
CoL_Bus_Util = 0.232278 
Either_Row_CoL_Bus_Util = 0.241652 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.003223 
queue_avg = 48.059525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.0595
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1595810 n_nop=1210069 n_act=8183 n_pre=8167 n_ref_event=0 n_req=279400 n_rd=248976 n_rd_L2_A=0 n_write=0 n_wr_bk=121696 bw_util=0.9291
n_activity=1567947 dram_eff=0.9456
bk0: 15552a 1034188i bk1: 15552a 1019407i bk2: 15552a 1023291i bk3: 15552a 1018422i bk4: 15552a 1032168i bk5: 15552a 1018782i bk6: 15580a 1019404i bk7: 15580a 1006251i bk8: 15596a 1021545i bk9: 15596a 1006239i bk10: 15552a 999438i bk11: 15552a 986218i bk12: 15552a 1035472i bk13: 15552a 1030399i bk14: 15552a 997103i bk15: 15552a 992737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970712
Row_Buffer_Locality_read = 0.979669
Row_Buffer_Locality_write = 0.897417
Bank_Level_Parallism = 6.134850
Bank_Level_Parallism_Col = 5.961740
Bank_Level_Parallism_Ready = 2.357443
write_to_read_ratio_blp_rw_average = 0.448276
GrpLevelPara = 3.543478 

BW Util details:
bwutil = 0.929113 
total_CMD = 1595810 
util_bw = 1482688 
Wasted_Col = 76253 
Wasted_Row = 2056 
Idle = 34813 

BW Util Bottlenecks: 
RCDc_limit = 9809 
RCDWRc_limit = 3515 
WTRc_limit = 104751 
RTWc_limit = 164868 
CCDLc_limit = 62690 
rwq = 0 
CCDLc_limit_alone = 37843 
WTRc_limit_alone = 95883 
RTWc_limit_alone = 148889 

Commands details: 
total_CMD = 1595810 
n_nop = 1210069 
Read = 248976 
Write = 0 
L2_Alloc = 0 
L2_WB = 121696 
n_act = 8183 
n_pre = 8167 
n_ref = 0 
n_req = 279400 
total_req = 370672 

Dual Bus Interface Util: 
issued_total_row = 16350 
issued_total_col = 370672 
Row_Bus_Util =  0.010246 
CoL_Bus_Util = 0.232278 
Either_Row_CoL_Bus_Util = 0.241721 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.003321 
queue_avg = 48.222633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2226

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 186729, Miss = 186729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 186728, Miss = 186728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 186728, Miss = 186728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 186729, Miss = 186729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 186728, Miss = 186728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 186725, Miss = 186725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 186728, Miss = 186728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 186728, Miss = 186728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 186732, Miss = 186732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4481535
L2_total_cache_misses = 4481535
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 746924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2240766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 373462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1120383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2987690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1493845
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.200

icnt_total_pkts_mem_to_simt=4481535
icnt_total_pkts_simt_to_mem=4481535
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4481535
Req_Network_cycles = 622278
Req_Network_injected_packets_per_cycle =       7.2018 
Req_Network_conflicts_per_cycle =       2.0247
Req_Network_conflicts_per_cycle_util =       2.0464
Req_Bank_Level_Parallism =       7.2790
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6497
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3001

Reply_Network_injected_packets_num = 4481535
Reply_Network_cycles = 622278
Reply_Network_injected_packets_per_cycle =        7.2018
Reply_Network_conflicts_per_cycle =        2.8006
Reply_Network_conflicts_per_cycle_util =       2.8287
Reply_Bank_Level_Parallism =       7.2740
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4822
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2401
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 55 sec (6175 sec)
gpgpu_simulation_rate = 42577 (inst/sec)
gpgpu_simulation_rate = 100 (cycle/sec)
gpgpu_silicon_slowdown = 13650000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe684bf7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf58..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e4cdc8e69a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (pr_base.1.sm_75.ptx:94) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (pr_base.1.sm_75.ptx:194) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (pr_base.1.sm_75.ptx:103) @%p2 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (pr_base.1.sm_75.ptx:110) @%p3 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (pr_base.1.sm_75.ptx:131) @%p4 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (pr_base.1.sm_75.ptx:137) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (pr_base.1.sm_75.ptx:185) @%p6 bra $L__BB1_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfS3_' to stream 0, gridDim= (46683,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pull_stepiPKmPKiPfS3_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1239263
gpu_sim_insn = 512183057
gpu_ipc =     413.2965
gpu_tot_sim_cycle = 1861541
gpu_tot_sim_insn = 775100712
gpu_tot_ipc =     416.3759
gpu_tot_issued_cta = 93366
gpu_occupancy = 80.2234% 
gpu_tot_occupancy = 83.7568% 
max_total_param_size = 0
gpu_stall_dramfull = 2218
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9621
partiton_level_parallism_total  =       7.0422
partiton_level_parallism_util =       7.0033
partiton_level_parallism_util_total  =       7.0951
L2_BW  =     304.1029 GB/Sec
L2_BW_total  =     307.6037 GB/Sec
gpu_total_sim_rate=41560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 625337, Miss = 437576, Miss_rate = 0.700, Pending_hits = 132824, Reservation_fails = 135190
	L1D_cache_core[1]: Access = 625209, Miss = 435939, Miss_rate = 0.697, Pending_hits = 132480, Reservation_fails = 136064
	L1D_cache_core[2]: Access = 626519, Miss = 436751, Miss_rate = 0.697, Pending_hits = 132680, Reservation_fails = 134138
	L1D_cache_core[3]: Access = 624744, Miss = 436722, Miss_rate = 0.699, Pending_hits = 132188, Reservation_fails = 135407
	L1D_cache_core[4]: Access = 624743, Miss = 436815, Miss_rate = 0.699, Pending_hits = 133832, Reservation_fails = 135746
	L1D_cache_core[5]: Access = 623494, Miss = 435986, Miss_rate = 0.699, Pending_hits = 132393, Reservation_fails = 135195
	L1D_cache_core[6]: Access = 622731, Miss = 435250, Miss_rate = 0.699, Pending_hits = 131861, Reservation_fails = 135537
	L1D_cache_core[7]: Access = 621919, Miss = 434501, Miss_rate = 0.699, Pending_hits = 131682, Reservation_fails = 132680
	L1D_cache_core[8]: Access = 621187, Miss = 434525, Miss_rate = 0.700, Pending_hits = 131940, Reservation_fails = 134578
	L1D_cache_core[9]: Access = 626508, Miss = 437587, Miss_rate = 0.698, Pending_hits = 132960, Reservation_fails = 136584
	L1D_cache_core[10]: Access = 626530, Miss = 437098, Miss_rate = 0.698, Pending_hits = 133437, Reservation_fails = 135525
	L1D_cache_core[11]: Access = 628721, Miss = 439117, Miss_rate = 0.698, Pending_hits = 133892, Reservation_fails = 135388
	L1D_cache_core[12]: Access = 630301, Miss = 439236, Miss_rate = 0.697, Pending_hits = 133662, Reservation_fails = 135376
	L1D_cache_core[13]: Access = 627234, Miss = 437617, Miss_rate = 0.698, Pending_hits = 132733, Reservation_fails = 134096
	L1D_cache_core[14]: Access = 626171, Miss = 437899, Miss_rate = 0.699, Pending_hits = 132839, Reservation_fails = 134997
	L1D_cache_core[15]: Access = 625920, Miss = 436468, Miss_rate = 0.697, Pending_hits = 133227, Reservation_fails = 135410
	L1D_cache_core[16]: Access = 624507, Miss = 435815, Miss_rate = 0.698, Pending_hits = 131609, Reservation_fails = 135267
	L1D_cache_core[17]: Access = 626491, Miss = 437656, Miss_rate = 0.699, Pending_hits = 132884, Reservation_fails = 135955
	L1D_cache_core[18]: Access = 627293, Miss = 437445, Miss_rate = 0.697, Pending_hits = 133087, Reservation_fails = 136369
	L1D_cache_core[19]: Access = 625235, Miss = 436134, Miss_rate = 0.698, Pending_hits = 132436, Reservation_fails = 134918
	L1D_cache_core[20]: Access = 625222, Miss = 436917, Miss_rate = 0.699, Pending_hits = 133422, Reservation_fails = 137040
	L1D_cache_core[21]: Access = 626380, Miss = 436844, Miss_rate = 0.697, Pending_hits = 133394, Reservation_fails = 136590
	L1D_cache_core[22]: Access = 627182, Miss = 437355, Miss_rate = 0.697, Pending_hits = 133254, Reservation_fails = 135160
	L1D_cache_core[23]: Access = 626570, Miss = 437851, Miss_rate = 0.699, Pending_hits = 133727, Reservation_fails = 136206
	L1D_cache_core[24]: Access = 625076, Miss = 436708, Miss_rate = 0.699, Pending_hits = 133049, Reservation_fails = 136294
	L1D_cache_core[25]: Access = 626007, Miss = 436312, Miss_rate = 0.697, Pending_hits = 132216, Reservation_fails = 134220
	L1D_cache_core[26]: Access = 628748, Miss = 439064, Miss_rate = 0.698, Pending_hits = 133994, Reservation_fails = 135312
	L1D_cache_core[27]: Access = 626593, Miss = 437250, Miss_rate = 0.698, Pending_hits = 132491, Reservation_fails = 135563
	L1D_cache_core[28]: Access = 627130, Miss = 436970, Miss_rate = 0.697, Pending_hits = 132784, Reservation_fails = 134224
	L1D_cache_core[29]: Access = 627855, Miss = 437953, Miss_rate = 0.698, Pending_hits = 133615, Reservation_fails = 134470
	L1D_total_cache_accesses = 18777557
	L1D_total_cache_misses = 13109361
	L1D_total_cache_miss_rate = 0.6981
	L1D_total_cache_pending_hits = 3986592
	L1D_total_cache_reservation_fails = 4059499
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.182
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3986592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3137055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4041219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6984616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3986592
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 746924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2240766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15789867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2987690

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4030727
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10492
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18280
ctas_completed 93366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31273, 31226, 31215, 31759, 31364, 31231, 31541, 31065, 32002, 32088, 31636, 31754, 31932, 31704, 31924, 31750, 31457, 31231, 31871, 31538, 31468, 31479, 31362, 31616, 31512, 31595, 31330, 31488, 31230, 31215, 31152, 31241, 
gpgpu_n_tot_thrd_icount = 968423200
gpgpu_n_tot_w_icount = 30263225
gpgpu_n_stall_shd_mem = 2471320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10121671
gpgpu_n_mem_write_global = 2987690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 73226234
gpgpu_n_store_insn = 23901514
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 107557632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 666254
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1805066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10178548	W0_Idle:887022	W0_Scoreboard:180724605	W1:1473543	W2:694755	W3:434510	W4:305844	W5:233230	W6:178595	W7:141782	W8:118146	W9:96403	W10:81274	W11:67321	W12:57559	W13:49048	W14:43263	W15:40267	W16:38155	W17:40482	W18:45884	W19:55967	W20:71391	W21:93358	W22:120103	W23:157638	W24:206014	W25:261602	W26:331241	W27:426450	W28:554468	W29:720825	W30:945768	W31:1372469	W32:20805870
single_issue_nums: WS0:7566550	WS1:7564208	WS2:7567405	WS3:7565062	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80973368 {8:10121671,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 119507600 {40:2987690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 404866840 {40:10121671,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23901520 {8:2987690,}
maxmflatency = 1972 
max_icnt2mem_latency = 404 
maxmrqlatency = 1584 
max_icnt2sh_latency = 143 
averagemflatency = 419 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 3 
mrq_lat_table:1664100 	229915 	354322 	616618 	1150182 	1715855 	2235856 	1563383 	783056 	87425 	542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3049846 	7111905 	2916215 	31395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11794861 	1301419 	9320 	3761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10105076 	1730860 	783426 	373792 	107357 	8835 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1750 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6356      6084      6366      6371      6439      6481      5738      5677      5744      5683      5804      5803      5831      5830      7351      7355 
dram[1]:      6114      6146      6336      6337      6373      6376      5812      5616      5768      5622      5799      5813      5807      5820      7308      7299 
dram[2]:      6060      6121      6343      6331      6393      6396      5555      5585      5561      5591      5810      5809      5817      5817      7305      7303 
dram[3]:      6145      6078      6339      6343      6462      6465      5646      5707      5652      5713      5800      5792      5808      5809      7324      7314 
dram[4]:      6356      6083      6373      6376      6456      6484      5737      5676      5744      5682      5802      5802      5829      5829      7319      7320 
dram[5]:      6116      6149      6340      6344      6405      6408      5812      5616      5768      5623      5799      5813      5808      5822      7312      7321 
dram[6]:      6060      6118      6343      6330      6386      6401      5555      5585      5562      5592      5810      5809      5819      5818      7326      7333 
dram[7]:      6143      6071      6347      6343      6479      6483      5646      5707      5653      5714      5800      5792      5810      5810      7324      7334 
dram[8]:      6356      6088      6373      6376      6445      6486      5737      5676      5744      5683      5804      5803      5831      5830      7318      7328 
dram[9]:      6116      6149      6340      6344      6426      6430      5812      5616      5768      5623      5799      5813      5808      5822      7325      7322 
dram[10]:      6060      6118      6343      6330      6386      6402      5555      5585      5562      5592      5810      5809      5819      5818      7326      7343 
dram[11]:      6145      6081      6340      6344      6458      6461      5646      5707      5653      5714      5800      5792      5810      5810      7351      7353 
average row accesses per activate:
dram[0]:  9.105387  9.442351  9.544299  9.519579  9.314001  9.457123  9.473518  9.839789  9.494744  9.618262  9.912396  9.619801  9.242063  9.456863  9.233527  9.512929 
dram[1]:  9.249743  9.288507  9.279726  9.201863  9.389581  9.616705  9.433588  9.621228  9.729088  9.671839  9.428945  9.758260  9.078454  9.368049  9.216681  9.331436 
dram[2]:  9.211837  9.681004  9.110439  9.484520  9.302585  9.512058  9.377632  9.604248  9.582245  9.774351  9.572870  9.859672  9.283536  9.442566  9.272260  9.588810 
dram[3]:  9.531096  9.562301  9.244672  9.388812  9.299607  9.507348  9.419865  9.717204  9.648149  9.621277  9.694295  9.660168  9.400105  9.460814  9.178517  9.565225 
dram[4]:  9.217717  9.416348  9.255344  9.678705  9.181695  9.607257  9.691082  9.864648  9.401004  9.880197  9.513286  9.641748  9.159520  9.347511  9.108326  9.311467 
dram[5]:  9.352208  9.356772  9.401769  9.613390  9.607206  9.813890  9.816994  9.791433  9.469071  9.721456  9.453483  9.630473  9.151730  9.308655  9.310981  9.437554 
dram[6]:  9.301413  9.536482  9.292068  9.470865  9.667500  9.753109  9.592147  9.563326  9.453185  9.630654  9.619548  9.621199  9.102349  9.509818  9.420209  9.501055 
dram[7]:  9.567980  9.268764  9.270159  9.542847  9.613992  9.651564  9.455114  9.689187  9.564573  9.695179  9.502721  9.790256  9.422574  9.488605  9.177868  9.594244 
dram[8]:  8.944417  9.322664  9.093055  9.395365  9.267098  9.685112  9.568627  9.642247  9.345592  9.661613  9.440648  9.743964  9.440755  9.665712  9.142254  9.368768 
dram[9]:  9.430068  9.426184  9.188156  9.483645  9.140769  9.558611  9.390341  9.811537  9.620365  9.516988  9.484843  9.496054  9.290844  9.638741  9.217726  9.681990 
dram[10]:  9.082677  9.365740  9.091305  9.612955  9.307837  9.479567  9.639374  9.435688  9.633517  9.793714  9.613770  9.499561  9.388368  9.489328  9.274846  9.386643 
dram[11]:  9.208192  9.504828  9.092934  9.307007  9.121988  9.593607  9.454150  9.780044  9.458602  9.576340  9.541725 10.024009  9.519549  9.502985  9.366412  9.723877 
average row locality = 10401254/1098487 = 9.468709
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50230     50277     50211     50347     50415     50502     50334     50243     50336     50387     50103     50251     50284     50294     50234     50225 
dram[1]:     50255     50296     50373     50470     50385     50476     50398     50341     50224     50370     50272     50182     50415     50385     50292     50257 
dram[2]:     50153     50164     50412     50355     50486     50561     50468     50399     50433     50329     50189     50162     50332     50316     50192     50129 
dram[3]:     50090     50171     50352     50343     50544     50477     50383     50358     50323     50403     50167     50141     50345     50345     50233     50111 
dram[4]:     50252     50288     50248     50265     50507     50413     50248     50212     50458     50322     50195     50173     50405     50425     50293     50225 
dram[5]:     50153     50301     50352     50265     50260     50393     50207     50312     50482     50375     50290     50235     50368     50460     50157     50174 
dram[6]:     50148     50254     50249     50419     50329     50253     50366     50424     50457     50427     50164     50231     50394     50388     50216     50186 
dram[7]:     50050     50357     50279     50364     50278     50453     50482     50345     50351     50432     50268     50183     50239     50267     50220     50150 
dram[8]:     50374     50318     50464     50456     50465     50391     50302     50362     50521     50302     50292     50210     50164     50156     50257     50258 
dram[9]:     50150     50288     50434     50350     50549     50360     50384     50224     50369     50481     50261     50268     50226     50333     50123     50063 
dram[10]:     50304     50381     50498     50301     50407     50413     50288     50495     50289     50357     50170     50269     50221     50385     50272     50258 
dram[11]:     50325     50274     50435     50457     50647     50452     50469     50334     50403     50456     50099     49990     50196     50273     50132     50024 
total dram reads = 9659695
bank skew: 50647/49990 = 1.01
chip skew: 805391/804673 = 1.00
number of total write accesses:
dram[0]:     15424     15424     15468     15468     15468     15468     15456     15464     15440     15440     15480     15477     15424     15424     15424     15424 
dram[1]:     15424     15424     15468     15468     15472     15472     15456     15460     15440     15440     15476     15476     15424     15424     15424     15424 
dram[2]:     15424     15424     15472     15472     15476     15468     15464     15460     15440     15440     15476     15476     15424     15424     15424     15424 
dram[3]:     15424     15424     15472     15472     15472     15468     15464     15456     15444     15444     15476     15476     15424     15424     15424     15424 
dram[4]:     15424     15424     15472     15472     15468     15472     15468     15464     15444     15444     15476     15476     15424     15424     15424     15424 
dram[5]:     15424     15424     15472     15472     15468     15472     15460     15456     15444     15444     15476     15476     15424     15424     15424     15424 
dram[6]:     15424     15424     15472     15472     15468     15468     15472     15468     15444     15444     15476     15476     15424     15424     15424     15424 
dram[7]:     15424     15424     15472     15472     15472     15464     15464     15464     15444     15444     15476     15476     15424     15424     15424     15424 
dram[8]:     15424     15424     15468     15472     15472     15460     15464     15464     15444     15444     15476     15476     15424     15424     15424     15424 
dram[9]:     15424     15424     15472     15472     15464     15464     15456     15468     15444     15444     15476     15476     15424     15424     15424     15424 
dram[10]:     15424     15424     15472     15472     15468     15468     15464     15456     15444     15444     15476     15476     15424     15424     15424     15424 
dram[11]:     15424     15424     15472     15472     15464     15468     15456     15468     15444     15444     15476     15476     15424     15424     15424     15424 
total dram writes = 2966233
bank skew: 15480/15424 = 1.00
chip skew: 247204/247172 = 1.00
average mf latency per bank:
dram[0]:        445       438       445       438       436       429       435       428       437       431       443       439       440       433       445       437
dram[1]:        428       436       432       440       426       432       424       428       424       429       434       439       428       434       428       434
dram[2]:        446       440       447       440       438       436       439       431       439       434       447       441       440       437       441       437
dram[3]:        434       439       435       438       426       434       427       430       427       430       434       439       432       437       432       438
dram[4]:        442       436       444       438       437       431       435       429       438       431       446       438       440       435       442       436
dram[5]:        429       436       431       438       427       432       422       425       425       428       433       438       427       430       428       433
dram[6]:        445       439       444       439       436       433       438       433       441       434       449       444       443       439       442       438
dram[7]:        436       441       433       441       427       433       426       431       429       433       438       445       433       435       430       436
dram[8]:        446       440       446       438       439       436       437       431       439       433       445       439       443       435       443       436
dram[9]:        432       438       429       436       427       430       421       426       425       428       435       438       428       435       428       432
dram[10]:        442       437       446       437       438       434       435       430       439       435       447       443       444       439       445       439
dram[11]:        434       441       435       440       429       432       427       432       427       433       435       439       429       435       433       437
maximum mf latency per bank:
dram[0]:       1607      1639      1972      1648      1472      1471      1397      1442      1538      1577      1374      1459      1494      1383      1536      1541
dram[1]:       1604      1616      1630      1684      1477      1342      1333      1476      1329      1492      1261      1292      1292      1337      1295      1514
dram[2]:       1395      1670      1653      1644      1865      1348      1497      1448      1632      1503      1345      1320      1372      1484      1632      1580
dram[3]:       1442      1343      1596      1608      1576      1494      1591      1433      1528      1509      1489      1485      1394      1411      1463      1335
dram[4]:       1372      1298      1611      1633      1359      1359      1364      1397      1450      1474      1707      1548      1508      1364      1800      1680
dram[5]:       1340      1213      1649      1655      1484      1355      1386      1384      1422      1449      1780      1431      1279      1815      1701      1585
dram[6]:       1497      1459      1783      1609      1431      1231      1411      1359      1442      1409      1299      1593      1492      1572      1895      1271
dram[7]:       1493      1491      1596      1593      1417      1455      1551      1502      1358      1388      1429      1590      1599      1626      1654      1713
dram[8]:       1550      1553      1578      1805      1771      1799      1475      1553      1570      1522      1542      1430      1729      1319      1382      1514
dram[9]:       1514      1522      1588      1608      1622      1616      1486      1492      1735      1667      1674      1772      1443      1649      1465      1538
dram[10]:       1377      1517      1593      1664      1467      1314      1323      1371      1744      1347      1764      1785      1413      1408      1558      1493
dram[11]:       1409      1329      1580      1797      1388      1349      1337      1432      1450      1565      1668      1438      1608      1366      1382      1407

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554772 n_act=91377 n_pre=91361 n_ref_event=0 n_req=866467 n_rd=804673 n_rd_L2_A=0 n_write=0 n_wr_bk=247173 bw_util=0.8813
n_activity=4724518 dram_eff=0.8905
bk0: 50230a 2846298i bk1: 50277a 2837190i bk2: 50211a 2897276i bk3: 50347a 2835809i bk4: 50415a 2889414i bk5: 50502a 2859452i bk6: 50334a 2841858i bk7: 50243a 2819236i bk8: 50336a 2857379i bk9: 50387a 2837681i bk10: 50103a 2851162i bk11: 50251a 2815792i bk12: 50284a 2865111i bk13: 50294a 2837580i bk14: 50234a 2844837i bk15: 50225a 2812886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894541
Row_Buffer_Locality_read = 0.907219
Row_Buffer_Locality_write = 0.729440
Bank_Level_Parallism = 6.734105
Bank_Level_Parallism_Col = 6.005609
Bank_Level_Parallism_Ready = 2.396310
write_to_read_ratio_blp_rw_average = 0.405905
GrpLevelPara = 3.464473 

BW Util details:
bwutil = 0.881338 
total_CMD = 4773859 
util_bw = 4207384 
Wasted_Col = 481649 
Wasted_Row = 17635 
Idle = 67191 

BW Util Bottlenecks: 
RCDc_limit = 303283 
RCDWRc_limit = 34635 
WTRc_limit = 662523 
RTWc_limit = 932197 
CCDLc_limit = 361498 
rwq = 0 
CCDLc_limit_alone = 225403 
WTRc_limit_alone = 613560 
RTWc_limit_alone = 845065 

Commands details: 
total_CMD = 4773859 
n_nop = 3554772 
Read = 804673 
Write = 0 
L2_Alloc = 0 
L2_WB = 247173 
n_act = 91377 
n_pre = 91361 
n_ref = 0 
n_req = 866467 
total_req = 1051846 

Dual Bus Interface Util: 
issued_total_row = 182738 
issued_total_col = 1051846 
Row_Bus_Util =  0.038279 
CoL_Bus_Util = 0.220335 
Either_Row_CoL_Bus_Util = 0.255367 
Issued_on_Two_Bus_Simul_Util = 0.003246 
issued_two_Eff = 0.012712 
queue_avg = 41.019287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0193
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3552789 n_act=92134 n_pre=92118 n_ref_event=0 n_req=867184 n_rd=805391 n_rd_L2_A=0 n_write=0 n_wr_bk=247172 bw_util=0.8819
n_activity=4725102 dram_eff=0.891
bk0: 50255a 2866065i bk1: 50296a 2826927i bk2: 50373a 2859169i bk3: 50470a 2793849i bk4: 50385a 2848690i bk5: 50476a 2824988i bk6: 50398a 2827021i bk7: 50341a 2806097i bk8: 50224a 2891807i bk9: 50370a 2813802i bk10: 50272a 2842932i bk11: 50182a 2811977i bk12: 50415a 2831672i bk13: 50385a 2801121i bk14: 50292a 2871661i bk15: 50257a 2815193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893755
Row_Buffer_Locality_read = 0.906593
Row_Buffer_Locality_write = 0.726425
Bank_Level_Parallism = 6.779679
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.405126
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.881939 
total_CMD = 4773859 
util_bw = 4210252 
Wasted_Col = 477635 
Wasted_Row = 18849 
Idle = 67123 

BW Util Bottlenecks: 
RCDc_limit = 300287 
RCDWRc_limit = 34789 
WTRc_limit = 656675 
RTWc_limit = 932443 
CCDLc_limit = 362363 
rwq = 0 
CCDLc_limit_alone = 225263 
WTRc_limit_alone = 606618 
RTWc_limit_alone = 845400 

Commands details: 
total_CMD = 4773859 
n_nop = 3552789 
Read = 805391 
Write = 0 
L2_Alloc = 0 
L2_WB = 247172 
n_act = 92134 
n_pre = 92118 
n_ref = 0 
n_req = 867184 
total_req = 1052563 

Dual Bus Interface Util: 
issued_total_row = 184252 
issued_total_col = 1052563 
Row_Bus_Util =  0.038596 
CoL_Bus_Util = 0.220485 
Either_Row_CoL_Bus_Util = 0.255783 
Issued_on_Two_Bus_Simul_Util = 0.003298 
issued_two_Eff = 0.012894 
queue_avg = 41.363094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554327 n_act=91497 n_pre=91481 n_ref_event=0 n_req=866877 n_rd=805080 n_rd_L2_A=0 n_write=0 n_wr_bk=247188 bw_util=0.8817
n_activity=4724154 dram_eff=0.891
bk0: 50153a 2850201i bk1: 50164a 2839417i bk2: 50412a 2856449i bk3: 50355a 2856461i bk4: 50486a 2884218i bk5: 50561a 2831946i bk6: 50468a 2842862i bk7: 50399a 2833481i bk8: 50433a 2884223i bk9: 50329a 2836446i bk10: 50189a 2850070i bk11: 50162a 2816280i bk12: 50332a 2868679i bk13: 50316a 2817299i bk14: 50192a 2872065i bk15: 50129a 2832266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894452
Row_Buffer_Locality_read = 0.906996
Row_Buffer_Locality_write = 0.731039
Bank_Level_Parallism = 6.726496
Bank_Level_Parallism_Col = 5.996516
Bank_Level_Parallism_Ready = 2.392580
write_to_read_ratio_blp_rw_average = 0.406167
GrpLevelPara = 3.463622 

BW Util details:
bwutil = 0.881692 
total_CMD = 4773859 
util_bw = 4209072 
Wasted_Col = 480079 
Wasted_Row = 18486 
Idle = 66222 

BW Util Bottlenecks: 
RCDc_limit = 301322 
RCDWRc_limit = 34090 
WTRc_limit = 654898 
RTWc_limit = 924027 
CCDLc_limit = 358211 
rwq = 0 
CCDLc_limit_alone = 223976 
WTRc_limit_alone = 607052 
RTWc_limit_alone = 837638 

Commands details: 
total_CMD = 4773859 
n_nop = 3554327 
Read = 805080 
Write = 0 
L2_Alloc = 0 
L2_WB = 247188 
n_act = 91497 
n_pre = 91481 
n_ref = 0 
n_req = 866877 
total_req = 1052268 

Dual Bus Interface Util: 
issued_total_row = 182978 
issued_total_col = 1052268 
Row_Bus_Util =  0.038329 
CoL_Bus_Util = 0.220423 
Either_Row_CoL_Bus_Util = 0.255460 
Issued_on_Two_Bus_Simul_Util = 0.003292 
issued_two_Eff = 0.012885 
queue_avg = 41.303078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554783 n_act=91306 n_pre=91290 n_ref_event=0 n_req=866583 n_rd=804786 n_rd_L2_A=0 n_write=0 n_wr_bk=247188 bw_util=0.8814
n_activity=4722695 dram_eff=0.891
bk0: 50090a 2866889i bk1: 50171a 2844481i bk2: 50352a 2836008i bk3: 50343a 2840741i bk4: 50544a 2870358i bk5: 50477a 2831157i bk6: 50383a 2835344i bk7: 50358a 2815636i bk8: 50323a 2868676i bk9: 50403a 2832577i bk10: 50167a 2865026i bk11: 50141a 2805127i bk12: 50345a 2884442i bk13: 50345a 2836528i bk14: 50233a 2849568i bk15: 50111a 2843612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894637
Row_Buffer_Locality_read = 0.907314
Row_Buffer_Locality_write = 0.729534
Bank_Level_Parallism = 6.742026
Bank_Level_Parallism_Col = 6.014880
Bank_Level_Parallism_Ready = 2.401480
write_to_read_ratio_blp_rw_average = 0.405505
GrpLevelPara = 3.464761 

BW Util details:
bwutil = 0.881445 
total_CMD = 4773859 
util_bw = 4207896 
Wasted_Col = 478089 
Wasted_Row = 18751 
Idle = 69123 

BW Util Bottlenecks: 
RCDc_limit = 300977 
RCDWRc_limit = 33729 
WTRc_limit = 652967 
RTWc_limit = 922094 
CCDLc_limit = 357553 
rwq = 0 
CCDLc_limit_alone = 224452 
WTRc_limit_alone = 605389 
RTWc_limit_alone = 836571 

Commands details: 
total_CMD = 4773859 
n_nop = 3554783 
Read = 804786 
Write = 0 
L2_Alloc = 0 
L2_WB = 247188 
n_act = 91306 
n_pre = 91290 
n_ref = 0 
n_req = 866583 
total_req = 1051974 

Dual Bus Interface Util: 
issued_total_row = 182596 
issued_total_col = 1051974 
Row_Bus_Util =  0.038249 
CoL_Bus_Util = 0.220361 
Either_Row_CoL_Bus_Util = 0.255365 
Issued_on_Two_Bus_Simul_Util = 0.003246 
issued_two_Eff = 0.012710 
queue_avg = 41.204567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3553981 n_act=91732 n_pre=91716 n_ref_event=0 n_req=866729 n_rd=804929 n_rd_L2_A=0 n_write=0 n_wr_bk=247200 bw_util=0.8816
n_activity=4723851 dram_eff=0.8909
bk0: 50252a 2866850i bk1: 50288a 2831753i bk2: 50248a 2868348i bk3: 50265a 2866941i bk4: 50507a 2872436i bk5: 50413a 2847152i bk6: 50248a 2883694i bk7: 50212a 2840907i bk8: 50458a 2852545i bk9: 50322a 2849623i bk10: 50195a 2839294i bk11: 50173a 2808576i bk12: 50405a 2848215i bk13: 50425a 2835361i bk14: 50293a 2858427i bk15: 50225a 2839850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894163
Row_Buffer_Locality_read = 0.906829
Row_Buffer_Locality_write = 0.729191
Bank_Level_Parallism = 6.723697
Bank_Level_Parallism_Col = 5.990158
Bank_Level_Parallism_Ready = 2.393727
write_to_read_ratio_blp_rw_average = 0.403519
GrpLevelPara = 3.458621 

BW Util details:
bwutil = 0.881575 
total_CMD = 4773859 
util_bw = 4208516 
Wasted_Col = 478411 
Wasted_Row = 18642 
Idle = 68290 

BW Util Bottlenecks: 
RCDc_limit = 304462 
RCDWRc_limit = 34598 
WTRc_limit = 659128 
RTWc_limit = 921243 
CCDLc_limit = 355616 
rwq = 0 
CCDLc_limit_alone = 221723 
WTRc_limit_alone = 610709 
RTWc_limit_alone = 835769 

Commands details: 
total_CMD = 4773859 
n_nop = 3553981 
Read = 804929 
Write = 0 
L2_Alloc = 0 
L2_WB = 247200 
n_act = 91732 
n_pre = 91716 
n_ref = 0 
n_req = 866729 
total_req = 1052129 

Dual Bus Interface Util: 
issued_total_row = 183448 
issued_total_col = 1052129 
Row_Bus_Util =  0.038428 
CoL_Bus_Util = 0.220394 
Either_Row_CoL_Bus_Util = 0.255533 
Issued_on_Two_Bus_Simul_Util = 0.003289 
issued_two_Eff = 0.012869 
queue_avg = 41.170399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3555160 n_act=91116 n_pre=91100 n_ref_event=0 n_req=866580 n_rd=804784 n_rd_L2_A=0 n_write=0 n_wr_bk=247184 bw_util=0.8814
n_activity=4724145 dram_eff=0.8907
bk0: 50153a 2877816i bk1: 50301a 2844634i bk2: 50352a 2881707i bk3: 50265a 2853593i bk4: 50260a 2882562i bk5: 50393a 2863139i bk6: 50207a 2887418i bk7: 50312a 2856358i bk8: 50482a 2864804i bk9: 50375a 2846259i bk10: 50290a 2857172i bk11: 50235a 2820640i bk12: 50368a 2859232i bk13: 50460a 2829908i bk14: 50157a 2855752i bk15: 50174a 2832970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894856
Row_Buffer_Locality_read = 0.907521
Row_Buffer_Locality_write = 0.729918
Bank_Level_Parallism = 6.698658
Bank_Level_Parallism_Col = 5.976957
Bank_Level_Parallism_Ready = 2.373680
write_to_read_ratio_blp_rw_average = 0.405120
GrpLevelPara = 3.459062 

BW Util details:
bwutil = 0.881440 
total_CMD = 4773859 
util_bw = 4207872 
Wasted_Col = 480263 
Wasted_Row = 18385 
Idle = 67339 

BW Util Bottlenecks: 
RCDc_limit = 301143 
RCDWRc_limit = 33888 
WTRc_limit = 651993 
RTWc_limit = 931377 
CCDLc_limit = 360760 
rwq = 0 
CCDLc_limit_alone = 225770 
WTRc_limit_alone = 603969 
RTWc_limit_alone = 844411 

Commands details: 
total_CMD = 4773859 
n_nop = 3555160 
Read = 804784 
Write = 0 
L2_Alloc = 0 
L2_WB = 247184 
n_act = 91116 
n_pre = 91100 
n_ref = 0 
n_req = 866580 
total_req = 1051968 

Dual Bus Interface Util: 
issued_total_row = 182216 
issued_total_col = 1051968 
Row_Bus_Util =  0.038170 
CoL_Bus_Util = 0.220360 
Either_Row_CoL_Bus_Util = 0.255286 
Issued_on_Two_Bus_Simul_Util = 0.003244 
issued_two_Eff = 0.012706 
queue_avg = 41.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554922 n_act=91237 n_pre=91221 n_ref_event=0 n_req=866706 n_rd=804905 n_rd_L2_A=0 n_write=0 n_wr_bk=247204 bw_util=0.8816
n_activity=4723689 dram_eff=0.8909
bk0: 50148a 2873076i bk1: 50254a 2835435i bk2: 50249a 2878151i bk3: 50419a 2851140i bk4: 50329a 2906105i bk5: 50253a 2849891i bk6: 50366a 2862984i bk7: 50424a 2816271i bk8: 50457a 2848643i bk9: 50427a 2848546i bk10: 50164a 2859118i bk11: 50231a 2827561i bk12: 50394a 2849327i bk13: 50388a 2823455i bk14: 50216a 2846240i bk15: 50186a 2797949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894731
Row_Buffer_Locality_read = 0.907367
Row_Buffer_Locality_write = 0.730166
Bank_Level_Parallism = 6.731846
Bank_Level_Parallism_Col = 6.006554
Bank_Level_Parallism_Ready = 2.399895
write_to_read_ratio_blp_rw_average = 0.404335
GrpLevelPara = 3.463781 

BW Util details:
bwutil = 0.881558 
total_CMD = 4773859 
util_bw = 4208436 
Wasted_Col = 477179 
Wasted_Row = 18971 
Idle = 69273 

BW Util Bottlenecks: 
RCDc_limit = 301032 
RCDWRc_limit = 33966 
WTRc_limit = 647082 
RTWc_limit = 914468 
CCDLc_limit = 357921 
rwq = 0 
CCDLc_limit_alone = 224526 
WTRc_limit_alone = 599423 
RTWc_limit_alone = 828732 

Commands details: 
total_CMD = 4773859 
n_nop = 3554922 
Read = 804905 
Write = 0 
L2_Alloc = 0 
L2_WB = 247204 
n_act = 91237 
n_pre = 91221 
n_ref = 0 
n_req = 866706 
total_req = 1052109 

Dual Bus Interface Util: 
issued_total_row = 182458 
issued_total_col = 1052109 
Row_Bus_Util =  0.038220 
CoL_Bus_Util = 0.220390 
Either_Row_CoL_Bus_Util = 0.255336 
Issued_on_Two_Bus_Simul_Util = 0.003274 
issued_two_Eff = 0.012823 
queue_avg = 41.534225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5342
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3555304 n_act=91062 n_pre=91046 n_ref_event=0 n_req=866516 n_rd=804718 n_rd_L2_A=0 n_write=0 n_wr_bk=247192 bw_util=0.8814
n_activity=4723099 dram_eff=0.8909
bk0: 50050a 2890920i bk1: 50357a 2838189i bk2: 50279a 2889794i bk3: 50364a 2836226i bk4: 50278a 2904909i bk5: 50453a 2840892i bk6: 50482a 2861188i bk7: 50345a 2822826i bk8: 50351a 2868343i bk9: 50432a 2830358i bk10: 50268a 2829437i bk11: 50183a 2808583i bk12: 50239a 2876907i bk13: 50267a 2850410i bk14: 50220a 2858109i bk15: 50150a 2824118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894910
Row_Buffer_Locality_read = 0.907443
Row_Buffer_Locality_write = 0.731707
Bank_Level_Parallism = 6.719863
Bank_Level_Parallism_Col = 5.993198
Bank_Level_Parallism_Ready = 2.390665
write_to_read_ratio_blp_rw_average = 0.403884
GrpLevelPara = 3.460019 

BW Util details:
bwutil = 0.881392 
total_CMD = 4773859 
util_bw = 4207640 
Wasted_Col = 478431 
Wasted_Row = 18539 
Idle = 69249 

BW Util Bottlenecks: 
RCDc_limit = 301017 
RCDWRc_limit = 34605 
WTRc_limit = 656013 
RTWc_limit = 916638 
CCDLc_limit = 357220 
rwq = 0 
CCDLc_limit_alone = 223178 
WTRc_limit_alone = 607847 
RTWc_limit_alone = 830762 

Commands details: 
total_CMD = 4773859 
n_nop = 3555304 
Read = 804718 
Write = 0 
L2_Alloc = 0 
L2_WB = 247192 
n_act = 91062 
n_pre = 91046 
n_ref = 0 
n_req = 866516 
total_req = 1051910 

Dual Bus Interface Util: 
issued_total_row = 182108 
issued_total_col = 1051910 
Row_Bus_Util =  0.038147 
CoL_Bus_Util = 0.220348 
Either_Row_CoL_Bus_Util = 0.255256 
Issued_on_Two_Bus_Simul_Util = 0.003239 
issued_two_Eff = 0.012690 
queue_avg = 41.258705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2587
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3552916 n_act=92098 n_pre=92082 n_ref_event=0 n_req=867088 n_rd=805292 n_rd_L2_A=0 n_write=0 n_wr_bk=247184 bw_util=0.8819
n_activity=4724794 dram_eff=0.891
bk0: 50374a 2842007i bk1: 50318a 2831779i bk2: 50464a 2857783i bk3: 50456a 2830349i bk4: 50465a 2849358i bk5: 50391a 2839291i bk6: 50302a 2852302i bk7: 50362a 2853486i bk8: 50521a 2845132i bk9: 50302a 2833271i bk10: 50292a 2850334i bk11: 50210a 2818294i bk12: 50164a 2853788i bk13: 50156a 2817969i bk14: 50257a 2839714i bk15: 50258a 2809490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893785
Row_Buffer_Locality_read = 0.906400
Row_Buffer_Locality_write = 0.729384
Bank_Level_Parallism = 6.761941
Bank_Level_Parallism_Col = 6.024781
Bank_Level_Parallism_Ready = 2.393744
write_to_read_ratio_blp_rw_average = 0.406250
GrpLevelPara = 3.463089 

BW Util details:
bwutil = 0.881866 
total_CMD = 4773859 
util_bw = 4209904 
Wasted_Col = 478655 
Wasted_Row = 17721 
Idle = 67579 

BW Util Bottlenecks: 
RCDc_limit = 300536 
RCDWRc_limit = 34051 
WTRc_limit = 657378 
RTWc_limit = 930748 
CCDLc_limit = 357552 
rwq = 0 
CCDLc_limit_alone = 223497 
WTRc_limit_alone = 608182 
RTWc_limit_alone = 845889 

Commands details: 
total_CMD = 4773859 
n_nop = 3552916 
Read = 805292 
Write = 0 
L2_Alloc = 0 
L2_WB = 247184 
n_act = 92098 
n_pre = 92082 
n_ref = 0 
n_req = 867088 
total_req = 1052476 

Dual Bus Interface Util: 
issued_total_row = 184180 
issued_total_col = 1052476 
Row_Bus_Util =  0.038581 
CoL_Bus_Util = 0.220467 
Either_Row_CoL_Bus_Util = 0.255756 
Issued_on_Two_Bus_Simul_Util = 0.003291 
issued_two_Eff = 0.012870 
queue_avg = 41.484993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554234 n_act=91637 n_pre=91621 n_ref_event=0 n_req=866658 n_rd=804863 n_rd_L2_A=0 n_write=0 n_wr_bk=247180 bw_util=0.8815
n_activity=4724625 dram_eff=0.8907
bk0: 50150a 2870729i bk1: 50288a 2821661i bk2: 50434a 2863609i bk3: 50350a 2832023i bk4: 50549a 2852576i bk5: 50360a 2840616i bk6: 50384a 2874667i bk7: 50224a 2861797i bk8: 50369a 2867384i bk9: 50481a 2826413i bk10: 50261a 2844635i bk11: 50268a 2808675i bk12: 50226a 2861823i bk13: 50333a 2845141i bk14: 50123a 2876329i bk15: 50063a 2843483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894264
Row_Buffer_Locality_read = 0.906876
Row_Buffer_Locality_write = 0.729994
Bank_Level_Parallism = 6.724061
Bank_Level_Parallism_Col = 5.991096
Bank_Level_Parallism_Ready = 2.381769
write_to_read_ratio_blp_rw_average = 0.404384
GrpLevelPara = 3.463233 

BW Util details:
bwutil = 0.881503 
total_CMD = 4773859 
util_bw = 4208172 
Wasted_Col = 480417 
Wasted_Row = 18179 
Idle = 67091 

BW Util Bottlenecks: 
RCDc_limit = 302477 
RCDWRc_limit = 34733 
WTRc_limit = 669021 
RTWc_limit = 920243 
CCDLc_limit = 364741 
rwq = 0 
CCDLc_limit_alone = 226827 
WTRc_limit_alone = 617912 
RTWc_limit_alone = 833438 

Commands details: 
total_CMD = 4773859 
n_nop = 3554234 
Read = 804863 
Write = 0 
L2_Alloc = 0 
L2_WB = 247180 
n_act = 91637 
n_pre = 91621 
n_ref = 0 
n_req = 866658 
total_req = 1052043 

Dual Bus Interface Util: 
issued_total_row = 183258 
issued_total_col = 1052043 
Row_Bus_Util =  0.038388 
CoL_Bus_Util = 0.220376 
Either_Row_CoL_Bus_Util = 0.255480 
Issued_on_Two_Bus_Simul_Util = 0.003284 
issued_two_Eff = 0.012853 
queue_avg = 41.156395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1564
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3553255 n_act=91859 n_pre=91843 n_ref_event=0 n_req=867104 n_rd=805308 n_rd_L2_A=0 n_write=0 n_wr_bk=247184 bw_util=0.8819
n_activity=4725862 dram_eff=0.8908
bk0: 50304a 2864664i bk1: 50381a 2851018i bk2: 50498a 2858591i bk3: 50301a 2858987i bk4: 50407a 2883798i bk5: 50413a 2826464i bk6: 50288a 2877930i bk7: 50495a 2832877i bk8: 50289a 2876811i bk9: 50357a 2846075i bk10: 50170a 2844841i bk11: 50269a 2792523i bk12: 50221a 2844927i bk13: 50385a 2838004i bk14: 50272a 2861230i bk15: 50258a 2830498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894062
Row_Buffer_Locality_read = 0.906703
Row_Buffer_Locality_write = 0.729335
Bank_Level_Parallism = 6.721250
Bank_Level_Parallism_Col = 5.987386
Bank_Level_Parallism_Ready = 2.392711
write_to_read_ratio_blp_rw_average = 0.402369
GrpLevelPara = 3.457248 

BW Util details:
bwutil = 0.881879 
total_CMD = 4773859 
util_bw = 4209968 
Wasted_Col = 481637 
Wasted_Row = 17582 
Idle = 64672 

BW Util Bottlenecks: 
RCDc_limit = 303495 
RCDWRc_limit = 34330 
WTRc_limit = 662999 
RTWc_limit = 923695 
CCDLc_limit = 362455 
rwq = 0 
CCDLc_limit_alone = 225766 
WTRc_limit_alone = 613217 
RTWc_limit_alone = 836788 

Commands details: 
total_CMD = 4773859 
n_nop = 3553255 
Read = 805308 
Write = 0 
L2_Alloc = 0 
L2_WB = 247184 
n_act = 91859 
n_pre = 91843 
n_ref = 0 
n_req = 867104 
total_req = 1052492 

Dual Bus Interface Util: 
issued_total_row = 183702 
issued_total_col = 1052492 
Row_Bus_Util =  0.038481 
CoL_Bus_Util = 0.220470 
Either_Row_CoL_Bus_Util = 0.255685 
Issued_on_Two_Bus_Simul_Util = 0.003266 
issued_two_Eff = 0.012772 
queue_avg = 41.285496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2855
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4773859 n_nop=3554284 n_act=91432 n_pre=91416 n_ref_event=0 n_req=866762 n_rd=804966 n_rd_L2_A=0 n_write=0 n_wr_bk=247184 bw_util=0.8816
n_activity=4721449 dram_eff=0.8914
bk0: 50325a 2864206i bk1: 50274a 2852447i bk2: 50435a 2860853i bk3: 50457a 2827162i bk4: 50647a 2850946i bk5: 50452a 2839678i bk6: 50469a 2852534i bk7: 50334a 2818482i bk8: 50403a 2870544i bk9: 50456a 2819965i bk10: 50099a 2834370i bk11: 49990a 2828303i bk12: 50196a 2867380i bk13: 50273a 2833803i bk14: 50132a 2824077i bk15: 50024a 2803420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894513
Row_Buffer_Locality_read = 0.907206
Row_Buffer_Locality_write = 0.729173
Bank_Level_Parallism = 6.760648
Bank_Level_Parallism_Col = 6.031127
Bank_Level_Parallism_Ready = 2.402417
write_to_read_ratio_blp_rw_average = 0.407305
GrpLevelPara = 3.470103 

BW Util details:
bwutil = 0.881593 
total_CMD = 4773859 
util_bw = 4208600 
Wasted_Col = 476576 
Wasted_Row = 17986 
Idle = 70697 

BW Util Bottlenecks: 
RCDc_limit = 300508 
RCDWRc_limit = 33988 
WTRc_limit = 656516 
RTWc_limit = 920931 
CCDLc_limit = 358296 
rwq = 0 
CCDLc_limit_alone = 223137 
WTRc_limit_alone = 608057 
RTWc_limit_alone = 834231 

Commands details: 
total_CMD = 4773859 
n_nop = 3554284 
Read = 804966 
Write = 0 
L2_Alloc = 0 
L2_WB = 247184 
n_act = 91432 
n_pre = 91416 
n_ref = 0 
n_req = 866762 
total_req = 1052150 

Dual Bus Interface Util: 
issued_total_row = 182848 
issued_total_col = 1052150 
Row_Bus_Util =  0.038302 
CoL_Bus_Util = 0.220398 
Either_Row_CoL_Bus_Util = 0.255469 
Issued_on_Two_Bus_Simul_Util = 0.003231 
issued_two_Eff = 0.012646 
queue_avg = 41.252651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 556557, Miss = 526635, Miss_rate = 0.946, Pending_hits = 18399, Reservation_fails = 209
L2_cache_bank[1]: Access = 541237, Miss = 527011, Miss_rate = 0.974, Pending_hits = 3551, Reservation_fails = 608
L2_cache_bank[2]: Access = 540840, Miss = 527098, Miss_rate = 0.975, Pending_hits = 3383, Reservation_fails = 173
L2_cache_bank[3]: Access = 540985, Miss = 527258, Miss_rate = 0.975, Pending_hits = 3426, Reservation_fails = 531
L2_cache_bank[4]: Access = 560409, Miss = 527149, Miss_rate = 0.941, Pending_hits = 15592, Reservation_fails = 724
L2_cache_bank[5]: Access = 544679, Miss = 526899, Miss_rate = 0.967, Pending_hits = 4665, Reservation_fails = 292
L2_cache_bank[6]: Access = 543134, Miss = 526925, Miss_rate = 0.970, Pending_hits = 3975, Reservation_fails = 0
L2_cache_bank[7]: Access = 542035, Miss = 526837, Miss_rate = 0.972, Pending_hits = 3847, Reservation_fails = 91
L2_cache_bank[8]: Access = 556739, Miss = 527094, Miss_rate = 0.947, Pending_hits = 18305, Reservation_fails = 478
L2_cache_bank[9]: Access = 541045, Miss = 526811, Miss_rate = 0.974, Pending_hits = 3632, Reservation_fails = 121
L2_cache_bank[10]: Access = 540455, Miss = 526757, Miss_rate = 0.975, Pending_hits = 3372, Reservation_fails = 251
L2_cache_bank[11]: Access = 540502, Miss = 527003, Miss_rate = 0.975, Pending_hits = 3492, Reservation_fails = 258
L2_cache_bank[12]: Access = 559921, Miss = 526811, Miss_rate = 0.941, Pending_hits = 15668, Reservation_fails = 41
L2_cache_bank[13]: Access = 544610, Miss = 527070, Miss_rate = 0.968, Pending_hits = 4539, Reservation_fails = 64
L2_cache_bank[14]: Access = 542560, Miss = 526655, Miss_rate = 0.971, Pending_hits = 3962, Reservation_fails = 436
L2_cache_bank[15]: Access = 542370, Miss = 527039, Miss_rate = 0.972, Pending_hits = 3772, Reservation_fails = 298
L2_cache_bank[16]: Access = 557041, Miss = 527327, Miss_rate = 0.947, Pending_hits = 18225, Reservation_fails = 121
L2_cache_bank[17]: Access = 541340, Miss = 526941, Miss_rate = 0.973, Pending_hits = 3534, Reservation_fails = 149
L2_cache_bank[18]: Access = 541173, Miss = 526984, Miss_rate = 0.974, Pending_hits = 3409, Reservation_fails = 686
L2_cache_bank[19]: Access = 540533, Miss = 526855, Miss_rate = 0.975, Pending_hits = 3379, Reservation_fails = 27
L2_cache_bank[20]: Access = 560303, Miss = 526937, Miss_rate = 0.940, Pending_hits = 15652, Reservation_fails = 1214
L2_cache_bank[21]: Access = 545199, Miss = 527347, Miss_rate = 0.967, Pending_hits = 4544, Reservation_fails = 314
L2_cache_bank[22]: Access = 543728, Miss = 527194, Miss_rate = 0.970, Pending_hits = 4153, Reservation_fails = 212
L2_cache_bank[23]: Access = 541966, Miss = 526748, Miss_rate = 0.972, Pending_hits = 3914, Reservation_fails = 449
L2_total_cache_accesses = 13109361
L2_total_cache_misses = 12647385
L2_total_cache_miss_rate = 0.9648
L2_total_cache_pending_hits = 170390
L2_total_cache_reservation_fails = 7747
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 291586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 170390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2704730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6954965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 170390
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 746924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2240766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10121671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2987690
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7747
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.216

icnt_total_pkts_mem_to_simt=13109361
icnt_total_pkts_simt_to_mem=13109361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13109361
Req_Network_cycles = 1861541
Req_Network_injected_packets_per_cycle =       7.0422 
Req_Network_conflicts_per_cycle =       1.8452
Req_Network_conflicts_per_cycle_util =       1.8591
Req_Bank_Level_Parallism =       7.0951
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6464
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2942

Reply_Network_injected_packets_num = 13109361
Reply_Network_cycles = 1861541
Reply_Network_injected_packets_per_cycle =        7.0422
Reply_Network_conflicts_per_cycle =        3.3133
Reply_Network_conflicts_per_cycle_util =       3.3366
Reply_Bank_Level_Parallism =       7.0917
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5778
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2347
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 10 min, 50 sec (18650 sec)
gpgpu_simulation_rate = 41560 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 13787878x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe684bf7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe684bf60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe684bf78..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e4cdc8e858 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: reconvergence points for _Z6l1normiPfS_S_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x370 (pr_base.1.sm_75.ptx:224) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (pr_base.1.sm_75.ptx:243) mov.u32 %r7, %laneid;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4a8 (pr_base.1.sm_75.ptx:268) @%p2 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (pr_base.1.sm_75.ptx:280) bar.sync 0;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (pr_base.1.sm_75.ptx:282) @%p3 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (pr_base.1.sm_75.ptx:306) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6l1normiPfS_S_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6l1normiPfS_S_f'.
GPGPU-Sim PTX: pushing kernel '_Z6l1normiPfS_S_f' to stream 0, gridDim= (46683,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6l1normiPfS_S_f'
