{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 13:58:25 2021 " "Info: Processing started: Tue Mar 30 13:58:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux0~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux0~4 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~29 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux1~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~25 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux2~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~21 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux2~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux3~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~17 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux3~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux4~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~13 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux4~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux5~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~9 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux5~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux6~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux6~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_clk " "Info: Assuming node \"cdu_clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_en " "Info: Assuming node \"cdu_en\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "showClk " "Info: Assuming node \"showClk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "showClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst26 " "Info: Detected gated clock \"control:inst1\|inst26\" as buffer" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "getData:inst2\|74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"getData:inst2\|74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst1\|shixu:inst\|t2 " "Info: Detected gated clock \"control:inst1\|shixu:inst\|t2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"control:inst1\|shixu:inst\|fstate.st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"control:inst1\|shixu:inst\|fstate.s_st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|74273:inst3\|14 " "Info: Detected ripple clock \"control:inst1\|74273:inst3\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|74273:inst3\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"control:inst1\|shixu:inst\|fstate.st1\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"control:inst1\|shixu:inst\|fstate.st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst1\|shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"control:inst1\|shixu:inst\|fstate.s_st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst1\|shixu:inst\|t3 " "Info: Detected gated clock \"control:inst1\|shixu:inst\|t3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|shixu:inst\|t3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CPU:inst6\|aluBus:inst\|dr2\[1\] register CPU:inst6\|aluBus:inst\|dr1\[7\] 50.47 MHz 19.812 ns Internal " "Info: Clock \"clk\" has Internal fmax of 50.47 MHz between source register \"CPU:inst6\|aluBus:inst\|dr2\[1\]\" and destination register \"CPU:inst6\|aluBus:inst\|dr1\[7\]\" (period= 19.812 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.613 ns + Longest register register " "Info: + Longest register to register delay is 19.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr2\[1\] 1 REG LCFF_X15_Y14_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N25; Fanout = 15; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.371 ns) 1.169 ns CPU:inst6\|aluBus:inst\|Add13~5 2 COMB LCCOMB_X17_Y15_N2 4 " "Info: 2: + IC(0.798 ns) + CELL(0.371 ns) = 1.169 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add13~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.371 ns) 1.869 ns CPU:inst6\|aluBus:inst\|Add12~5 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.329 ns) + CELL(0.371 ns) = 1.869 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add12~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.053 ns) 2.682 ns CPU:inst6\|aluBus:inst\|Mux6~2 4 COMB LCCOMB_X15_Y14_N26 4 " "Info: 4: + IC(0.760 ns) + CELL(0.053 ns) = 2.682 ns; Loc. = LCCOMB_X15_Y14_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux6~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.338 ns) 5.020 ns CPU:inst6\|aluBus:inst\|Mux6~1 5 COMB LOOP LCCOMB_X15_Y14_N20 3 " "Info: 5: + IC(0.000 ns) + CELL(2.338 ns) = 5.020 ns; Loc. = LCCOMB_X15_Y14_N20; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 LCCOMB_X15_Y14_N20 " "Info: Loc. = LCCOMB_X15_Y14_N20; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 LCCOMB_X15_Y14_N16 " "Info: Loc. = LCCOMB_X15_Y14_N16; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 LCCOMB_X14_Y15_N18 " "Info: Loc. = LCCOMB_X14_Y15_N18; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.436 ns) 6.065 ns CPU:inst6\|aluBus:inst\|Add3~6 6 COMB LCCOMB_X14_Y15_N18 3 " "Info: 6: + IC(0.609 ns) + CELL(0.436 ns) = 6.065 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.373 ns) 7.438 ns CPU:inst6\|aluBus:inst\|Mux5~1 7 COMB LOOP LCCOMB_X14_Y15_N8 3 " "Info: 7: + IC(0.000 ns) + CELL(1.373 ns) = 7.438 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 LCCOMB_X14_Y15_N8 " "Info: Loc. = LCCOMB_X14_Y15_N8; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 LCCOMB_X15_Y15_N4 " "Info: Loc. = LCCOMB_X15_Y15_N4; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 LCCOMB_X14_Y15_N20 " "Info: Loc. = LCCOMB_X14_Y15_N20; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 8.127 ns CPU:inst6\|aluBus:inst\|Add3~10 8 COMB LCCOMB_X14_Y15_N20 3 " "Info: 8: + IC(0.253 ns) + CELL(0.436 ns) = 8.127 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.391 ns) 9.518 ns CPU:inst6\|aluBus:inst\|Mux4~1 9 COMB LOOP LCCOMB_X14_Y15_N14 3 " "Info: 9: + IC(0.000 ns) + CELL(1.391 ns) = 9.518 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 LCCOMB_X14_Y15_N14 " "Info: Loc. = LCCOMB_X14_Y15_N14; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 LCCOMB_X15_Y15_N0 " "Info: Loc. = LCCOMB_X15_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 LCCOMB_X14_Y15_N22 " "Info: Loc. = LCCOMB_X14_Y15_N22; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.436 ns) 10.214 ns CPU:inst6\|aluBus:inst\|Add3~14 10 COMB LCCOMB_X14_Y15_N22 3 " "Info: 10: + IC(0.260 ns) + CELL(0.436 ns) = 10.214 ns; Loc. = LCCOMB_X14_Y15_N22; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.454 ns) 11.668 ns CPU:inst6\|aluBus:inst\|Mux3~1 11 COMB LOOP LCCOMB_X14_Y15_N6 3 " "Info: 11: + IC(0.000 ns) + CELL(1.454 ns) = 11.668 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 LCCOMB_X14_Y15_N6 " "Info: Loc. = LCCOMB_X14_Y15_N6; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 LCCOMB_X18_Y15_N16 " "Info: Loc. = LCCOMB_X18_Y15_N16; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 LCCOMB_X14_Y15_N24 " "Info: Loc. = LCCOMB_X14_Y15_N24; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 12.357 ns CPU:inst6\|aluBus:inst\|Add3~18 12 COMB LCCOMB_X14_Y15_N24 3 " "Info: 12: + IC(0.253 ns) + CELL(0.436 ns) = 12.357 ns; Loc. = LCCOMB_X14_Y15_N24; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.368 ns) 13.725 ns CPU:inst6\|aluBus:inst\|Mux2~1 13 COMB LOOP LCCOMB_X14_Y15_N0 3 " "Info: 13: + IC(0.000 ns) + CELL(1.368 ns) = 13.725 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 LCCOMB_X14_Y15_N0 " "Info: Loc. = LCCOMB_X14_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 LCCOMB_X13_Y15_N0 " "Info: Loc. = LCCOMB_X13_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 LCCOMB_X14_Y15_N26 " "Info: Loc. = LCCOMB_X14_Y15_N26; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.436 ns) 14.411 ns CPU:inst6\|aluBus:inst\|Add3~22 14 COMB LCCOMB_X14_Y15_N26 4 " "Info: 14: + IC(0.250 ns) + CELL(0.436 ns) = 14.411 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.642 ns) 16.053 ns CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE 15 COMB LOOP LCCOMB_X11_Y15_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(1.642 ns) = 16.053 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 LCCOMB_X11_Y15_N16 " "Info: Loc. = LCCOMB_X11_Y15_N16; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 LCCOMB_X14_Y15_N28 " "Info: Loc. = LCCOMB_X14_Y15_N28; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE LCCOMB_X11_Y15_N2 " "Info: Loc. = LCCOMB_X11_Y15_N2; Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.436 ns) 17.025 ns CPU:inst6\|aluBus:inst\|Add3~26 16 COMB LCCOMB_X14_Y15_N28 2 " "Info: 16: + IC(0.536 ns) + CELL(0.436 ns) = 17.025 ns; Loc. = LCCOMB_X14_Y15_N28; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 18.031 ns CPU:inst6\|aluBus:inst\|Mux0~5 17 COMB LOOP LCCOMB_X15_Y16_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(1.006 ns) = 18.031 ns; Loc. = LCCOMB_X15_Y16_N16; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~5'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 LCCOMB_X15_Y16_N16 " "Info: Loc. = LCCOMB_X15_Y16_N16; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 LCCOMB_X14_Y15_N30 " "Info: Loc. = LCCOMB_X14_Y15_N30; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 LCCOMB_X15_Y16_N12 " "Info: Loc. = LCCOMB_X15_Y16_N12; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.272 ns) 18.560 ns CPU:inst6\|aluBus:inst\|Mux0~4DUPLICATE 18 COMB LCCOMB_X15_Y16_N14 1 " "Info: 18: + IC(0.257 ns) + CELL(0.272 ns) = 18.560 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux0~4DUPLICATE'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 18.819 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 19 COMB LCCOMB_X15_Y16_N30 1 " "Info: 19: + IC(0.206 ns) + CELL(0.053 ns) = 18.819 ns; Loc. = LCCOMB_X15_Y16_N30; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 19.074 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 20 COMB LCCOMB_X15_Y16_N8 4 " "Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 19.074 ns; Loc. = LCCOMB_X15_Y16_N8; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.309 ns) 19.613 ns CPU:inst6\|aluBus:inst\|dr1\[7\] 21 REG LCFF_X15_Y16_N21 13 " "Info: 21: + IC(0.230 ns) + CELL(0.309 ns) = 19.613 ns; Loc. = LCFF_X15_Y16_N21; Fanout = 13; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.670 ns ( 74.80 % ) " "Info: Total cell delay = 14.670 ns ( 74.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.943 ns ( 25.20 % ) " "Info: Total interconnect delay = 4.943 ns ( 25.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "19.613 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "19.613 ns" { CPU:inst6|aluBus:inst|dr2[1] {} CPU:inst6|aluBus:inst|Add13~5 {} CPU:inst6|aluBus:inst|Add12~5 {} CPU:inst6|aluBus:inst|Mux6~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~5 {} CPU:inst6|aluBus:inst|Mux0~4DUPLICATE {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|dr1[7] {} } { 0.000ns 0.798ns 0.329ns 0.760ns 0.000ns 0.609ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.250ns 0.000ns 0.536ns 0.000ns 0.257ns 0.206ns 0.202ns 0.230ns } { 0.000ns 0.371ns 0.371ns 0.053ns 2.338ns 0.436ns 1.373ns 0.436ns 1.391ns 0.436ns 1.454ns 0.436ns 1.368ns 0.436ns 1.642ns 0.436ns 1.006ns 0.272ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.421 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.712 ns) 3.195 ns control:inst1\|shixu:inst\|fstate.s_st2 2 REG LCFF_X19_Y8_N13 3 " "Info: 2: + IC(1.619 ns) + CELL(0.712 ns) = 3.195 ns; Loc. = LCFF_X19_Y8_N13; Fanout = 3; REG Node = 'control:inst1\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 3.846 ns control:inst1\|shixu:inst\|t2 3 COMB LCCOMB_X19_Y8_N26 2 " "Info: 3: + IC(0.273 ns) + CELL(0.378 ns) = 3.846 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.000 ns) 6.166 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G0 54 " "Info: 4: + IC(2.320 ns) + CELL(0.000 ns) = 6.166 ns; Loc. = CLKCTRL_G0; Fanout = 54; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 7.421 ns CPU:inst6\|aluBus:inst\|dr1\[7\] 5 REG LCFF_X15_Y16_N21 13 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 7.421 ns; Loc. = LCFF_X15_Y16_N21; Fanout = 13; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.572 ns ( 34.66 % ) " "Info: Total cell delay = 2.572 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.849 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.849 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { clk control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.s_st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[7] {} } { 0.000ns 0.000ns 1.619ns 0.273ns 2.320ns 0.637ns } { 0.000ns 0.864ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.436 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.712 ns) 3.195 ns control:inst1\|shixu:inst\|fstate.st2 2 REG LCFF_X19_Y8_N23 4 " "Info: 2: + IC(1.619 ns) + CELL(0.712 ns) = 3.195 ns; Loc. = LCFF_X19_Y8_N23; Fanout = 4; REG Node = 'control:inst1\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk control:inst1|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.154 ns) 3.854 ns control:inst1\|shixu:inst\|t2 3 COMB LCCOMB_X19_Y8_N26 2 " "Info: 3: + IC(0.505 ns) + CELL(0.154 ns) = 3.854 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.000 ns) 6.174 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G0 54 " "Info: 4: + IC(2.320 ns) + CELL(0.000 ns) = 6.174 ns; Loc. = CLKCTRL_G0; Fanout = 54; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.436 ns CPU:inst6\|aluBus:inst\|dr2\[1\] 5 REG LCFF_X15_Y14_N25 15 " "Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 7.436 ns; Loc. = LCFF_X15_Y14_N25; Fanout = 15; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 31.58 % ) " "Info: Total cell delay = 2.348 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.088 ns ( 68.42 % ) " "Info: Total interconnect delay = 5.088 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[1] {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.644ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { clk control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.s_st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[7] {} } { 0.000ns 0.000ns 1.619ns 0.273ns 2.320ns 0.637ns } { 0.000ns 0.864ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[1] {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.644ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "19.613 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "19.613 ns" { CPU:inst6|aluBus:inst|dr2[1] {} CPU:inst6|aluBus:inst|Add13~5 {} CPU:inst6|aluBus:inst|Add12~5 {} CPU:inst6|aluBus:inst|Mux6~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~5 {} CPU:inst6|aluBus:inst|Mux0~4DUPLICATE {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|dr1[7] {} } { 0.000ns 0.798ns 0.329ns 0.760ns 0.000ns 0.609ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.250ns 0.000ns 0.536ns 0.000ns 0.257ns 0.206ns 0.202ns 0.230ns } { 0.000ns 0.371ns 0.371ns 0.053ns 2.338ns 0.436ns 1.373ns 0.436ns 1.391ns 0.436ns 1.454ns 0.436ns 1.368ns 0.436ns 1.642ns 0.436ns 1.006ns 0.272ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { clk control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.s_st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[7] {} } { 0.000ns 0.000ns 1.619ns 0.273ns 2.320ns 0.637ns } { 0.000ns 0.864ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[1] {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.644ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_clk register register getData:inst2\|74161:inst1\|f74161:sub\|99 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_clk\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns + Longest register register " "Info: + Longest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X18_Y16_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.228 ns) 0.779 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X18_Y16_N2 1 " "Info: 2: + IC(0.551 ns) + CELL(0.228 ns) = 0.779 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.934 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X18_Y16_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.934 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 41.01 % ) " "Info: Total cell delay = 0.383 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.551 ns ( 58.99 % ) " "Info: Total interconnect delay = 0.551 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.551ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.335 ns - Smallest " "Info: - Smallest clock skew is -0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 5.558 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_clk\" to destination register is 5.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns cdu_clk 1 CLK PIN_A13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.712 ns) 2.670 ns getData:inst2\|74161:inst\|f74161:sub\|9 2 REG LCFF_X18_Y16_N31 8 " "Info: 2: + IC(1.139 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X18_Y16_N31; Fanout = 8; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 2.959 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X18_Y16_N6 1 " "Info: 3: + IC(0.236 ns) + CELL(0.053 ns) = 2.959 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { getData:inst2|74161:inst|f74161:sub|9 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.000 ns) 4.299 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G13 4 " "Info: 4: + IC(1.340 ns) + CELL(0.000 ns) = 4.299 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 5.558 ns getData:inst2\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X18_Y16_N3 3 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 5.558 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 39.62 % ) " "Info: Total cell delay = 2.202 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.356 ns ( 60.38 % ) " "Info: Total interconnect delay = 3.356 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.139ns 0.236ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 5.893 ns - Longest register " "Info: - Longest clock path from clock \"cdu_clk\" to source register is 5.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns cdu_clk 1 CLK PIN_A13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.712 ns) 2.670 ns getData:inst2\|74161:inst\|f74161:sub\|99 2 REG LCFF_X18_Y16_N1 5 " "Info: 2: + IC(1.139 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X18_Y16_N1; Fanout = 5; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.346 ns) 3.294 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X18_Y16_N6 1 " "Info: 3: + IC(0.278 ns) + CELL(0.346 ns) = 3.294 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.000 ns) 4.634 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G13 4 " "Info: 4: + IC(1.340 ns) + CELL(0.000 ns) = 4.634 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 5.893 ns getData:inst2\|74161:inst1\|f74161:sub\|99 5 REG LCFF_X18_Y16_N17 5 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 5.893 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.495 ns ( 42.34 % ) " "Info: Total cell delay = 2.495 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.398 ns ( 57.66 % ) " "Info: Total interconnect delay = 3.398 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.139ns 0.278ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.139ns 0.236ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.139ns 0.278ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.551ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.139ns 0.236ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.139ns 0.278ns 1.340ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_en register register getData:inst2\|74161:inst1\|f74161:sub\|99 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_en\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns + Longest register register " "Info: + Longest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X18_Y16_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.228 ns) 0.779 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X18_Y16_N2 1 " "Info: 2: + IC(0.551 ns) + CELL(0.228 ns) = 0.779 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.934 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X18_Y16_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.934 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 41.01 % ) " "Info: Total cell delay = 0.383 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.551 ns ( 58.99 % ) " "Info: Total interconnect delay = 0.551 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.551ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en destination 4.962 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_en\" to destination register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_en 1 CLK PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.366 ns) 2.363 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X18_Y16_N6 1 " "Info: 2: + IC(1.133 ns) + CELL(0.366 ns) = 2.363 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.000 ns) 3.703 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G13 4 " "Info: 3: + IC(1.340 ns) + CELL(0.000 ns) = 3.703 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 4.962 ns getData:inst2\|74161:inst1\|f74161:sub\|110 4 REG LCFF_X18_Y16_N3 3 " "Info: 4: + IC(0.641 ns) + CELL(0.618 ns) = 4.962 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 37.24 % ) " "Info: Total cell delay = 1.848 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 62.76 % ) " "Info: Total interconnect delay = 3.114 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en source 4.962 ns - Longest register " "Info: - Longest clock path from clock \"cdu_en\" to source register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_en 1 CLK PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.366 ns) 2.363 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X18_Y16_N6 1 " "Info: 2: + IC(1.133 ns) + CELL(0.366 ns) = 2.363 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.000 ns) 3.703 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G13 4 " "Info: 3: + IC(1.340 ns) + CELL(0.000 ns) = 3.703 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 4.962 ns getData:inst2\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X18_Y16_N17 5 " "Info: 4: + IC(0.641 ns) + CELL(0.618 ns) = 4.962 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 37.24 % ) " "Info: Total cell delay = 1.848 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 62.76 % ) " "Info: Total interconnect delay = 3.114 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { getData:inst2|74161:inst1|f74161:sub|99 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.551ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 1.340ns 0.641ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "showClk register register showOut:inst5\|74161:inst4\|f74161:sub\|9 showOut:inst5\|inst3 500.0 MHz Internal " "Info: Clock \"showClk\" Internal fmax is restricted to 500.0 MHz between source register \"showOut:inst5\|74161:inst4\|f74161:sub\|9\" and destination register \"showOut:inst5\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.730 ns + Longest register register " "Info: + Longest register to register delay is 0.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 1 REG LCFF_X10_Y16_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y16_N11; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.225 ns) 0.575 ns showOut:inst5\|inst6 2 COMB LCCOMB_X10_Y16_N8 1 " "Info: 2: + IC(0.350 ns) + CELL(0.225 ns) = 0.575 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 1; COMB Node = 'showOut:inst5\|inst6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 120 256 304 184 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.730 ns showOut:inst5\|inst3 3 REG LCFF_X10_Y16_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.730 ns; Loc. = LCFF_X10_Y16_N9; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.380 ns ( 52.05 % ) " "Info: Total cell delay = 0.380 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.350 ns ( 47.95 % ) " "Info: Total interconnect delay = 0.350 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.730 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"showClk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns showClk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns showClk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns showOut:inst5\|inst3 3 REG LCFF_X10_Y16_N9 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N9; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"showClk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns showClk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns showClk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 3 REG LCFF_X10_Y16_N11 12 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N11; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.730 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { showOut:inst5|inst3 {} } {  } {  } "" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst1\|shixu:inst\|fstate.idle control:inst1\|shixu:inst\|fstate.st1 clk 271 ps " "Info: Found hold time violation between source  pin or register \"control:inst1\|shixu:inst\|fstate.idle\" and destination pin or register \"control:inst1\|shixu:inst\|fstate.st1\" for clock \"clk\" (Hold time is 271 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.634 ns + Largest " "Info: + Largest clock skew is 0.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.101 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.618 ns) 3.101 ns control:inst1\|shixu:inst\|fstate.st1 2 REG LCFF_X19_Y8_N9 6 " "Info: 2: + IC(1.619 ns) + CELL(0.618 ns) = 3.101 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 6; REG Node = 'control:inst1\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { clk control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 47.79 % ) " "Info: Total cell delay = 1.482 ns ( 47.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.619 ns ( 52.21 % ) " "Info: Total interconnect delay = 1.619 ns ( 52.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clk control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 1.619ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.467 ns control:inst1\|shixu:inst\|fstate.idle 3 REG LCFF_X19_Y8_N17 2 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 2; REG Node = 'control:inst1\|shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 60.07 % ) " "Info: Total cell delay = 1.482 ns ( 60.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 39.93 % ) " "Info: Total interconnect delay = 0.985 ns ( 39.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clk control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 1.619ns } { 0.000ns 0.864ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.418 ns - Shortest register register " "Info: - Shortest register to register delay is 0.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst1\|shixu:inst\|fstate.idle 1 REG LCFF_X19_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 2; REG Node = 'control:inst1\|shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 0.263 ns control:inst1\|shixu:inst\|Selector1~0 2 COMB LCCOMB_X19_Y8_N8 1 " "Info: 2: + IC(0.210 ns) + CELL(0.053 ns) = 0.263 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 1; COMB Node = 'control:inst1\|shixu:inst\|Selector1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { control:inst1|shixu:inst|fstate.idle control:inst1|shixu:inst|Selector1~0 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.418 ns control:inst1\|shixu:inst\|fstate.st1 3 REG LCFF_X19_Y8_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.418 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 6; REG Node = 'control:inst1\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:inst1|shixu:inst|Selector1~0 control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 49.76 % ) " "Info: Total cell delay = 0.208 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.210 ns ( 50.24 % ) " "Info: Total interconnect delay = 0.210 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { control:inst1|shixu:inst|fstate.idle control:inst1|shixu:inst|Selector1~0 control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { control:inst1|shixu:inst|fstate.idle {} control:inst1|shixu:inst|Selector1~0 {} control:inst1|shixu:inst|fstate.st1 {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clk control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 1.619ns } { 0.000ns 0.864ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { control:inst1|shixu:inst|fstate.idle control:inst1|shixu:inst|Selector1~0 control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { control:inst1|shixu:inst|fstate.idle {} control:inst1|shixu:inst|Selector1~0 {} control:inst1|shixu:inst|fstate.st1 {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst1\|shixu:inst\|fstate.idle qd clk 3.185 ns register " "Info: tsu for register \"control:inst1\|shixu:inst\|fstate.idle\" (data pin = \"qd\", clock pin = \"clk\") is 3.185 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.562 ns + Longest pin register " "Info: + Longest pin to register delay is 5.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns qd 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'qd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 136 48 216 152 "qd" "" } { 128 216 272 144 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.336 ns) + CELL(0.272 ns) 5.407 ns control:inst1\|shixu:inst\|Selector0~0 2 COMB LCCOMB_X19_Y8_N16 1 " "Info: 2: + IC(4.336 ns) + CELL(0.272 ns) = 5.407 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 1; COMB Node = 'control:inst1\|shixu:inst\|Selector0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { qd control:inst1|shixu:inst|Selector0~0 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.562 ns control:inst1\|shixu:inst\|fstate.idle 3 REG LCFF_X19_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.562 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 2; REG Node = 'control:inst1\|shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:inst1|shixu:inst|Selector0~0 control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 22.04 % ) " "Info: Total cell delay = 1.226 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.336 ns ( 77.96 % ) " "Info: Total interconnect delay = 4.336 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { qd control:inst1|shixu:inst|Selector0~0 control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { qd {} qd~combout {} control:inst1|shixu:inst|Selector0~0 {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 4.336ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.467 ns control:inst1\|shixu:inst\|fstate.idle 3 REG LCFF_X19_Y8_N17 2 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 2; REG Node = 'control:inst1\|shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 60.07 % ) " "Info: Total cell delay = 1.482 ns ( 60.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 39.93 % ) " "Info: Total interconnect delay = 0.985 ns ( 39.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { qd control:inst1|shixu:inst|Selector0~0 control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { qd {} qd~combout {} control:inst1|shixu:inst|Selector0~0 {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 4.336ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl control:inst1|shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst1|shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataBus\[7\] CPU:inst6\|aluBus:inst\|dr2\[1\] 31.253 ns register " "Info: tco from clock \"clk\" to destination pin \"dataBus\[7\]\" through register \"CPU:inst6\|aluBus:inst\|dr2\[1\]\" is 31.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.436 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.712 ns) 3.195 ns control:inst1\|shixu:inst\|fstate.st2 2 REG LCFF_X19_Y8_N23 4 " "Info: 2: + IC(1.619 ns) + CELL(0.712 ns) = 3.195 ns; Loc. = LCFF_X19_Y8_N23; Fanout = 4; REG Node = 'control:inst1\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk control:inst1|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.154 ns) 3.854 ns control:inst1\|shixu:inst\|t2 3 COMB LCCOMB_X19_Y8_N26 2 " "Info: 3: + IC(0.505 ns) + CELL(0.154 ns) = 3.854 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.000 ns) 6.174 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G0 54 " "Info: 4: + IC(2.320 ns) + CELL(0.000 ns) = 6.174 ns; Loc. = CLKCTRL_G0; Fanout = 54; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.436 ns CPU:inst6\|aluBus:inst\|dr2\[1\] 5 REG LCFF_X15_Y14_N25 15 " "Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 7.436 ns; Loc. = LCFF_X15_Y14_N25; Fanout = 15; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 31.58 % ) " "Info: Total cell delay = 2.348 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.088 ns ( 68.42 % ) " "Info: Total interconnect delay = 5.088 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[1] {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.644ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.723 ns + Longest register pin " "Info: + Longest register to pin delay is 23.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr2\[1\] 1 REG LCFF_X15_Y14_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N25; Fanout = 15; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.371 ns) 1.169 ns CPU:inst6\|aluBus:inst\|Add13~5 2 COMB LCCOMB_X17_Y15_N2 4 " "Info: 2: + IC(0.798 ns) + CELL(0.371 ns) = 1.169 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add13~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.371 ns) 1.869 ns CPU:inst6\|aluBus:inst\|Add12~5 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.329 ns) + CELL(0.371 ns) = 1.869 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add12~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.053 ns) 2.682 ns CPU:inst6\|aluBus:inst\|Mux6~2 4 COMB LCCOMB_X15_Y14_N26 4 " "Info: 4: + IC(0.760 ns) + CELL(0.053 ns) = 2.682 ns; Loc. = LCCOMB_X15_Y14_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux6~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.338 ns) 5.020 ns CPU:inst6\|aluBus:inst\|Mux6~1 5 COMB LOOP LCCOMB_X15_Y14_N20 3 " "Info: 5: + IC(0.000 ns) + CELL(2.338 ns) = 5.020 ns; Loc. = LCCOMB_X15_Y14_N20; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 LCCOMB_X15_Y14_N20 " "Info: Loc. = LCCOMB_X15_Y14_N20; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 LCCOMB_X15_Y14_N16 " "Info: Loc. = LCCOMB_X15_Y14_N16; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 LCCOMB_X14_Y15_N18 " "Info: Loc. = LCCOMB_X14_Y15_N18; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.436 ns) 6.065 ns CPU:inst6\|aluBus:inst\|Add3~6 6 COMB LCCOMB_X14_Y15_N18 3 " "Info: 6: + IC(0.609 ns) + CELL(0.436 ns) = 6.065 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.373 ns) 7.438 ns CPU:inst6\|aluBus:inst\|Mux5~1 7 COMB LOOP LCCOMB_X14_Y15_N8 3 " "Info: 7: + IC(0.000 ns) + CELL(1.373 ns) = 7.438 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 LCCOMB_X14_Y15_N8 " "Info: Loc. = LCCOMB_X14_Y15_N8; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 LCCOMB_X15_Y15_N4 " "Info: Loc. = LCCOMB_X15_Y15_N4; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 LCCOMB_X14_Y15_N20 " "Info: Loc. = LCCOMB_X14_Y15_N20; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 8.127 ns CPU:inst6\|aluBus:inst\|Add3~10 8 COMB LCCOMB_X14_Y15_N20 3 " "Info: 8: + IC(0.253 ns) + CELL(0.436 ns) = 8.127 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.391 ns) 9.518 ns CPU:inst6\|aluBus:inst\|Mux4~1 9 COMB LOOP LCCOMB_X14_Y15_N14 3 " "Info: 9: + IC(0.000 ns) + CELL(1.391 ns) = 9.518 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 LCCOMB_X14_Y15_N14 " "Info: Loc. = LCCOMB_X14_Y15_N14; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 LCCOMB_X15_Y15_N0 " "Info: Loc. = LCCOMB_X15_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 LCCOMB_X14_Y15_N22 " "Info: Loc. = LCCOMB_X14_Y15_N22; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.436 ns) 10.214 ns CPU:inst6\|aluBus:inst\|Add3~14 10 COMB LCCOMB_X14_Y15_N22 3 " "Info: 10: + IC(0.260 ns) + CELL(0.436 ns) = 10.214 ns; Loc. = LCCOMB_X14_Y15_N22; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.454 ns) 11.668 ns CPU:inst6\|aluBus:inst\|Mux3~1 11 COMB LOOP LCCOMB_X14_Y15_N6 3 " "Info: 11: + IC(0.000 ns) + CELL(1.454 ns) = 11.668 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 LCCOMB_X14_Y15_N6 " "Info: Loc. = LCCOMB_X14_Y15_N6; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 LCCOMB_X18_Y15_N16 " "Info: Loc. = LCCOMB_X18_Y15_N16; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 LCCOMB_X14_Y15_N24 " "Info: Loc. = LCCOMB_X14_Y15_N24; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 12.357 ns CPU:inst6\|aluBus:inst\|Add3~18 12 COMB LCCOMB_X14_Y15_N24 3 " "Info: 12: + IC(0.253 ns) + CELL(0.436 ns) = 12.357 ns; Loc. = LCCOMB_X14_Y15_N24; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.368 ns) 13.725 ns CPU:inst6\|aluBus:inst\|Mux2~1 13 COMB LOOP LCCOMB_X14_Y15_N0 3 " "Info: 13: + IC(0.000 ns) + CELL(1.368 ns) = 13.725 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 LCCOMB_X14_Y15_N0 " "Info: Loc. = LCCOMB_X14_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 LCCOMB_X13_Y15_N0 " "Info: Loc. = LCCOMB_X13_Y15_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 LCCOMB_X14_Y15_N26 " "Info: Loc. = LCCOMB_X14_Y15_N26; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.436 ns) 14.411 ns CPU:inst6\|aluBus:inst\|Add3~22 14 COMB LCCOMB_X14_Y15_N26 4 " "Info: 14: + IC(0.250 ns) + CELL(0.436 ns) = 14.411 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.642 ns) 16.053 ns CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE 15 COMB LOOP LCCOMB_X11_Y15_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(1.642 ns) = 16.053 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 LCCOMB_X11_Y15_N16 " "Info: Loc. = LCCOMB_X11_Y15_N16; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 LCCOMB_X14_Y15_N28 " "Info: Loc. = LCCOMB_X14_Y15_N28; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE LCCOMB_X11_Y15_N2 " "Info: Loc. = LCCOMB_X11_Y15_N2; Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.436 ns) 17.025 ns CPU:inst6\|aluBus:inst\|Add3~26 16 COMB LCCOMB_X14_Y15_N28 2 " "Info: 16: + IC(0.536 ns) + CELL(0.436 ns) = 17.025 ns; Loc. = LCCOMB_X14_Y15_N28; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 18.031 ns CPU:inst6\|aluBus:inst\|Mux0~5 17 COMB LOOP LCCOMB_X15_Y16_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(1.006 ns) = 18.031 ns; Loc. = LCCOMB_X15_Y16_N16; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~5'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 LCCOMB_X15_Y16_N16 " "Info: Loc. = LCCOMB_X15_Y16_N16; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 LCCOMB_X14_Y15_N30 " "Info: Loc. = LCCOMB_X14_Y15_N30; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 LCCOMB_X15_Y16_N12 " "Info: Loc. = LCCOMB_X15_Y16_N12; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.272 ns) 18.560 ns CPU:inst6\|aluBus:inst\|Mux0~4DUPLICATE 18 COMB LCCOMB_X15_Y16_N14 1 " "Info: 18: + IC(0.257 ns) + CELL(0.272 ns) = 18.560 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux0~4DUPLICATE'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 18.819 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 19 COMB LCCOMB_X15_Y16_N30 1 " "Info: 19: + IC(0.206 ns) + CELL(0.053 ns) = 18.819 ns; Loc. = LCCOMB_X15_Y16_N30; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 19.074 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 20 COMB LCCOMB_X15_Y16_N8 4 " "Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 19.074 ns; Loc. = LCCOMB_X15_Y16_N8; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.154 ns) 20.327 ns CPU:inst6\|aluBus:inst\|d\[7\]~46 21 COMB LCCOMB_X10_Y15_N8 1 " "Info: 21: + IC(1.099 ns) + CELL(0.154 ns) = 20.327 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|d\[7\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(1.932 ns) 23.723 ns dataBus\[7\] 22 PIN PIN_H12 0 " "Info: 22: + IC(1.464 ns) + CELL(1.932 ns) = 23.723 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'dataBus\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.447 ns ( 69.33 % ) " "Info: Total cell delay = 16.447 ns ( 69.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.276 ns ( 30.67 % ) " "Info: Total interconnect delay = 7.276 ns ( 30.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "23.723 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "23.723 ns" { CPU:inst6|aluBus:inst|dr2[1] {} CPU:inst6|aluBus:inst|Add13~5 {} CPU:inst6|aluBus:inst|Add12~5 {} CPU:inst6|aluBus:inst|Mux6~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~5 {} CPU:inst6|aluBus:inst|Mux0~4DUPLICATE {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|d[7]~46 {} dataBus[7] {} } { 0.000ns 0.798ns 0.329ns 0.760ns 0.000ns 0.609ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.250ns 0.000ns 0.536ns 0.000ns 0.257ns 0.206ns 0.202ns 1.099ns 1.464ns } { 0.000ns 0.371ns 0.371ns 0.053ns 2.338ns 0.436ns 1.373ns 0.436ns 1.391ns 0.436ns 1.454ns 0.436ns 1.368ns 0.436ns 1.642ns 0.436ns 1.006ns 0.272ns 0.053ns 0.053ns 0.154ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[1] {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.644ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "23.723 ns" { CPU:inst6|aluBus:inst|dr2[1] CPU:inst6|aluBus:inst|Add13~5 CPU:inst6|aluBus:inst|Add12~5 CPU:inst6|aluBus:inst|Mux6~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~5 CPU:inst6|aluBus:inst|Mux0~4DUPLICATE CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "23.723 ns" { CPU:inst6|aluBus:inst|dr2[1] {} CPU:inst6|aluBus:inst|Add13~5 {} CPU:inst6|aluBus:inst|Add12~5 {} CPU:inst6|aluBus:inst|Mux6~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~5 {} CPU:inst6|aluBus:inst|Mux0~4DUPLICATE {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|d[7]~46 {} dataBus[7] {} } { 0.000ns 0.798ns 0.329ns 0.760ns 0.000ns 0.609ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.250ns 0.000ns 0.536ns 0.000ns 0.257ns 0.206ns 0.202ns 1.099ns 1.464ns } { 0.000ns 0.371ns 0.371ns 0.053ns 2.338ns 0.436ns 1.373ns 0.436ns 1.391ns 0.436ns 1.454ns 0.436ns 1.368ns 0.436ns 1.642ns 0.436ns 1.006ns 0.272ns 0.053ns 0.053ns 0.154ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dataBus\[2\] q_e 11.529 ns Longest " "Info: Longest tpd from source pin \"dataBus\[2\]\" to destination pin \"q_e\" is 11.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[2\] 1 PIN PIN_C16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C16; Fanout = 1; PIN Node = 'dataBus\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns d\[2\] 2 COMB IOC_X14_Y27_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = IOC_X14_Y27_N2; Fanout = 4; COMB Node = 'd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { dataBus[2] d[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(0.378 ns) 5.570 ns showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~24 3 COMB LCCOMB_X10_Y16_N4 1 " "Info: 3: + IC(4.335 ns) + CELL(0.378 ns) = 5.570 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 1; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { d[2] showOut:inst5|mux4_6_1:inst2|dout[2]~24 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.225 ns) 6.472 ns showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~25 4 COMB LCCOMB_X18_Y16_N12 7 " "Info: 4: + IC(0.677 ns) + CELL(0.225 ns) = 6.472 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 7; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { showOut:inst5|mux4_6_1:inst2|dout[2]~24 showOut:inst5|mux4_6_1:inst2|dout[2]~25 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.346 ns) 7.791 ns showOut:inst5\|getHex:inst7\|Mux4~0 5 COMB LCCOMB_X27_Y16_N10 1 " "Info: 5: + IC(0.973 ns) + CELL(0.346 ns) = 7.791 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 1; COMB Node = 'showOut:inst5\|getHex:inst7\|Mux4~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { showOut:inst5|mux4_6_1:inst2|dout[2]~25 showOut:inst5|getHex:inst7|Mux4~0 } "NODE_NAME" } } { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(1.982 ns) 11.529 ns q_e 6 PIN PIN_AB7 0 " "Info: 6: + IC(1.756 ns) + CELL(1.982 ns) = 11.529 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'q_e'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { showOut:inst5|getHex:inst7|Mux4~0 q_e } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 96 872 1048 112 "q_e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.788 ns ( 32.86 % ) " "Info: Total cell delay = 3.788 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.741 ns ( 67.14 % ) " "Info: Total interconnect delay = 7.741 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.529 ns" { dataBus[2] d[2] showOut:inst5|mux4_6_1:inst2|dout[2]~24 showOut:inst5|mux4_6_1:inst2|dout[2]~25 showOut:inst5|getHex:inst7|Mux4~0 q_e } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.529 ns" { dataBus[2] {} d[2] {} showOut:inst5|mux4_6_1:inst2|dout[2]~24 {} showOut:inst5|mux4_6_1:inst2|dout[2]~25 {} showOut:inst5|getHex:inst7|Mux4~0 {} q_e {} } { 0.000ns 0.000ns 4.335ns 0.677ns 0.973ns 1.756ns } { 0.000ns 0.857ns 0.378ns 0.225ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5 dataBus\[5\] clk 2.526 ns memory " "Info: th for memory \"CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5\" (data pin = \"dataBus\[5\]\", clock pin = \"clk\") is 2.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.313 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.712 ns) 3.195 ns control:inst1\|shixu:inst\|fstate.st2 2 REG LCFF_X19_Y8_N23 4 " "Info: 2: + IC(1.619 ns) + CELL(0.712 ns) = 3.195 ns; Loc. = LCFF_X19_Y8_N23; Fanout = 4; REG Node = 'control:inst1\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk control:inst1|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.154 ns) 3.854 ns control:inst1\|shixu:inst\|t2 3 COMB LCCOMB_X19_Y8_N26 2 " "Info: 3: + IC(0.505 ns) + CELL(0.154 ns) = 3.854 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.000 ns) 6.174 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G0 54 " "Info: 4: + IC(2.320 ns) + CELL(0.000 ns) = 6.174 ns; Loc. = CLKCTRL_G0; Fanout = 54; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 7.313 ns CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5 5 MEM M4K_X8_Y16 1 " "Info: 5: + IC(0.658 ns) + CELL(0.481 ns) = 7.313 ns; Loc. = M4K_X8_Y16; Fanout = 1; MEM Node = 'CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 30.23 % ) " "Info: Total cell delay = 2.211 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 69.77 % ) " "Info: Total interconnect delay = 5.102 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.658ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.990 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[5\] 1 PIN PIN_J21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J21; Fanout = 1; PIN Node = 'dataBus\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns d\[5\] 2 COMB IOC_X0_Y19_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X0_Y19_N0; Fanout = 5; COMB Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { dataBus[5] d[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.074 ns) + CELL(0.096 ns) 4.990 ns CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M4K_X8_Y16 1 " "Info: 3: + IC(4.074 ns) + CELL(0.096 ns) = 4.990 ns; Loc. = M4K_X8_Y16; Fanout = 1; MEM Node = 'CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { d[5] CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 18.36 % ) " "Info: Total cell delay = 0.916 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 81.64 % ) " "Info: Total interconnect delay = 4.074 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { dataBus[5] d[5] CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { dataBus[5] {} d[5] {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.074ns } { 0.000ns 0.820ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk control:inst1|shixu:inst|fstate.st2 control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} control:inst1|shixu:inst|fstate.st2 {} control:inst1|shixu:inst|t2 {} control:inst1|shixu:inst|t2~clkctrl {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.619ns 0.505ns 2.320ns 0.658ns } { 0.000ns 0.864ns 0.712ns 0.154ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { dataBus[5] d[5] CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { dataBus[5] {} d[5] {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.074ns } { 0.000ns 0.820ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 31 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 13:58:25 2021 " "Info: Processing ended: Tue Mar 30 13:58:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
