Frontend-Node:  =======================================================================
                FPBA has been activated in order to calculate connectivity information.
                =======================================================================

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Sun Sun Apr 13 10:34:20 2025
started: parallelization control
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

=================================================================================
 - hardware info
   + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
   + sockets                     : 1
   + cores per socket            : 6
   + hyperthreading              : on
   + ht-units                    : 2
   + max cpuid level             : 32
   + max cpuid ext. level        : 8
   + numa nodes                  : 1
   + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
max id per cpu: 32
SMT mask: 1
Core mask: 1e
Package mask: ffffffe0
set results:
  - packages: 1
  - cores: 6
  - smts: 2
generate core map, new implementation
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
packages: 1
cores   : 6
ht units: 2
 - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
 - desired group         : 0
 - num cores available   : 12
 - active core list from affinity: 
   + num accessible procs          : 12
   + num logical procs             : 12
   + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
   + sockets ids in                : 0
   + core list                  (1): 0,2,4,6,8,10
 - active cores          : 0,2,4,6,8,10
 - hyperthreading        : on
 - allowed core ids      : 0,2,4,6,8,10
 - allowed core ids (aff): 101010 101010 
 - used mask (string)    : 101010 101010 
=================================================================================

============================================================================
Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
Workflow: QQ-Facets
Operation: [acis, fpba, bg]
Architecture: Windows, ID: AMD64
System Windows-64bit
Using processor group 0/1
Matrix calculation information:
# of Nodes: 0
Concurrency: 0
Start ID: 0
Node ID: 0
HEX Mesh information:
Hex mesh: global: [hxr o(0 | 0 | 0) s(105 | 145 | 27) np (no TSTs): 411075] 
============================================================================

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Sun Sun Apr 13 10:34:20 2025
started: processing CAD model
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

========================================================================
Processing CAD model (for field results)
	[Improved internal geometry representation]
	[Accuracy improvement for long shapes in inhomogeneous mesh regions]
Version: 2024.1 Release from 2023-10-16 (change 1181985)
PBA version 0
Sub-Workflow: Facets-QQ-GEX
Workflow updated: -
Sun Sun Apr 13 10:34:20 2025
========================================================================

===========================================
Finished CAD processing (for field results)
===========================================

<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
Sun Sun Apr 13 10:34:21 2025
Resource usage for processing CAD model:
	Runtime                 00:00:01.00498
	Peak Memory Usage:              123 MB
<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Sun Sun Apr 13 10:34:21 2025
started: processing CAD model
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

========================================================================
Processing CAD model
	[Improved internal geometry representation]
	[Accuracy improvement for long shapes in inhomogeneous mesh regions]
Version: 2024.1 Release from 2023-10-16 (change 1181985)
PBA version 0
Sub-Workflow: Facets-QQ-GEX
Workflow updated: -
Sun Sun Apr 13 10:34:21 2025
========================================================================

---------------------------------------------
Used point accuracy enhancement value: 0.00%.
---------------------------------------------

=============================================================================
Mesh statistics:
-----------------------------------------------------------------------------
Minimum edge length (x): 0.254 @ mesh line 54 (x)
Maximum edge length (x): 5.34 @ mesh line 102 (x)
Minimum face area (x): 0.0869 @ mesh lines 111 | 13 (y | z)
Maximum face area (x): 29.2 @ mesh lines 1 | 25 (y | z)
Minimum edge length (y): 0.319 @ mesh line 111 (y)
Maximum edge length (y): 5.68 @ mesh line 1 (y)
Minimum face area (y): 0.0692 @ mesh lines 13 | 54 (z | x)
Maximum face area (y): 27.4 @ mesh lines 25 | 102 (z | x)
Minimum edge length (z): 0.272 @ mesh line 13 (z)
Maximum edge length (z): 5.14 @ mesh line 25 (z)
Minimum face area (z): 0.081 @ mesh lines 54 | 111 (x | y)
Maximum face area (z): 30.3 @ mesh lines 102 | 1 (x | y)
Maximum mesh face aspect ratio (x): 20.8 : 1.0  @ mesh lines 1 | 13 (y | z)
Maximum mesh face aspect ratio (y): 20.2 : 1.0  @ mesh lines 25 | 54 (z | x)
Maximum mesh face aspect ratio (z): 22.4 : 1.0  @ mesh lines 54 | 1 (x | y)
=============================================================================

============================================================================
Available resources to store TST cells: 2147072572 (522306.77% of mesh size)
============================================================================

------------------------------------------------------------------------------------------------
Geometry processing log
	PEC background is represented by CAD geometry: false
	Background shape: added
	Multithread portion: 100.00
	Number of CAD shapes: 9
	Number of lumps: 1900
------------------------------------------------------------------------------------------------
=========================================
== CST Matrix Calculation Priority Log ==
=========================================
Priorities are sorted in ascending order beginning with the lowest priority
 
Group | Shape-ID | ShapeName | Material | User-priority | 2D/3D-Geometry | Material-attributes | Shape-attributes | Feature-ID | Schemetype
1 | 1912 | </cst/Boundaries/> Low^X | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
1 | 1913 | </cst/Boundaries/> Low^Y | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
1 | 1914 | </cst/Boundaries/> Low^Z | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
1 | 1915 | </cst/Boundaries/> Up^X | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
1 | 1916 | </cst/Boundaries/> Up^Y | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
1 | 1917 | </cst/Boundaries/> Up^Z | $NFSMaterial$ | n/a | no | normal.vacuum. | boundary. | n/a | FIT_TD
2 | 1910 | </cst/Ports/> 1^t0 | Antena_0(PCB1)/Copper | n/a | no | pec.rho.surface-impedance. | edge-element.wire. | n/a | FIT_TD
2 | 1911 | </cst/Ports/> 1^t1 | Antena_0(PCB1)/Copper | n/a | no | pec.rho.surface-impedance. | edge-element.wire. | n/a | FIT_TD
3 | 7 | Antena_0(PCB1)/Substrates:01_SOLDER_MASK_TOP | Antena_0(PCB1)/FR4 | n/a | yes | dispersive-mue.normal.rho. | solid. | n/a | FIT_TD
3 | 8 | Antena_0(PCB1)/Substrates:03_DIELECTRIC_1 | Antena_0(PCB1)/FR4 | n/a | yes | dispersive-mue.normal.rho. | solid. | n/a | FIT_TD
3 | 9 | Antena_0(PCB1)/Substrates:05_SOLDER_MASK_BOTTOM | Antena_0(PCB1)/FR4 | n/a | yes | dispersive-mue.normal.rho. | solid. | n/a | FIT_TD
4 | 1 | Antena_0(PCB1)/Nets/NONE:02_TOP_LAYER | Antena_0(PCB1)/Copper | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 2 | Antena_0(PCB1)/Nets/NONE:04_BOTTOM_LAYER | Antena_0(PCB1)/Copper | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 3 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 10 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 2) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 11 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 3) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 12 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 4) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 13 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 5) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 14 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 6) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 15 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 7) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 16 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 8) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 17 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 9) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 18 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 10) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 19 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 11) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 20 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 12) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 21 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 13) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 22 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 14) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 23 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 15) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 24 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 16) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 25 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 17) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 26 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 18) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 27 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 19) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 28 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 20) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 29 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 21) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 30 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 22) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 31 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 23) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 32 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 24) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 33 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 25) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 34 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 26) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 35 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 27) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 36 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 28) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 37 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 29) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 38 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 30) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 39 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 31) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 40 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 32) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 41 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 33) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 42 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 34) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 43 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 35) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 44 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 36) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 45 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 37) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 46 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 38) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 47 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 39) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 48 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 40) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 49 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 41) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 50 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 42) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 51 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 43) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 52 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 44) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 53 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 45) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 54 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 46) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 55 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 47) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 56 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 48) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 57 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 49) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 58 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 50) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 59 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 51) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 60 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 52) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 61 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 53) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 62 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 54) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 63 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 55) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 64 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 56) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 65 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 57) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 66 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 58) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 67 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 59) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 68 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 60) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 69 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 61) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 70 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 62) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 71 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 63) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 72 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 64) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 73 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 65) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 74 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 66) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 75 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 67) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 76 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 68) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 77 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 69) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 78 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 70) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 79 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 71) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 80 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 72) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 81 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 73) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 82 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 74) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 83 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 75) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 84 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 76) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 85 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 77) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 86 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 78) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 87 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 79) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 88 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 80) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 89 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 81) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 90 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 82) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 91 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 83) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 92 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 84) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 93 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 85) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 94 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 86) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 95 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 87) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 96 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 88) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 97 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 89) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 98 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 90) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 99 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 91) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 100 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 92) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 101 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 93) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 102 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 94) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 103 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 95) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 104 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 96) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 105 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 97) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 106 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 98) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 107 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 99) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 108 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 100) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 109 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 101) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 110 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 102) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 111 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 103) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 112 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 104) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 113 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 105) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 114 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 106) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 115 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 107) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 116 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 108) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 117 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 109) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 118 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 110) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 119 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 111) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 120 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 112) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 121 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 113) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 122 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 114) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 123 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 115) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 124 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 116) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 125 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 117) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 126 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 118) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 127 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 119) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 128 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 120) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 129 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 121) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 130 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 122) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 131 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 123) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 132 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 124) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 133 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 125) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 134 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 126) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 135 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 127) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 136 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 128) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 137 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 129) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 138 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 130) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 139 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 131) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 140 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 132) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 141 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 133) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 142 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 134) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 143 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 135) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 144 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 136) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 145 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 137) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 146 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 138) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 147 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 139) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 148 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 140) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 149 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 141) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 150 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 142) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 151 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 143) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 152 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 144) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 153 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 145) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 154 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 146) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 155 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 147) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 156 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 148) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 157 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 149) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 158 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 150) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 159 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 151) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 160 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 152) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 161 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 153) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 162 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 154) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 163 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 155) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 164 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 156) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 165 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 157) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 166 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 158) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 167 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 159) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 168 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 160) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 169 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 161) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 170 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 162) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 171 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 163) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 172 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 164) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 173 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 165) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 174 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 166) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 175 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 167) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 176 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 168) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 177 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 169) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 178 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 170) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 179 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 171) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 180 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 172) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 181 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 173) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 182 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 174) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 183 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 175) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 184 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 176) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 185 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 177) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 186 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 178) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 187 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 179) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 188 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 180) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 189 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 181) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 190 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 182) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 191 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 183) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 192 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 184) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 193 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 185) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 194 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 186) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 195 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 187) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 196 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 188) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 197 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 189) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 198 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 190) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 199 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 191) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 200 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 192) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 201 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 193) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 202 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 194) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 203 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 195) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 204 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 196) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 205 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 197) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 206 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 198) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 207 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 199) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 208 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 200) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 209 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 201) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 210 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 202) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 211 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 203) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 212 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 204) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 213 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 205) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 214 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 206) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 215 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 207) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 216 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 208) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 217 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 209) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 218 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 210) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 219 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 211) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 220 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 212) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 221 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 213) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 222 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 214) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 223 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 215) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 224 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 216) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 225 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 217) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 226 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 218) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 227 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 219) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 228 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 220) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 229 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 221) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 230 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 222) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 231 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 223) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 232 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 224) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 233 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 225) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 234 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 226) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 235 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 227) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 236 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 228) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 237 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 229) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 238 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 230) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 239 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 231) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 240 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 232) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 241 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 233) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 242 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 234) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 243 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 235) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 244 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 236) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 245 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 237) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 246 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 238) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 247 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 239) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 248 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 240) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 249 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 241) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 250 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 242) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 251 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 243) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 252 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 244) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 253 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 245) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 254 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 246) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 255 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 247) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 256 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 248) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 257 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 249) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 258 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 250) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 259 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 251) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 260 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 252) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 261 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 253) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 262 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 254) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 263 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 255) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 264 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 256) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 265 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 257) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 266 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 258) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 267 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 259) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 268 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 260) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 269 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 261) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 270 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 262) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 271 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 263) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 272 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 264) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 273 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 265) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 274 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 266) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 275 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 267) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 276 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 268) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 277 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 269) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 278 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 270) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 279 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 271) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 280 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 272) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 281 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 273) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 282 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 274) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 283 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 275) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 284 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 276) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 285 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 277) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 286 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 278) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 287 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 279) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 288 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 280) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 289 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 281) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 290 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 282) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 291 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 283) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 292 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 284) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 293 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 285) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 294 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 286) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 295 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 287) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 296 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 288) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 297 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 289) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 298 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 290) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 299 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 291) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 300 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 292) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 301 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 293) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 302 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 294) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 303 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 295) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 304 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 296) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 305 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 297) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 306 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 298) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 307 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 299) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 308 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 300) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 309 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 301) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 310 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 302) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 311 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 303) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 312 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 304) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 313 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 305) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 314 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 306) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 315 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 307) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 316 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 308) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 317 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 309) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 318 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 310) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 319 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 311) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 320 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 312) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 321 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 313) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 322 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 314) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 323 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 315) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 324 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 316) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 325 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 317) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 326 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 318) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 327 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 319) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 328 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 320) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 329 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 321) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 330 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 322) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 331 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 323) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 332 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 324) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 333 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 325) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 334 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 326) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 335 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 327) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 336 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 328) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 337 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 329) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 338 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 330) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 339 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 331) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 340 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 332) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 341 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 333) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 342 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 334) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 343 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 335) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 344 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 336) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 345 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 337) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 346 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 338) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 347 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 339) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 348 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 340) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 349 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 341) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 350 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 342) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 351 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 343) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 352 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 344) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 353 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 345) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 354 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 346) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 355 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 347) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 356 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 348) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 357 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 349) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 358 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 350) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 359 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 351) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 360 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 352) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 361 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 353) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 362 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 354) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 363 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 355) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 364 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 356) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 365 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 357) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 366 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 358) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 367 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 359) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 368 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 360) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 369 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 361) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 370 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 362) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 371 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 363) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 372 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 364) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 373 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 365) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 374 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 366) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 375 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 367) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 376 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 368) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 377 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 369) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 378 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 370) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 379 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 371) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 380 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 372) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 381 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 373) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 382 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 374) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 383 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 375) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 384 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 376) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 385 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 377) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 386 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 378) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 387 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 379) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 388 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 380) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 389 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 381) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 390 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 382) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 391 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 383) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 392 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 384) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 393 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 385) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 394 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 386) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 395 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 387) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 396 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 388) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 397 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 389) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 398 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 390) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 399 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 391) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 400 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 392) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 401 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 393) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 402 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 394) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 403 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 395) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 404 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 396) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 405 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 397) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 406 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 398) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 407 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 399) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 408 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 400) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 409 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 401) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 410 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 402) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 411 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 403) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 412 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 404) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 413 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 405) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 414 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 406) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 415 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 407) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 416 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 408) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 417 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 409) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 418 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 410) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 419 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 411) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 420 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 412) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 421 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 413) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 422 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 414) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 423 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 415) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 424 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 416) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 425 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 417) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 426 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 418) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 427 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 419) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 428 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 420) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 429 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 421) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 430 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 422) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 431 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 423) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 432 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 424) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 433 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 425) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 434 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 426) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 435 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 427) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 436 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 428) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 437 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 429) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 438 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 430) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 439 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 431) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 440 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 432) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 441 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 433) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 442 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 434) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 443 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 435) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 444 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 436) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 445 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 437) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 446 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 438) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 447 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 439) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 448 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 440) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 449 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 441) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 450 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 442) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 451 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 443) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 452 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 444) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 453 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 445) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 454 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 446) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 455 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 447) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 456 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 448) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 457 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 449) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 458 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 450) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 459 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 451) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 460 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 452) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 461 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 453) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 462 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 454) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 463 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 455) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 464 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 456) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 465 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 457) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 466 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 458) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 467 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 459) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 468 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 460) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 469 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 461) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 470 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 462) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 471 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 463) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 472 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 464) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 473 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 465) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 474 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 466) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 475 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 467) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 476 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 468) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 477 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 469) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 478 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 470) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 479 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 471) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 480 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 472) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 481 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 473) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 482 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 474) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 483 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 475) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 484 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 476) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 485 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 477) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 486 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 478) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 487 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 479) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 488 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 480) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 489 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 481) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 490 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 482) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 491 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 483) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 492 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 484) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 493 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 485) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 494 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 486) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 495 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 487) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 496 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 488) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 497 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 489) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 498 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 490) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 499 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 491) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 500 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 492) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 501 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 493) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 502 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 494) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 503 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 495) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 504 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 496) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 505 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 497) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 506 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 498) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 507 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 499) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 508 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 500) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 509 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 501) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 510 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 502) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 511 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 503) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 512 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 504) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 513 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 505) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 514 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 506) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 515 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 507) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 516 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 508) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 517 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 509) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 518 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 510) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 519 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 511) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 520 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 512) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 521 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 513) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 522 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 514) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 523 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 515) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 524 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 516) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 525 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 517) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 526 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 518) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 527 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 519) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 528 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 520) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 529 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 521) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 530 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 522) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 531 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 523) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 532 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 524) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 533 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 525) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 534 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 526) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 535 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 527) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 536 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 528) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 537 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 529) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 538 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 530) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 539 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 531) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 540 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 532) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 541 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 533) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 542 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 534) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 543 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 535) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 544 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 536) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 545 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 537) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 546 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 538) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 547 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 539) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 548 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 540) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 549 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 541) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 550 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 542) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 551 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 543) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 552 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 544) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 553 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 545) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 554 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 546) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 555 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 547) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 556 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 548) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 557 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 549) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 558 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 550) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 559 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 551) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 560 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 552) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 561 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 553) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 562 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 554) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 563 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 555) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 564 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 556) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 565 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 557) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 566 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 558) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 567 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 559) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 568 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 560) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 569 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 561) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 570 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 562) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 571 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 563) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 572 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 564) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 573 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 565) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 574 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 566) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 575 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 567) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 576 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 568) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 577 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 569) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 578 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 570) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 579 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 571) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 580 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 572) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 581 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 573) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 582 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 574) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 583 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 575) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 584 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 576) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 585 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 577) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 586 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 578) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 587 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 579) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 588 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 580) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 589 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 581) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 590 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 582) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 591 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 583) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 592 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 584) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 593 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 585) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 594 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 586) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 595 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 587) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 596 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 588) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 597 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 589) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 598 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 590) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 599 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 591) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 600 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 592) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 601 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 593) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 602 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 594) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 603 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 595) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 604 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 596) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 605 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 597) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 606 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 598) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 607 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 599) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 608 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 600) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 609 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 601) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 610 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 602) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 611 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 603) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 612 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 604) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 613 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 605) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 614 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 606) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 615 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 607) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 616 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 608) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 617 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 609) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 618 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 610) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 619 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 611) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 620 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 612) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 621 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 613) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 622 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 614) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 623 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 615) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 624 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 616) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 625 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 617) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 626 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 618) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 627 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 619) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 628 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 620) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 629 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 621) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 630 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 622) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 631 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 623) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 632 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 624) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 633 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 625) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 634 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 626) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 635 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 627) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 636 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 628) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 637 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 629) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 638 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 630) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 639 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 631) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 640 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 632) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 641 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 633) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 642 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 634) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 643 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 635) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 644 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 636) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 645 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 637) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 646 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 638) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 647 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 639) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 648 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 640) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 649 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 641) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 650 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 642) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 651 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 643) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 652 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 644) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 653 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 645) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 654 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 646) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 655 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 647) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 656 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 648) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 657 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 649) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 658 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 650) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 659 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 651) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 660 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 652) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 661 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 653) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 662 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 654) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 663 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 655) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 664 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 656) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 665 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 657) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 666 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 658) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 667 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 659) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 668 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 660) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 669 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 661) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 670 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 662) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 671 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 663) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 672 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 664) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 673 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 665) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 674 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 666) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 675 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 667) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 676 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 668) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 677 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 669) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 678 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 670) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 679 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 671) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 680 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 672) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 681 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 673) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 682 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 674) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 683 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 675) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 684 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 676) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 685 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 677) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 686 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 678) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 687 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 679) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 688 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 680) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 689 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 681) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 690 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 682) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 691 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 683) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 692 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 684) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 693 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 685) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 694 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 686) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 695 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 687) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 696 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 688) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 697 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 689) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 698 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 690) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 699 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 691) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 700 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 692) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 701 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 693) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 702 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 694) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 703 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 695) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 704 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 696) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 705 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 697) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 706 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 698) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 707 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 699) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 708 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 700) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 709 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 701) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 710 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 702) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 711 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 703) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 712 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 704) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 713 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 705) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 714 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 706) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 715 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 707) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 716 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 708) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 717 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 709) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 718 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 710) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 719 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 711) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 720 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 712) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 721 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 713) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 722 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 714) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 723 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 715) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 724 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 716) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 725 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 717) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 726 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 718) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 727 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 719) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 728 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 720) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 729 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 721) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 730 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 722) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 731 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 723) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 732 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 724) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 733 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 725) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 734 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 726) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 735 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 727) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 736 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 728) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 737 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 729) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 738 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 730) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 739 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 731) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 740 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 732) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 741 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 733) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 742 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 734) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 743 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 735) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 744 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 736) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 745 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 737) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 746 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 738) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 747 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 739) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 748 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 740) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 749 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 741) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 750 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 742) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 751 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 743) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 752 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 744) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 753 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 745) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 754 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 746) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 755 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 747) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 756 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 748) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 757 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 749) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 758 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 750) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 759 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 751) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 760 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 752) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 761 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 753) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 762 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 754) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 763 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 755) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 764 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 756) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 765 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 757) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 766 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 758) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 767 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 759) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 768 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 760) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 769 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 761) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 770 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 762) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 771 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 763) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 772 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 764) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 773 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 765) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 774 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 766) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 775 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 767) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 776 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 768) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 777 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 769) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 778 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 770) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 779 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 771) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 780 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 772) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 781 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 773) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 782 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 774) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 783 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 775) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 784 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 776) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 785 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 777) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 786 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 778) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 787 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 779) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 788 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 780) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 789 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 781) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 790 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 782) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 791 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 783) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 792 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 784) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 793 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 785) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 794 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 786) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 795 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 787) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 796 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 788) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 797 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 789) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 798 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 790) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 799 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 791) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 800 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 792) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 801 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 793) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 802 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 794) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 803 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 795) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 804 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 796) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 805 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 797) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 806 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 798) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 807 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 799) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 808 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 800) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 809 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 801) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 810 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 802) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 811 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 803) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 812 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 804) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 813 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 805) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 814 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 806) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 815 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 807) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 816 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 808) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 817 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 809) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 818 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 810) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 819 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 811) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 820 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 812) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 821 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 813) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 822 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 814) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 823 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 815) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 824 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 816) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 825 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 817) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 826 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 818) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 827 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 819) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 828 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 820) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 829 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 821) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 830 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 822) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 831 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 823) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 832 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 824) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 833 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 825) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 834 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 826) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 835 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 827) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 836 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 828) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 837 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 829) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 838 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 830) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 839 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 831) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 840 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 832) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 841 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 833) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 842 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 834) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 843 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 835) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 844 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 836) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 845 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 837) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 846 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 838) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 847 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 839) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 848 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 840) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 849 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 841) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 850 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 842) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 851 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 843) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 852 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 844) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 853 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 845) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 854 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 846) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 855 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 847) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 856 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 848) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 857 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 849) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 858 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 850) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 859 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 851) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 860 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 852) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 861 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 853) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 862 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 854) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 863 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 855) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 864 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 856) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 865 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 857) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 866 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 858) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 867 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 859) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 868 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 860) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 869 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 861) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 870 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 862) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 871 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 863) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 872 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 864) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 873 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 865) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 874 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 866) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 875 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 867) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 876 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 868) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 877 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 869) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 878 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 870) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 879 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 871) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 880 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 872) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 881 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 873) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 882 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 874) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 883 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 875) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 884 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 876) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 885 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 877) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 886 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 878) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 887 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 879) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 888 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 880) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 889 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 881) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 890 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 882) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 891 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 883) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 892 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 884) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 893 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 885) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 894 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 886) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 895 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 887) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 896 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 888) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 897 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 889) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 898 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 890) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 899 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 891) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 900 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 892) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 901 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 893) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 902 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 894) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 903 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 895) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 904 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 896) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 905 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 897) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 906 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 898) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 907 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 899) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 908 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 900) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 909 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 901) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 910 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 902) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 911 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 903) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 912 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 904) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 913 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 905) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 914 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 906) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 915 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 907) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 916 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 908) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 917 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 909) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 918 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 910) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 919 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 911) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 920 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 912) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 921 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 913) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 922 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 914) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 923 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 915) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 924 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 916) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 925 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 917) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 926 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 918) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 927 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 919) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 928 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 920) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 929 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 921) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 930 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 922) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 931 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 923) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 932 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 924) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 933 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 925) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 934 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 926) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 935 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 927) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 936 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 928) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 937 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 929) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 938 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 930) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 939 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 931) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 940 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 932) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 941 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 933) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 942 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 934) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 943 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 935) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 944 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 936) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 945 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 937) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 946 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 938) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 947 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 939) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 948 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 940) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 949 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 941) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 950 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 942) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 951 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 943) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 952 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 944) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 953 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 945) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 954 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 946) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 955 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 947) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 956 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 948) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 957 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 949) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 958 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 950) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 959 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 951) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 960 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 952) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 961 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 953) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 962 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 954) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 963 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 955) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 964 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 956) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 965 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 957) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 966 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 958) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 967 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 959) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 968 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 960) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 969 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 961) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 970 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 962) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 971 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 963) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 972 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 964) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 973 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 965) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 974 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 966) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 975 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 967) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 976 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 968) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 977 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 969) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 978 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 970) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 979 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 971) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 980 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 972) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 981 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 973) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 982 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 974) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 983 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 975) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 984 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 976) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 985 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 977) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 986 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 978) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 987 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 979) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 988 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 980) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 989 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 981) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 990 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 982) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 991 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 983) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 992 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 984) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 993 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 985) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 994 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 986) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 995 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 987) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 996 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 988) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 997 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 989) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 998 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 990) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 999 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 991) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1000 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 992) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1001 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 993) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1002 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 994) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1003 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 995) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1004 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 996) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1005 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 997) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1006 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 998) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1007 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 999) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1008 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1000) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1009 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1001) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1010 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1002) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1011 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1003) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1012 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1004) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1013 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1005) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1014 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1006) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1015 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1007) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1016 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1008) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1017 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1009) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1018 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1010) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1019 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1011) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1020 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1012) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1021 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1013) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1022 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1014) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1023 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1015) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1024 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1016) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1025 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1017) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1026 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1018) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1027 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1019) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1028 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1020) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1029 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1021) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1030 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1022) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1031 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1023) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1032 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1024) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1033 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1025) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1034 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1026) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1035 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1027) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1036 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1028) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1037 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1029) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1038 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1030) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1039 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1031) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1040 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1032) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1041 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1033) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1042 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1034) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1043 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1035) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1044 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1036) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1045 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1037) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1046 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1038) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1047 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1039) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1048 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1040) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1049 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1041) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1050 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1042) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1051 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1043) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1052 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1044) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1053 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1045) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1054 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1046) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1055 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1047) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1056 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1048) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1057 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1049) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1058 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1050) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1059 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1051) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1060 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1052) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1061 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1053) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1062 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1054) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1063 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1055) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1064 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1056) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1065 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1057) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1066 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1058) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1067 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1059) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1068 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1060) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1069 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1061) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1070 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1062) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1071 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1063) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1072 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1064) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1073 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1065) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1074 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1066) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1075 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1067) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1076 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1068) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1077 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1069) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1078 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1070) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1079 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1071) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1080 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1072) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1081 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1073) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1082 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1074) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1083 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1075) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1084 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1076) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1085 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1077) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1086 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1078) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1087 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1079) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1088 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1080) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1089 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1081) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1090 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1082) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1091 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1083) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1092 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1084) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1093 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1085) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1094 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1086) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1095 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1087) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1096 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1088) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1097 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1089) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1098 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1090) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1099 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1091) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1100 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1092) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1101 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1093) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1102 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1094) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1103 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1095) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1104 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1096) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1105 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1097) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1106 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1098) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1107 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1099) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1108 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1100) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1109 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1101) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1110 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1102) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1111 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1103) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1112 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1104) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1113 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1105) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1114 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1106) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1115 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1107) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1116 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1108) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1117 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1109) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1118 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1110) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1119 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1111) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1120 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1112) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1121 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1113) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1122 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1114) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1123 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1115) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1124 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1116) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1125 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1117) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1126 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1118) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1127 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1119) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1128 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1120) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1129 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1121) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1130 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1122) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1131 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1123) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1132 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1124) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1133 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1125) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1134 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1126) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1135 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1127) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1136 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1128) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1137 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1129) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1138 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1130) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1139 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1131) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1140 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1132) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1141 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1133) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1142 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1134) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1143 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1135) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1144 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1136) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1145 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1137) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1146 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1138) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1147 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1139) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1148 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1140) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1149 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1141) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1150 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1142) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1151 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1143) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1152 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1144) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1153 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1145) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1154 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1146) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1155 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1147) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1156 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1148) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1157 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1149) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1158 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1150) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1159 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1151) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1160 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1152) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1161 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1153) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1162 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1154) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1163 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1155) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1164 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1156) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1165 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1157) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1166 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1158) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1167 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1159) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1168 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1160) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1169 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1161) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1170 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1162) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1171 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1163) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1172 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1164) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1173 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1165) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1174 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1166) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1175 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1167) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1176 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1168) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1177 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1169) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1178 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1170) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1179 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1171) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1180 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1172) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1181 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1173) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1182 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1174) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1183 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1175) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1184 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1176) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1185 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1177) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1186 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1178) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1187 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1179) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1188 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1180) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1189 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1181) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1190 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1182) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1191 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1183) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1192 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1184) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1193 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1185) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1194 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1186) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1195 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1187) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1196 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1188) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1197 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1189) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1198 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1190) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1199 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1191) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1200 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1192) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1201 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1193) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1202 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1194) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1203 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1195) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1204 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1196) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1205 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1197) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1206 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1198) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1207 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1199) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1208 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1200) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1209 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1201) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1210 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1202) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1211 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1203) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1212 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1204) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1213 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1205) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1214 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1206) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1215 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1207) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1216 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1208) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1217 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1209) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1218 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1210) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1219 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1211) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1220 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1212) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1221 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1213) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1222 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1214) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1223 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1215) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1224 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1216) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1225 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1217) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1226 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1218) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1227 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1219) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1228 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1220) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1229 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1221) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1230 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1222) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1231 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1223) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1232 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1224) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1233 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1225) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1234 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1226) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1235 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1227) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1236 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1228) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1237 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1229) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1238 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1230) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1239 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1231) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1240 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1232) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1241 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1233) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1242 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1234) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1243 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1235) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1244 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1236) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1245 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1237) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1246 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1238) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1247 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1239) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1248 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1240) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1249 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1241) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1250 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1242) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1251 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1243) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1252 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1244) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1253 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1245) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1254 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1246) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1255 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1247) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1256 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1248) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1257 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1249) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1258 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1250) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1259 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1251) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1260 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1252) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1261 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1253) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1262 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1254) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1263 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1255) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1264 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1256) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1265 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1257) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1266 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1258) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1267 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1259) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1268 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1260) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1269 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1261) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1270 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1262) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1271 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1263) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1272 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1264) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1273 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1265) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1274 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1266) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1275 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1267) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1276 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1268) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1277 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1269) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1278 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1270) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1279 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1271) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1280 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1272) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1281 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1273) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1282 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1274) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1283 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1275) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1284 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1276) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1285 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1277) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1286 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1278) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1287 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1279) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1288 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1280) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1289 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1281) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1290 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1282) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1291 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1283) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1292 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1284) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1293 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1285) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1294 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1286) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1295 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1287) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1296 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1288) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1297 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1289) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1298 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1290) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1299 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1291) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1300 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1292) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1301 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1293) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1302 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1294) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1303 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1295) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1304 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1296) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1305 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1297) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1306 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1298) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1307 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1299) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1308 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1300) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1309 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1301) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1310 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1302) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1311 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1303) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1312 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1304) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1313 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1305) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1314 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1306) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1315 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1307) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1316 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1308) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1317 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1309) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1318 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1310) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1319 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1311) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1320 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1312) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1321 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1313) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1322 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1314) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1323 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1315) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1324 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1316) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1325 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1317) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1326 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1318) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1327 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1319) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1328 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1320) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1329 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1321) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1330 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1322) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1331 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1323) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1332 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1324) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1333 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1325) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1334 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1326) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1335 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1327) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1336 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1328) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1337 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1329) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1338 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1330) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1339 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1331) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1340 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1332) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1341 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1333) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1342 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1334) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1343 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1335) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1344 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1336) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1345 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1337) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1346 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1338) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1347 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1339) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1348 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1340) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1349 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1341) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1350 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1342) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1351 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1343) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1352 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1344) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1353 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1345) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1354 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1346) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1355 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1347) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1356 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1348) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1357 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1349) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1358 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1350) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1359 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1351) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1360 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1352) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1361 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1353) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1362 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1354) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1363 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1355) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1364 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1356) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1365 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1357) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1366 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1358) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1367 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1359) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1368 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1360) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1369 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1361) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1370 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1362) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1371 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1363) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1372 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1364) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1373 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1365) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1374 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1366) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1375 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1367) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1376 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1368) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1377 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1369) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1378 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1370) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1379 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1371) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1380 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1372) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1381 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1373) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1382 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1374) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1383 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1375) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1384 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1376) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1385 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1377) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1386 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1378) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1387 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1379) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1388 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1380) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1389 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1381) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1390 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1382) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1391 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1383) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1392 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1384) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1393 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1385) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1394 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1386) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1395 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1387) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1396 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1388) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1397 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1389) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1398 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1390) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1399 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1391) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1400 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1392) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1401 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1393) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1402 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1394) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1403 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1395) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1404 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1396) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1405 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1397) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1406 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1398) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1407 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1399) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1408 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1400) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1409 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1401) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1410 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1402) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1411 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1403) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1412 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1404) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1413 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1405) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1414 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1406) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1415 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1407) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1416 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1408) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1417 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1409) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1418 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1410) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1419 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1411) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1420 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1412) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1421 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1413) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1422 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1414) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1423 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1415) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1424 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1416) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1425 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1417) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1426 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1418) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1427 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1419) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1428 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1420) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1429 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1421) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1430 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1422) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1431 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1423) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1432 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1424) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1433 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1425) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1434 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1426) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1435 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1427) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1436 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1428) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1437 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1429) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1438 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1430) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1439 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1431) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1440 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1432) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1441 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1433) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1442 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1434) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1443 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1435) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1444 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1436) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1445 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1437) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1446 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1438) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1447 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1439) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1448 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1440) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1449 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1441) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1450 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1442) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1451 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1443) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1452 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1444) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1453 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1445) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1454 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1446) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1455 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1447) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1456 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1448) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1457 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1449) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1458 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1450) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1459 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1451) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1460 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1452) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1461 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1453) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1462 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1454) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1463 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1455) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1464 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1456) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1465 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1457) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1466 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1458) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1467 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1459) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1468 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1460) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1469 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1461) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1470 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1462) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1471 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1463) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1472 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1464) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1473 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1465) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1474 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1466) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1475 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1467) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1476 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1468) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1477 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1469) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1478 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1470) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1479 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1471) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1480 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1472) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1481 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1473) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1482 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1474) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1483 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1475) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1484 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1476) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1485 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1477) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1486 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1478) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1487 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1479) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1488 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1480) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1489 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1481) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1490 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1482) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1491 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1483) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1492 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1484) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1493 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1485) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1494 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1486) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1495 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1487) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1496 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1488) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1497 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1489) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1498 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1490) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1499 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1491) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1500 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1492) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1501 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1493) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1502 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1494) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1503 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1495) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1504 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1496) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1505 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1497) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1506 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1498) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1507 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1499) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1508 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1500) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1509 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1501) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1510 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1502) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1511 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1503) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1512 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1504) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1513 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1505) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1514 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1506) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1515 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1507) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1516 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1508) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1517 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1509) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1518 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1510) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1519 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1511) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1520 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1512) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1521 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1513) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1522 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1514) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1523 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1515) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1524 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1516) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1525 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1517) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1526 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1518) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1527 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1519) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1528 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1520) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1529 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1521) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1530 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1522) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1531 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1523) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1532 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1524) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1533 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1525) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1534 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1526) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1535 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1527) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1536 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1528) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1537 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1529) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1538 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1530) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1539 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1531) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1540 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1532) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1541 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1533) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1542 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1534) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1543 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1535) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1544 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1536) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1545 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1537) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1546 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1538) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1547 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1539) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1548 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1540) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1549 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1541) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1550 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1542) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1551 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1543) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1552 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1544) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1553 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1545) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1554 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1546) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1555 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1547) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1556 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1548) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1557 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1549) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1558 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1550) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1559 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1551) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1560 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1552) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1561 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1553) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1562 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1554) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1563 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1555) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1564 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1556) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1565 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1557) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1566 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1558) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1567 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1559) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1568 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1560) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1569 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1561) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1570 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1562) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1571 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1563) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1572 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1564) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1573 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1565) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1574 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1566) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1575 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1567) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1576 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1568) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1577 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1569) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1578 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1570) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1579 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1571) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1580 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1572) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1581 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1573) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1582 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1574) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1583 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1575) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1584 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1576) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1585 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1577) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1586 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1578) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1587 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1579) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1588 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1580) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1589 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1581) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1590 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1582) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1591 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1583) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1592 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1584) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1593 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1585) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1594 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1586) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1595 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1587) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1596 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1588) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1597 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1589) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1598 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1590) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1599 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1591) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1600 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1592) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1601 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1593) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1602 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1594) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1603 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1595) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1604 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1596) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1605 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1597) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1606 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1598) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1607 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1599) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1608 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1600) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1609 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1601) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1610 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1602) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1611 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1603) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1612 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1604) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1613 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1605) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1614 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1606) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1615 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1607) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1616 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1608) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1617 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1609) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1618 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1610) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1619 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1611) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1620 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1612) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1621 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1613) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1622 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1614) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1623 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1615) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1624 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1616) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1625 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1617) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1626 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1618) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1627 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1619) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1628 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1620) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1629 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1621) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1630 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1622) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1631 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1623) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1632 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1624) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1633 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1625) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1634 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1626) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1635 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1627) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1636 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1628) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1637 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1629) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1638 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1630) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1639 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1631) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1640 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1632) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1641 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1633) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1642 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1634) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1643 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1635) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1644 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1636) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1645 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1637) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1646 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1638) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1647 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1639) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1648 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1640) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1649 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1641) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1650 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1642) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1651 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1643) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1652 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1644) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1653 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1645) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1654 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1646) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1655 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1647) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1656 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1648) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1657 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1649) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1658 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1650) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1659 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1651) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1660 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1652) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1661 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1653) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1662 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1654) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1663 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1655) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1664 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1656) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1665 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1657) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1666 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1658) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1667 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1659) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1668 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1660) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1669 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1661) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1670 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1662) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1671 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1663) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1672 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1664) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1673 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1665) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1674 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1666) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1675 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1667) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1676 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1668) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1677 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1669) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1678 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1670) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1679 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1671) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1680 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1672) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1681 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1673) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1682 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1674) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1683 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1675) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1684 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1676) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1685 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1677) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1686 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1678) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1687 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1679) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1688 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1680) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1689 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1681) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1690 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1682) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1691 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1683) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1692 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1684) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1693 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1685) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1694 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1686) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1695 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1687) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1696 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1688) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1697 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1689) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1698 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1690) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1699 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1691) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1700 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1692) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1701 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1693) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1702 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1694) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1703 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1695) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1704 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1696) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1705 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1697) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1706 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1698) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1707 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1699) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1708 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1700) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1709 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1701) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1710 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1702) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1711 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1703) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1712 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1704) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1713 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1705) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1714 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1706) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1715 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1707) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1716 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1708) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1717 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1709) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1718 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1710) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1719 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1711) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1720 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1712) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1721 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1713) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1722 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1714) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1723 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1715) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1724 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1716) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1725 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1717) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1726 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1718) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1727 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1719) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1728 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1720) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1729 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1721) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1730 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1722) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1731 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1723) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1732 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1724) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1733 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1725) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1734 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1726) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1735 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1727) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1736 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1728) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1737 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1729) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1738 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1730) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1739 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1731) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1740 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1732) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1741 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1733) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1742 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1734) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1743 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1735) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1744 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1736) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1745 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1737) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1746 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1738) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1747 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1739) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1748 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1740) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1749 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1741) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1750 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1742) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1751 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1743) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1752 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1744) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1753 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1745) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1754 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1746) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1755 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1747) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1756 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1748) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1757 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1749) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1758 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1750) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1759 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1751) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1760 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1752) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1761 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1753) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1762 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1754) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1763 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1755) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1764 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1756) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1765 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1757) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1766 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1758) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1767 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1759) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1768 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1760) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1769 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1761) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1770 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1762) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1771 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1763) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1772 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1764) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1773 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1765) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1774 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1766) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1775 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1767) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1776 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1768) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1777 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1769) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1778 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1770) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1779 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1771) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1780 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1772) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1781 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1773) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1782 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1774) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1783 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1775) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1784 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1776) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1785 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1777) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1786 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1778) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1787 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1779) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1788 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1780) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1789 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1781) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1790 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1782) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1791 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1783) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1792 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1784) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1793 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1785) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1794 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1786) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1795 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1787) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1796 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1788) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1797 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1789) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1798 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1790) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1799 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1791) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1800 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1792) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1801 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1793) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1802 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1794) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1803 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1795) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1804 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1796) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1805 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1797) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1806 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1798) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1807 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1799) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1808 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1800) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1809 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1801) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1810 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1802) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1811 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1803) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1812 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1804) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1813 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1805) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1814 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1806) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1815 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1807) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1816 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1808) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1817 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1809) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1818 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1810) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1819 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1811) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1820 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1812) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1821 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1813) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1822 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1814) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1823 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1815) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1824 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1816) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1825 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1817) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1826 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1818) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1827 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1819) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1828 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1820) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1829 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1821) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1830 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1822) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1831 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1823) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1832 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1824) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1833 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1825) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1834 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1826) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1835 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1827) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1836 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1828) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1837 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1829) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1838 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1830) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1839 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1831) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1840 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1832) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1841 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1833) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1842 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1834) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1843 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1835) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1844 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1836) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1845 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1837) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1846 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1838) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1847 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1839) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1848 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1840) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1849 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1841) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1850 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1842) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1851 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1843) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1852 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1844) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1853 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1845) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1854 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1846) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1855 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1847) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1856 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1848) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1857 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1849) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1858 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1850) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1859 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1851) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1860 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1852) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1861 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1853) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1862 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1854) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1863 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1855) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1864 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1856) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1865 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1857) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1866 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1858) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1867 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1859) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1868 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1860) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1869 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1861) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1870 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1862) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1871 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1863) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1872 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1864) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1873 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1865) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1874 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1866) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1875 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1867) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1876 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1868) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1877 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1869) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1878 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1870) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1879 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1871) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1880 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1872) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1881 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1873) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1882 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1874) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1883 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1875) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1884 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1876) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1885 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1877) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1886 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1878) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1887 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1879) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1888 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1880) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1889 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1881) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1890 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1882) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1891 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1883) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1892 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1884) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1893 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1885) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1894 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1886) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1895 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1887) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1896 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1888) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1897 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1889) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1898 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1890) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1899 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1891) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1900 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1892) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1901 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1893) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1902 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1894) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1903 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1895) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1904 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1896) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1905 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1897) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1906 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1898) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1907 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1899) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1908 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1900) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 1909 | Antena_0(PCB1)/Nets/NONE:VIA_TOP_LAYER_BOTTOM_LAYER (Lump 1901) | Antena_0(PCB1)/VIAS_MATERIAL | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 4 | Antena_0(PCB1)/Nets/NONE:doc2 | Antena_0(PCB1)/Copper | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 5 | Antena_0(PCB1)/Nets/NONE:ngang | Antena_0(PCB1)/Copper | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
4 | 6 | Antena_0(PCB1)/Nets/NONE:solid1 | Antena_0(PCB1)/Copper | n/a | yes | pec.rho.surface-impedance. | solid. | n/a | FIT_TD
=========================================
************************************************************************************************
General settings
	PBA version: default
------------------------------------------------------------------------------------------------
Geometry processor: default
	Geo accuracy: 0.000000
	Watertightness check: true
	Self intersection check: false
	Inheritance (all): false
	Normal dominance (all): false
	Normal dominance (ports): false
	Flanges hollow: true
	One shape per flange: false
	Multi threading: true
		max # of threads used: 12
		requested max # of threads: 12
		representation: indexed
		method: multi thread
		retry: no
------------------------------------------------------------------------------------------------
CAD processing settings are set to default
------------------------------------------------------------------------------------------------
Connectivity settings
	Workflow selection: 0
	Workflow version: 20190101
	Gap detection: true
	Gap detection version: 2
	TST version: 2
	QQ workflow: true
	CoCo workflow: true
	Legacy topology: false
	Connectivity check: true
------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------
CAD Processing Version Info
	ACIS version installed:	33.0.1
	ACIS version used:	33.0.1
------------------------------------------------------------------------------------------------
Success method:	fb-multi-thread-22
************************************************************************************************

=======================
Finished CAD processing
=======================

<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
Sun Sun Apr 13 10:34:23 2025
Resource usage for processing CAD model:
	Runtime                 00:00:01.00876
	Peak Memory Usage:              153 MB
<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<

------------------------------------------------------------
Parallelization Info
------------------------------------------------------------
Hyperthreading active: true
Hyperthreading used: true
Number of concurrent threads: 10
Number of concurrent threads using GPU: 0
Number of node domains: 20
Domains-to-threads scaling: 2
Average FI domain size: 2e+04
Nice mode: true
Delayed matrix calculation start: false
Load balancing: Version 20090403
Number of mesh fill domains: 20
Memory downscale: 1
Shared memory representation: read/write
CPU load: 83.33%
Emptiness: 0.00%
Hex mesh complexity: 0.38938
Geometric complexity: 2.49200
lower size limit of domain (1D): 60
------------------------------------------------------------
Node order
3, 11, 4, 17, 13, 5, 15, 18, 8, 7, 1, 9, 16, 10, 2, 14, 
6, 0, 12, 19
------------------------------------------------------------

-------------------------------------------------------------------
Matrix calculation job submit section 0
Currently running jobs: 0
Waiting jobs: 20
Concurrency for section: 10/10
Memory physically installed: 34.2093 GB
Memory currently available: 25.4952 GB
Memory already used: 8.71407 GB
Matrix calculation @ 1xN-Node 0003
	Mesh coverage: 2059200.00 %
	Estimated peak memory usage per node: 115 MB, tightness: 0.45 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0011
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 114 MB, tightness: 0.45 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0004
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 116 MB, tightness: 0.45 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0017
	Mesh coverage: 2106000.00 %
	Estimated peak memory usage per node: 94 MB, tightness: 0.37 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0013
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 117 MB, tightness: 0.46 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0005
	Mesh coverage: 2059200.00 %
	Estimated peak memory usage per node: 92 MB, tightness: 0.36 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0015
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 119 MB, tightness: 0.47 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0018
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 84 MB, tightness: 0.33 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0008
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 119 MB, tightness: 0.47 %
	GPU acceleration: off
	Processor group: 0
Matrix calculation @ 1xN-Node 0007
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 84 MB, tightness: 0.33 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
-------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 1
Currently running jobs: 9
Waiting jobs: 10
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.6196 GB
Memory already used: 9.58965 GB
Matrix calculation @ 1xN-Node 0001
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 79 MB, tightness: 0.32 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 2
Currently running jobs: 9
Waiting jobs: 9
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.6461 GB
Memory already used: 9.56317 GB
Matrix calculation @ 1xN-Node 0009
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 77 MB, tightness: 0.31 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 3
Currently running jobs: 9
Waiting jobs: 8
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.472 GB
Memory already used: 9.73724 GB
Matrix calculation @ 1xN-Node 0016
	Mesh coverage: 2035800.00 %
	Estimated peak memory usage per node: 77 MB, tightness: 0.32 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 4
Currently running jobs: 9
Waiting jobs: 7
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.5474 GB
Memory already used: 9.66191 GB
Matrix calculation @ 1xN-Node 0010
	Mesh coverage: 1960400.00 %
	Estimated peak memory usage per node: 76 MB, tightness: 0.31 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 5
Currently running jobs: 9
Waiting jobs: 6
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.6505 GB
Memory already used: 9.55874 GB
Matrix calculation @ 1xN-Node 0002
	Mesh coverage: 1944800.00 %
	Estimated peak memory usage per node: 68 MB, tightness: 0.28 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 6
Currently running jobs: 9
Waiting jobs: 5
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.5769 GB
Memory already used: 9.63236 GB
Matrix calculation @ 1xN-Node 0014
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 60 MB, tightness: 0.25 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 7
Currently running jobs: 9
Waiting jobs: 4
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.7737 GB
Memory already used: 9.43558 GB
Matrix calculation @ 1xN-Node 0006
	Mesh coverage: 2059200.00 %
	Estimated peak memory usage per node: 54 MB, tightness: 0.22 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 8
Currently running jobs: 9
Waiting jobs: 3
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.7776 GB
Memory already used: 9.43163 GB
Matrix calculation @ 1xN-Node 0000
	Mesh coverage: 1960400.00 %
	Estimated peak memory usage per node: 53 MB, tightness: 0.21 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 9
Currently running jobs: 9
Waiting jobs: 2
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.7776 GB
Memory already used: 9.43163 GB
Matrix calculation @ 1xN-Node 0012
	Mesh coverage: 1989000.00 %
	Estimated peak memory usage per node: 52 MB, tightness: 0.21 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------------------------------------
Matrix calculation job submit section 10
Currently running jobs: 9
Waiting jobs: 1
Concurrency for section: 1/10
Memory physically installed: 34.2093 GB
Memory currently available: 24.9742 GB
Memory already used: 9.23507 GB
Matrix calculation @ 1xN-Node 0019
	Mesh coverage: 2152800.00 %
	Estimated peak memory usage per node: 44 MB, tightness: 0.17 %
	GPU acceleration: off
	Processor group: 0
Node distribution on 1 processor group: 10
------------------------------------------------------------------

------------------------------------
Mesh: # of points excl. TSTs: 411075
      # of points incl. TSTs: 418849
------------------------------------

===========================================
Data rearrangement statistics:
Disk IO directories:	00:00:00.0000
Disk IO node domain files:	00:00:01.0006
Disk IO FI domain files:	00:00:00.0000
Disk IO meta information:	00:00:00.0007
Sequential merge (TST):	00:00:00.0000
===========================================

1xN000:  ========================================================================
         [Boundaries] - MCalc
         open-add-space, mpi, open-add-space, mpi, open-add-space, open-add-space
         ========================================================================

1xN000:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN000:  =============================
         [Mesh] Expansion: 0 2 0 2 0 0
         =============================

1xN000:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0000,0000,0000) e(0027,0030,0027)
         [Mesh] e-1xN: o(0000,0000,0000) e(0029,0032,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (0 | 2 | 0)
         ==================================================

1xN000:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN000:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 17
         Node ID: 0
         HEX Mesh information:
         Hex mesh: node: [hxr o(0 | 0 | 0) s(27 | 30 | 27) np (no TSTs): 21870]
         Hex mesh: extended: [hxr o(0 | 0 | 0) s(29 | 32 | 27) np (no TSTs): 25056]
         ===================================================================================================

1xN000:  -----------------------------------------------------
         Memory status on node "1xN000" for matrix calculation
         	Estimated memory consumption: 0.0527235 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.9526 GB
         	Available relative memory: 72.9411 %
         -----------------------------------------------------

1xN000:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:37 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN000:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:37 2025
         ============================================================

1xN000:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN000:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN000:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN000:
1xN000:



1xN000:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN000:  Port homogenization method: M2H point index deviation
1xN000:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN000:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN000:  ---------------------
         TST Statistics:
         E Split (300 | 0 | 0)
         E Adapt (0 | 0 | 450)
         B Split (0 | 450 | 0)
         B Adapt (0 | 0 | 300)
         ---------------------

1xN000:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN000:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN000:  =================================
         Finished matrix computation (PBA)
         =================================

1xN000:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:39 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:02.00932
         	Peak Memory Estimation:                   53 MB
         	Peak Memory Usage:                        82 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN001:  =============================================================
         [Boundaries] - MCalc
         mpi, mpi, open-add-space, mpi, open-add-space, open-add-space
         =============================================================

1xN001:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN001:  ==============================
         [Mesh] Expansion: -2 2 0 2 0 0
         ==============================

1xN001:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0025,0000,0000) e(0053,0030,0027)
         [Mesh] e-1xN: o(0023,0000,0000) e(0055,0032,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | 0)
         ==================================================

1xN001:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN001:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 10
         Node ID: 1
         HEX Mesh information:
         Hex mesh: node: [hxr o(25 | 0 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(23 | 0 | 0) s(32 | 32 | 27) np (no TSTs): 27648]
         ===================================================================================================

1xN001:  -----------------------------------------------------
         Memory status on node "1xN001" for matrix calculation
         	Estimated memory consumption: 0.0790633 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.6907 GB
         	Available relative memory: 72.1753 %
         -----------------------------------------------------

1xN001:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:31 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN001:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:31 2025
         ============================================================

1xN001:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN001:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN001:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN001:
1xN001:



1xN001:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN001:  Port homogenization method: M2H point index deviation
1xN001:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN001:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN001:  -----------------------
         TST Statistics:
         E Split (320 | 20 | 0)
         E Adapt (10 | 10 | 495)
         B Split (30 | 480 | 20)
         B Adapt (0 | 0 | 320)
         -----------------------

1xN001:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN001:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN001:  =================================
         Finished matrix computation (PBA)
         =================================

1xN001:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:37 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:06.00176
         	Peak Memory Estimation:                   79 MB
         	Peak Memory Usage:                       115 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN002:  =============================================================
         [Boundaries] - MCalc
         open-add-space, mpi, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN002:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN002:  ==============================
         [Mesh] Expansion: 0 2 -2 2 0 0
         ==============================

1xN002:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0000,0028,0000) e(0018,0073,0027)
         [Mesh] e-1xN: o(0000,0026,0000) e(0020,0075,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (0 | 2 | -2)
         ==================================================

1xN002:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN002:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 14
         Node ID: 2
         HEX Mesh information:
         Hex mesh: node: [hxr o(0 | 28 | 0) s(18 | 45 | 27) np (no TSTs): 21870]
         Hex mesh: extended: [hxr o(0 | 26 | 0) s(20 | 49 | 27) np (no TSTs): 26460]
         ===================================================================================================

1xN002:  -----------------------------------------------------
         Memory status on node "1xN002" for matrix calculation
         	Estimated memory consumption: 0.06788 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.6885 GB
         	Available relative memory: 72.1692 %
         -----------------------------------------------------

1xN002:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:33 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN002:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:33 2025
         ============================================================

1xN002:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN002:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN002:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN002:
1xN002:



1xN002:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN002:  Port homogenization method: M2H point index deviation
1xN002:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 3, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN002:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN002:  ---------------------
         TST Statistics:
         E Split (300 | 0 | 0)
         E Adapt (0 | 0 | 450)
         B Split (0 | 450 | 0)
         B Adapt (0 | 0 | 288)
         ---------------------

1xN002:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN002:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN002:  =================================
         Finished matrix computation (PBA)
         =================================

1xN002:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:37 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:03.00794
         	Peak Memory Estimation:                   68 MB
         	Peak Memory Usage:                        81 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN003:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN003:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN003:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN003:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0016,0028,0000) e(0053,0051,0027)
         [Mesh] e-1xN: o(0014,0026,0000) e(0055,0053,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN003:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN003:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 0
         Node ID: 3
         HEX Mesh information:
         Hex mesh: node: [hxr o(16 | 28 | 0) s(37 | 23 | 27) np (no TSTs): 22977]
         Hex mesh: extended: [hxr o(14 | 26 | 0) s(41 | 27 | 27) np (no TSTs): 29889]
         ===================================================================================================

1xN003:  -----------------------------------------------------
         Memory status on node "1xN003" for matrix calculation
         	Estimated memory consumption: 0.114831 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.4232 GB
         	Available relative memory: 74.3167 %
         -----------------------------------------------------

1xN003:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN003:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN003:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN003:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN003:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN003:
1xN003:



1xN003:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN003:  Port homogenization method: M2H point index deviation
1xN003:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN003:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN003:  ------------------------
         TST Statistics:
         E Split (708 | 32 | 0)
         E Adapt (16 | 16 | 1086)
         B Split (48 | 1062 | 32)
         B Adapt (0 | 0 | 656)
         ------------------------

1xN003:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN003:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN003:  =================================
         Finished matrix computation (PBA)
         =================================

1xN003:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:36 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:10.00121
         	Peak Memory Estimation:                  115 MB
         	Peak Memory Usage:                       152 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN004:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN004:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN004:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN004:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0016,0049,0000) e(0053,0073,0027)
         [Mesh] e-1xN: o(0014,0047,0000) e(0055,0075,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN004:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN004:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 2
         Node ID: 4
         HEX Mesh information:
         Hex mesh: node: [hxr o(16 | 49 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(14 | 47 | 0) s(41 | 28 | 27) np (no TSTs): 30996]
         ===================================================================================================

1xN004:  -----------------------------------------------------
         Memory status on node "1xN004" for matrix calculation
         	Estimated memory consumption: 0.116003 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.426 GB
         	Available relative memory: 74.325 %
         -----------------------------------------------------

1xN004:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN004:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN004:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN004:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN004:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN004:
1xN004:



1xN004:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN004:  Port homogenization method: M2H point index deviation
1xN004:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN004:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN004:  ------------------------
         TST Statistics:
         E Split (728 | 58 | 0)
         E Adapt (29 | 29 | 1131)
         B Split (78 | 1092 | 58)
         B Adapt (6 | 0 | 702)
         ------------------------

1xN004:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN004:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN004:  =================================
         Finished matrix computation (PBA)
         =================================

1xN004:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:36 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:10.00437
         	Peak Memory Estimation:                  116 MB
         	Peak Memory Usage:                       155 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN005:  =============================================================
         [Boundaries] - MCalc
         mpi, mpi, open-add-space, mpi, open-add-space, open-add-space
         =============================================================

1xN005:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN005:  ==============================
         [Mesh] Expansion: -2 2 0 2 0 0
         ==============================

1xN005:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0051,0000,0000) e(0070,0045,0027)
         [Mesh] e-1xN: o(0049,0000,0000) e(0072,0047,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | 0)
         ==================================================

1xN005:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN005:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 5
         Node ID: 5
         HEX Mesh information:
         Hex mesh: node: [hxr o(51 | 0 | 0) s(19 | 45 | 27) np (no TSTs): 23085]
         Hex mesh: extended: [hxr o(49 | 0 | 0) s(23 | 47 | 27) np (no TSTs): 29187]
         ===================================================================================================

1xN005:  -----------------------------------------------------
         Memory status on node "1xN005" for matrix calculation
         	Estimated memory consumption: 0.0922994 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.4042 GB
         	Available relative memory: 74.2613 %
         -----------------------------------------------------

1xN005:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN005:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN005:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN005:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN005:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN005:
1xN005:



1xN005:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN005:  Port homogenization method: M2H point index deviation
1xN005:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN005:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN005:  --------------------
         TST Statistics:
         E Split (8 | 4 | 0)
         E Adapt (2 | 2 | 15)
         B Split (6 | 12 | 4)
         B Adapt (0 | 0 | 6)
         --------------------

1xN005:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN005:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN005:  =================================
         Finished matrix computation (PBA)
         =================================

1xN005:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:33 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:07.00053
         	Peak Memory Estimation:                   92 MB
         	Peak Memory Usage:                       127 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN006:  ========================================================================
         [Boundaries] - MCalc
         mpi, open-add-space, open-add-space, mpi, open-add-space, open-add-space
         ========================================================================

1xN006:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN006:  ==============================
         [Mesh] Expansion: -2 0 0 2 0 0
         ==============================

1xN006:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0068,0000,0000) e(0105,0023,0027)
         [Mesh] e-1xN: o(0066,0000,0000) e(0105,0025,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | 0)
         ==================================================

1xN006:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN006:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 16
         Node ID: 6
         HEX Mesh information:
         Hex mesh: node: [hxr o(68 | 0 | 0) s(37 | 23 | 27) np (no TSTs): 22977]
         Hex mesh: extended: [hxr o(66 | 0 | 0) s(39 | 25 | 27) np (no TSTs): 26325]
         ===================================================================================================

1xN006:  -----------------------------------------------------
         Memory status on node "1xN006" for matrix calculation
         	Estimated memory consumption: 0.0536522 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.9681 GB
         	Available relative memory: 72.9864 %
         -----------------------------------------------------

1xN006:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:36 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN006:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:36 2025
         ============================================================

1xN006:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN006:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN006:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN006:
1xN006:



1xN006:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN006:  Port homogenization method: M2H point index deviation
1xN006:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 2, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN006:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN006:  -------------------
         TST Statistics:
         E Split (0 | 0 | 0)
         E Adapt (0 | 0 | 0)
         B Split (0 | 0 | 0)
         B Adapt (0 | 0 | 0)
         -------------------

1xN006:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN006:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN006:  =================================
         Finished matrix computation (PBA)
         =================================

1xN006:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:39 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:02.00967
         	Peak Memory Estimation:                   54 MB
         	Peak Memory Usage:                        89 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN007:  =============================================================
         [Boundaries] - MCalc
         mpi, open-add-space, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN007:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN007:  ===============================
         [Mesh] Expansion: -2 0 -2 2 0 0
         ===============================

1xN007:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0068,0021,0000) e(0105,0045,0027)
         [Mesh] e-1xN: o(0066,0019,0000) e(0105,0047,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | -2)
         ==================================================

1xN007:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN007:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 9
         Node ID: 7
         HEX Mesh information:
         Hex mesh: node: [hxr o(68 | 21 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(66 | 19 | 0) s(39 | 28 | 27) np (no TSTs): 29484]
         ===================================================================================================

1xN007:  -----------------------------------------------------
         Memory status on node "1xN007" for matrix calculation
         	Estimated memory consumption: 0.0838207 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.3882 GB
         	Available relative memory: 74.2145 %
         -----------------------------------------------------

1xN007:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN007:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN007:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN007:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN007:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN007:
1xN007:



1xN007:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN007:  Port homogenization method: M2H point index deviation
1xN007:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN007:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN007:  -------------------
         TST Statistics:
         E Split (0 | 4 | 0)
         E Adapt (0 | 0 | 6)
         B Split (6 | 0 | 0)
         B Adapt (0 | 0 | 2)
         -------------------

1xN007:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN007:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN007:  =================================
         Finished matrix computation (PBA)
         =================================

1xN007:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:33 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:07.00117
         	Peak Memory Estimation:                   84 MB
         	Peak Memory Usage:                       129 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN008:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN008:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN008:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN008:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0051,0043,0000) e(0079,0073,0027)
         [Mesh] e-1xN: o(0049,0041,0000) e(0081,0075,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN008:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN008:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 8
         Node ID: 8
         HEX Mesh information:
         Hex mesh: node: [hxr o(51 | 43 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(49 | 41 | 0) s(32 | 34 | 27) np (no TSTs): 29376]
         ===================================================================================================

1xN008:  -----------------------------------------------------
         Memory status on node "1xN008" for matrix calculation
         	Estimated memory consumption: 0.118929 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.3886 GB
         	Available relative memory: 74.2157 %
         -----------------------------------------------------

1xN008:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN008:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN008:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN008:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN008:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN008:
1xN008:



1xN008:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN008:  Port homogenization method: M2H point index deviation
1xN008:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN008:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN008:  ----------------------
         TST Statistics:
         E Split (36 | 32 | 0)
         E Adapt (16 | 16 | 78)
         B Split (48 | 54 | 32)
         B Adapt (0 | 0 | 34)
         ----------------------

1xN008:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN008:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN008:  =================================
         Finished matrix computation (PBA)
         =================================

1xN008:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:35 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:09.00656
         	Peak Memory Estimation:                  119 MB
         	Peak Memory Usage:                       151 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN009:  =============================================================
         [Boundaries] - MCalc
         mpi, open-add-space, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN009:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN009:  ===============================
         [Mesh] Expansion: -2 0 -2 2 0 0
         ===============================

1xN009:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0077,0043,0000) e(0105,0073,0027)
         [Mesh] e-1xN: o(0075,0041,0000) e(0105,0075,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | -2)
         ==================================================

1xN009:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN009:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 11
         Node ID: 9
         HEX Mesh information:
         Hex mesh: node: [hxr o(77 | 43 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(75 | 41 | 0) s(30 | 34 | 27) np (no TSTs): 27540]
         ===================================================================================================

1xN009:  -----------------------------------------------------
         Memory status on node "1xN009" for matrix calculation
         	Estimated memory consumption: 0.0774482 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.6932 GB
         	Available relative memory: 72.1829 %
         -----------------------------------------------------

1xN009:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:31 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN009:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:31 2025
         ============================================================

1xN009:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN009:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN009:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN009:
1xN009:



1xN009:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN009:  Port homogenization method: M2H point index deviation
1xN009:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN009:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN009:  -------------------
         TST Statistics:
         E Split (0 | 0 | 0)
         E Adapt (0 | 0 | 0)
         B Split (0 | 0 | 0)
         B Adapt (0 | 0 | 0)
         -------------------

1xN009:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN009:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN009:  =================================
         Finished matrix computation (PBA)
         =================================

1xN009:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:37 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:05.00860
         	Peak Memory Estimation:                   77 MB
         	Peak Memory Usage:                       111 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN010:  =============================================================
         [Boundaries] - MCalc
         open-add-space, mpi, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN010:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN010:  ==============================
         [Mesh] Expansion: 0 2 -2 2 0 0
         ==============================

1xN010:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0000,0071,0000) e(0027,0101,0027)
         [Mesh] e-1xN: o(0000,0069,0000) e(0029,0103,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (0 | 2 | -2)
         ==================================================

1xN010:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN010:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 13
         Node ID: 10
         HEX Mesh information:
         Hex mesh: node: [hxr o(0 | 71 | 0) s(27 | 30 | 27) np (no TSTs): 21870]
         Hex mesh: extended: [hxr o(0 | 69 | 0) s(29 | 34 | 27) np (no TSTs): 26622]
         ===================================================================================================

1xN010:  -----------------------------------------------------
         Memory status on node "1xN010" for matrix calculation
         	Estimated memory consumption: 0.0761355 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.7064 GB
         	Available relative memory: 72.2214 %
         -----------------------------------------------------

1xN010:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:33 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN010:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:33 2025
         ============================================================

1xN010:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN010:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN010:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN010:
1xN010:



1xN010:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN010:  Port homogenization method: M2H point index deviation
1xN010:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN010:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN010:  ---------------------
         TST Statistics:
         E Split (508 | 0 | 0)
         E Adapt (0 | 0 | 762)
         B Split (0 | 762 | 0)
         B Adapt (0 | 0 | 494)
         ---------------------

1xN010:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN010:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN010:  =================================
         Finished matrix computation (PBA)
         =================================

1xN010:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:38 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:05.00065
         	Peak Memory Estimation:                   76 MB
         	Peak Memory Usage:                        95 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN011:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN011:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN011:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN011:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0025,0071,0000) e(0053,0101,0027)
         [Mesh] e-1xN: o(0023,0069,0000) e(0055,0103,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN011:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN011:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 1
         Node ID: 11
         HEX Mesh information:
         Hex mesh: node: [hxr o(25 | 71 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(23 | 69 | 0) s(32 | 34 | 27) np (no TSTs): 29376]
         ===================================================================================================

1xN011:  -----------------------------------------------------
         Memory status on node "1xN011" for matrix calculation
         	Estimated memory consumption: 0.114447 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.4265 GB
         	Available relative memory: 74.3264 %
         -----------------------------------------------------

1xN011:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN011:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN011:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN011:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN011:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN011:
1xN011:



1xN011:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN011:  Port homogenization method: M2H point index deviation
1xN011:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN011:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN011:  -----------------------
         TST Statistics:
         E Split (576 | 62 | 0)
         E Adapt (32 | 33 | 912)
         B Split (96 | 864 | 64)
         B Adapt (0 | 0 | 559)
         -----------------------

1xN011:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN011:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN011:  =================================
         Finished matrix computation (PBA)
         =================================

1xN011:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:35 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:09.00865
         	Peak Memory Estimation:                  114 MB
         	Peak Memory Usage:                       153 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN012:  ========================================================================
         [Boundaries] - MCalc
         open-add-space, mpi, mpi, open-add-space, open-add-space, open-add-space
         ========================================================================

1xN012:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN012:  ==============================
         [Mesh] Expansion: 0 2 -2 0 0 0
         ==============================

1xN012:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0000,0099,0000) e(0018,0145,0027)
         [Mesh] e-1xN: o(0000,0097,0000) e(0020,0145,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (0 | 2 | -2)
         ==================================================

1xN012:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN012:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 18
         Node ID: 12
         HEX Mesh information:
         Hex mesh: node: [hxr o(0 | 99 | 0) s(18 | 46 | 27) np (no TSTs): 22356]
         Hex mesh: extended: [hxr o(0 | 97 | 0) s(20 | 48 | 27) np (no TSTs): 25920]
         ===================================================================================================

1xN012:  -----------------------------------------------------
         Memory status on node "1xN012" for matrix calculation
         	Estimated memory consumption: 0.0522546 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.9681 GB
         	Available relative memory: 72.9864 %
         -----------------------------------------------------

1xN012:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:36 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN012:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:36 2025
         ============================================================

1xN012:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN012:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN012:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN012:
1xN012:



1xN012:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN012:  Port homogenization method: M2H point index deviation
1xN012:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 2, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN012:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN012:  ---------------------
         TST Statistics:
         E Split (72 | 0 | 0)
         E Adapt (0 | 0 | 108)
         B Split (0 | 108 | 0)
         B Adapt (0 | 0 | 72)
         ---------------------

1xN012:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN012:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN012:  =================================
         Finished matrix computation (PBA)
         =================================

1xN012:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:38 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:01.00909
         	Peak Memory Estimation:                   52 MB
         	Peak Memory Usage:                        69 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN013:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN013:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN013:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN013:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0016,0099,0000) e(0053,0123,0027)
         [Mesh] e-1xN: o(0014,0097,0000) e(0055,0125,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN013:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN013:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 4
         Node ID: 13
         HEX Mesh information:
         Hex mesh: node: [hxr o(16 | 99 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(14 | 97 | 0) s(41 | 28 | 27) np (no TSTs): 30996]
         ===================================================================================================

1xN013:  -----------------------------------------------------
         Memory status on node "1xN013" for matrix calculation
         	Estimated memory consumption: 0.116927 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.407 GB
         	Available relative memory: 74.2694 %
         -----------------------------------------------------

1xN013:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN013:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN013:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN013:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN013:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN013:
1xN013:



1xN013:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN013:  Port homogenization method: M2H point index deviation
1xN013:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN013:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN013:  -----------------------
         TST Statistics:
         E Split (372 | 26 | 0)
         E Adapt (14 | 15 | 579)
         B Split (42 | 558 | 28)
         B Adapt (0 | 0 | 371)
         -----------------------

1xN013:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN013:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN013:  =================================
         Finished matrix computation (PBA)
         =================================

1xN013:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:33 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:07.00107
         	Peak Memory Estimation:                  117 MB
         	Peak Memory Usage:                       120 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN014:  =============================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, open-add-space, open-add-space, open-add-space
         =============================================================

1xN014:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN014:  ===============================
         [Mesh] Expansion: -2 2 -2 0 0 0
         ===============================

1xN014:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0016,0121,0000) e(0053,0145,0027)
         [Mesh] e-1xN: o(0014,0119,0000) e(0055,0145,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN014:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN014:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 15
         Node ID: 14
         HEX Mesh information:
         Hex mesh: node: [hxr o(16 | 121 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(14 | 119 | 0) s(41 | 26 | 27) np (no TSTs): 28782]
         ===================================================================================================

1xN014:  -----------------------------------------------------
         Memory status on node "1xN014" for matrix calculation
         	Estimated memory consumption: 0.0602248 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.7515 GB
         	Available relative memory: 72.3532 %
         -----------------------------------------------------

1xN014:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:36 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN014:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:36 2025
         ============================================================

1xN014:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN014:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN014:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN014:
1xN014:



1xN014:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN014:  Port homogenization method: M2H point index deviation
1xN014:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 3, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN014:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN014:  -------------------
         TST Statistics:
         E Split (0 | 0 | 0)
         E Adapt (0 | 0 | 0)
         B Split (0 | 0 | 0)
         B Adapt (0 | 0 | 0)
         -------------------

1xN014:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN014:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN014:  =================================
         Finished matrix computation (PBA)
         =================================

1xN014:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:38 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:01.00895
         	Peak Memory Estimation:                   60 MB
         	Peak Memory Usage:                        68 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN015:  ==================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, mpi, open-add-space, open-add-space
         ==================================================

1xN015:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN015:  ===============================
         [Mesh] Expansion: -2 2 -2 2 0 0
         ===============================

1xN015:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0051,0071,0000) e(0079,0101,0027)
         [Mesh] e-1xN: o(0049,0069,0000) e(0081,0103,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN015:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN015:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 6
         Node ID: 15
         HEX Mesh information:
         Hex mesh: node: [hxr o(51 | 71 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(49 | 69 | 0) s(32 | 34 | 27) np (no TSTs): 29376]
         ===================================================================================================

1xN015:  -----------------------------------------------------
         Memory status on node "1xN015" for matrix calculation
         	Estimated memory consumption: 0.118929 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.3907 GB
         	Available relative memory: 74.2216 %
         -----------------------------------------------------

1xN015:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN015:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN015:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN015:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN015:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN015:
1xN015:



1xN015:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN015:  Port homogenization method: M2H point index deviation
1xN015:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 6, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN015:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN015:  ----------------------
         TST Statistics:
         E Split (36 | 32 | 0)
         E Adapt (16 | 16 | 78)
         B Split (48 | 54 | 32)
         B Adapt (0 | 0 | 34)
         ----------------------

1xN015:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN015:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN015:  =================================
         Finished matrix computation (PBA)
         =================================

1xN015:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:35 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:09.00661
         	Peak Memory Estimation:                  119 MB
         	Peak Memory Usage:                       151 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN016:  =============================================================
         [Boundaries] - MCalc
         mpi, open-add-space, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN016:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN016:  ===============================
         [Mesh] Expansion: -2 0 -2 2 0 0
         ===============================

1xN016:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0077,0071,0000) e(0105,0101,0027)
         [Mesh] e-1xN: o(0075,0069,0000) e(0105,0103,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | -2)
         ==================================================

1xN016:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN016:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 12
         Node ID: 16
         HEX Mesh information:
         Hex mesh: node: [hxr o(77 | 71 | 0) s(28 | 30 | 27) np (no TSTs): 22680]
         Hex mesh: extended: [hxr o(75 | 69 | 0) s(30 | 34 | 27) np (no TSTs): 27540]
         ===================================================================================================

1xN016:  -----------------------------------------------------
         Memory status on node "1xN016" for matrix calculation
         	Estimated memory consumption: 0.0774482 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 24.5759 GB
         	Available relative memory: 71.8398 %
         -----------------------------------------------------

1xN016:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:33 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN016:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:33 2025
         ============================================================

1xN016:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN016:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN016:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN016:
1xN016:



1xN016:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN016:  Port homogenization method: M2H point index deviation
1xN016:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN016:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN016:  -------------------
         TST Statistics:
         E Split (0 | 0 | 0)
         E Adapt (0 | 0 | 0)
         B Split (0 | 0 | 0)
         B Adapt (0 | 0 | 0)
         -------------------

1xN016:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN016:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN016:  =================================
         Finished matrix computation (PBA)
         =================================

1xN016:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:38 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:05.00266
         	Peak Memory Estimation:                   77 MB
         	Peak Memory Usage:                       110 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN017:  =============================================================
         [Boundaries] - MCalc
         mpi, mpi, mpi, open-add-space, open-add-space, open-add-space
         =============================================================

1xN017:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN017:  ===============================
         [Mesh] Expansion: -2 2 -2 0 0 0
         ===============================

1xN017:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0051,0099,0000) e(0070,0145,0027)
         [Mesh] e-1xN: o(0049,0097,0000) e(0072,0145,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 2 | -2)
         ==================================================

1xN017:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN017:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 3
         Node ID: 17
         HEX Mesh information:
         Hex mesh: node: [hxr o(51 | 99 | 0) s(19 | 46 | 27) np (no TSTs): 23598]
         Hex mesh: extended: [hxr o(49 | 97 | 0) s(23 | 48 | 27) np (no TSTs): 29808]
         ===================================================================================================

1xN017:  -----------------------------------------------------
         Memory status on node "1xN017" for matrix calculation
         	Estimated memory consumption: 0.093543 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.4071 GB
         	Available relative memory: 74.2696 %
         -----------------------------------------------------

1xN017:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN017:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN017:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN017:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN017:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN017:
1xN017:



1xN017:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN017:  Port homogenization method: M2H point index deviation
1xN017:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN017:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN017:  ----------------------
         TST Statistics:
         E Split (32 | 12 | 0)
         E Adapt (6 | 6 | 57)
         B Split (18 | 48 | 12)
         B Adapt (0 | 0 | 32)
         ----------------------

1xN017:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN017:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN017:  discrete edge port "1" is connected to metal material.
1xN017:  ----------------------------------------------------------------
         The following discrete edge port is connected to metal material:
         	1
         ----------------------------------------------------------------

1xN017:  =================================
         Finished matrix computation (PBA)
         =================================

1xN017:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:30 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:04.00811
         	Peak Memory Estimation:                   94 MB
         	Peak Memory Usage:                        99 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN018:  =============================================================
         [Boundaries] - MCalc
         mpi, open-add-space, mpi, mpi, open-add-space, open-add-space
         =============================================================

1xN018:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN018:  ===============================
         [Mesh] Expansion: -2 0 -2 2 0 0
         ===============================

1xN018:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0068,0099,0000) e(0105,0123,0027)
         [Mesh] e-1xN: o(0066,0097,0000) e(0105,0125,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | -2)
         ==================================================

1xN018:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN018:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 7
         Node ID: 18
         HEX Mesh information:
         Hex mesh: node: [hxr o(68 | 99 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(66 | 97 | 0) s(39 | 28 | 27) np (no TSTs): 29484]
         ===================================================================================================

1xN018:  -----------------------------------------------------
         Memory status on node "1xN018" for matrix calculation
         	Estimated memory consumption: 0.0844997 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.39 GB
         	Available relative memory: 74.2198 %
         -----------------------------------------------------

1xN018:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:26 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN018:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:26 2025
         ============================================================

1xN018:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN018:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN018:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN018:
1xN018:



1xN018:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN018:  Port homogenization method: M2H point index deviation
1xN018:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 4, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN018:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN018:  ---------------------
         TST Statistics:
         E Split (36 | 16 | 0)
         E Adapt (2 | 2 | 75)
         B Split (24 | 54 | 4)
         B Adapt (0 | 0 | 42)
         ---------------------

1xN018:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN018:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN018:  =================================
         Finished matrix computation (PBA)
         =================================

1xN018:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:31 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:04.00988
         	Peak Memory Estimation:                   84 MB
         	Peak Memory Usage:                       104 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



1xN019:  ========================================================================
         [Boundaries] - MCalc
         mpi, open-add-space, mpi, open-add-space, open-add-space, open-add-space
         ========================================================================

1xN019:  ========================================
         [Mesh] Matrix calculation - NO ACIS mode
         [Mesh] 1xN MPI or parallelization mode
         ========================================

1xN019:  ===============================
         [Mesh] Expansion: -2 0 -2 0 0 0
         ===============================

1xN019:  ==================================================
         [Mesh] world: o(0000,0000,0000) e(0105,0145,0027)
         [Mesh] l-1xN: o(0068,0121,0000) e(0105,0145,0027)
         [Mesh] e-1xN: o(0066,0119,0000) e(0105,0145,0027)
         [Mesh] g-MPI: not available
         [Mesh] bound offset: (-2 | 0 | -2)
         ==================================================

1xN019:  =================================================================================
          - hardware info
            + cpu name                    : 12th Gen Intel(R) Core(TM) i5-12400F
            + sockets                     : 1
            + cores per socket            : 6
            + hyperthreading              : on
            + ht-units                    : 2
            + max cpuid level             : 32
            + max cpuid ext. level        : 8
            + numa nodes                  : 1
            + internal cpu info           : CPUID: selected engine is 'Leaf 0xB detection'
         apic ids           : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         apic ids (fallback): 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         from cpu registers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         fallback: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         combined: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         max id per cpu: 32
         SMT mask: 1
         Core mask: 1e
         Package mask: ffffffe0
         set results:
           - packages: 1
           - cores: 6
           - smts: 2
         generate core map, new implementation
         0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
         packages: 1
         cores   : 6
         ht units: 2
          - pinning rule in use   : PINNING_RULE_MCALC_SKIP_ALL
          - desired group         : 0
          - num cores available   : 12
          - active core list from affinity:
            + num accessible procs          : 12
            + num logical procs             : 12
            + current affinity (env)        : 0,1,2,3,4,5,6,7,8,9,10,11
            + sockets ids in                : 0
            + core list                  (1): 0,1,2,3,4,5,6,7,8,9,10,11
          - active cores          : 0,1,2,3,4,5,6,7,8,9,10,11
          - hyperthreading        : on
          - skip pinning: + allowed number of sockets = available number of sockets
                          + hyperthreading allowed by solver
         =================================================================================

1xN019:  ===================================================================================================
         Version: 2024.1 Release from 2023-10-16 (change 1181985) [Release]
         Workflow: PBA matrix coefficients
         Operation: [fpba, meshfill, bg, port-path, tst, tst-nextgen, coeff, surface-imp, connectivity-tree]
         Architecture: Windows, ID: AMD64
         System Windows-64bit
         Using processor group 0/1
         Matrix calculation information:
         # of Nodes: 20
         Concurrency: 10
         Start ID: 19
         Node ID: 19
         HEX Mesh information:
         Hex mesh: node: [hxr o(68 | 121 | 0) s(37 | 24 | 27) np (no TSTs): 23976]
         Hex mesh: extended: [hxr o(66 | 119 | 0) s(39 | 26 | 27) np (no TSTs): 27378]
         ===================================================================================================

1xN019:  -----------------------------------------------------
         Memory status on node "1xN019" for matrix calculation
         	Estimated memory consumption: 0.0435934 GB
         	Physical memory installed: 34.2093 GB
         	Available physical memory: 25.0217 GB
         	Available relative memory: 73.1431 %
         -----------------------------------------------------

1xN019:  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
         Sun Sun Apr 13 10:34:37 2025
         started: calculating matrix coefficients per node
         >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

1xN019:  ============================================================
         Matrix computation (PBA)
         	[Perfect Boundary Approximation (PBA), version: default]
         	[GPU acceleration: off (by user)]
         Version: 2024.1 Release from 2023-10-16 (change 1181985)
         PBA version 0
         Sub-Workflow: FARM-1xN-TST2-Node
         Workflow updated: -
         Sun Sun Apr 13 10:34:37 2025
         ============================================================

1xN019:  ---------------------------------------------
         Used point accuracy enhancement value: 0.00%.
         ---------------------------------------------

1xN019:  -------------------------------------------------
         Geometry representation: shared-attached
         Shared memory: read-only
         FARM allocation scheme: PA
         Parallelization: on, used

1xN019:  Gap-Detection activated for FARM-topology. Gaps are resolved, even partially.: gap tolerance value is 0.001000 and mesh geometry scale is 0.001000
1xN019:
1xN019:



1xN019:  ----------------------
         Acceleration mode: CPU
         ----------------------

1xN019:  Port homogenization method: M2H point index deviation
1xN019:  ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
         FARM/Meshfill cache is set to 8 (local FI domains: 2, dynamic: false)
         ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc

1xN019:  =============================================================
         Hex cell analyzer settings:
         	max number of E fields per mesh edge: 2
         	max number of H fields per mesh face: 4
         	supporting dual grid: false
         	performance improvement: ROI limit: true
         	performance improvement: ROI threshold: 2
         	performance improvement: single topology extraction: true
         	performance improvement: pre-categorize cell volume: true
         	periodic align: 0
         	periodic cells: true
         	homogenization version: pid
         =============================================================

1xN019:  -------------------
         TST Statistics:
         E Split (0 | 0 | 0)
         E Adapt (0 | 0 | 0)
         B Split (0 | 0 | 0)
         B Adapt (0 | 0 | 0)
         -------------------

1xN019:  ssssssssssssssssssssssssssssssssssssssssss
         # of curls with SI accuracy enhancement: 0
         ssssssssssssssssssssssssssssssssssssssssss

1xN019:  ------------------------------------------------------------------------------
         PBA fill limit is applied in inverse mode.
         PBA fill limit is applied on faces filled with at least 85.00% metal material.
         --------------------------------------------------------------
         detailed accuracy settings:
         --------------------------------------------------------------
         augmented fill limit:       true
         augmented fill limit value: 85.00
         automatic fill limit:       true
         early fill limit:           true
         inverse fill limit:         true
         model complexity:           0.00
         legacy 2015:                false
         fixed point accuracy:       false
         minimum point accuracy:     0
         mesh step inheritance:      false
         accuracy mode:
         ------------------------------------------------------------------------------

1xN019:  =================================
         Finished matrix computation (PBA)
         =================================

1xN019:  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
         Sun Sun Apr 13 10:34:38 2025
         Resource usage for calculating matrix coefficients per node:
         	Runtime                          00:00:01.00383
         	Peak Memory Estimation:                   44 MB
         	Peak Memory Usage:                        65 MB
         <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<



<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
Sun Sun Apr 13 10:34:42 2025
Resource usage for parallelization control:
	Runtime                      00:00:22.00032
<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<

------------------------------------------------------------------------------------------------------------------------------
PBAMeshFeedback - InfoMap: 0[ms] - SBCell navigation: Using legacy edges - CornerCorrectionLinesAndWires: 0[ms] - Write: 0[ms]
ConnectivityAXG - Load: 32[ms] - Setup: 6[ms] - Convert: 664[ms] ( Groups: 2 - Shapes: 1910 - Threads: 6 ) - Write: 138[ms]
ConnectivityAXG - Load: 32[ms] - Setup: 6[ms] - Convert: 664[ms] ( Groups: 2 - Shapes: 1910 - Threads: 6 ) - Write: 138[ms]
------------------------------------------------------------------------------------------------------------------------------

--------------------------------
# of staircase filled cells: 0
# of staircase filled areas: 0
# of staircase filled edges: 0
# of faces above fill limit: 0
# of edges with FPBA topology: 0
--------------------------------

