-- NodeMerger_tb.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity NodeMerger_tb is
end NodeMerger_tb;

architecture Behavioral of NodeMerger_tb is
    -- Component declaration
    component NodeMerger is
        Port (
            clk           : in  std_logic;
            reset         : in  std_logic;
            sorted_char   : in  std_logic_vector(7 downto 0);
            sorted_freq   : in  integer;
            sort_ready    : in  std_logic;
            sort_done     : in  std_logic;
            merge_done    : out std_logic;
            root_index    : out integer
        );
    end component;

    -- Test signals
    signal clk           : std_logic := '0';
    signal reset         : std_logic := '0';
    signal sorted_char   : std_logic_vector(7 downto 0) := (others => '0');
    signal sorted_freq   : integer := 0;
    signal sort_ready    : std_logic := '0';
    signal sort_done     : std_logic := '0';
    signal merge_done    : std_logic;
    signal root_index    : integer;
    signal load_ack      : std_logic;

    -- Clock period definitions
    constant clk_period : time := 10 ns;

    -- Test data type
    type test_data_type is record
        char : character;
        freq : integer;
    end record;

    -- Test data for "supersurvivor"
    type test_array is array (0 to 7) of test_data_type;
    constant test_data : test_array := (
        ('r', 3),
        ('s', 2),
        ('u', 2),
        ('v', 2),
        ('e', 1),
        ('i', 1),
        ('o', 1),
        ('p', 1)
    );

begin
    -- Instantiate the Unit Under Test (UUT)
    uut: NodeMerger port map (
        clk         => clk,
        reset       => reset,
        sorted_char => sorted_char,
        sorted_freq => sorted_freq,
        sort_ready  => sort_ready,
        sort_done   => sort_done,
        merge_done  => merge_done,
        root_index  => root_index
    );

    -- Clock process
    clk_process: process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Reset
        reset <= '1';
        sort_ready <= '0';
        sort_done <= '0';
        wait for clk_period * 2;
        reset <= '0';
        wait for clk_period * 2;
    
        -- Load nodes
        for i in test_data'range loop
            -- Setup data
            sorted_char <= std_logic_vector(to_unsigned(character'pos(test_data(i).char), 8));
            sorted_freq <= test_data(i).freq;
            
            -- Wait for next clock and assert sort_ready
            wait until rising_edge(clk);
            sort_ready <= '1';
            
            -- Wait for load_ack
            wait until rising_edge(clk) and load_ack = '1';
            sort_ready <= '0';
            
            -- Wait one cycle for next node
            wait until rising_edge(clk);
            
            report "Sent node " & integer'image(i) & ": Char = " & test_data(i).char & 
                   ", Freq = " & integer'image(test_data(i).freq);
        end loop;
    
        -- Wait before asserting sort_done
        wait for clk_period * 2;
        sort_done <= '1';
        wait until rising_edge(clk);
        sort_done <= '0';
    
        -- Wait for completion
        wait until merge_done = '1' for 1000 ns;
        assert merge_done = '1' report "Merge did not complete" severity failure;
        
        wait;
    end process;
end Behavioral;
