
ubuntu-preinstalled/sg_rbuf:     file format elf32-littlearm


Disassembly of section .init:

0000087c <.init>:
 87c:	push	{r3, lr}
 880:	bl	1330 <sg_chk_n_print3@plt+0x924>
 884:	pop	{r3, pc}

Disassembly of section .plt:

00000888 <raise@plt-0x14>:
 888:	push	{lr}		; (str lr, [sp, #-4]!)
 88c:	ldr	lr, [pc, #4]	; 898 <raise@plt-0x4>
 890:	add	lr, pc, lr
 894:	ldr	pc, [lr, #8]!
 898:			; <UNDEFINED> instruction: 0x000126b8

0000089c <raise@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #73728	; 0x12000
 8a4:	ldr	pc, [ip, #1720]!	; 0x6b8

000008a8 <__cxa_finalize@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #73728	; 0x12000
 8b0:	ldr	pc, [ip, #1712]!	; 0x6b0

000008b4 <free@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #73728	; 0x12000
 8bc:	ldr	pc, [ip, #1704]!	; 0x6a8

000008c0 <mmap64@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #73728	; 0x12000
 8c8:	ldr	pc, [ip, #1696]!	; 0x6a0

000008cc <__stack_chk_fail@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #73728	; 0x12000
 8d4:	ldr	pc, [ip, #1688]!	; 0x698

000008d8 <pr2serr@plt>:
 8d8:			; <UNDEFINED> instruction: 0xe7fd4778
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #73728	; 0x12000
 8e4:	ldr	pc, [ip, #1676]!	; 0x68c

000008e8 <sysconf@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #73728	; 0x12000
 8f0:	ldr	pc, [ip, #1668]!	; 0x684

000008f4 <perror@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #73728	; 0x12000
 8fc:	ldr	pc, [ip, #1660]!	; 0x67c

00000900 <ioctl@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #73728	; 0x12000
 908:	ldr	pc, [ip, #1652]!	; 0x674

0000090c <gettimeofday@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #73728	; 0x12000
 914:	ldr	pc, [ip, #1644]!	; 0x66c

00000918 <open64@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #73728	; 0x12000
 920:	ldr	pc, [ip, #1636]!	; 0x664

00000924 <getenv@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #73728	; 0x12000
 92c:	ldr	pc, [ip, #1628]!	; 0x65c

00000930 <puts@plt>:
 930:			; <UNDEFINED> instruction: 0xe7fd4778
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #73728	; 0x12000
 93c:	ldr	pc, [ip, #1616]!	; 0x650

00000940 <malloc@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #73728	; 0x12000
 948:	ldr	pc, [ip, #1608]!	; 0x648

0000094c <__libc_start_main@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #73728	; 0x12000
 954:	ldr	pc, [ip, #1600]!	; 0x640

00000958 <__gmon_start__@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #73728	; 0x12000
 960:	ldr	pc, [ip, #1592]!	; 0x638

00000964 <getopt_long@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #73728	; 0x12000
 96c:	ldr	pc, [ip, #1584]!	; 0x630

00000970 <strlen@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1576]!	; 0x628

0000097c <sg_err_category3@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1568]!	; 0x620

00000988 <__errno_location@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1560]!	; 0x618

00000994 <__isoc99_sscanf@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1552]!	; 0x610

000009a0 <memset@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1544]!	; 0x608

000009ac <putchar@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1536]!	; 0x600

000009b8 <__printf_chk@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1528]!	; 0x5f8

000009c4 <sg_get_llnum@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1520]!	; 0x5f0

000009d0 <sg_convert_errno@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1512]!	; 0x5e8

000009dc <sg_get_num@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1504]!	; 0x5e0

000009e8 <strncmp@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1496]!	; 0x5d8

000009f4 <abort@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1488]!	; 0x5d0

00000a00 <close@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1480]!	; 0x5c8

00000a0c <sg_chk_n_print3@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1472]!	; 0x5c0

Disassembly of section .text:

00000a18 <.text>:
     a18:	svcmi	0x00f0e92d
     a1c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
     a20:	andscs	r8, lr, r4, lsl #22
     a24:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     a28:			; <UNDEFINED> instruction: 0xf8df460e
     a2c:	ldrbtmi	r3, [sl], #-2056	; 0xfffff7f8
     a30:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r7, ip, sp, pc}^
     a34:	ldmdavs	fp, {r3, r4, r8, r9, sl, fp, sp, pc}
     a38:			; <UNDEFINED> instruction: 0xf04f933d
     a3c:			; <UNDEFINED> instruction: 0xf7ff0300
     a40:	eorcs	lr, r8, #84, 30	; 0x150
     a44:	strmi	r2, [r4], -r0, lsl #2
     a48:			; <UNDEFINED> instruction: 0xf7ff4638
     a4c:			; <UNDEFINED> instruction: 0xf8dfefaa
     a50:	ldrbtmi	r0, [r8], #-2024	; 0xfffff818
     a54:	svc	0x0066f7ff
     a58:			; <UNDEFINED> instruction: 0x46294632
     a5c:			; <UNDEFINED> instruction: 0xf0002800
     a60:	ldrtmi	r8, [r8], -pc, lsl #2
     a64:			; <UNDEFINED> instruction: 0xf88d2300
     a68:			; <UNDEFINED> instruction: 0xf0003067
     a6c:	orrslt	pc, r0, r3, ror lr	; <UNPREDICTABLE>
     a70:	bleq	7cbb4 <sg_chk_n_print3@plt+0x7c1a8>
     a74:			; <UNDEFINED> instruction: 0x27c4f8df
     a78:	sbfxcc	pc, pc, #17, #25
     a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     a80:	blls	f5aaf0 <sg_chk_n_print3@plt+0xf5a0e4>
     a84:			; <UNDEFINED> instruction: 0xf040405a
     a88:			; <UNDEFINED> instruction: 0x465883b1
     a8c:	ldc	0, cr11, [sp], #252	; 0xfc
     a90:	pop	{r2, r8, r9, fp, pc}
     a94:			; <UNDEFINED> instruction: 0xf89d8ff0
     a98:	blcs	cc3c <sg_chk_n_print3@plt+0xc230>
     a9c:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
     aa0:	blcs	27714 <sg_chk_n_print3@plt+0x26d08>
     aa4:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
     aa8:	mlscc	r5, sp, r8, pc	; <UNPREDICTABLE>
     aac:			; <UNDEFINED> instruction: 0xf0002b00
     ab0:			; <UNDEFINED> instruction: 0xf89d8102
     ab4:	blcs	cc54 <sg_chk_n_print3@plt+0xc248>
     ab8:	rscshi	pc, r8, r0, asr #32
     abc:	stmdacs	r0, {r5, fp, ip, pc}
     ac0:	addshi	pc, fp, #0
     ac4:	andsne	lr, lr, #3620864	; 0x374000
     ac8:	stmdbcs	r1, {r1, r3, r4, r8, r9, fp, ip, pc}
     acc:	andne	lr, r4, #3358720	; 0x334000
     ad0:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
     ad4:			; <UNDEFINED> instruction: 0xf1729307
     ad8:	svclt	0x00be0300
     adc:	subvs	pc, r8, #79	; 0x4f
     ae0:	stmib	sp, {r8, r9, sp}^
     ae4:			; <UNDEFINED> instruction: 0xf7ff2304
     ae8:	mcrne	15, 0, lr, cr7, cr8, {0}
     aec:	rsbshi	pc, r9, #192, 4
     af0:	mlscc	r2, sp, r8, pc	; <UNPREDICTABLE>
     af4:			; <UNDEFINED> instruction: 0xf0402b00
     af8:	vst4.8	{d24,d26,d28,d30}, [pc :64], r7
     afc:			; <UNDEFINED> instruction: 0xf7ff7000
     b00:	strmi	lr, [r0], r0, lsr #30
     b04:			; <UNDEFINED> instruction: 0xf0002800
     b08:			; <UNDEFINED> instruction: 0xf89d8373
     b0c:	cdpge	0, 3, cr1, cr2, cr1, {3}
     b10:	eorscs	r2, ip, #0, 6
     b14:	ldcls	3, cr9, [ip, #-200]	; 0xffffff38
     b18:	teqhi	r3, r3, ror r0
     b1c:	sbccs	pc, r8, sp, lsl #17
     b20:			; <UNDEFINED> instruction: 0xf0402900
     b24:			; <UNDEFINED> instruction: 0xf10d80d8
     b28:	eorscs	r0, r8, #144, 20	; 0x90000
     b2c:			; <UNDEFINED> instruction: 0xf04f2303
     b30:	ldrbmi	r0, [r0], -r4, lsl #18
     b34:	sbccc	pc, r9, sp, lsl #17
     b38:	sbcsls	pc, r0, sp, lsl #17
     b3c:	svc	0x0030f7ff
     b40:	cmpcs	r3, #3473408	; 0x350000
     b44:	tsteq	r2, pc, rrx	; <UNPREDICTABLE>
     b48:	andeq	pc, sl, #536870916	; 0x20000004
     b4c:			; <UNDEFINED> instruction: 0xf64e9322
     b50:	andls	r2, r6, r0, ror #6
     b54:	addsls	pc, r4, sp, asr #17
     b58:	addshi	pc, r8, sp, asr #17
     b5c:			; <UNDEFINED> instruction: 0x91239627
     b60:	addscs	pc, r0, sp, lsr #17
     b64:			; <UNDEFINED> instruction: 0x0328e9cd
     b68:			; <UNDEFINED> instruction: 0xf8dfb1ed
     b6c:	ldrbtmi	r1, [r9], #-1748	; 0xfffff92c
     b70:			; <UNDEFINED> instruction: 0x56d0f8df
     b74:			; <UNDEFINED> instruction: 0x06d0f8df
     b78:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
     b7c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b80:	tstls	r3, #0, 6
     b84:			; <UNDEFINED> instruction: 0x4628aa3e
     b88:			; <UNDEFINED> instruction: 0xf8134413
     b8c:			; <UNDEFINED> instruction: 0xf7ff1c30
     b90:	blls	4fc630 <sg_chk_n_print3@plt+0x4fbc24>
     b94:	tstls	r3, #67108864	; 0x4000000
     b98:	ldmible	r3!, {r0, r3, r8, r9, fp, sp}^
     b9c:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
     ba0:			; <UNDEFINED> instruction: 0xf7ff4478
     ba4:			; <UNDEFINED> instruction: 0xf10dee9c
     ba8:	vmla.i8	d16, d18, d8
     bac:	ldrtmi	r2, [r8], -r5, lsl #3
     bb0:			; <UNDEFINED> instruction: 0xf7ff464a
     bb4:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
     bb8:	eorhi	pc, r9, #192, 4
     bbc:	blcs	a7834 <sg_chk_n_print3@plt+0xa6e28>
     bc0:	rscshi	pc, fp, r0, lsl #6
     bc4:			; <UNDEFINED> instruction: 0xf7ff4648
     bc8:	pkhtbmi	lr, r3, sl, asr #29
     bcc:	ldmdacs	r5, {r4, r5, r6, r8, ip, sp, pc}
     bd0:			; <UNDEFINED> instruction: 0x46499a1c
     bd4:	sbchi	pc, r9, r0, asr #32
     bd8:			; <UNDEFINED> instruction: 0xf8df2a01
     bdc:	svclt	0x00d80674
     be0:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
     be4:	andcs	fp, r1, #200, 30	; 0x320
     be8:	svc	0x0010f7ff
     bec:	mlscc	r1, sp, r8, pc	; <UNPREDICTABLE>
     bf0:			; <UNDEFINED> instruction: 0xf0002b00
     bf4:			; <UNDEFINED> instruction: 0xf8b880ce
     bf8:	andcs	r5, r1, r2
     bfc:			; <UNDEFINED> instruction: 0x1654f8df
     c00:	vmull.u<illegal width 8>	<illegal reg q13.5>, d5, d1[7]
     c04:	ldrbtmi	r0, [r9], #-1292	; 0xfffffaf4
     c08:			; <UNDEFINED> instruction: 0xf7ff462a
     c0c:	blls	1fc76c <sg_chk_n_print3@plt+0x1fbd60>
     c10:	vstrle	d2, [r4, #-0]
     c14:	svclt	0x00d842ab
     c18:	vpadd.f32	d9, d0, d7
     c1c:			; <UNDEFINED> instruction: 0x4640829f
     c20:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c24:	mlscc	r0, sp, r8, pc	; <UNPREDICTABLE>
     c28:	mlscs	r2, sp, r8, pc	; <UNPREDICTABLE>
     c2c:			; <UNDEFINED> instruction: 0xf0402b00
     c30:	ldrls	r8, [r3, #-203]	; 0xffffff35
     c34:			; <UNDEFINED> instruction: 0x4621b13a
     c38:			; <UNDEFINED> instruction: 0xf0004628
     c3c:	tstlt	r1, pc, lsr #31	; <UNPREDICTABLE>
     c40:	andmi	pc, r4, r0, lsl #22
     c44:	bge	4e4c98 <sg_chk_n_print3@plt+0x4e428c>
     c48:	cmncs	r5, r2, asr #4	; <UNPREDICTABLE>
     c4c:			; <UNDEFINED> instruction: 0xf7ff4638
     c50:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
     c54:	mvnhi	pc, r0, asr #5
     c58:	mlscc	r2, sp, r8, pc	; <UNPREDICTABLE>
     c5c:			; <UNDEFINED> instruction: 0xf0402b00
     c60:			; <UNDEFINED> instruction: 0xf89d8156
     c64:	blcs	cdec <sg_chk_n_print3@plt+0xc3e0>
     c68:	adcshi	pc, r1, r0, asr #32
     c6c:			; <UNDEFINED> instruction: 0xf7ff4628
     c70:	strmi	lr, [r3], -r8, ror #28
     c74:	stmdacs	r0, {r2, r3, ip, pc}
     c78:	sbchi	pc, r1, #0
     c7c:	adcs	r9, r4, fp, lsl #6
     c80:	movwcs	r4, #5688	; 0x1638
     c84:	rsbcc	pc, r7, sp, lsl #17
     c88:	stc2	0, cr15, [r4], #-0
     c8c:			; <UNDEFINED> instruction: 0xf47f2800
     c90:			; <UNDEFINED> instruction: 0xf89daeef
     c94:	blcs	ce38 <sg_chk_n_print3@plt+0xc42c>
     c98:	blls	6f4dd0 <sg_chk_n_print3@plt+0x6f43c4>
     c9c:			; <UNDEFINED> instruction: 0xf43f2b00
     ca0:			; <UNDEFINED> instruction: 0xf000af03
     ca4:			; <UNDEFINED> instruction: 0xf04ffba9
     ca8:	strbt	r0, [r3], r0, lsl #22
     cac:	streq	pc, [r8, #2271]!	; 0x8df
     cb0:			; <UNDEFINED> instruction: 0xf7ff4478
     cb4:			; <UNDEFINED> instruction: 0xf89dee14
     cb8:	blcs	ce58 <sg_chk_n_print3@plt+0xc44c>
     cbc:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {1}
     cc0:	ldrne	pc, [r8, #2271]	; 0x8df
     cc4:	bleq	3ce08 <sg_chk_n_print3@plt+0x3c3fc>
     cc8:	ldreq	pc, [r4, #2271]	; 0x8df
     ccc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     cd0:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     cd4:			; <UNDEFINED> instruction: 0xf10de6ce
     cd8:			; <UNDEFINED> instruction: 0x46190a90
     cdc:	movwcs	r2, #45624	; 0xb238
     ce0:			; <UNDEFINED> instruction: 0xf04f4650
     ce4:			; <UNDEFINED> instruction: 0xf88d0904
     ce8:			; <UNDEFINED> instruction: 0xf88d30c9
     cec:			; <UNDEFINED> instruction: 0xf7ff90d0
     cf0:	ldmdage	r5!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
     cf4:			; <UNDEFINED> instruction: 0xf06f2353
     cf8:	vrhadd.s8	d16, d2, d2
     cfc:			; <UNDEFINED> instruction: 0x9322020a
     d00:	msrcs	SPSR_, #81788928	; 0x4e00000
     d04:			; <UNDEFINED> instruction: 0xf8cd9006
     d08:			; <UNDEFINED> instruction: 0xf8cd9094
     d0c:			; <UNDEFINED> instruction: 0x96278098
     d10:			; <UNDEFINED> instruction: 0xf8ad9123
     d14:	stmib	sp, {r4, r7, sp}^
     d18:	stccs	3, cr0, [r0, #-160]	; 0xffffff60
     d1c:	svcge	0x0043f43f
     d20:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     d24:			; <UNDEFINED> instruction: 0xe7234479
     d28:			; <UNDEFINED> instruction: 0xf88d2300
     d2c:			; <UNDEFINED> instruction: 0xf88d3060
     d30:	strbt	r3, [r2], r3, rrx
     d34:			; <UNDEFINED> instruction: 0x46294632
     d38:			; <UNDEFINED> instruction: 0xf0004638
     d3c:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
     d40:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {3}
     d44:	blcs	279b8 <sg_chk_n_print3@plt+0x26fac>
     d48:	mcrge	4, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
     d4c:	mlscc	r7, sp, r8, pc	; <UNPREDICTABLE>
     d50:			; <UNDEFINED> instruction: 0xd1a62b00
     d54:	blx	19bcd5e <sg_chk_n_print3@plt+0x19bc352>
     d58:	bleq	3ce9c <sg_chk_n_print3@plt+0x3c490>
     d5c:	ldrtmi	lr, [r2], -sl, lsl #13
     d60:	ldrtmi	r4, [r8], -r9, lsr #12
     d64:	blx	fedbcd6e <sg_chk_n_print3@plt+0xfedbc362>
     d68:	bcs	7ad14 <sg_chk_n_print3@plt+0x7a308>
     d6c:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d70:	andcs	fp, r0, #216, 30	; 0x360
     d74:	svclt	0x00c84478
     d78:			; <UNDEFINED> instruction: 0xf7ff2201
     d7c:	strbmi	lr, [r0], -r8, asr #28
     d80:	ldc	7, cr15, [r8, #1020]	; 0x3fc
     d84:	svceq	0x0000f1bb
     d88:	mrcge	6, 3, APSR_nzcv, cr4, cr15, {5}
     d8c:	bleq	18fced0 <sg_chk_n_print3@plt+0x18fc4c4>
     d90:			; <UNDEFINED> instruction: 0xf898e670
     d94:	andcs	r5, r1, r2
     d98:	mulne	r1, r8, r8
     d9c:	mulcs	r3, r8, r8
     da0:			; <UNDEFINED> instruction: 0xf898022d
     da4:	b	114cdac <sg_chk_n_print3@plt+0x114c3a0>
     da8:			; <UNDEFINED> instruction: 0xf8df4501
     dac:	tstmi	r5, #192, 8	; 0xc0000000
     db0:			; <UNDEFINED> instruction: 0x462a4479
     db4:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     db8:			; <UNDEFINED> instruction: 0xf8dfe729
     dbc:	ldmdbls	r0!, {r2, r4, r5, r7, sl}
     dc0:			; <UNDEFINED> instruction: 0xf7ff4478
     dc4:	ldrbt	lr, [sp], ip, lsl #27
     dc8:			; <UNDEFINED> instruction: 0xf0402a00
     dcc:	stmdbne	r0!, {r5, r7, pc}^
     dd0:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
     dd4:	stmdacs	r0, {r0, r1, r3, ip, pc}
     dd8:	andshi	pc, r1, #0
     ddc:	vmulne.f64	d25, d0, d11
     de0:	ldrmi	r4, [r8], #-612	; 0xfffffd9c
     de4:	movweq	lr, #18944	; 0x4a00
     de8:	strbne	r9, [ip, ip, lsl #6]!
     dec:	ldmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
     df0:	strtmi	r0, [sl], -r4, lsl #2
     df4:	ldrcc	lr, [r0], #-2509	; 0xfffff633
     df8:			; <UNDEFINED> instruction: 0xf0004623
     dfc:			; <UNDEFINED> instruction: 0xf89dfedd
     e00:	andls	r3, pc, r4, rrx
     e04:	blcs	24e28 <sg_chk_n_print3@plt+0x2441c>
     e08:	rschi	pc, r4, r0, asr #32
     e0c:			; <UNDEFINED> instruction: 0xf8df2300
     e10:	ldrmi	r8, [ip], -r4, ror #8
     e14:	tstls	r3, #671088640	; 0x28000000
     e18:	movwcs	pc, #29637	; 0x73c5	; <UNPREDICTABLE>
     e1c:	ldrbtmi	r9, [r8], #777	; 0x309
     e20:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e24:	andmi	pc, r7, #335544323	; 0x14000003
     e28:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
     e2c:			; <UNDEFINED> instruction: 0xf8df930d
     e30:	ldrbtmi	r3, [fp], #-1100	; 0xfffffbb4
     e34:	blls	1e5a74 <sg_chk_n_print3@plt+0x1e5068>
     e38:			; <UNDEFINED> instruction: 0xf080429c
     e3c:	blls	221234 <sg_chk_n_print3@plt+0x220828>
     e40:			; <UNDEFINED> instruction: 0xf89d2100
     e44:	eorscs	fp, r8, #97	; 0x61
     e48:			; <UNDEFINED> instruction: 0xf04f6031
     e4c:	rsbsvs	r0, r1, ip, lsr ip
     e50:			; <UNDEFINED> instruction: 0xf88d458b
     e54:	blls	24d194 <sg_chk_n_print3@plt+0x24c788>
     e58:	andcs	fp, sl, r4, lsl pc
     e5c:			; <UNDEFINED> instruction: 0xf88d2002
     e60:	teqhi	r1, r9, asr #1
     e64:			; <UNDEFINED> instruction: 0xf88d4650
     e68:			; <UNDEFINED> instruction: 0xf88d30cf
     e6c:			; <UNDEFINED> instruction: 0xf88d50d0
     e70:			; <UNDEFINED> instruction: 0xf7ffc0c8
     e74:			; <UNDEFINED> instruction: 0xf89ded96
     e78:	cmpcs	r3, r2, rrx
     e7c:	andeq	pc, r2, pc, rrx
     e80:	strls	r9, [r5, #-290]!	; 0xfffffede
     e84:	tsteq	sl, r2, asr #4	; <UNPREDICTABLE>
     e88:			; <UNDEFINED> instruction: 0xf8ad9023
     e8c:	bcs	50d4 <sg_chk_n_print3@plt+0x46c8>
     e90:	blls	335400 <sg_chk_n_print3@plt+0x3349f4>
     e94:	msrvs	R8_usr, r4
     e98:	mlscs	r0, sp, r8, pc	; <UNPREDICTABLE>
     e9c:	stmib	sp, {r0, r1, r3, r5, sl, ip, pc}^
     ea0:	blls	18e740 <sg_chk_n_print3@plt+0x18dd34>
     ea4:			; <UNDEFINED> instruction: 0x93289129
     ea8:			; <UNDEFINED> instruction: 0xf0002a00
     eac:	andcs	r8, r1, #135	; 0x87
     eb0:	bls	725760 <sg_chk_n_print3@plt+0x724d54>
     eb4:	mrrcle	10, 0, r2, r1, cr1
     eb8:	vmax.s8	q10, q1, q5
     ebc:	ldrtmi	r2, [r8], -r5, lsl #3
     ec0:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     ec4:	vmlal.s8	q9, d0, d0
     ec8:	blls	7213a8 <sg_chk_n_print3@plt+0x72099c>
     ecc:			; <UNDEFINED> instruction: 0xdc6f2b02
     ed0:			; <UNDEFINED> instruction: 0xf7ff4648
     ed4:	cmplt	r8, r4, asr sp
     ed8:	cmple	r6, r5, lsl r8
     edc:			; <UNDEFINED> instruction: 0x46499a1c
     ee0:	bcs	53284 <sg_chk_n_print3@plt+0x52878>
     ee4:	svclt	0x00d44478
     ee8:	andcs	r2, r1, #0, 4
     eec:	stc	7, cr15, [lr, #1020]	; 0x3fc
     ef0:	mlscc	r0, sp, r8, pc	; <UNPREDICTABLE>
     ef4:	bls	c6d3e8 <sg_chk_n_print3@plt+0xc6c9dc>
     ef8:			; <UNDEFINED> instruction: 0xf002990a
     efc:	bcs	8171c <sg_chk_n_print3@plt+0x80d10>
     f00:	sadd16mi	fp, r9, r8
     f04:	ldflsd	f1, [r3], {10}
     f08:	ldrls	r3, [r3], #-1025	; 0xfffffbff
     f0c:	movwcs	lr, #6035	; 0x1793
     f10:	ldrmi	r2, [sl], -r0
     f14:	strls	r2, [r0, -r0, lsl #2]
     f18:	smlabteq	r2, sp, r9, lr
     f1c:			; <UNDEFINED> instruction: 0xf7ff4629
     f20:	mcrrne	12, 13, lr, r3, cr0
     f24:	svclt	0x0018900c
     f28:			; <UNDEFINED> instruction: 0xf47f2300
     f2c:			; <UNDEFINED> instruction: 0xf7ffaea7
     f30:	stmdavs	r3, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
     f34:			; <UNDEFINED> instruction: 0xf0002b0c
     f38:	ldmmi	r2, {r0, r2, r4, r5, r8, pc}^
     f3c:	bleq	18fd080 <sg_chk_n_print3@plt+0x18fc674>
     f40:			; <UNDEFINED> instruction: 0xf7ff4478
     f44:	ldr	lr, [r5, #3288]	; 0xcd8
     f48:			; <UNDEFINED> instruction: 0xf6449b06
     f4c:	andcs	r6, r4, #32, 2
     f50:	strtls	r9, [fp], #-1575	; 0xfffff9d9
     f54:	stmib	sp, {r3, r5, r8, r9, ip, pc}^
     f58:	str	r1, [sl, r9, lsr #4]!
     f5c:	svceq	0x0000f1bb
     f60:	stmibmi	r9, {r0, r2, r4, r5, r8, ip, lr, pc}^
     f64:	stmdals	sp, {r0, r3, r4, r5, r6, sl, lr}
     f68:	bleq	ff1fd3a4 <sg_chk_n_print3@plt+0xff1fc998>
     f6c:	ldc	7, cr15, [r6], #1020	; 0x3fc
     f70:	ldrbeq	pc, [r1], #269	; 0x10d	; <UNPREDICTABLE>
     f74:	svcne	0x0001f81b
     f78:			; <UNDEFINED> instruction: 0xf7ff4640
     f7c:	ldrbmi	lr, [ip, #-3248]	; 0xfffff350
     f80:	stmdals	lr, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
     f84:	stc	7, cr15, [sl], #1020	; 0x3fc
     f88:	bls	73ade8 <sg_chk_n_print3@plt+0x73a3dc>
     f8c:	ldmmi	pc!, {r0, r1, r7, r9, sl, lr}	; <UNPREDICTABLE>
     f90:	bcs	528bc <sg_chk_n_print3@plt+0x51eb0>
     f94:	svclt	0x00d44478
     f98:	andcs	r2, r1, #0, 4
     f9c:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     fa0:	blcs	27bd4 <sg_chk_n_print3@plt+0x271c8>
     fa4:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
     fa8:			; <UNDEFINED> instruction: 0xf7ff4618
     fac:	strbt	lr, [r9], r4, lsl #25
     fb0:	ldmdbls	r0!, {r0, r1, r2, r4, r5, r7, fp, lr}
     fb4:			; <UNDEFINED> instruction: 0xf7ff4478
     fb8:			; <UNDEFINED> instruction: 0xe789ec92
     fbc:	mlscs	r3, sp, r8, pc	; <UNPREDICTABLE>
     fc0:			; <UNDEFINED> instruction: 0xf43f2a00
     fc4:			; <UNDEFINED> instruction: 0xf44faf76
     fc8:	eorls	r3, sl, #128, 4
     fcc:	ldmibmi	r1!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
     fd0:			; <UNDEFINED> instruction: 0xe7c84479
     fd4:	ldmdage	r4, {r8, sp}
     fd8:	tstne	r4, sp, asr #19
     fdc:	ldc	7, cr15, [r6], {255}	; 0xff
     fe0:			; <UNDEFINED> instruction: 0xf7ffe714
     fe4:	stmdavs	r4, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
     fe8:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
     fec:	stc	7, cr15, [r2], {255}	; 0xff
     ff0:			; <UNDEFINED> instruction: 0xf7ff4620
     ff4:	strmi	lr, [r3], lr, ror #25
     ff8:	stmiami	r8!, {r2, r3, r4, r5, r8, sl, sp, lr, pc}
     ffc:			; <UNDEFINED> instruction: 0xf7ff4478
    1000:			; <UNDEFINED> instruction: 0xf89dec6e
    1004:	orrlt	r3, fp, r7, rrx
    1008:			; <UNDEFINED> instruction: 0xf9f6f000
    100c:	stmiami	r4!, {r4, r5, r8, sl, sp, lr, pc}
    1010:	bleq	18fd154 <sg_chk_n_print3@plt+0x18fc748>
    1014:			; <UNDEFINED> instruction: 0xf7ff4478
    1018:	strbmi	lr, [r0], -lr, ror #24
    101c:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1020:	stmiami	r0!, {r3, r5, r8, sl, sp, lr, pc}
    1024:			; <UNDEFINED> instruction: 0xf7ff4478
    1028:	ldr	lr, [r5], -r6, ror #24
    102c:			; <UNDEFINED> instruction: 0xf9faf000
    1030:	bleq	7d174 <sg_chk_n_print3@plt+0x7c768>
    1034:			; <UNDEFINED> instruction: 0xf89de51e
    1038:	blcs	d1d0 <sg_chk_n_print3@plt+0xc7c4>
    103c:	ldmib	sp, {r0, r3, r6, ip, lr, pc}^
    1040:	tstmi	r3, #20, 6	; 0x50000000
    1044:	tstcs	r0, r5, asr #32
    1048:			; <UNDEFINED> instruction: 0xf7ffa816
    104c:	ldmdage	r4, {r5, r6, sl, fp, sp, lr, pc}
    1050:	blvs	1bfc6d4 <sg_chk_n_print3@plt+0x1bfbcc8>
    1054:	bne	16f3098 <sg_chk_n_print3@plt+0x16f268c>
    1058:	andeq	lr, r0, #165888	; 0x28800
    105c:			; <UNDEFINED> instruction: 0xf102bf42
    1060:			; <UNDEFINED> instruction: 0xf50332ff
    1064:			; <UNDEFINED> instruction: 0xf5032374
    1068:	stmibmi	pc, {r4, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    106c:	bcs	fe43c890 <sg_chk_n_print3@plt+0xfe43be84>
    1070:	ldrbtmi	r2, [r9], #-1
    1074:	blhi	ff9fcb5c <sg_chk_n_print3@plt+0xff9fc150>
    1078:	bcc	fe43c89c <sg_chk_n_print3@plt+0xfe43be90>
    107c:	blvc	ff9fcb64 <sg_chk_n_print3@plt+0xff9fc158>
    1080:	blhi	1bc8a4 <sg_chk_n_print3@plt+0x1bbe98>
    1084:	ldc	7, cr15, [r8], {255}	; 0xff
    1088:	blvc	18fc70c <sg_chk_n_print3@plt+0x18fbd00>
    108c:	blhi	ff1fcb64 <sg_chk_n_print3@plt+0xff1fc158>
    1090:	blx	43cc5c <sg_chk_n_print3@plt+0x43c250>
    1094:	ldcl	13, cr13, [sp, #104]	; 0x68
    1098:	vldr	s14, [pc, #60]	; 10dc <sg_chk_n_print3@plt+0x6d0>
    109c:	vcvt.f64.u32	d6, s3
    10a0:	vmls.f64	d9, d7, d23
    10a4:			; <UNDEFINED> instruction: 0xeeb85a90
    10a8:	vnmul.f64	d7, d23, d23
    10ac:	vmov.f64	d7, #73	; 0x3e480000  0.1953125
    10b0:	vsqrt.f64	d23, d6
    10b4:	vpmin.u8	d15, d0, d0
    10b8:	cdp	0, 8, cr8, cr9, cr11, {4}
    10bc:	ldmdbmi	fp!, {r3, r8, r9, fp, ip, sp, lr}^
    10c0:	ldrbtmi	r2, [r9], #-1
    10c4:	blcs	5fc218 <sg_chk_n_print3@plt+0x5fb80c>
    10c8:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    10cc:			; <UNDEFINED> instruction: 0xf7ff200a
    10d0:	blls	2bc290 <sg_chk_n_print3@plt+0x2bb884>
    10d4:	cmple	lr, r0, lsl #22
    10d8:	ldmib	sp, {r0, r1, r2, r3, fp, ip, pc}^
    10dc:	strls	sl, [r3, #-2832]	; 0xfffff4f0
    10e0:	strls	r1, [r2, #-685]	; 0xfffffd53
    10e4:	stmdbhi	sl, {r5, r7, r8, r9, fp, ip, sp, lr, pc}
    10e8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    10ec:			; <UNDEFINED> instruction: 0x0d224970
    10f0:	b	10865a4 <sg_chk_n_print3@plt+0x1085b98>
    10f4:	ldrbtmi	r3, [r9], #-517	; 0xfffffdfb
    10f8:	stmdbls	fp, {r8, r9, fp, ip, sp, lr, pc}
    10fc:	stmib	sp, {r0, sp}^
    1100:			; <UNDEFINED> instruction: 0xf7ff8900
    1104:	blls	2fc274 <sg_chk_n_print3@plt+0x2fb868>
    1108:			; <UNDEFINED> instruction: 0x4618b113
    110c:	bl	ff4bf110 <sg_chk_n_print3@plt+0xff4be704>
    1110:			; <UNDEFINED> instruction: 0xf7ff4638
    1114:			; <UNDEFINED> instruction: 0xf1b0ec76
    1118:			; <UNDEFINED> instruction: 0xf6bf0b00
    111c:			; <UNDEFINED> instruction: 0xf7ffacab
    1120:	stmdavs	r4, {r2, r4, r5, sl, fp, sp, lr, pc}
    1124:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    1128:	bl	ff93f12c <sg_chk_n_print3@plt+0xff93e720>
    112c:			; <UNDEFINED> instruction: 0xf7ff4620
    1130:	pkhtbmi	lr, r3, r0, asr #24
    1134:			; <UNDEFINED> instruction: 0xf7ffe49e
    1138:	stmdavs	r3, {r3, r5, sl, fp, sp, lr, pc}
    113c:	andsle	r2, pc, ip, lsl #22
    1140:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    1144:	bl	ff5bf148 <sg_chk_n_print3@plt+0xff5be73c>
    1148:	blcs	27d7c <sg_chk_n_print3@plt+0x27370>
    114c:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {1}
    1150:			; <UNDEFINED> instruction: 0xf04f4618
    1154:			; <UNDEFINED> instruction: 0xf7ff0b63
    1158:	str	lr, [fp], #2990	; 0xbae
    115c:			; <UNDEFINED> instruction: 0x462b4957
    1160:	andcs	r9, r1, r7, lsl #20
    1164:			; <UNDEFINED> instruction: 0xf04f4479
    1168:			; <UNDEFINED> instruction: 0xf7ff0b61
    116c:	strbmi	lr, [r0], -r6, lsr #24
    1170:	bl	fe83f174 <sg_chk_n_print3@plt+0xfe83e768>
    1174:	ldmdami	r2, {r1, r2, r3, r4, r5, r6, sl, sp, lr, pc}^
    1178:			; <UNDEFINED> instruction: 0xf7ff4478
    117c:	sbfx	lr, ip, #23, #12
    1180:			; <UNDEFINED> instruction: 0x46294850
    1184:			; <UNDEFINED> instruction: 0xf7ff4478
    1188:			; <UNDEFINED> instruction: 0xf89debaa
    118c:			; <UNDEFINED> instruction: 0xb1233067
    1190:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    1194:	bl	fe8bf198 <sg_chk_n_print3@plt+0xfe8be78c>
    1198:	stmdami	ip, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    119c:			; <UNDEFINED> instruction: 0xf7ff4478
    11a0:	bfi	lr, lr, (invalid: 23:17)
    11a4:	strtmi	r4, [r9], -sl, asr #16
    11a8:			; <UNDEFINED> instruction: 0xf7ff4478
    11ac:			; <UNDEFINED> instruction: 0xf89deb98
    11b0:	teqlt	r3, r7, rrx
    11b4:			; <UNDEFINED> instruction: 0xf04f4847
    11b8:	ldrbtmi	r0, [r8], #-2915	; 0xfffff49d
    11bc:	bl	fe3bf1c0 <sg_chk_n_print3@plt+0xfe3be7b4>
    11c0:	stmdami	r5, {r3, r4, r6, sl, sp, lr, pc}^
    11c4:	bleq	18fd308 <sg_chk_n_print3@plt+0x18fc8fc>
    11c8:			; <UNDEFINED> instruction: 0xf7ff4478
    11cc:	ldrb	lr, [r1], #-2952	; 0xfffff478
    11d0:	blvs	57c854 <sg_chk_n_print3@plt+0x57be48>
    11d4:	stmdbmi	r1, {r0, sp}^
    11d8:	mcr	4, 1, r4, cr8, cr9, {3}
    11dc:	vdiv.f64	d6, d7, d6
    11e0:	mrrc	11, 0, r7, r3, cr6
    11e4:			; <UNDEFINED> instruction: 0xf7ff2b17
    11e8:	strb	lr, [r6, -r8, ror #23]!
    11ec:	bl	1bbf1f0 <sg_chk_n_print3@plt+0x1bbe7e4>
    11f0:			; <UNDEFINED> instruction: 0xf04f483b
    11f4:	ldrbtmi	r0, [r8], #-2915	; 0xfffff49d
    11f8:	bl	fe73f1fc <sg_chk_n_print3@plt+0xfe73e7f0>
    11fc:	ldmdami	r9!, {r1, r3, r4, r5, sl, sp, lr, pc}
    1200:	bleq	18fd344 <sg_chk_n_print3@plt+0x18fc938>
    1204:			; <UNDEFINED> instruction: 0xf7ff4478
    1208:	ldrt	lr, [r3], #-2966	; 0xfffff46a
    120c:	andhi	pc, r0, pc, lsr #7
    1210:	adcsge	lr, r5, sp, lsl #27
    1214:	mrccc	6, 5, ip, cr0, cr7, {7}
    1218:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    121c:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1220:	andeq	r0, r0, r0
    1224:	rsbsmi	pc, pc, r0
    1228:	andeq	r0, r0, r0
    122c:	smlawbmi	lr, r0, r4, r8
    1230:	andeq	r2, r1, lr, lsl r5
    1234:	muleq	r0, r4, r0
    1238:			; <UNDEFINED> instruction: 0x00001bb6
    123c:	ldrdeq	r2, [r1], -r0
    1240:	andeq	r1, r0, sl, ror #24
    1244:	andeq	r1, r0, ip, ror #22
    1248:	andeq	r1, r0, r2, asr #22
    124c:	andeq	r1, r0, r0, ror #18
    1250:	andeq	r1, r0, r6, asr #22
    1254:	andeq	r1, r0, r6, ror #22
    1258:	andeq	r1, r0, ip, ror #18
    125c:	andeq	r1, r0, r4, lsl #19
    1260:	muleq	r0, r2, r9
    1264:	ldrdeq	r1, [r0], -ip
    1268:	ldrdeq	r1, [r0], -r8
    126c:	andeq	r1, r0, ip, ror #19
    1270:	andeq	r1, r0, r0, asr r9
    1274:	andeq	r1, r0, r6, asr #17
    1278:	ldrdeq	r1, [r0], -r2
    127c:	andeq	r1, r0, lr, asr #13
    1280:	muleq	r0, ip, sl
    1284:	muleq	r0, r0, r9
    1288:	andeq	r1, r0, r4, ror r8
    128c:	andeq	r1, r0, ip, lsl #20
    1290:	andeq	r1, r0, ip, asr r7
    1294:	andeq	r1, r0, r0, lsr r6
    1298:	andeq	r1, r0, r6, lsr #13
    129c:	andeq	r1, r0, r8, ror r6
    12a0:	ldrdeq	r1, [r0], -r8
    12a4:	strdeq	r1, [r0], -r0
    12a8:	andeq	r1, r0, r6, asr #18
    12ac:	andeq	r1, r0, r6, lsr r9
    12b0:	andeq	r1, r0, r2, lsr r9
    12b4:	andeq	r1, r0, r6, asr #18
    12b8:	andeq	r1, r0, lr, lsl r8
    12bc:	andeq	r1, r0, r8, ror r6
    12c0:	andeq	r1, r0, ip, lsl #17
    12c4:	muleq	r0, r8, r7
    12c8:	ldrdeq	r1, [r0], -lr
    12cc:	andeq	r1, r0, r8, lsl #14
    12d0:	andeq	r1, r0, r8, lsl #13
    12d4:			; <UNDEFINED> instruction: 0x000016b6
    12d8:	ldrdeq	r1, [r0], -ip
    12dc:	andeq	r1, r0, r0, lsl r8
    12e0:	andeq	r1, r0, lr, lsr #9
    12e4:	andeq	r1, r0, r0, ror #13
    12e8:	bleq	3d42c <sg_chk_n_print3@plt+0x3ca20>
    12ec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12f0:	strbtmi	fp, [sl], -r2, lsl #24
    12f4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12f8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12fc:	ldrmi	sl, [sl], #776	; 0x308
    1300:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1304:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1308:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    130c:			; <UNDEFINED> instruction: 0xf85a4b06
    1310:	stmdami	r6, {r0, r1, ip, sp}
    1314:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1318:	bl	63f31c <sg_chk_n_print3@plt+0x63e910>
    131c:	bl	1abf320 <sg_chk_n_print3@plt+0x1abe914>
    1320:	andeq	r1, r1, r0, lsr ip
    1324:	andeq	r0, r0, r8, lsl #1
    1328:	andeq	r0, r0, r0, lsr #1
    132c:	andeq	r0, r0, r4, lsr #1
    1330:	ldr	r3, [pc, #20]	; 134c <sg_chk_n_print3@plt+0x940>
    1334:	ldr	r2, [pc, #20]	; 1350 <sg_chk_n_print3@plt+0x944>
    1338:	add	r3, pc, r3
    133c:	ldr	r2, [r3, r2]
    1340:	cmp	r2, #0
    1344:	bxeq	lr
    1348:	b	958 <__gmon_start__@plt>
    134c:	andeq	r1, r1, r0, lsl ip
    1350:	muleq	r0, ip, r0
    1354:	blmi	1d3374 <sg_chk_n_print3@plt+0x1d2968>
    1358:	bmi	1d2540 <sg_chk_n_print3@plt+0x1d1b34>
    135c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1360:	andle	r4, r3, sl, ror r4
    1364:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1368:	ldrmi	fp, [r8, -r3, lsl #2]
    136c:	svclt	0x00004770
    1370:	andeq	r1, r1, ip, ror sp
    1374:	andeq	r1, r1, r8, ror sp
    1378:	andeq	r1, r1, ip, ror #23
    137c:	muleq	r0, r0, r0
    1380:	stmdbmi	r9, {r3, fp, lr}
    1384:	bmi	25256c <sg_chk_n_print3@plt+0x251b60>
    1388:	bne	252574 <sg_chk_n_print3@plt+0x251b68>
    138c:	svceq	0x00cb447a
    1390:			; <UNDEFINED> instruction: 0x01a1eb03
    1394:	andle	r1, r3, r9, asr #32
    1398:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    139c:	ldrmi	fp, [r8, -r3, lsl #2]
    13a0:	svclt	0x00004770
    13a4:	andeq	r1, r1, r0, asr sp
    13a8:	andeq	r1, r1, ip, asr #26
    13ac:	andeq	r1, r1, r0, asr #23
    13b0:	andeq	r0, r0, r8, lsr #1
    13b4:	blmi	2ae7dc <sg_chk_n_print3@plt+0x2addd0>
    13b8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13bc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13c0:	blmi	26f974 <sg_chk_n_print3@plt+0x26ef68>
    13c4:	ldrdlt	r5, [r3, -r3]!
    13c8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13cc:			; <UNDEFINED> instruction: 0xf7ff6818
    13d0:			; <UNDEFINED> instruction: 0xf7ffea6c
    13d4:	blmi	1c12d8 <sg_chk_n_print3@plt+0x1c08cc>
    13d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13dc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13e0:	andeq	r1, r1, sl, lsl sp
    13e4:	muleq	r1, r0, fp
    13e8:	andeq	r0, r0, ip, lsl #1
    13ec:	andeq	r1, r1, r6, lsr ip
    13f0:	strdeq	r1, [r1], -sl
    13f4:	svclt	0x0000e7c4
    13f8:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    13fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1400:	stmdami	r6, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    1404:			; <UNDEFINED> instruction: 0xf7ff4478
    1408:	stmdami	r5, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    140c:			; <UNDEFINED> instruction: 0x4008e8bd
    1410:			; <UNDEFINED> instruction: 0xf7ff4478
    1414:	svclt	0x0000ba61
    1418:	andeq	r0, r0, r0, lsl #20
    141c:	andeq	r0, r0, r0, lsr #21
    1420:	andeq	r0, r0, r8, ror #23
    1424:	strlt	r4, [r8, #-2077]	; 0xfffff7e3
    1428:			; <UNDEFINED> instruction: 0xf7ff4478
    142c:	ldmdami	ip, {r2, r7, r9, fp, sp, lr, pc}
    1430:			; <UNDEFINED> instruction: 0xf7ff4478
    1434:	ldmdami	fp, {r7, r9, fp, sp, lr, pc}
    1438:			; <UNDEFINED> instruction: 0xf7ff4478
    143c:	ldmdami	sl, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1440:			; <UNDEFINED> instruction: 0xf7ff4478
    1444:	ldmdami	r9, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1448:			; <UNDEFINED> instruction: 0xf7ff4478
    144c:	ldmdami	r8, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    1450:			; <UNDEFINED> instruction: 0xf7ff4478
    1454:	ldmdami	r7, {r4, r5, r6, r9, fp, sp, lr, pc}
    1458:			; <UNDEFINED> instruction: 0xf7ff4478
    145c:	ldmdami	r6, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    1460:			; <UNDEFINED> instruction: 0xf7ff4478
    1464:	ldmdami	r5, {r3, r5, r6, r9, fp, sp, lr, pc}
    1468:			; <UNDEFINED> instruction: 0xf7ff4478
    146c:	ldmdami	r4, {r2, r5, r6, r9, fp, sp, lr, pc}
    1470:			; <UNDEFINED> instruction: 0xf7ff4478
    1474:	ldmdami	r3, {r5, r6, r9, fp, sp, lr, pc}
    1478:			; <UNDEFINED> instruction: 0xf7ff4478
    147c:	ldmdami	r2, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    1480:			; <UNDEFINED> instruction: 0xf7ff4478
    1484:	ldmdami	r1, {r3, r4, r6, r9, fp, sp, lr, pc}
    1488:			; <UNDEFINED> instruction: 0xf7ff4478
    148c:	ldmdami	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
    1490:			; <UNDEFINED> instruction: 0x4008e8bd
    1494:			; <UNDEFINED> instruction: 0xf7ff4478
    1498:	svclt	0x0000ba4b
    149c:	andeq	r0, r0, r4, lsl #27
    14a0:	andeq	r0, r0, r4, ror #27
    14a4:	andeq	r0, r0, r8, ror #27
    14a8:	andeq	r0, r0, r8, lsl lr
    14ac:	andeq	r0, r0, r0, asr #28
    14b0:	andeq	r0, r0, ip, ror #28
    14b4:	muleq	r0, r8, lr
    14b8:	andeq	r0, r0, r0, asr #29
    14bc:	andeq	r0, r0, r4, lsl #30
    14c0:	andeq	r0, r0, r8, lsr #30
    14c4:	andeq	r0, r0, r4, asr #30
    14c8:	andeq	r0, r0, ip, ror #30
    14cc:	andeq	r0, r0, r4, lsl #31
    14d0:	andeq	r0, r0, r8, lsr #31
    14d4:	svcmi	0x00f0e92d
    14d8:	bmi	fe492d38 <sg_chk_n_print3@plt+0xfe49232c>
    14dc:	blmi	fe4ad6f8 <sg_chk_n_print3@plt+0xfe4accec>
    14e0:	ldrbtmi	sl, [sl], #-3842	; 0xfffff0fe
    14e4:	sublt	pc, r4, #14614528	; 0xdf0000
    14e8:	subhi	pc, r4, #14614528	; 0xdf0000
    14ec:			; <UNDEFINED> instruction: 0xf8df4604
    14f0:	ldrbtmi	sl, [fp], #580	; 0x244
    14f4:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    14f8:	eorsls	pc, ip, #14614528	; 0xdf0000
    14fc:			; <UNDEFINED> instruction: 0x460d44fa
    1500:	movwls	r6, #14363	; 0x381b
    1504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1508:			; <UNDEFINED> instruction: 0x465b44f9
    150c:	ldrtmi	r4, [r1], -r2, asr #12
    1510:	strls	r4, [r0, -r8, lsr #12]
    1514:	stceq	0, cr15, [r0], {79}	; 0x4f
    1518:	andgt	pc, r8, sp, asr #17
    151c:	b	8bf520 <sg_chk_n_print3@plt+0x8beb14>
    1520:			; <UNDEFINED> instruction: 0xf0001c43
    1524:			; <UNDEFINED> instruction: 0xf1a080cc
    1528:	blcs	dc222c <sg_chk_n_print3@plt+0xdc1820>
    152c:	adcshi	pc, r8, r0, lsl #4
    1530:			; <UNDEFINED> instruction: 0xf852a202
    1534:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    1538:	svclt	0x00004710
    153c:	andeq	r0, r0, sp, asr r1
    1540:	andeq	r0, r0, r5, ror #2
    1544:	andeq	r0, r0, r5, ror #2
    1548:	andeq	r0, r0, r5, ror #2
    154c:	andeq	r0, r0, r5, ror #2
    1550:	andeq	r0, r0, r5, ror #2
    1554:	andeq	r0, r0, r5, ror #2
    1558:	andeq	r0, r0, r5, ror #2
    155c:	andeq	r0, r0, r5, ror #2
    1560:	andeq	r0, r0, r5, ror #2
    1564:	andeq	r0, r0, r5, ror #2
    1568:	andeq	r0, r0, r5, ror #2
    156c:	andeq	r0, r0, r5, ror #2
    1570:	andeq	r0, r0, r5, ror #2
    1574:	andeq	r0, r0, r5, ror #2
    1578:			; <UNDEFINED> instruction: 0xffffffcf
    157c:	andeq	r0, r0, r3, asr #2
    1580:	andeq	r0, r0, r5, ror #2
    1584:	andeq	r0, r0, r5, ror #2
    1588:	andeq	r0, r0, r5, ror #2
    158c:	andeq	r0, r0, r5, ror #2
    1590:	andeq	r0, r0, r5, ror #2
    1594:	andeq	r0, r0, r5, ror #2
    1598:	andeq	r0, r0, sp, lsr r1
    159c:	andeq	r0, r0, r5, ror #2
    15a0:	andeq	r0, r0, r5, ror #2
    15a4:	andeq	r0, r0, r5, ror #2
    15a8:	andeq	r0, r0, r5, ror #2
    15ac:	andeq	r0, r0, r5, ror #2
    15b0:	andeq	r0, r0, r5, ror #2
    15b4:	andeq	r0, r0, r5, ror #2
    15b8:	andeq	r0, r0, r5, ror #2
    15bc:	andeq	r0, r0, r5, ror #2
    15c0:	andeq	r0, r0, r5, ror #2
    15c4:	andeq	r0, r0, r5, ror #2
    15c8:	andeq	r0, r0, r9, lsr #2
    15cc:	andeq	r0, r0, r5, ror #2
    15d0:	andeq	r0, r0, r3, lsr #2
    15d4:	andeq	r0, r0, sp, lsl r1
    15d8:	andeq	r0, r0, r5, ror #2
    15dc:	andeq	r0, r0, r5, ror #2
    15e0:	andeq	r0, r0, sp, asr r1
    15e4:	andeq	r0, r0, r5, ror #2
    15e8:	andeq	r0, r0, r5, ror #2
    15ec:	andeq	r0, r0, r5, ror #2
    15f0:	andeq	r0, r0, r5, ror #2
    15f4:	andeq	r0, r0, r7, lsl r1
    15f8:	andeq	r0, r0, r5, ror #2
    15fc:	andeq	r0, r0, r5, ror #2
    1600:	andeq	r0, r0, r5, ror #2
    1604:	andeq	r0, r0, r1, lsl r1
    1608:	andeq	r0, r0, r5, ror #2
    160c:	strdeq	r0, [r0], -r3
    1610:	andeq	r0, r0, sp, ror #1
    1614:	andeq	r0, r0, r5, ror #2
    1618:	andeq	r0, r0, r1, ror #1
    161c:	andcs	r6, r1, #573440	; 0x8c000
    1620:	ldrmi	r7, [r3], #-354	; 0xfffffe9e
    1624:	ldrb	r6, [r0, -r3, lsr #2]!
    1628:			; <UNDEFINED> instruction: 0x71232301
    162c:	blmi	10fb3e8 <sg_chk_n_print3@plt+0x10fa9dc>
    1630:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1634:			; <UNDEFINED> instruction: 0xf7ff6818
    1638:	stmdacs	r0, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    163c:			; <UNDEFINED> instruction: 0xf173460b
    1640:	strmi	r0, [r2], -r0, lsl #2
    1644:	stmib	r4, {r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}^
    1648:	ldrb	r2, [lr, -r6, lsl #6]
    164c:	rscvc	r2, r3, r1, lsl #6
    1650:	movwcs	lr, #5979	; 0x175b
    1654:	ldrb	r7, [r8, -r3, lsr #1]
    1658:	rsbvc	r2, r3, r1, lsl #6
    165c:	movwcs	lr, #5973	; 0x1755
    1660:	ldrb	r7, [r2, -r3, lsr #32]
    1664:			; <UNDEFINED> instruction: 0xf8594b35
    1668:	ldmdavs	r8, {r0, r1, ip, sp}
    166c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1670:	blle	140b678 <sg_chk_n_print3@plt+0x140ac6c>
    1674:	strb	r6, [r8, -r0, lsr #1]
    1678:			; <UNDEFINED> instruction: 0x71a32301
    167c:	andcs	lr, r0, r5, asr #14
    1680:	bmi	bdde08 <sg_chk_n_print3@plt+0xbdd3fc>
    1684:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    1688:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    168c:	subsmi	r9, sl, r3, lsl #22
    1690:	andlt	sp, r5, r6, asr #2
    1694:	svchi	0x00f0e8bd
    1698:	movwcc	r6, #6371	; 0x18e3
    169c:	ldr	r6, [r4, -r3, ror #1]!
    16a0:	strmi	r4, [r1], -r2, lsl #12
    16a4:			; <UNDEFINED> instruction: 0xf7ff4650
    16a8:	stmiavs	r3!, {r1, r3, r4, r8, fp, sp, lr, pc}^
    16ac:			; <UNDEFINED> instruction: 0xf47f2b00
    16b0:	stmibvc	r3!, {r2, r3, r5, r8, r9, sl, fp, sp, pc}^
    16b4:			; <UNDEFINED> instruction: 0xf7ffb35b
    16b8:	mulcs	r1, pc, lr	; <UNPREDICTABLE>
    16bc:	blmi	87b648 <sg_chk_n_print3@plt+0x87ac3c>
    16c0:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16c4:	adcmi	r6, fp, #3866624	; 0x3b0000
    16c8:	bvs	8b7f30 <sg_chk_n_print3@plt+0x8b7524>
    16cc:			; <UNDEFINED> instruction: 0xf8dfb17a
    16d0:	ldrbtmi	r8, [r8], #120	; 0x78
    16d4:			; <UNDEFINED> instruction: 0xf856e007
    16d8:	strbmi	r1, [r0], -r3, lsr #32
    16dc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16e0:	movwcc	r6, #6203	; 0x183b
    16e4:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    16e8:	blle	ffd1219c <sg_chk_n_print3@plt+0xffd11790>
    16ec:			; <UNDEFINED> instruction: 0xf856e7e1
    16f0:	movwcc	r2, #4131	; 0x1023
    16f4:	eorsvs	r4, fp, fp, lsr #5
    16f8:	blle	ffa19f88 <sg_chk_n_print3@plt+0xffa1957c>
    16fc:	strb	r2, [r0, r0]
    1700:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1704:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1708:	blcs	1fe9c <sg_chk_n_print3@plt+0x1f490>
    170c:			; <UNDEFINED> instruction: 0xf7ffd1d3
    1710:	andcs	pc, r1, r9, lsl #29
    1714:	stmdami	lr, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1718:			; <UNDEFINED> instruction: 0xf7ff4478
    171c:	strb	lr, [r8, r0, ror #17]
    1720:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1724:	andeq	r1, r1, sl, ror #20
    1728:	muleq	r0, r4, r0
    172c:	andeq	r1, r1, r2, lsl fp
    1730:	andeq	r0, r0, r6, asr #31
    1734:	andeq	r1, r0, r8
    1738:	andeq	r1, r1, r4, asr #20
    173c:	andeq	r0, r0, ip, lsr #1
    1740:	andeq	r1, r1, r6, asr #17
    1744:	muleq	r0, r8, r0
    1748:	andeq	r0, r0, r6, asr lr
    174c:	andeq	r0, r0, r6, ror #27
    1750:			; <UNDEFINED> instruction: 0x00000db4
    1754:	svcmi	0x00f0e92d
    1758:	blmi	1b8bb64 <sg_chk_n_print3@plt+0x1b8b158>
    175c:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    1760:	vcgt.u8	d25, d0, d1
    1764:			; <UNDEFINED> instruction: 0xf8df80a1
    1768:			; <UNDEFINED> instruction: 0x460581b0
    176c:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    1770:			; <UNDEFINED> instruction: 0xf8df460e
    1774:	ldrbtmi	sl, [r8], #428	; 0x1ac
    1778:			; <UNDEFINED> instruction: 0x461444f9
    177c:			; <UNDEFINED> instruction: 0xf04f44fa
    1780:	and	r0, r9, r1, lsl #22
    1784:	stmdbcs	r0, {r0, r3, r5, r9, fp, sp, lr}
    1788:	addshi	pc, r0, r0, asr #32
    178c:			; <UNDEFINED> instruction: 0xf10b622f
    1790:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    1794:	addhi	pc, r8, r0
    1798:	svcvc	0x0004f854
    179c:			; <UNDEFINED> instruction: 0xf7ff4638
    17a0:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr, pc}
    17a4:	ldmdavc	fp!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    17a8:	mvnle	r2, sp, lsr #22
    17ac:			; <UNDEFINED> instruction: 0xf1073801
    17b0:	rscle	r0, ip, r1, lsl #4
    17b4:	stceq	0, cr15, [r1], {79}	; 0x4f
    17b8:	andcc	r4, r1, #24117248	; 0x1700000
    17bc:	blcc	fdf8b0 <sg_chk_n_print3@plt+0xfdeea4>
    17c0:	ldmdale	sp, {r0, r1, r2, r4, r5, r8, r9, fp, sp}
    17c4:			; <UNDEFINED> instruction: 0xf003e8df
    17c8:	ldcne	12, cr1, [ip], {61}	; 0x3d
    17cc:	ldcne	12, cr1, [ip], {28}
    17d0:	ldcne	12, cr1, [ip], {28}
    17d4:	tstmi	ip, #28, 24	; 0x1c00
    17d8:	ldcne	12, cr1, [ip], {64}	; 0x40
    17dc:	ldmdbmi	ip, {r2, r3, r4, sl, fp, ip}
    17e0:	ldcne	12, cr1, [ip], {28}
    17e4:	ldcne	12, cr1, [ip], {28}
    17e8:	ldcne	12, cr1, [ip], {28}
    17ec:	mrrcne	14, 1, r5, fp, cr12
    17f0:	ldcne	13, cr3, [ip], {28}
    17f4:	mrrcne	12, 1, r1, r8, cr12
    17f8:	mrrcne	12, 1, r1, r5, cr12
    17fc:	lfmmi	f5, 4, [ip], {28}
    1800:	ldrtmi	r2, [r9], -r2, lsl #4
    1804:			; <UNDEFINED> instruction: 0xf7ff4640
    1808:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
    180c:	andcs	sp, r2, #61	; 0x3d
    1810:			; <UNDEFINED> instruction: 0x46484639
    1814:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1818:	subsle	r2, r3, r0, lsl #16
    181c:	ldrtmi	r2, [r9], -r4, lsl #4
    1820:			; <UNDEFINED> instruction: 0xf7ff4650
    1824:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    1828:	ldmdami	lr!, {r0, r4, r5, r7, ip, lr, pc}
    182c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1830:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1834:	blcs	1ffe8 <sg_chk_n_print3@plt+0x1f5dc>
    1838:			; <UNDEFINED> instruction: 0xf7ffd140
    183c:	strdcs	pc, [r1], -r3
    1840:	stmiavs	fp!, {r3, sp, lr, pc}^
    1844:	rscvs	r3, fp, r1, lsl #6
    1848:			; <UNDEFINED> instruction: 0xd1b53801
    184c:	mulcs	r0, pc, r7	; <UNPREDICTABLE>
    1850:	mvnvc	r2, r1, lsl #6
    1854:	pop	{r0, r2, ip, sp, pc}
    1858:			; <UNDEFINED> instruction: 0xf8858ff0
    185c:	ldrb	ip, [r3, r6]!
    1860:			; <UNDEFINED> instruction: 0xf885692b
    1864:	movwcc	ip, #4101	; 0x1005
    1868:	strb	r6, [sp, fp, lsr #2]!
    186c:	andgt	pc, r4, r5, lsl #17
    1870:			; <UNDEFINED> instruction: 0xf885e7ea
    1874:	strb	ip, [r7, r3]!
    1878:	andgt	pc, r2, r5, lsl #17
    187c:			; <UNDEFINED> instruction: 0xf885e7e4
    1880:	strb	ip, [r1, r1]!
    1884:	andgt	pc, r0, r5, lsl #17
    1888:	stmdbmi	r7!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    188c:			; <UNDEFINED> instruction: 0xf1051cb8
    1890:	ldrbtmi	r0, [r9], #-520	; 0xfffffdf8
    1894:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1898:			; <UNDEFINED> instruction: 0xd12b2801
    189c:	blcs	1bb50 <sg_chk_n_print3@plt+0x1b144>
    18a0:	addseq	sp, fp, #40, 26	; 0xa00
    18a4:	ldrb	r6, [r2, -fp, lsr #1]!
    18a8:	ldrb	r2, [r3, r0]
    18ac:			; <UNDEFINED> instruction: 0x463a481f
    18b0:			; <UNDEFINED> instruction: 0xf7ff4478
    18b4:	stmibvc	fp!, {r2, r4, fp, sp, lr, pc}^
    18b8:	adcsle	r2, lr, r0, lsl #22
    18bc:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
    18c0:	strb	r2, [r7, r1]
    18c4:	blmi	6a80d0 <sg_chk_n_print3@plt+0x6a76c4>
    18c8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    18cc:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18d0:	smlabteq	r2, sp, r9, lr
    18d4:	movwcs	lr, #10717	; 0x29dd
    18d8:			; <UNDEFINED> instruction: 0xf1732a00
    18dc:	blle	4424e4 <sg_chk_n_print3@plt+0x441ad8>
    18e0:	andne	lr, r2, #3620864	; 0x374000
    18e4:	bls	82d38 <sg_chk_n_print3@plt+0x8232c>
    18e8:	b	10c2d14 <sg_chk_n_print3@plt+0x10c2308>
    18ec:	stmib	r5, {r1, r4, r8, r9, ip, sp}^
    18f0:	strb	r1, [ip, -r6, lsl #6]
    18f4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    18f8:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18fc:	blcs	200b0 <sg_chk_n_print3@plt+0x1f6a4>
    1900:	bfi	sp, fp, #1, #27
    1904:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    1908:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    190c:	blcs	200c0 <sg_chk_n_print3@plt+0x1f6b4>
    1910:			; <UNDEFINED> instruction: 0xe792d1d4
    1914:	andeq	r1, r1, lr, ror #15
    1918:	ldrdeq	r0, [r0], -r2
    191c:	andeq	r0, r0, r4, lsl #28
    1920:	andeq	r0, r0, r0, lsr lr
    1924:	andeq	r0, r0, r6, lsl #27
    1928:			; <UNDEFINED> instruction: 0x00000cba
    192c:	andeq	r0, r0, r0, lsr #26
    1930:	andeq	r0, r0, ip, lsr #1
    1934:	andeq	r0, r0, sl, asr ip
    1938:	andeq	r0, r0, sl, ror ip
    193c:	andeq	r0, r0, r0
    1940:	svclt	0x00081e4a
    1944:			; <UNDEFINED> instruction: 0xf0c04770
    1948:	addmi	r8, r8, #36, 2
    194c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    1950:			; <UNDEFINED> instruction: 0xf0004211
    1954:	blx	fec21db8 <sg_chk_n_print3@plt+0xfec213ac>
    1958:	blx	fec7e760 <sg_chk_n_print3@plt+0xfec7dd54>
    195c:	bl	fe8be368 <sg_chk_n_print3@plt+0xfe8bd95c>
    1960:			; <UNDEFINED> instruction: 0xf1c30303
    1964:	andge	r0, r4, #2080374784	; 0x7c000000
    1968:	movwne	lr, #15106	; 0x3b02
    196c:	andeq	pc, r0, #79	; 0x4f
    1970:	svclt	0x0000469f
    1974:	andhi	pc, r0, pc, lsr #7
    1978:	svcvc	0x00c1ebb0
    197c:	bl	10b1584 <sg_chk_n_print3@plt+0x10b0b78>
    1980:	svclt	0x00280202
    1984:	sbcvc	lr, r1, r0, lsr #23
    1988:	svcvc	0x0081ebb0
    198c:	bl	10b1594 <sg_chk_n_print3@plt+0x10b0b88>
    1990:	svclt	0x00280202
    1994:	addvc	lr, r1, r0, lsr #23
    1998:	svcvc	0x0041ebb0
    199c:	bl	10b15a4 <sg_chk_n_print3@plt+0x10b0b98>
    19a0:	svclt	0x00280202
    19a4:	subvc	lr, r1, r0, lsr #23
    19a8:	svcvc	0x0001ebb0
    19ac:	bl	10b15b4 <sg_chk_n_print3@plt+0x10b0ba8>
    19b0:	svclt	0x00280202
    19b4:	andvc	lr, r1, r0, lsr #23
    19b8:	svcvs	0x00c1ebb0
    19bc:	bl	10b15c4 <sg_chk_n_print3@plt+0x10b0bb8>
    19c0:	svclt	0x00280202
    19c4:	sbcvs	lr, r1, r0, lsr #23
    19c8:	svcvs	0x0081ebb0
    19cc:	bl	10b15d4 <sg_chk_n_print3@plt+0x10b0bc8>
    19d0:	svclt	0x00280202
    19d4:	addvs	lr, r1, r0, lsr #23
    19d8:	svcvs	0x0041ebb0
    19dc:	bl	10b15e4 <sg_chk_n_print3@plt+0x10b0bd8>
    19e0:	svclt	0x00280202
    19e4:	subvs	lr, r1, r0, lsr #23
    19e8:	svcvs	0x0001ebb0
    19ec:	bl	10b15f4 <sg_chk_n_print3@plt+0x10b0be8>
    19f0:	svclt	0x00280202
    19f4:	andvs	lr, r1, r0, lsr #23
    19f8:	svcpl	0x00c1ebb0
    19fc:	bl	10b1604 <sg_chk_n_print3@plt+0x10b0bf8>
    1a00:	svclt	0x00280202
    1a04:	sbcpl	lr, r1, r0, lsr #23
    1a08:	svcpl	0x0081ebb0
    1a0c:	bl	10b1614 <sg_chk_n_print3@plt+0x10b0c08>
    1a10:	svclt	0x00280202
    1a14:	addpl	lr, r1, r0, lsr #23
    1a18:	svcpl	0x0041ebb0
    1a1c:	bl	10b1624 <sg_chk_n_print3@plt+0x10b0c18>
    1a20:	svclt	0x00280202
    1a24:	subpl	lr, r1, r0, lsr #23
    1a28:	svcpl	0x0001ebb0
    1a2c:	bl	10b1634 <sg_chk_n_print3@plt+0x10b0c28>
    1a30:	svclt	0x00280202
    1a34:	andpl	lr, r1, r0, lsr #23
    1a38:	svcmi	0x00c1ebb0
    1a3c:	bl	10b1644 <sg_chk_n_print3@plt+0x10b0c38>
    1a40:	svclt	0x00280202
    1a44:	sbcmi	lr, r1, r0, lsr #23
    1a48:	svcmi	0x0081ebb0
    1a4c:	bl	10b1654 <sg_chk_n_print3@plt+0x10b0c48>
    1a50:	svclt	0x00280202
    1a54:	addmi	lr, r1, r0, lsr #23
    1a58:	svcmi	0x0041ebb0
    1a5c:	bl	10b1664 <sg_chk_n_print3@plt+0x10b0c58>
    1a60:	svclt	0x00280202
    1a64:	submi	lr, r1, r0, lsr #23
    1a68:	svcmi	0x0001ebb0
    1a6c:	bl	10b1674 <sg_chk_n_print3@plt+0x10b0c68>
    1a70:	svclt	0x00280202
    1a74:	andmi	lr, r1, r0, lsr #23
    1a78:	svccc	0x00c1ebb0
    1a7c:	bl	10b1684 <sg_chk_n_print3@plt+0x10b0c78>
    1a80:	svclt	0x00280202
    1a84:	sbccc	lr, r1, r0, lsr #23
    1a88:	svccc	0x0081ebb0
    1a8c:	bl	10b1694 <sg_chk_n_print3@plt+0x10b0c88>
    1a90:	svclt	0x00280202
    1a94:	addcc	lr, r1, r0, lsr #23
    1a98:	svccc	0x0041ebb0
    1a9c:	bl	10b16a4 <sg_chk_n_print3@plt+0x10b0c98>
    1aa0:	svclt	0x00280202
    1aa4:	subcc	lr, r1, r0, lsr #23
    1aa8:	svccc	0x0001ebb0
    1aac:	bl	10b16b4 <sg_chk_n_print3@plt+0x10b0ca8>
    1ab0:	svclt	0x00280202
    1ab4:	andcc	lr, r1, r0, lsr #23
    1ab8:	svccs	0x00c1ebb0
    1abc:	bl	10b16c4 <sg_chk_n_print3@plt+0x10b0cb8>
    1ac0:	svclt	0x00280202
    1ac4:	sbccs	lr, r1, r0, lsr #23
    1ac8:	svccs	0x0081ebb0
    1acc:	bl	10b16d4 <sg_chk_n_print3@plt+0x10b0cc8>
    1ad0:	svclt	0x00280202
    1ad4:	addcs	lr, r1, r0, lsr #23
    1ad8:	svccs	0x0041ebb0
    1adc:	bl	10b16e4 <sg_chk_n_print3@plt+0x10b0cd8>
    1ae0:	svclt	0x00280202
    1ae4:	subcs	lr, r1, r0, lsr #23
    1ae8:	svccs	0x0001ebb0
    1aec:	bl	10b16f4 <sg_chk_n_print3@plt+0x10b0ce8>
    1af0:	svclt	0x00280202
    1af4:	andcs	lr, r1, r0, lsr #23
    1af8:	svcne	0x00c1ebb0
    1afc:	bl	10b1704 <sg_chk_n_print3@plt+0x10b0cf8>
    1b00:	svclt	0x00280202
    1b04:	sbcne	lr, r1, r0, lsr #23
    1b08:	svcne	0x0081ebb0
    1b0c:	bl	10b1714 <sg_chk_n_print3@plt+0x10b0d08>
    1b10:	svclt	0x00280202
    1b14:	addne	lr, r1, r0, lsr #23
    1b18:	svcne	0x0041ebb0
    1b1c:	bl	10b1724 <sg_chk_n_print3@plt+0x10b0d18>
    1b20:	svclt	0x00280202
    1b24:	subne	lr, r1, r0, lsr #23
    1b28:	svcne	0x0001ebb0
    1b2c:	bl	10b1734 <sg_chk_n_print3@plt+0x10b0d28>
    1b30:	svclt	0x00280202
    1b34:	andne	lr, r1, r0, lsr #23
    1b38:	svceq	0x00c1ebb0
    1b3c:	bl	10b1744 <sg_chk_n_print3@plt+0x10b0d38>
    1b40:	svclt	0x00280202
    1b44:	sbceq	lr, r1, r0, lsr #23
    1b48:	svceq	0x0081ebb0
    1b4c:	bl	10b1754 <sg_chk_n_print3@plt+0x10b0d48>
    1b50:	svclt	0x00280202
    1b54:	addeq	lr, r1, r0, lsr #23
    1b58:	svceq	0x0041ebb0
    1b5c:	bl	10b1764 <sg_chk_n_print3@plt+0x10b0d58>
    1b60:	svclt	0x00280202
    1b64:	subeq	lr, r1, r0, lsr #23
    1b68:	svceq	0x0001ebb0
    1b6c:	bl	10b1774 <sg_chk_n_print3@plt+0x10b0d68>
    1b70:	svclt	0x00280202
    1b74:	andeq	lr, r1, r0, lsr #23
    1b78:			; <UNDEFINED> instruction: 0x47704610
    1b7c:	andcs	fp, r1, ip, lsl #30
    1b80:	ldrbmi	r2, [r0, -r0]!
    1b84:			; <UNDEFINED> instruction: 0xf281fab1
    1b88:	andseq	pc, pc, #-2147483600	; 0x80000030
    1b8c:			; <UNDEFINED> instruction: 0xf002fa20
    1b90:	tstlt	r8, r0, ror r7
    1b94:	rscscc	pc, pc, pc, asr #32
    1b98:	ldmdalt	r6!, {ip, sp, lr, pc}^
    1b9c:	rscsle	r2, r8, r0, lsl #18
    1ba0:	andmi	lr, r3, sp, lsr #18
    1ba4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1ba8:			; <UNDEFINED> instruction: 0x4006e8bd
    1bac:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1bb0:	smlatbeq	r3, r1, fp, lr
    1bb4:	svclt	0x00004770
    1bb8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    1bbc:	svclt	0x00be2900
    1bc0:			; <UNDEFINED> instruction: 0xf04f2000
    1bc4:	and	r4, r6, r0, lsl #2
    1bc8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1bcc:			; <UNDEFINED> instruction: 0xf06fbf1c
    1bd0:			; <UNDEFINED> instruction: 0xf04f4100
    1bd4:			; <UNDEFINED> instruction: 0xf00030ff
    1bd8:			; <UNDEFINED> instruction: 0xf1adb857
    1bdc:	stmdb	sp!, {r3, sl, fp}^
    1be0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    1be4:	blcs	38810 <sg_chk_n_print3@plt+0x37e04>
    1be8:			; <UNDEFINED> instruction: 0xf000db1a
    1bec:			; <UNDEFINED> instruction: 0xf8ddf853
    1bf0:	ldmib	sp, {r2, sp, lr, pc}^
    1bf4:	andlt	r2, r4, r2, lsl #6
    1bf8:	submi	r4, r0, #112, 14	; 0x1c00000
    1bfc:	cmpeq	r1, r1, ror #22
    1c00:	blle	6cc808 <sg_chk_n_print3@plt+0x6cbdfc>
    1c04:			; <UNDEFINED> instruction: 0xf846f000
    1c08:	ldrd	pc, [r4], -sp
    1c0c:	movwcs	lr, #10717	; 0x29dd
    1c10:	submi	fp, r0, #4
    1c14:	cmpeq	r1, r1, ror #22
    1c18:	bl	18d2568 <sg_chk_n_print3@plt+0x18d1b5c>
    1c1c:	ldrbmi	r0, [r0, -r3, asr #6]!
    1c20:	bl	18d2570 <sg_chk_n_print3@plt+0x18d1b64>
    1c24:			; <UNDEFINED> instruction: 0xf0000343
    1c28:			; <UNDEFINED> instruction: 0xf8ddf835
    1c2c:	ldmib	sp, {r2, sp, lr, pc}^
    1c30:	andlt	r2, r4, r2, lsl #6
    1c34:	bl	185253c <sg_chk_n_print3@plt+0x1851b30>
    1c38:	ldrbmi	r0, [r0, -r1, asr #2]!
    1c3c:	bl	18d258c <sg_chk_n_print3@plt+0x18d1b80>
    1c40:			; <UNDEFINED> instruction: 0xf0000343
    1c44:			; <UNDEFINED> instruction: 0xf8ddf827
    1c48:	ldmib	sp, {r2, sp, lr, pc}^
    1c4c:	andlt	r2, r4, r2, lsl #6
    1c50:	bl	18d25a0 <sg_chk_n_print3@plt+0x18d1b94>
    1c54:	ldrbmi	r0, [r0, -r3, asr #6]!
    1c58:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    1c5c:	svclt	0x00082900
    1c60:	svclt	0x001c2800
    1c64:	mvnscc	pc, pc, asr #32
    1c68:	rscscc	pc, pc, pc, asr #32
    1c6c:	stmdalt	ip, {ip, sp, lr, pc}
    1c70:	stfeqd	f7, [r8], {173}	; 0xad
    1c74:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    1c78:			; <UNDEFINED> instruction: 0xf80cf000
    1c7c:	ldrd	pc, [r4], -sp
    1c80:	movwcs	lr, #10717	; 0x29dd
    1c84:	ldrbmi	fp, [r0, -r4]!
    1c88:			; <UNDEFINED> instruction: 0xf04fb502
    1c8c:			; <UNDEFINED> instruction: 0xf7fe0008
    1c90:	stclt	14, cr14, [r2, #-24]	; 0xffffffe8
    1c94:	svclt	0x00084299
    1c98:	push	{r4, r7, r9, lr}
    1c9c:			; <UNDEFINED> instruction: 0x46044ff0
    1ca0:	andcs	fp, r0, r8, lsr pc
    1ca4:			; <UNDEFINED> instruction: 0xf8dd460d
    1ca8:	svclt	0x0038c024
    1cac:	cmnle	fp, #1048576	; 0x100000
    1cb0:			; <UNDEFINED> instruction: 0x46994690
    1cb4:			; <UNDEFINED> instruction: 0xf283fab3
    1cb8:	rsbsle	r2, r0, r0, lsl #22
    1cbc:			; <UNDEFINED> instruction: 0xf385fab5
    1cc0:	rsble	r2, r8, r0, lsl #26
    1cc4:			; <UNDEFINED> instruction: 0xf1a21ad2
    1cc8:	blx	245550 <sg_chk_n_print3@plt+0x244b44>
    1ccc:	blx	2408dc <sg_chk_n_print3@plt+0x23fed0>
    1cd0:			; <UNDEFINED> instruction: 0xf1c2f30e
    1cd4:	b	12c395c <sg_chk_n_print3@plt+0x12c2f50>
    1cd8:	blx	a048ec <sg_chk_n_print3@plt+0xa03ee0>
    1cdc:	b	12fe900 <sg_chk_n_print3@plt+0x12fdef4>
    1ce0:	blx	2048f4 <sg_chk_n_print3@plt+0x203ee8>
    1ce4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    1ce8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1cec:	andcs	fp, r0, ip, lsr pc
    1cf0:	movwle	r4, #42497	; 0xa601
    1cf4:	bl	fed09d00 <sg_chk_n_print3@plt+0xfed092f4>
    1cf8:	blx	2d28 <sg_chk_n_print3@plt+0x231c>
    1cfc:	blx	83e13c <sg_chk_n_print3@plt+0x83d730>
    1d00:	bl	197e924 <sg_chk_n_print3@plt+0x197df18>
    1d04:	tstmi	r9, #46137344	; 0x2c00000
    1d08:	bcs	11f50 <sg_chk_n_print3@plt+0x11544>
    1d0c:	b	13f5e04 <sg_chk_n_print3@plt+0x13f53f8>
    1d10:	b	13c3e80 <sg_chk_n_print3@plt+0x13c3474>
    1d14:	b	1204288 <sg_chk_n_print3@plt+0x120387c>
    1d18:	ldrmi	r7, [r6], -fp, asr #17
    1d1c:	bl	fed39d50 <sg_chk_n_print3@plt+0xfed39344>
    1d20:	bl	1942948 <sg_chk_n_print3@plt+0x1941f3c>
    1d24:	ldmne	fp, {r0, r3, r9, fp}^
    1d28:	beq	2bca58 <sg_chk_n_print3@plt+0x2bc04c>
    1d2c:			; <UNDEFINED> instruction: 0xf14a1c5c
    1d30:	cfsh32cc	mvfx0, mvfx1, #0
    1d34:	strbmi	sp, [sp, #-7]
    1d38:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1d3c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    1d40:	adfccsz	f4, f1, #5.0
    1d44:	blx	176528 <sg_chk_n_print3@plt+0x175b1c>
    1d48:	blx	93f96c <sg_chk_n_print3@plt+0x93ef60>
    1d4c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    1d50:	vseleq.f32	s30, s28, s11
    1d54:	blx	94815c <sg_chk_n_print3@plt+0x947750>
    1d58:	b	10ffd68 <sg_chk_n_print3@plt+0x10ff35c>
    1d5c:			; <UNDEFINED> instruction: 0xf1a2040e
    1d60:			; <UNDEFINED> instruction: 0xf1c20720
    1d64:	blx	2035ec <sg_chk_n_print3@plt+0x202be0>
    1d68:	blx	13e978 <sg_chk_n_print3@plt+0x13df6c>
    1d6c:	blx	13f990 <sg_chk_n_print3@plt+0x13ef84>
    1d70:	b	10fe580 <sg_chk_n_print3@plt+0x10fdb74>
    1d74:	blx	902998 <sg_chk_n_print3@plt+0x901f8c>
    1d78:	bl	117f598 <sg_chk_n_print3@plt+0x117eb8c>
    1d7c:	teqmi	r3, #1073741824	; 0x40000000
    1d80:	strbmi	r1, [r5], -r0, lsl #21
    1d84:	tsteq	r3, r1, ror #22
    1d88:	svceq	0x0000f1bc
    1d8c:	stmib	ip, {r0, ip, lr, pc}^
    1d90:	pop	{r8, sl, lr}
    1d94:	blx	fed25d5c <sg_chk_n_print3@plt+0xfed25350>
    1d98:	msrcc	CPSR_, #132, 6	; 0x10000002
    1d9c:	blx	fee3bbec <sg_chk_n_print3@plt+0xfee3b1e0>
    1da0:	blx	fed7e7c8 <sg_chk_n_print3@plt+0xfed7ddbc>
    1da4:	eorcc	pc, r0, #335544322	; 0x14000002
    1da8:	orrle	r2, fp, r0, lsl #26
    1dac:	svclt	0x0000e7f3
    1db0:	mvnsmi	lr, #737280	; 0xb4000
    1db4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1db8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1dbc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1dc0:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    1dc4:	blne	1d92fc0 <sg_chk_n_print3@plt+0x1d925b4>
    1dc8:	strhle	r1, [sl], -r6
    1dcc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1dd0:	svccc	0x0004f855
    1dd4:	strbmi	r3, [sl], -r1, lsl #8
    1dd8:	ldrtmi	r4, [r8], -r1, asr #12
    1ddc:	adcmi	r4, r6, #152, 14	; 0x2600000
    1de0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1de4:	svclt	0x000083f8
    1de8:	andeq	r1, r1, r2, lsl #1
    1dec:	andeq	r1, r1, r8, ror r0
    1df0:	svclt	0x00004770

Disassembly of section .fini:

00001df4 <.fini>:
    1df4:	push	{r3, lr}
    1df8:	pop	{r3, pc}
