#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000173cd2af340 .scope module, "licznik_asynchr_tb" "licznik_asynchr_tb" 2 3;
 .timescale -9 -12;
v00000173cd308490_0 .var "clk", 0 0;
v00000173cd307f90_0 .net "q", 3 0, L_00000173cd309390;  1 drivers
v00000173cd3092f0_0 .var "reset", 0 0;
S_00000173cd3bd120 .scope module, "r1" "licznik_asynchr" 2 9, 3 1 0, S_00000173cd2af340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000173cd308350_0 .net "clk", 0 0, v00000173cd308490_0;  1 drivers
v00000173cd307ef0_0 .net "q", 3 0, L_00000173cd309390;  alias, 1 drivers
v00000173cd309a70_0 .net "reset", 0 0, v00000173cd3092f0_0;  1 drivers
L_00000173cd307bd0 .part L_00000173cd309390, 0, 1;
L_00000173cd3087b0 .part L_00000173cd309390, 1, 1;
L_00000173cd309390 .concat8 [ 1 1 1 1], v00000173cd2ad9d0_0, v00000173cd2adc50_0, v00000173cd2ade30_0, v00000173cd3082b0_0;
L_00000173cd308030 .part L_00000173cd309390, 2, 1;
S_00000173cd3bd2b0 .scope module, "tff0" "TFF" 3 8, 3 53 0, S_00000173cd3bd120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_00000173cd2ac090 .functor NOT 1, v00000173cd2ad9d0_0, C4<0>, C4<0>, C4<0>;
v00000173cd2aded0_0 .net "clk", 0 0, v00000173cd308490_0;  alias, 1 drivers
v00000173cd2adf70_0 .net "d", 0 0, L_00000173cd2ac090;  1 drivers
v00000173cd2ad390_0 .net "q", 0 0, v00000173cd2ad9d0_0;  1 drivers
v00000173cd2ad6b0_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
S_00000173cd2b97b0 .scope module, "dff0" "DFF" 3 61, 3 36 0, S_00000173cd3bd2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v00000173cd2ad930_0 .net "clk", 0 0, v00000173cd308490_0;  alias, 1 drivers
v00000173cd2ad890_0 .net "d", 0 0, L_00000173cd2ac090;  alias, 1 drivers
v00000173cd2ad9d0_0 .var "q", 0 0;
v00000173cd2ad2f0_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
E_00000173cd2a7a00/0 .event negedge, v00000173cd2ad930_0;
E_00000173cd2a7a00/1 .event posedge, v00000173cd2ad2f0_0;
E_00000173cd2a7a00 .event/or E_00000173cd2a7a00/0, E_00000173cd2a7a00/1;
S_00000173cd2b9940 .scope module, "tff1" "TFF" 3 14, 3 53 0, S_00000173cd3bd120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_00000173cd2abfb0 .functor NOT 1, v00000173cd2adc50_0, C4<0>, C4<0>, C4<0>;
v00000173cd2ad570_0 .net "clk", 0 0, L_00000173cd307bd0;  1 drivers
v00000173cd2adcf0_0 .net "d", 0 0, L_00000173cd2abfb0;  1 drivers
v00000173cd2add90_0 .net "q", 0 0, v00000173cd2adc50_0;  1 drivers
v00000173cd2ad750_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
S_00000173cd282810 .scope module, "dff0" "DFF" 3 61, 3 36 0, S_00000173cd2b9940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v00000173cd2adb10_0 .net "clk", 0 0, L_00000173cd307bd0;  alias, 1 drivers
v00000173cd2ae010_0 .net "d", 0 0, L_00000173cd2abfb0;  alias, 1 drivers
v00000173cd2adc50_0 .var "q", 0 0;
v00000173cd2adbb0_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
E_00000173cd2a8680/0 .event negedge, v00000173cd2adb10_0;
E_00000173cd2a8680/1 .event posedge, v00000173cd2ad2f0_0;
E_00000173cd2a8680 .event/or E_00000173cd2a8680/0, E_00000173cd2a8680/1;
S_00000173cd2829a0 .scope module, "tff2" "TFF" 3 20, 3 53 0, S_00000173cd3bd120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_00000173cd2ac100 .functor NOT 1, v00000173cd2ade30_0, C4<0>, C4<0>, C4<0>;
v00000173cd2ad430_0 .net "clk", 0 0, L_00000173cd3087b0;  1 drivers
v00000173cd2ad4d0_0 .net "d", 0 0, L_00000173cd2ac100;  1 drivers
v00000173cd2ad610_0 .net "q", 0 0, v00000173cd2ade30_0;  1 drivers
v00000173cd2ada70_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
S_00000173cd282b30 .scope module, "dff0" "DFF" 3 61, 3 36 0, S_00000173cd2829a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v00000173cd2ad250_0 .net "clk", 0 0, L_00000173cd3087b0;  alias, 1 drivers
v00000173cd2ad1b0_0 .net "d", 0 0, L_00000173cd2ac100;  alias, 1 drivers
v00000173cd2ade30_0 .var "q", 0 0;
v00000173cd2ad7f0_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
E_00000173cd2a8700/0 .event negedge, v00000173cd2ad250_0;
E_00000173cd2a8700/1 .event posedge, v00000173cd2ad2f0_0;
E_00000173cd2a8700 .event/or E_00000173cd2a8700/0, E_00000173cd2a8700/1;
S_00000173cd307860 .scope module, "tff3" "TFF" 3 26, 3 53 0, S_00000173cd3bd120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_00000173cd2ac1e0 .functor NOT 1, v00000173cd3082b0_0, C4<0>, C4<0>, C4<0>;
v00000173cd308990_0 .net "clk", 0 0, L_00000173cd308030;  1 drivers
v00000173cd308670_0 .net "d", 0 0, L_00000173cd2ac1e0;  1 drivers
v00000173cd308ad0_0 .net "q", 0 0, v00000173cd3082b0_0;  1 drivers
v00000173cd308d50_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
S_00000173cd3079f0 .scope module, "dff0" "DFF" 3 61, 3 36 0, S_00000173cd307860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v00000173cd307e50_0 .net "clk", 0 0, L_00000173cd308030;  alias, 1 drivers
v00000173cd308210_0 .net "d", 0 0, L_00000173cd2ac1e0;  alias, 1 drivers
v00000173cd3082b0_0 .var "q", 0 0;
v00000173cd3085d0_0 .net "reset", 0 0, v00000173cd3092f0_0;  alias, 1 drivers
E_00000173cd2a7a80/0 .event negedge, v00000173cd307e50_0;
E_00000173cd2a7a80/1 .event posedge, v00000173cd2ad2f0_0;
E_00000173cd2a7a80 .event/or E_00000173cd2a7a80/0, E_00000173cd2a7a80/1;
    .scope S_00000173cd2b97b0;
T_0 ;
    %wait E_00000173cd2a7a00;
    %load/vec4 v00000173cd2ad2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd2ad9d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %delay 1000, 0;
    %load/vec4 v00000173cd2ad890_0;
    %store/vec4 v00000173cd2ad9d0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000173cd282810;
T_1 ;
    %wait E_00000173cd2a8680;
    %load/vec4 v00000173cd2adbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd2adc50_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %delay 1000, 0;
    %load/vec4 v00000173cd2ae010_0;
    %store/vec4 v00000173cd2adc50_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000173cd282b30;
T_2 ;
    %wait E_00000173cd2a8700;
    %load/vec4 v00000173cd2ad7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd2ade30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v00000173cd2ad1b0_0;
    %store/vec4 v00000173cd2ade30_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000173cd3079f0;
T_3 ;
    %wait E_00000173cd2a7a80;
    %load/vec4 v00000173cd3085d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd3082b0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %delay 1000, 0;
    %load/vec4 v00000173cd308210_0;
    %store/vec4 v00000173cd3082b0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000173cd2af340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd308490_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000173cd2af340;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v00000173cd308490_0;
    %inv;
    %store/vec4 v00000173cd308490_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000173cd2af340;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173cd3092f0_0, 0, 1;
    %delay 18000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd3092f0_0, 0, 1;
    %delay 180000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173cd3092f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cd3092f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000173cd2af340;
T_7 ;
    %vpi_call 2 32 "$monitor", $time, " Output q = %d", v00000173cd307f90_0 {0 0 0};
    %vpi_call 2 33 "$dumpfile", "licz.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000173cd3bd120 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "1_licznik_asynchr_tb.v";
    "1_licznik_asynchr.v";
