{"sha": "c10abf530e52972ef708f6e72cf20dd920cd22a2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzEwYWJmNTMwZTUyOTcyZWY3MDhmNmU3MmNmMjBkZDkyMGNkMjJhMg==", "commit": {"author": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2019-07-19T11:24:31Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2019-07-19T11:24:31Z"}, "message": "[AArch64] Rename +bitperm to +sve2-bitperm\n\nAfter some discussion, we've decided to rename the +bitperm feature\nflag to +sve2-bitperm, so that it's consistent with the other SVE2\nfeature flags.  The associated macro was already\n__ARM_FEATURE_SVE2_BITPERM, so only the feature flag itself\nneeds to change.\n\n2019-07-19  Richard Sandiford  <richard.sandiford@arm.com>\n\ngcc/\n\t* doc/invoke.texi: Rename the AArch64 +bitperm extension flag\n\tto +sve-bitperm.\n\t* config/aarch64/aarch64-option-extensions.def: Likewise.\n\nFrom-SVN: r273600", "tree": {"sha": "4247b9e7fc4f9dd7b86d7524951f84aac28e3c1e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4247b9e7fc4f9dd7b86d7524951f84aac28e3c1e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c10abf530e52972ef708f6e72cf20dd920cd22a2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c10abf530e52972ef708f6e72cf20dd920cd22a2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c10abf530e52972ef708f6e72cf20dd920cd22a2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c10abf530e52972ef708f6e72cf20dd920cd22a2/comments", "author": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "14298fa4891ee9b347d7f286cc8ef266976f9e18", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/14298fa4891ee9b347d7f286cc8ef266976f9e18", "html_url": "https://github.com/Rust-GCC/gccrs/commit/14298fa4891ee9b347d7f286cc8ef266976f9e18"}], "stats": {"total": 26, "additions": 16, "deletions": 10}, "files": [{"sha": "34c6d31f3f9f2a16e5e777a8024fd77801ba9af8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c10abf530e52972ef708f6e72cf20dd920cd22a2", "patch": "@@ -1,3 +1,9 @@\n+2019-07-19  Richard Sandiford  <richard.sandiford@arm.com>\n+\n+\t* doc/invoke.texi: Rename the AArch64 +bitperm extension flag\n+\tto +sve-bitperm.\n+\t* config/aarch64/aarch64-option-extensions.def: Likewise.\n+\n 2019-07-19  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR middle-end/91190"}, {"sha": "403a694e82e6a23dce96540c0f6c882e6dfb684c", "filename": "gcc/config/aarch64/aarch64-option-extensions.def", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2Fconfig%2Faarch64%2Faarch64-option-extensions.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2Fconfig%2Faarch64%2Faarch64-option-extensions.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-option-extensions.def?ref=c10abf530e52972ef708f6e72cf20dd920cd22a2", "patch": "@@ -58,13 +58,13 @@\n /* Enabling \"fp\" just enables \"fp\".\n    Disabling \"fp\" also disables \"simd\", \"crypto\", \"fp16\", \"aes\", \"sha2\",\n    \"sha3\", sm3/sm4, \"sve\", \"sve2\", \"sve2-aes\", \"sve2-sha3\", \"sve2-sm4\", and\n-   \"bitperm\".  */\n+   \"sve2-bitperm\".  */\n AARCH64_OPT_EXTENSION(\"fp\", AARCH64_FL_FP, 0, AARCH64_FL_SIMD | AARCH64_FL_CRYPTO | AARCH64_FL_F16 | AARCH64_FL_AES | AARCH64_FL_SHA2 | AARCH64_FL_SHA3 | AARCH64_FL_SM4 | AARCH64_FL_SVE | AARCH64_FL_SVE2 | AARCH64_FL_SVE2_AES | AARCH64_FL_SVE2_SHA3 | AARCH64_FL_SVE2_SM4 | AARCH64_FL_SVE2_BITPERM, false, \"fp\")\n \n /* Enabling \"simd\" also enables \"fp\".\n    Disabling \"simd\" also disables \"crypto\", \"dotprod\", \"aes\", \"sha2\", \"sha3\",\n-   \"sm3/sm4\", \"sve\", \"sve2\", \"sve2-aes\", \"sve2-sha3\", \"sve2-sm4\", and \"bitperm\".\n-   */\n+   \"sm3/sm4\", \"sve\", \"sve2\", \"sve2-aes\", \"sve2-sha3\", \"sve2-sm4\", and\n+   \"sve2-bitperm\".  */\n AARCH64_OPT_EXTENSION(\"simd\", AARCH64_FL_SIMD, AARCH64_FL_FP, AARCH64_FL_CRYPTO | AARCH64_FL_DOTPROD | AARCH64_FL_AES | AARCH64_FL_SHA2 | AARCH64_FL_SHA3 | AARCH64_FL_SM4 | AARCH64_FL_SVE | AARCH64_FL_SVE2 | AARCH64_FL_SVE2_AES | AARCH64_FL_SVE2_SHA3 | AARCH64_FL_SVE2_SM4 | AARCH64_FL_SVE2_BITPERM, false, \"asimd\")\n \n /* Enabling \"crypto\" also enables \"fp\", \"simd\", \"aes\" and \"sha2\".\n@@ -80,7 +80,7 @@ AARCH64_OPT_EXTENSION(\"lse\", AARCH64_FL_LSE, 0, 0, false, \"atomics\")\n \n /* Enabling \"fp16\" also enables \"fp\".\n    Disabling \"fp16\" disables \"fp16\", \"fp16fml\", \"sve\", \"sve2\", \"sve2-aes\",\n-   \"sve2-sha3\", \"sve2-sm4\", and \"bitperm\".  */\n+   \"sve2-sha3\", \"sve2-sm4\", and \"sve2-bitperm\".  */\n AARCH64_OPT_EXTENSION(\"fp16\", AARCH64_FL_F16, AARCH64_FL_FP, AARCH64_FL_F16FML | AARCH64_FL_SVE | AARCH64_FL_SVE2 | AARCH64_FL_SVE2_AES | AARCH64_FL_SVE2_SHA3 | AARCH64_FL_SVE2_SM4 | AARCH64_FL_SVE2_BITPERM, false, \"fphp asimdhp\")\n \n /* Enabling or disabling \"rcpc\" only changes \"rcpc\".  */\n@@ -116,7 +116,7 @@ AARCH64_OPT_EXTENSION(\"fp16fml\", AARCH64_FL_F16FML, AARCH64_FL_FP | AARCH64_FL_F\n \n /* Enabling \"sve\" also enables \"fp16\", \"fp\" and \"simd\".\n    Disabling \"sve\" disables \"sve\", \"sve2\", \"sve2-aes\", \"sve2-sha3\", \"sve2-sm4\"\n-   and \"bitperm\".  */\n+   and \"sve2-bitperm\".  */\n AARCH64_OPT_EXTENSION(\"sve\", AARCH64_FL_SVE, AARCH64_FL_FP | AARCH64_FL_SIMD | AARCH64_FL_F16, AARCH64_FL_SVE2 | AARCH64_FL_SVE2_AES | AARCH64_FL_SVE2_SHA3 | AARCH64_FL_SVE2_SM4 | AARCH64_FL_SVE2_BITPERM, false, \"sve\")\n \n /* Enabling/Disabling \"profile\" does not enable/disable any other feature.  */\n@@ -139,7 +139,7 @@ AARCH64_OPT_EXTENSION(\"predres\", AARCH64_FL_PREDRES, 0, 0, false, \"\")\n \n /* Enabling \"sve2\" also enables \"sve\", \"fp16\", \"fp\", and \"simd\".\n    Disabling \"sve2\" disables \"sve2\", \"sve2-aes\", \"sve2-sha3\", \"sve2-sm4\", and\n-   \"bitperm\".  */\n+   \"sve2-bitperm\".  */\n AARCH64_OPT_EXTENSION(\"sve2\", AARCH64_FL_SVE2, AARCH64_FL_SVE | AARCH64_FL_FP | AARCH64_FL_SIMD | AARCH64_FL_F16, AARCH64_FL_SVE2_AES | AARCH64_FL_SVE2_SHA3 | AARCH64_FL_SVE2_SM4 | AARCH64_FL_SVE2_BITPERM, false, \"\")\n \n /* Enabling \"sve2-sm4\" also enables \"sm4\", \"simd\", \"fp16\", \"fp\", \"sve\", and\n@@ -154,8 +154,8 @@ AARCH64_OPT_EXTENSION(\"sve2-aes\", AARCH64_FL_SVE2_AES, AARCH64_FL_AES | AARCH64_\n    \"sve2\". Disabling \"sve2-sha3\" just disables \"sve2-sha3\".  */\n AARCH64_OPT_EXTENSION(\"sve2-sha3\", AARCH64_FL_SVE2_SHA3, AARCH64_FL_SHA3 | AARCH64_FL_SIMD | AARCH64_FL_F16 | AARCH64_FL_FP | AARCH64_FL_SVE | AARCH64_FL_SVE2, 0, false, \"\")\n \n-/* Enabling \"bitperm\" also enables \"simd\", \"fp16\", \"fp\", \"sve\", and \"sve2\".\n-   Disabling \"bitperm\" just disables \"bitperm\".  */\n-AARCH64_OPT_EXTENSION(\"bitperm\", AARCH64_FL_SVE2_BITPERM, AARCH64_FL_SIMD | AARCH64_FL_F16 | AARCH64_FL_FP | AARCH64_FL_SVE | AARCH64_FL_SVE2, 0, false, \"\")\n+/* Enabling \"sve2-bitperm\" also enables \"simd\", \"fp16\", \"fp\", \"sve\", and\n+   \"sve2\".  Disabling \"sve2-bitperm\" just disables \"sve2-bitperm\".  */\n+AARCH64_OPT_EXTENSION(\"sve2-bitperm\", AARCH64_FL_SVE2_BITPERM, AARCH64_FL_SIMD | AARCH64_FL_F16 | AARCH64_FL_FP | AARCH64_FL_SVE | AARCH64_FL_SVE2, 0, false, \"\")\n \n #undef AARCH64_OPT_EXTENSION"}, {"sha": "b887f5f7fe4e2df6cce4ec3002b62178d249cdc7", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c10abf530e52972ef708f6e72cf20dd920cd22a2/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=c10abf530e52972ef708f6e72cf20dd920cd22a2", "patch": "@@ -16083,7 +16083,7 @@ not affect code generation.  This option is enabled by default for\n @item sve2\n Enable the Armv8-a Scalable Vector Extension 2.  This also enables SVE\n instructions.\n-@item bitperm\n+@item sve2-bitperm\n Enable SVE2 bitperm instructions.  This also enables SVE2 instructions.\n @item sve2-sm4\n Enable SVE2 sm4 instructions.  This also enables SVE2 instructions."}]}