;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-110
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 20, @12
	SUB 12, @10
	SLT 721, 0
	SUB 12, @10
	SLT #270, <41
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	ADD -7, <-20
	ADD -7, <-20
	DJN @92, #200
	SLT #0, <-1
	ADD 30, 9
	ADD 30, 9
	DJN @92, #200
	CMP 2, -1
	CMP 2, -1
	ADD 270, 60
	CMP 102, 1
	ADD 270, 60
	JMN -9, @-329
	ADD 270, 60
	JMN -9, @-329
	DJN -8, @-20
	SPL <127, 108
	SUB 20, @11
	SUB 270, 60
	JMP 270, 60
	CMP 102, 1
	SLT #270, <41
	SLT #270, <41
	MOV -8, @-20
	CMP @0, @2
	SLT 721, 0
	SUB @128, 103
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	MOV -1, <-20
	JMN @82, #-200
	SUB 12, @10
	SLT #270, <41
	SUB 12, @10
	SUB 20, @12
	SPL 0, <402
