module curtice_1_tb1();
    wire n_180_120;
    wire n_210_60;
    wire n_210_80;
    wire n_290_60;
    wire n_350_60;
    wire n_380_150;
    wire n_380_160;
    wire n_380_60;
    wire n_380_90;
    wire n_80_120;
    wire n_80_130;
    (* S0_x1=80, S0_y1=130, S0_x2=80, S0_y2=190 *) Vdc V2 (n_80_130, n_80_190);
    (* S0_x1=80, S0_y1=190 *) GND \* (n_80_190);
    (*  *) .DC DC1 ();
    (*  *) Eqn Eqn1 ();
    (*  *) .SW SW1 ();
    (*  *) .SW SW2 ();
    (* S0_x1=380, S0_y1=160 *) GND \* (n_380_160);
    (* S0_x1=380, S0_y1=90, S0_x2=380, S0_y2=150 *) Vdc V1 (n_380_90, n_380_150);
    (* S0_x1=210, S0_y1=160 *) GND \* (n_210_160);
    (* S0_x1=350, S0_y1=60, S0_x2=290, S0_y2=60 *) IProbe Pr1 (n_350_60, n_290_60);
    (* S0_x1=210, S0_y1=160, S0_x2=180, S0_y2=120, S0_x3=210, S0_y3=80 *) Sub Curtice1 (n_210_160, n_180_120, n_210_80);
    (* S0_x1=380, S0_y1=150, S0_x2=380, S0_y2=160 *) net net0(n_380_150, n_380_160);
    (* S0_x1=380, S0_y1=60, S0_x2=380, S0_y2=90 *) net net1(n_380_60, n_380_90);
    (* S0_x1=210, S0_y1=60, S0_x2=290, S0_y2=60 *) net net2(n_210_60, n_290_60);
    (* S0_x1=80, S0_y1=120, S0_x2=80, S0_y2=130 *) net net3(n_80_120, n_80_130);
    (* S0_x1=80, S0_y1=120, S0_x2=180, S0_y2=120 *) net net4(n_80_120, n_180_120);
    (* S0_x1=210, S0_y1=60, S0_x2=210, S0_y2=80 *) net net5(n_210_60, n_210_80);
    (* S0_x1=350, S0_y1=60, S0_x2=380, S0_y2=60 *) net net6(n_350_60, n_380_60);
endmodule
