module \DDR_MEM_1_ipgen_common_logic_2s_2  (
    input \PLL_1_clkos_o ,
    output \eclkout_w ,
    output \sclk_o ,
    input \GND_net ,
    input \VCC_net ,
    output [8:0] \code_w );

    wire [8:0] \u0_DDRDLL.CODE ;

    wire [8:0] \u0_DDRDLL.DCNTL ;

    (* \GSR ="ENABLED" ,
       \ENA_ROUNDOFF ="ENABLED" ,
       \FORCE_MAX_DELAY ="CODE_OR_LOCK_FROM_DLL_LOOP" ,
       \dm:primitive ="DDRDLL_CORE" ,
       \dm:programming ="GSR:#ON ENA_ROUNDOFF:#ON FORCE_MAX_DELAY:#ON" ,
       \dm:user ="0" *)
    \DDRDLL_CORE  \u0_DDRDLL.DDRDLL_inst (
      .\CODE8 (\code_w [8]),
      .\CODE7 (\code_w [7]),
      .\CODE6 (\code_w [6]),
      .\CODE5 (\code_w [5]),
      .\CODE4 (\code_w [4]),
      .\CODE3 (\code_w [3]),
      .\CODE2 (\code_w [2]),
      .\CODE1 (\code_w [1]),
      .\CODE0 (\code_w [0]),
      .\FREEZE (\GND_net ),
      .\CLKIN (\eclkout_w ),
      .\RST (\GND_net ),
      .\UDDCNTL_N (\VCC_net ));
    defparam \u0_DDRDLL.DDRDLL_inst .GSR = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .ENA_ROUNDOFF = "ENABLED";
    defparam \u0_DDRDLL.DDRDLL_inst .FORCE_MAX_DELAY = "CODE_OR_LOCK_FROM_DLL_LOOP";

    (* \STOP_EN ="ENABLE" ,
       \dm:primitive ="ECLKSYNC_CORE" ,
       \dm:programming ="STOP_EN:::STOP_EN=ENABLE" ,
       \dm:user ="0" *)
    \ECLKSYNC_CORE  \u0_ECLKSYNC.ECLKSYNC_inst (
      .\ECLKIN (\PLL_1_clkos_o ),
      .\ECLKOUT (\eclkout_w ),
      .\STOP (\GND_net ));
    defparam \u0_ECLKSYNC.ECLKSYNC_inst .STOP_EN = "ENABLE";

    (* \ECLK_DIV ="2" ,
       \GSR ="DISABLED" ,
       \dm:primitive ="ECLKDIV_CORE" ,
       \dm:programming ="ECLK_DIV:::ECLK_DIV=2 GSR:::GSR=DISABLED" ,
       \dm:user ="0" *)
    \ECLKDIV_CORE  \u0_ECLKDIV.ECLKDIV_inst (
      .\DIVOUT (\sclk_o ),
      .\DIVRST (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\SLIP (\GND_net ),
      .\TESTINP3 (\VCC_net ),
      .\TESTINP2 (\VCC_net ),
      .\TESTINP1 (\VCC_net ),
      .\TESTINP0 (\VCC_net ));
    defparam \u0_ECLKDIV.ECLKDIV_inst .ECLK_DIV = "2";
    defparam \u0_ECLKDIV.ECLKDIV_inst .GSR = "DISABLED";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  (
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs1_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs1_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs1_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs1_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs1_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs1_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs1_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs1_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs1_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs1_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  (
    input \sclk_o ,
    input \eclkout_w ,
    inout \dqs0_io ,
    input \GND_net ,
    input \VCC_net ,
    input [8:0] \code_w ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io );

    wire \dqs_o_w ;

    wire \dqs_outen_n_w ;

    wire \dqs_bb_out_w ;

    wire \dqts_w ;

    wire \sw270_out_w ;

    wire \dqswout_w ;

    wire [7:0] \dout_w ;

    wire [3:0] \u0_DQSBUF.RDCLKSEL ;

    wire [2:0] \u0_DQSBUF.RDPNTR ;

    wire [3:0] \u0_DQSBUF.READ ;

    wire [2:0] \u0_DQSBUF.WRPNTR ;

    wire [8:0] \u0_DQSBUF.DLLCODE ;

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQS_BLOCK.u_DQS_BB (
      .\T (\dqs_outen_n_w ),
      .\I (\dqs_o_w ),
      .\O (\dqs_bb_out_w ),
      .\B (\dqs0_io ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[6].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [6]),
      .\B (\dq_dqs0_io [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[4].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [4]),
      .\B (\dq_dqs0_io [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[2].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [2]),
      .\B (\dq_dqs0_io [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[0].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [0]),
      .\B (\dq_dqs0_io [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[1].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [1]),
      .\B (\dq_dqs0_io [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[3].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [3]),
      .\B (\dq_dqs0_io [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[5].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [5]),
      .\B (\dq_dqs0_io [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DQ_BLOCK[7].u_DQ_BB (
      .\T (\dqts_w ),
      .\I (\dout_w [7]),
      .\B (\dq_dqs0_io [7]));

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [1]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [5]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [2]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [4]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [7]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [3]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQ  \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dout_w [6]),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQS  \TS_BLOCK.TS_X2.u_TSHX2DQS (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_outen_n_w ),
      .\DQSW (\dqswout_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="TSHX2DQ" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \TSHX2DQ  \TS_BLOCK.TS_X2.u_TSHX2DQ (
      .\T0 (\GND_net ),
      .\T1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqts_w ),
      .\DQSW270 (\sw270_out_w ));
    defparam \TS_BLOCK.TS_X2.u_TSHX2DQ .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2DQS" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2DQS  \DQS_BLOCK.DQS_X2.u_ODDRX2DQS (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\dqs_o_w ),
      .\D2 (\GND_net ),
      .\D3 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\DQSW (\dqswout_w ));
    defparam \DQS_BLOCK.DQS_X2.u_ODDRX2DQS .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \ENABLE_FIFO ="ENABLED" ,
       \FORCE_READ ="ENABLED" ,
       \FREE_WHEEL ="DDR" ,
       \MODX ="MDDRX2" ,
       \MT_EN_READ ="ENABLED" ,
       \MT_EN_WRITE ="ENABLED" ,
       \MT_EN_WRITE_LEVELING ="ENABLED" ,
       \RD_PNTR ="0b000" ,
       \READ_ENABLE ="ENABLED" ,
       \RX_CENTERED ="ENABLED" ,
       \S_READ ="0" ,
       \S_WRITE ="0" ,
       \SIGN_READ ="POSITIVE" ,
       \SIGN_WRITE ="POSITIVE" ,
       \UPDATE_QU ="UP1_AND_UP0_SAME" ,
       \WRITE_ENABLE ="ENABLED" ,
       \SEL_READ_BIT_ENABLE_CYCLES ="NORMAL" ,
       \BYPASS_WR_LEVEL_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_WR_SMTH_LATCH ="SMOOTHING_PATH" ,
       \BYPASS_READ_SMTH_LATCH ="SMOOTHING_PATH" ,
       \dm:primitive ="DQSBUF_CORE" ,
       \dm:programming ="GSR:#ON ENABLE_FIFO:::ENABLE_FIFO=ENABLED FORCE_READ:::FORCE_READ=ENABLED FREE_WHEEL:#ON MODX:::MODX=MDDRX2 MT_EN_READ:::MT_EN_READ=ENABLED MT_EN_WRITE:::MT_EN_WRITE=ENABLED MT_EN_WRITE_LEVELING:::MT_EN_WRITE_LEVELING=ENABLED RD_PNTR:#ON READ_ENABLE:::READ_ENABLE=ENABLED RX_CENTERED:#ON S_READ:#ON S_WRITE:#ON SIGN_READ:#ON SIGN_WRITE:#ON UPDATE_QU:#ON WRITE_ENABLE:::WRITE_ENABLE=ENABLED SEL_READ_BIT_ENABLE_CYCLES:#ON BYPASS_WR_LEVEL_SMTH_LATCH:#ON BYPASS_WR_SMTH_LATCH:#ON BYPASS_READ_SMTH_LATCH:#ON" ,
       \dm:user ="0" *)
    \DQSBUF_CORE  \u0_DQSBUF.DQSBUF_inst (
      .\DQSI (\dqs_bb_out_w ),
      .\DQSW (\dqswout_w ),
      .\PAUSE (\GND_net ),
      .\RDCLKSEL3 (\GND_net ),
      .\RDCLKSEL2 (\GND_net ),
      .\RDCLKSEL1 (\GND_net ),
      .\RDCLKSEL0 (\GND_net ),
      .\RDDIR (\GND_net ),
      .\RDLOADN (\VCC_net ),
      .\READ3 (\GND_net ),
      .\READ2 (\GND_net ),
      .\READ1 (\GND_net ),
      .\READ0 (\GND_net ),
      .\READMOVE (\GND_net ),
      .\RST (\GND_net ),
      .\SCLK (\sclk_o ),
      .\SELCLK (\GND_net ),
      .\DQSW270 (\sw270_out_w ),
      .\WRDIR (\GND_net ),
      .\WRLOAD_N (\VCC_net ),
      .\WRLVDIR (\GND_net ),
      .\WRLVLOAD_N (\VCC_net ),
      .\WRLVMOVE (\GND_net ),
      .\WRMOVE (\GND_net ),
      .\ECLKIN (\eclkout_w ),
      .\RSTSMCNT (\GND_net ),
      .\DLLCODE8 (\code_w [8]),
      .\DLLCODE7 (\code_w [7]),
      .\DLLCODE6 (\code_w [6]),
      .\DLLCODE5 (\code_w [5]),
      .\DLLCODE4 (\code_w [4]),
      .\DLLCODE3 (\code_w [3]),
      .\DLLCODE2 (\code_w [2]),
      .\DLLCODE1 (\code_w [1]),
      .\DLLCODE0 (\code_w [0]));
    defparam \u0_DQSBUF.DQSBUF_inst .GSR = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .ENABLE_FIFO = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FORCE_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .FREE_WHEEL = "DDR";
    defparam \u0_DQSBUF.DQSBUF_inst .MODX = "MDDRX2";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_READ = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .MT_EN_WRITE_LEVELING = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RD_PNTR = "0b000";
    defparam \u0_DQSBUF.DQSBUF_inst .READ_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .RX_CENTERED = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .S_READ = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .S_WRITE = "0";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_READ = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .SIGN_WRITE = "POSITIVE";
    defparam \u0_DQSBUF.DQSBUF_inst .UPDATE_QU = "UP1_AND_UP0_SAME";
    defparam \u0_DQSBUF.DQSBUF_inst .WRITE_ENABLE = "ENABLED";
    defparam \u0_DQSBUF.DQSBUF_inst .SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
    defparam \u0_DQSBUF.DQSBUF_inst .BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";

endmodule

module \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  (
    output \DDR_MEM_1_csn_o_c_0 ,
    input \sclk_o ,
    input \eclkout_w ,
    input \GND_net );

    wire [0:0] \q_out_csn_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="OSHX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \OSHX2  \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\ECLK (\eclkout_w ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_csn_w [0]));
    defparam \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CSN[0].u_DELAYB (
      .\A (\q_out_csn_w [0]),
      .\Z (\DDR_MEM_1_csn_o_c_0 ));
    defparam \DDR_CSN[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CSN[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CSN[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  (
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \sclk_o ,
    input \GND_net ,
    output [12:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_cke_o_c_0 ));
    defparam \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_odt_o_c_0 ));
    defparam \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_wen_o_c ));
    defparam \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_rasn_o_c ));
    defparam \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_casn_o_c ));
    defparam \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [2]));
    defparam \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [0]));
    defparam \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_ba_o_c [1]));
    defparam \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [3]));
    defparam \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [8]));
    defparam \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [2]));
    defparam \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [9]));
    defparam \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [5]));
    defparam \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [10]));
    defparam \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [4]));
    defparam \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [11]));
    defparam \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [6]));
    defparam \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [12]));
    defparam \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [1]));
    defparam \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [0]));
    defparam \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX1" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX1  \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 (
      .\D0 (\GND_net ),
      .\D1 (\GND_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\DDR_MEM_1_addr_o_c [7]));
    defparam \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 .GSR = "ENABLED";

endmodule

module \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  (
    output \DDR_MEM_1_ck_o_c_0 ,
    input \eclkout_w ,
    input \sclk_o ,
    input \GND_net ,
    input \VCC_net );

    wire [0:0] \q_out_clk_w ;

    (* \GSR ="ENABLED" ,
       \dm:primitive ="ODDRX2" ,
       \dm:programming ="GSR:#ON" ,
       \dm:user ="0" *)
    \ODDRX2  \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 (
      .\D0 (\GND_net ),
      .\D1 (\VCC_net ),
      .\SCLK (\sclk_o ),
      .\RST (\GND_net ),
      .\Q (\q_out_clk_w [0]),
      .\D2 (\GND_net ),
      .\D3 (\VCC_net ),
      .\ECLK (\eclkout_w ));
    defparam \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 .GSR = "ENABLED";

    (* \DEL_VALUE ="0" ,
       \COARSE_DELAY ="0NS" ,
       \DEL_MODE ="DQS_CMD_CLK" ,
       \dm:primitive ="DELAYB" ,
       \dm:programming ="COARSE_DELAY:#ON DEL_VALUE:#ON DEL_MODE:::DEL_MODE=DQS_CMD_CLK" ,
       \dm:user ="0" *)
    \DELAYB  \DDR_CLK[0].u_DELAYB (
      .\A (\q_out_clk_w [0]),
      .\Z (\DDR_MEM_1_ck_o_c_0 ));
    defparam \DDR_CLK[0].u_DELAYB .DEL_VALUE = "0";
    defparam \DDR_CLK[0].u_DELAYB .COARSE_DELAY = "0NS";
    defparam \DDR_CLK[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";

endmodule

module \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  (
    output \DDR_MEM_1_ck_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_wen_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_casn_o_c ,
    inout \dqs0_io ,
    inout \dqs1_io ,
    input \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net ,
    output [2:0] \DDR_MEM_1_ba_o_c ,
    output [12:0] \DDR_MEM_1_addr_o_c ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io );

    wire \eclkout_w ;

    wire \sclk_o ;

    wire [8:0] \code_w ;

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_common_logic_2s_2  \u1_common_logic (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0  \DW_16.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs1_io (\dqs1_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0  \DW_8.u1_dq_dqs_dm_unit (
      .\code_w ({\code_w [8], \code_w [7], \code_w [6], \code_w [5], \code_w [4], \code_w [3], \code_w [2], \code_w [1], \code_w [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\dqs0_io (\dqs0_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn (
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\sclk_o (\sclk_o ),
      .\eclkout_w (\eclkout_w ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt (
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ));

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK  \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\eclkout_w (\eclkout_w ),
      .\sclk_o (\sclk_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \DDR_MEM_1  (
    output \DDR_MEM_1_csn_o_c_0 ,
    output \DDR_MEM_1_odt_o_c_0 ,
    output \DDR_MEM_1_cke_o_c_0 ,
    output \DDR_MEM_1_ck_o_c_0 ,
    input \PLL_1_clkos_o ,
    inout \dqs1_io ,
    inout \dqs0_io ,
    output \DDR_MEM_1_casn_o_c ,
    output \DDR_MEM_1_rasn_o_c ,
    output \DDR_MEM_1_wen_o_c ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    output [12:0] \DDR_MEM_1_addr_o_c ,
    output [2:0] \DDR_MEM_1_ba_o_c );

    (* \dm:user ="0" *)
    \DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0  \lscc_ddr_mem_inst (
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c_0 ),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c_0 ),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c_0 ),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c_0 ),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\dqs0_io (\dqs0_io ),
      .\dqs1_io (\dqs1_io ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    wire [4:0] \HARD_IP.CIL.u_dphy_cil.LMMIOFFSET ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIWDATA ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.LMMIRDATA ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D0ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D0VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D1ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D1VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D2ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D2VALID ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3ACTIVE ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3BYTCNT ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.D3ERRCNT ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3PASS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.D3VALID ;

    wire [9:0] \HARD_IP.CIL.u_dphy_cil.DCTSTOUT ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.URXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.URXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.URXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.UTXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.UTXWVDHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U1RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U1RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U1TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U1TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U2RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U2RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U2TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U2TXWVHS ;

    wire [7:0] \HARD_IP.CIL.u_dphy_cil.U3RXDE ;

    wire [15:0] \HARD_IP.CIL.u_dphy_cil.U3RXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXSHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3RXVDHS ;

    wire [31:0] \HARD_IP.CIL.u_dphy_cil.U3TXDHS ;

    wire [3:0] \HARD_IP.CIL.u_dphy_cil.U3TXWVHS ;

    wire [1:0] \HARD_IP.CIL.u_dphy_cil.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b00000000" ,
       \CN ="0b00000" ,
       \CO ="0b000" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="CSI2_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="SLAVE" ,
       \PLLCLKBYPASS ="BYPASSED" ,
       \RSEL ="0b00" ,
       \RXCDRP ="0b01" ,
       \RXDATAWIDTHHS ="0b00" ,
       \RXLPRP ="0b001" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b10000000001000000000000000000000" ,
       \TST ="0b0000" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b00" ,
       \U_PRG_HS_TRAIL ="0b000000" ,
       \U_PRG_HS_ZERO ="0b000000" ,
       \U_PRG_RXHS_SETTLE ="0b000011" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00000" ,
       \UC_PRG_HS_ZERO ="0b0000000" ,
       \UC_PRG_RXHS_SETTLE ="0b000010" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:#ON CN:#ON CO:#ON CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:#ON EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:#ON PLLCLKBYPASS:::PLLCLKBYPASS=BYPASSED RSEL:#ON RXCDRP:::RXCDRP=0b01 RXDATAWIDTHHS:#ON RXLPRP:::RXLPRP=0b001 TEST_ENBL:#ON TEST_PATTERN:::TEST_PATTERN=0b10000000001000000000000000000000 TST:::TST=0b0000 TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:#ON U_PRG_HS_TRAIL:#ON U_PRG_HS_ZERO:#ON U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000011 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:#ON UC_PRG_HS_ZERO:#ON UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000010" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.CIL.u_dphy_cil.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_1_clk_n_io ),
      .\CKP (\MIPI_DPHY_1_clk_p_io ),
      .\CLKREF (\VCC_net ),
      .\DN0 (\MIPI_DPHY_1_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_1_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_1_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_1_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_1_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_1_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_1_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_1_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\VCC_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\VCC_net ),
      .\UTXDHS30 (\VCC_net ),
      .\UTXDHS29 (\VCC_net ),
      .\UTXDHS28 (\VCC_net ),
      .\UTXDHS27 (\VCC_net ),
      .\UTXDHS26 (\VCC_net ),
      .\UTXDHS25 (\VCC_net ),
      .\UTXDHS24 (\VCC_net ),
      .\UTXDHS23 (\VCC_net ),
      .\UTXDHS22 (\VCC_net ),
      .\UTXDHS21 (\VCC_net ),
      .\UTXDHS20 (\VCC_net ),
      .\UTXDHS19 (\VCC_net ),
      .\UTXDHS18 (\VCC_net ),
      .\UTXDHS17 (\VCC_net ),
      .\UTXDHS16 (\VCC_net ),
      .\UTXDHS15 (\VCC_net ),
      .\UTXDHS14 (\VCC_net ),
      .\UTXDHS13 (\VCC_net ),
      .\UTXDHS12 (\VCC_net ),
      .\UTXDHS11 (\VCC_net ),
      .\UTXDHS10 (\VCC_net ),
      .\UTXDHS9 (\VCC_net ),
      .\UTXDHS8 (\VCC_net ),
      .\UTXDHS7 (\VCC_net ),
      .\UTXDHS6 (\VCC_net ),
      .\UTXDHS5 (\VCC_net ),
      .\UTXDHS4 (\VCC_net ),
      .\UTXDHS3 (\VCC_net ),
      .\UTXDHS2 (\VCC_net ),
      .\UTXDHS1 (\VCC_net ),
      .\UTXDHS0 (\VCC_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\VCC_net ),
      .\UTXWVDHS2 (\VCC_net ),
      .\UTXWVDHS1 (\VCC_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\VCC_net ),
      .\U1TXDHS30 (\VCC_net ),
      .\U1TXDHS29 (\VCC_net ),
      .\U1TXDHS28 (\VCC_net ),
      .\U1TXDHS27 (\VCC_net ),
      .\U1TXDHS26 (\VCC_net ),
      .\U1TXDHS25 (\VCC_net ),
      .\U1TXDHS24 (\VCC_net ),
      .\U1TXDHS23 (\VCC_net ),
      .\U1TXDHS22 (\VCC_net ),
      .\U1TXDHS21 (\VCC_net ),
      .\U1TXDHS20 (\VCC_net ),
      .\U1TXDHS19 (\VCC_net ),
      .\U1TXDHS18 (\VCC_net ),
      .\U1TXDHS17 (\VCC_net ),
      .\U1TXDHS16 (\VCC_net ),
      .\U1TXDHS15 (\VCC_net ),
      .\U1TXDHS14 (\VCC_net ),
      .\U1TXDHS13 (\VCC_net ),
      .\U1TXDHS12 (\VCC_net ),
      .\U1TXDHS11 (\VCC_net ),
      .\U1TXDHS10 (\VCC_net ),
      .\U1TXDHS9 (\VCC_net ),
      .\U1TXDHS8 (\VCC_net ),
      .\U1TXDHS7 (\VCC_net ),
      .\U1TXDHS6 (\VCC_net ),
      .\U1TXDHS5 (\VCC_net ),
      .\U1TXDHS4 (\VCC_net ),
      .\U1TXDHS3 (\VCC_net ),
      .\U1TXDHS2 (\VCC_net ),
      .\U1TXDHS1 (\VCC_net ),
      .\U1TXDHS0 (\VCC_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\VCC_net ),
      .\U1TXWVHS2 (\VCC_net ),
      .\U1TXWVHS1 (\VCC_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\VCC_net ),
      .\U2TXDHS30 (\VCC_net ),
      .\U2TXDHS29 (\VCC_net ),
      .\U2TXDHS28 (\VCC_net ),
      .\U2TXDHS27 (\VCC_net ),
      .\U2TXDHS26 (\VCC_net ),
      .\U2TXDHS25 (\VCC_net ),
      .\U2TXDHS24 (\VCC_net ),
      .\U2TXDHS23 (\VCC_net ),
      .\U2TXDHS22 (\VCC_net ),
      .\U2TXDHS21 (\VCC_net ),
      .\U2TXDHS20 (\VCC_net ),
      .\U2TXDHS19 (\VCC_net ),
      .\U2TXDHS18 (\VCC_net ),
      .\U2TXDHS17 (\VCC_net ),
      .\U2TXDHS16 (\VCC_net ),
      .\U2TXDHS15 (\VCC_net ),
      .\U2TXDHS14 (\VCC_net ),
      .\U2TXDHS13 (\VCC_net ),
      .\U2TXDHS12 (\VCC_net ),
      .\U2TXDHS11 (\VCC_net ),
      .\U2TXDHS10 (\VCC_net ),
      .\U2TXDHS9 (\VCC_net ),
      .\U2TXDHS8 (\VCC_net ),
      .\U2TXDHS7 (\VCC_net ),
      .\U2TXDHS6 (\VCC_net ),
      .\U2TXDHS5 (\VCC_net ),
      .\U2TXDHS4 (\VCC_net ),
      .\U2TXDHS3 (\VCC_net ),
      .\U2TXDHS2 (\VCC_net ),
      .\U2TXDHS1 (\VCC_net ),
      .\U2TXDHS0 (\VCC_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\VCC_net ),
      .\U2TXWVHS2 (\VCC_net ),
      .\U2TXWVHS1 (\VCC_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\VCC_net ),
      .\U3TXDHS30 (\VCC_net ),
      .\U3TXDHS29 (\VCC_net ),
      .\U3TXDHS28 (\VCC_net ),
      .\U3TXDHS27 (\VCC_net ),
      .\U3TXDHS26 (\VCC_net ),
      .\U3TXDHS25 (\VCC_net ),
      .\U3TXDHS24 (\VCC_net ),
      .\U3TXDHS23 (\VCC_net ),
      .\U3TXDHS22 (\VCC_net ),
      .\U3TXDHS21 (\VCC_net ),
      .\U3TXDHS20 (\VCC_net ),
      .\U3TXDHS19 (\VCC_net ),
      .\U3TXDHS18 (\VCC_net ),
      .\U3TXDHS17 (\VCC_net ),
      .\U3TXDHS16 (\VCC_net ),
      .\U3TXDHS15 (\VCC_net ),
      .\U3TXDHS14 (\VCC_net ),
      .\U3TXDHS13 (\VCC_net ),
      .\U3TXDHS12 (\VCC_net ),
      .\U3TXDHS11 (\VCC_net ),
      .\U3TXDHS10 (\VCC_net ),
      .\U3TXDHS9 (\VCC_net ),
      .\U3TXDHS8 (\VCC_net ),
      .\U3TXDHS7 (\VCC_net ),
      .\U3TXDHS6 (\VCC_net ),
      .\U3TXDHS5 (\VCC_net ),
      .\U3TXDHS4 (\VCC_net ),
      .\U3TXDHS3 (\VCC_net ),
      .\U3TXDHS2 (\VCC_net ),
      .\U3TXDHS1 (\VCC_net ),
      .\U3TXDHS0 (\VCC_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\VCC_net ),
      .\U3TXWVHS2 (\VCC_net ),
      .\U3TXWVHS1 (\VCC_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CM = "0b00000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CN = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CO = "0b000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .DSI_CSI = "CSI2_APP";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .MASTER_SLAVE = "SLAVE";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .PLLCLKBYPASS = "BYPASSED";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RSEL = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXCDRP = "0b01";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .RXLPRP = "0b001";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TEST_PATTERN = "0b10000000001000000000000000000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TST = "0b0000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_PREPARE = "0b00";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_TRAIL = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_HS_ZERO = "0b000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000011";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_TRAIL = "0b00000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_HS_ZERO = "0b0000000";
    defparam \HARD_IP.CIL.u_dphy_cil.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000010";

endmodule

module \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_1_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0  \RECEIVER.lscc_mipi_wrapper_rx (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_1  (
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire [4:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIOFFSET ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIWDATA ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LMMIRDATA ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D0VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D1VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D2VALID ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ACTIVE ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3BYTCNT ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3ERRCNT ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3PASS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.D3VALID ;

    wire [9:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.DCTSTOUT ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.URXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.UTXWVDHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U1TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U2TXWVHS ;

    wire [7:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDE ;

    wire [15:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXSHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3RXVDHS ;

    wire [31:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXDHS ;

    wire [3:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.U3TXWVHS ;

    wire [1:0] \HARD_IP.genblk1.u_DPHY_CIL_tx.LTSTLANE ;

    (* \GSR ="ENABLED" ,
       \AUTO_PD_EN ="POWERED_UP" ,
       \CFG_NUM_LANES ="FOUR_LANES" ,
       \CM ="0b11010101" ,
       \CN ="0b11111" ,
       \CO ="0b010" ,
       \CONT_CLK_MODE ="ENABLED" ,
       \DESKEW_EN ="DISABLED" ,
       \DSI_CSI ="DSI_APP" ,
       \EN_CIL ="CIL_ENABLED" ,
       \HSEL ="DISABLED" ,
       \LANE0_SEL ="LANE_0" ,
       \LOCK_BYP ="GATE_TXBYTECLKHS" ,
       \MASTER_SLAVE ="MASTER" ,
       \PLLCLKBYPASS ="REGISTERED" ,
       \RSEL ="0b01" ,
       \RXCDRP ="0b00" ,
       \RXDATAWIDTHHS ="0b01" ,
       \RXLPRP ="0b000" ,
       \TEST_ENBL ="0b000000" ,
       \TEST_PATTERN ="0b00000000000000000000000000000000" ,
       \TST ="0b1001" ,
       \TXDATAWIDTHHS ="0b00" ,
       \U_PRG_HS_PREPARE ="0b01" ,
       \U_PRG_HS_TRAIL ="0b000001" ,
       \U_PRG_HS_ZERO ="0b000001" ,
       \U_PRG_RXHS_SETTLE ="0b000001" ,
       \UC_PRG_HS_PREPARE ="1P0_TXCLKESC" ,
       \UC_PRG_HS_TRAIL ="0b00001" ,
       \UC_PRG_HS_ZERO ="0b0000001" ,
       \UC_PRG_RXHS_SETTLE ="0b000001" ,
       \dm:primitive ="DPHY_CORE" ,
       \dm:programming ="GSR:#ON AUTO_PD_EN:#ON CFG_NUM_LANES:::CFG_NUM_LANES=FOUR_LANES CM:::CM=0b11010101 CN:::CN=0b11111 CO:::CO=0b010 CONT_CLK_MODE:::CONT_CLK_MODE=ENABLED DESKEW_EN:#ON DSI_CSI:::DSI_CSI=DSI_APP EN_CIL:#ON HSEL:#ON LANE0_SEL:#ON LOCK_BYP:#ON MASTER_SLAVE:::MASTER_SLAVE=MASTER PLLCLKBYPASS:#ON RSEL:::RSEL=0b01 RXCDRP:#ON RXDATAWIDTHHS:::RXDATAWIDTHHS=0b01 RXLPRP:#ON TEST_ENBL:#ON TEST_PATTERN:#ON TST:#ON TXDATAWIDTHHS:#ON U_PRG_HS_PREPARE:::U_PRG_HS_PREPARE=0b01 U_PRG_HS_TRAIL:::U_PRG_HS_TRAIL=0b000001 U_PRG_HS_ZERO:::U_PRG_HS_ZERO=0b000001 U_PRG_RXHS_SETTLE:::U_PRG_RXHS_SETTLE=0b000001 UC_PRG_HS_PREPARE:#ON UC_PRG_HS_TRAIL:::UC_PRG_HS_TRAIL=0b00001 UC_PRG_HS_ZERO:::UC_PRG_HS_ZERO=0b0000001 UC_PRG_RXHS_SETTLE:::UC_PRG_RXHS_SETTLE=0b000001" ,
       \dm:user ="0" *)
    \DPHY_CORE  \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst (
      .\BITCKEXT (\VCC_net ),
      .\CKN (\MIPI_DPHY_2_clk_n_io ),
      .\CKP (\MIPI_DPHY_2_clk_p_io ),
      .\CLKREF (\GND_net ),
      .\DN0 (\MIPI_DPHY_2_data_n_io [0]),
      .\DN1 (\MIPI_DPHY_2_data_n_io [1]),
      .\DN2 (\MIPI_DPHY_2_data_n_io [2]),
      .\DN3 (\MIPI_DPHY_2_data_n_io [3]),
      .\DP0 (\MIPI_DPHY_2_data_p_io [0]),
      .\DP1 (\MIPI_DPHY_2_data_p_io [1]),
      .\DP2 (\MIPI_DPHY_2_data_p_io [2]),
      .\DP3 (\MIPI_DPHY_2_data_p_io [3]),
      .\PDDPHY (\GND_net ),
      .\PDPLL (\GND_net ),
      .\SCCLKIN (\VCC_net ),
      .\SCRSTNIN (\VCC_net ),
      .\UED0THEN (\VCC_net ),
      .\UFRXMODE (\GND_net ),
      .\UTXMDTX (\GND_net ),
      .\URXCKINE (\GND_net ),
      .\UTDIS (\GND_net ),
      .\UTXCKE (\GND_net ),
      .\UDE0D0TN (\GND_net ),
      .\UDE1D1TN (\GND_net ),
      .\UDE2D2TN (\GND_net ),
      .\UDE3D3TN (\GND_net ),
      .\UDE4CKTN (\GND_net ),
      .\UDE5D0RN (\GND_net ),
      .\UDE6D1RN (\GND_net ),
      .\UDE7D2RN (\GND_net ),
      .\UTXDHS31 (\GND_net ),
      .\UTXDHS30 (\GND_net ),
      .\UTXDHS29 (\GND_net ),
      .\UTXDHS28 (\GND_net ),
      .\UTXDHS27 (\GND_net ),
      .\UTXDHS26 (\GND_net ),
      .\UTXDHS25 (\GND_net ),
      .\UTXDHS24 (\GND_net ),
      .\UTXDHS23 (\GND_net ),
      .\UTXDHS22 (\GND_net ),
      .\UTXDHS21 (\GND_net ),
      .\UTXDHS20 (\GND_net ),
      .\UTXDHS19 (\GND_net ),
      .\UTXDHS18 (\GND_net ),
      .\UTXDHS17 (\GND_net ),
      .\UTXDHS16 (\GND_net ),
      .\UTXDHS15 (\GND_net ),
      .\UTXDHS14 (\GND_net ),
      .\UTXDHS13 (\GND_net ),
      .\UTXDHS12 (\GND_net ),
      .\UTXDHS11 (\GND_net ),
      .\UTXDHS10 (\GND_net ),
      .\UTXDHS9 (\GND_net ),
      .\UTXDHS8 (\GND_net ),
      .\UTXDHS7 (\GND_net ),
      .\UTXDHS6 (\GND_net ),
      .\UTXDHS5 (\GND_net ),
      .\UTXDHS4 (\GND_net ),
      .\UTXDHS3 (\GND_net ),
      .\UTXDHS2 (\GND_net ),
      .\UTXDHS1 (\GND_net ),
      .\UTXDHS0 (\GND_net ),
      .\UTXENER (\GND_net ),
      .\UTXRD0EN (\GND_net ),
      .\UTRD0SEN (\GND_net ),
      .\UTXSKD0N (\GND_net ),
      .\UTXTGE0 (\GND_net ),
      .\UTXTGE1 (\GND_net ),
      .\UTXTGE2 (\GND_net ),
      .\UTXTGE3 (\GND_net ),
      .\UTXULPSE (\GND_net ),
      .\UTXUPSEX (\GND_net ),
      .\UTXVDE (\GND_net ),
      .\UTXWVDHS3 (\GND_net ),
      .\UTXWVDHS2 (\GND_net ),
      .\UTXWVDHS1 (\GND_net ),
      .\UTXWVDHS0 (\VCC_net ),
      .\U1ENTHEN (\VCC_net ),
      .\U1FRXMD (\GND_net ),
      .\U1FTXST (\GND_net ),
      .\U1TDIS (\GND_net ),
      .\U1TREQ (\GND_net ),
      .\U1TDE0D3 (\GND_net ),
      .\U1TDE1CK (\GND_net ),
      .\U1TDE2D0 (\GND_net ),
      .\U1TDE3D1 (\GND_net ),
      .\U1TDE4D2 (\GND_net ),
      .\U1TDE5D3 (\GND_net ),
      .\U1TDE6 (\GND_net ),
      .\U1TDE7 (\GND_net ),
      .\U1TXDHS31 (\GND_net ),
      .\U1TXDHS30 (\GND_net ),
      .\U1TXDHS29 (\GND_net ),
      .\U1TXDHS28 (\GND_net ),
      .\U1TXDHS27 (\GND_net ),
      .\U1TXDHS26 (\GND_net ),
      .\U1TXDHS25 (\GND_net ),
      .\U1TXDHS24 (\GND_net ),
      .\U1TXDHS23 (\GND_net ),
      .\U1TXDHS22 (\GND_net ),
      .\U1TXDHS21 (\GND_net ),
      .\U1TXDHS20 (\GND_net ),
      .\U1TXDHS19 (\GND_net ),
      .\U1TXDHS18 (\GND_net ),
      .\U1TXDHS17 (\GND_net ),
      .\U1TXDHS16 (\GND_net ),
      .\U1TXDHS15 (\GND_net ),
      .\U1TXDHS14 (\GND_net ),
      .\U1TXDHS13 (\GND_net ),
      .\U1TXDHS12 (\GND_net ),
      .\U1TXDHS11 (\GND_net ),
      .\U1TXDHS10 (\GND_net ),
      .\U1TXDHS9 (\GND_net ),
      .\U1TXDHS8 (\GND_net ),
      .\U1TXDHS7 (\GND_net ),
      .\U1TXDHS6 (\GND_net ),
      .\U1TXDHS5 (\GND_net ),
      .\U1TXDHS4 (\GND_net ),
      .\U1TXDHS3 (\GND_net ),
      .\U1TXDHS2 (\GND_net ),
      .\U1TXDHS1 (\GND_net ),
      .\U1TXDHS0 (\GND_net ),
      .\U1TXLPD (\GND_net ),
      .\U1TXREQ (\GND_net ),
      .\U1TXREQH (\GND_net ),
      .\U1TXSK (\GND_net ),
      .\U1TXTGE0 (\GND_net ),
      .\U1TXTGE1 (\GND_net ),
      .\U1TXTGE2 (\GND_net ),
      .\U1TXTGE3 (\GND_net ),
      .\U1TXUPSE (\GND_net ),
      .\U1TXUPSX (\GND_net ),
      .\U1TXVDE (\GND_net ),
      .\U1TXWVHS3 (\GND_net ),
      .\U1TXWVHS2 (\GND_net ),
      .\U1TXWVHS1 (\GND_net ),
      .\U1TXWVHS0 (\VCC_net ),
      .\U2END2 (\VCC_net ),
      .\U2FRXMD (\GND_net ),
      .\U2FTXST (\GND_net ),
      .\U2TDIS (\GND_net ),
      .\U2TREQ (\GND_net ),
      .\U2TDE0D0 (\GND_net ),
      .\U2TDE1D1 (\GND_net ),
      .\U2TDE2D2 (\GND_net ),
      .\U2TDE3D3 (\GND_net ),
      .\U2TDE4CK (\GND_net ),
      .\U2TDE5D0 (\GND_net ),
      .\U2TDE6D1 (\GND_net ),
      .\U2TDE7D2 (\GND_net ),
      .\U2TXDHS31 (\GND_net ),
      .\U2TXDHS30 (\GND_net ),
      .\U2TXDHS29 (\GND_net ),
      .\U2TXDHS28 (\GND_net ),
      .\U2TXDHS27 (\GND_net ),
      .\U2TXDHS26 (\GND_net ),
      .\U2TXDHS25 (\GND_net ),
      .\U2TXDHS24 (\GND_net ),
      .\U2TXDHS23 (\GND_net ),
      .\U2TXDHS22 (\GND_net ),
      .\U2TXDHS21 (\GND_net ),
      .\U2TXDHS20 (\GND_net ),
      .\U2TXDHS19 (\GND_net ),
      .\U2TXDHS18 (\GND_net ),
      .\U2TXDHS17 (\GND_net ),
      .\U2TXDHS16 (\GND_net ),
      .\U2TXDHS15 (\GND_net ),
      .\U2TXDHS14 (\GND_net ),
      .\U2TXDHS13 (\GND_net ),
      .\U2TXDHS12 (\GND_net ),
      .\U2TXDHS11 (\GND_net ),
      .\U2TXDHS10 (\GND_net ),
      .\U2TXDHS9 (\GND_net ),
      .\U2TXDHS8 (\GND_net ),
      .\U2TXDHS7 (\GND_net ),
      .\U2TXDHS6 (\GND_net ),
      .\U2TXDHS5 (\GND_net ),
      .\U2TXDHS4 (\GND_net ),
      .\U2TXDHS3 (\GND_net ),
      .\U2TXDHS2 (\GND_net ),
      .\U2TXDHS1 (\GND_net ),
      .\U2TXDHS0 (\GND_net ),
      .\U2TPDTE (\GND_net ),
      .\U2TXREQ (\GND_net ),
      .\U2TXREQH (\GND_net ),
      .\U2TXSKC (\GND_net ),
      .\U2TXTGE0 (\GND_net ),
      .\U2TXTGE1 (\GND_net ),
      .\U2TXTGE2 (\GND_net ),
      .\U2TXTGE3 (\GND_net ),
      .\U2TXUPSE (\GND_net ),
      .\U2TXUPSX (\GND_net ),
      .\U2TXVDE (\GND_net ),
      .\U2TXWVHS3 (\GND_net ),
      .\U2TXWVHS2 (\GND_net ),
      .\U2TXWVHS1 (\GND_net ),
      .\U2TXWVHS0 (\VCC_net ),
      .\U3END3 (\VCC_net ),
      .\U3FRXMD (\GND_net ),
      .\U3FTXST (\GND_net ),
      .\U3TDISD2 (\GND_net ),
      .\U3TREQD2 (\GND_net ),
      .\U3TDE0D3 (\GND_net ),
      .\U3TDE1D0 (\GND_net ),
      .\U3TDE2D1 (\GND_net ),
      .\U3TDE3D2 (\GND_net ),
      .\U3TDE4D3 (\GND_net ),
      .\U3TDE5CK (\GND_net ),
      .\U3TDE6 (\GND_net ),
      .\U3TDE7 (\GND_net ),
      .\U3TXDHS31 (\GND_net ),
      .\U3TXDHS30 (\GND_net ),
      .\U3TXDHS29 (\GND_net ),
      .\U3TXDHS28 (\GND_net ),
      .\U3TXDHS27 (\GND_net ),
      .\U3TXDHS26 (\GND_net ),
      .\U3TXDHS25 (\GND_net ),
      .\U3TXDHS24 (\GND_net ),
      .\U3TXDHS23 (\GND_net ),
      .\U3TXDHS22 (\GND_net ),
      .\U3TXDHS21 (\GND_net ),
      .\U3TXDHS20 (\GND_net ),
      .\U3TXDHS19 (\GND_net ),
      .\U3TXDHS18 (\GND_net ),
      .\U3TXDHS17 (\GND_net ),
      .\U3TXDHS16 (\GND_net ),
      .\U3TXDHS15 (\GND_net ),
      .\U3TXDHS14 (\GND_net ),
      .\U3TXDHS13 (\GND_net ),
      .\U3TXDHS12 (\GND_net ),
      .\U3TXDHS11 (\GND_net ),
      .\U3TXDHS10 (\GND_net ),
      .\U3TXDHS9 (\GND_net ),
      .\U3TXDHS8 (\GND_net ),
      .\U3TXDHS7 (\GND_net ),
      .\U3TXDHS6 (\GND_net ),
      .\U3TXDHS5 (\GND_net ),
      .\U3TXDHS4 (\GND_net ),
      .\U3TXDHS3 (\GND_net ),
      .\U3TXDHS2 (\GND_net ),
      .\U3TXDHS1 (\GND_net ),
      .\U3TXDHS0 (\GND_net ),
      .\U3TXLPDT (\GND_net ),
      .\U3TXREQ (\GND_net ),
      .\U3TXREQH (\GND_net ),
      .\U3TXSKC (\GND_net ),
      .\U3TXTGE0 (\GND_net ),
      .\U3TXTGE1 (\GND_net ),
      .\U3TXTGE2 (\GND_net ),
      .\U3TXTGE3 (\GND_net ),
      .\U3TXULPS (\GND_net ),
      .\U3TXUPSX (\GND_net ),
      .\U3TXVD3 (\GND_net ),
      .\U3TXWVHS3 (\GND_net ),
      .\U3TXWVHS2 (\GND_net ),
      .\U3TXWVHS1 (\GND_net ),
      .\U3TXWVHS0 (\VCC_net ),
      .\UCENCK (\VCC_net ),
      .\UCTXREQH (\GND_net ),
      .\UCTXUPSC (\GND_net ),
      .\UCTXUPSX (\GND_net ),
      .\SCANCLK (\GND_net ),
      .\SCANRST (\GND_net ),
      .\LMMICLK (\PLL_1_clkop_o ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\LTSTEN (\GND_net ),
      .\LTSTLANE1 (\GND_net ),
      .\LTSTLANE0 (\GND_net ),
      .\UTRNREQ (\GND_net ),
      .\OPCGLDCK (\GND_net ));
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .GSR = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .AUTO_PD_EN = "POWERED_UP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CFG_NUM_LANES = "FOUR_LANES";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CM = "0b11010101";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CN = "0b11111";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CO = "0b010";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .CONT_CLK_MODE = "ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DESKEW_EN = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .DSI_CSI = "DSI_APP";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .EN_CIL = "CIL_ENABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .HSEL = "DISABLED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LANE0_SEL = "LANE_0";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .LOCK_BYP = "GATE_TXBYTECLKHS";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .MASTER_SLAVE = "MASTER";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .PLLCLKBYPASS = "REGISTERED";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RSEL = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXCDRP = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXDATAWIDTHHS = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .RXLPRP = "0b000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_ENBL = "0b000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TEST_PATTERN = "0b00000000000000000000000000000000";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TST = "0b1001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .TXDATAWIDTHHS = "0b00";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_PREPARE = "0b01";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_TRAIL = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_HS_ZERO = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .U_PRG_RXHS_SETTLE = "0b000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_TRAIL = "0b00001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_HS_ZERO = "0b0000001";
    defparam \HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst .UC_PRG_RXHS_SETTLE = "0b000001";

endmodule

module \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  (
    input \PLL_1_clkop_o ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0  \TRANSMITTER.lscc_mipi_wrapper_tx (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

module \MIPI_DPHY_2  (
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    (* \dm:user ="0" *)
    \MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0  \lscc_mipi_dphy_inst (
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
j6fDSpMLVwxozGQRkByhRg0lCWZ0osA7IcG/MU12aQUQjUzFjZBsEh6tUCFC9him
dUpIgwuKP8vRiJUzCtadznxAXLB3quIk0wsEpKA9D7nfqaM+RsFsZFwYCmG+xNZk
5jJIMixHz7NXTqXpfRSo/KoPRdHrIpMrBufYAxGs7OpgWmvqnZsjUm+2jamx1Am5
2jJSfDVtO5jwajZkAkAeD2dBZuZ3QYPbQ6OTFXgzl/YKiVez/BUTITl4E5lEC9GT
OXHiYAbccHSNGcTEY4wk6iHDm2LtE2DNzOcGhUYmNYLNWKOoVMi/HPTAwXxK+4tB
HA7+BMXKO8PARb53eD6Z0w==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
HF9Jikd8Kq75Qvc8wPAMYoeJmX9nHHjO+KgGz0dlpkdU88ypqUxxWQOaVUA2cC7o
iG+0QbhsKZn++z4f6xl+59ba+8zjgRknT7b55xBYddeMYbJB/vrTaFZISB3tmXeb
7kzNkTzoqjSpzrnEKXbiLo+57uK56rUuJwnYO5wD7lc=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
udIjRB63evkOzdtIxnrGDibASokb6jCxe1YnbTMd+SkQOPZJwIRwKFkB0LUE+Big
/OaBT7M/pXzvxh8Unhi7sPOcNiN5Voi6S2qTlguLHwaMwg8EizC8D7c9OYT8REAh
Zal7xwMmwWVv6rW/FVP2Lahk6nYh/7dodAp3RqjzsYAuReDbEz6S8Dl8KMFlVKHy
ivSi2NEhxE1A6UHOc6lzxtn/QXYfGiFab9gDQuyaGw1r6WNMa62d+QIeHS/9pF+V
OR+vl5vtR7fH+Pj8Fr+1KQ2eomXqEp6Swc/EY5h+cqImm62isglRIWK2e7DORKZa
QEQFwXdJw0Lx5yiY/BGOWw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
al2OMzds1PrIRXHTZJxXg9xgw0oY1Fsvv/tA1EYvWj/sH9I7U1jLiLia17Rm9nWN
2m9a120tOL9GQV7HmFqqbLIDc+JXJy3WIGAKjXP2Rcft5jxNxECTh/vWzc+dxMJ3
2FhbifRSRhFMyqMKfmJHIPExjcTXDwKqVSITQZfziVkXbKoHesKt1GVgp8A0nZpx
POWPv1N+YBK5HnFJp6e+K0+03VIO9QX4tJHgZpwHsPipWDQkohe1APwA4y8k2Zsb
93IP0RmCTMSdLmUvMoD6pxHQk4TyBlZswLeK7Vx50VD3eV9doQVIqqxrREWyvY6J
VOcIE1yMTR2yVaBz5oJGhg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
BV+hQtX8L6McoKyg6guUhDEbXvd4clrpEgDVLROHSvGzhWhkwYaDCtnBwPqNWzL5
j/D6bWTzOfWja7j9/gxV4Chg6EBzNRlVIWbwcegzibG4Q9Tb3NGyPJW27Az8rKYu
8DXGkT7C6RXNWrWeLgC8N3ryMj9QUD0RlaF38GvpDSLTGJpY4eCain0VVfGB0HwW
PeuV86UOJhc8GWcu1e9UdEs63fmR8wchV9FApd3VGQqiBd2cYb1giCytIKBdAlMl
+C8z8Wfm9gSvn+6YlDBvRvFReWQuPubUX+x6KvrPu+lBBwdk8xr+03Dg5xYTgg0K
kID9bjSHz9LqVz9d/1qv5w==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
FpwAYWgaukMAKmLVtwKzPQbIV/F+UM950H69BnUhhc5SzPAmbvSTUWiqLWe3cMIT
4OY0/pi3Oi6+ZaWTNA3wdt7j9yC65movI3zfMlhOHRiSJnzB+GaRLwuzntmwMEyU
8wxcM5PH9eqQAZv03MlJ9FQvLBjijqzGb9lb8sC48dz8DDxMW6Lkz27ASAmOVGqE
JiqG4j2Axkdx4iADVIhyn3X51LanKF4vqxGufR6hh06TPnxu5P1KEe+M+cSLigRG
pOWQVBPDp+oVdbA5GZL8579NLJFamAHRKXHUQ5MYAYYA2zON5MivqP6Rkyhe2Qzi
/VTxZ3/k0q/16zDXtkE1crPMBSN7tFYnFX/6+d6tQWEWumJGqrMeCZCYk+M4YwWj
z3t5hIthh831Dk+pNZ3Kp/PElC3ylrvm6jqfv5zJr4igR9IP0yvtfLwrvBsfYTQp
e4ZpBYTOo8p3SFFa0VK5nAJSKU7LHMlA3t7mBQO/sMQYD7CcIUizOHYc6DVQW+fh

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=608)
`pragma protect data_block
qlT+rHaVDufOrq5iAXlBa7rRdofSEQxPdLrnQWRnqbOtEsobPqXh3PY/Jvk6rbEP
B7lUBQIh+SASPkDA8r5pHR1mcCPihAZfdEifWARCc2UJBGmUBHisVLkqsBQzgDFf
9MmD3PS2M7zsvgKdTs6isEa3iKPGoWlw/XpdMcV65qY/rodMz4vIdCa7CwFjfAcC
Uc+g6ja32VsxA0x6tFQGhqajLtj7AiAbqLB2oODbghOkv8D22tqbXPTfOPh24e2O
CVixMsfCm//ycrJTVP4Zu9DKkQbuE6GrVO0t3xJZub7I8WUWKatjOZruYyqIUlIV
psMyduWYHrj7jlzaATVj+AdMLMaRu+5UesVgQJW75nvDNJUuFhKlC6um3bRmkzSq
vIW9xpaE5GdRi2CcsLoiDUO+7YQ5m2EcwBD4hR1ZSCKbEsWyyAwFN2ZLk65Auz3p
Hv5ueLbnWmC8R1nZFpG4e8N8RvdYxdyT3CPtj3p1jKh/gKVKmYMXIz1vwOAOLj3P
WeoNLmI8v2nTLogK3l4+eWE96KqWKkMXRhHpVHL1UGw8aYRpFUqApz4gRQSQEmh6
iSaxMZFsKt7cLiPU566Eqn+DSuNODtb5flNE/ti9aaWRlcrLftqn4CrDGdBohXOG
LEBA0GYNwurTEEyUy3bzha/c0WC5Ad+U/cTWJzSyD7YoEUKRVhHIksdZx3SLw132
kKsjbIg0/ssc6JjFLOH2z62uRmay/xwVrtAivbJCl+TIV65Up28yjYKrq+CPUlzh
fF92cDActMS9mg6muWpEf+GjhQQSUCnweLdQ/ecBJkI=

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
plRcZ6EpNLnGdnQk0K6HyDqWdXddczN7bUcyMQixTas+V6j0w0wu9b6qZj9bIQuF
Prj5m0h0tRbXutaSAW+aCjjC0o1LSufxyLX0qrEbTmjFUsBExdJYMyw84Z2kIXUL
B02EE/Ic96/gtX7v1uC3V+IyYFGQeaTN6On4xXxdX7vDJ/cfrT+CA37OjKQOYrLP
kynpoJ6LolYqh9OZDKmjPRK6idIugAu213ytxsCWPlLWY/6lDTf99ysebnSYfwPc
2mhW3jzA4aC9hbFPZLF8PA9dF7DBNMtEL3tcRYJ/EkmUje/5i0fvj6La/dAiesLj
J/USK1mjX0xwzrBhpU5VoQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
IH622XZSp157PQ3SfivpKHGdHlcsSH7S8H8NrCvyckSdLdki0Z3ibsy8vfJxyWqS
g+T+GzKFXX3N/jUgBbzVLlK5L0c6F+P6P8r2iQMuZBvyaDzM+2EAbTnUSxL1Q9wT
u23zqMpLtdVJ6nvKjZrzU/G4lJn77fMDnjkFKq7bH+Q=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
ZGQdkanfppg4O03bDxbpxJOhSLxskc4HRjfShNuK9adnaPfuFDRyzmmpI8NFhVHb
h1ghlGC1Tx0IlO2+rlL/o1mXVvSr6vOMaaK5bM/vqs/NEpiPZoz4l+/DjhlK/rh5
JZRXbwp3f8P8TFA9CvvMQtjOxn9e6/Jn3XLnfeM2NJhW83SU9wuSHx2vJQcuWGib
QT1DJQX3IkzOFK79C4jxR6uhhRDg8b0J/uLhxpGm/OIugnGd8rOX/dkRtTlkqAQP
I/OKVxJh7vp+OYWydX4X01N5OXY79RAlAEI05IvwlDPWVejlA9rLVI7MzFZFU6Sz
myRmDgzTx/BQaVeBqxiKMw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
Q658JWs8guD6MH93EvMb3OSsgIAeTfnF2neIOWeQUynQzuOWRkOUtShmsW6OMtTk
wy8JNdcMa0s71gNwRJR+V+hKsks7Q4vKaIagEobzatlJnjeKVkdsJaKgL59ZV9B1
6CLiLu0wnQNPKFY6k5QiS6XP8cJcY6D4ZfQy+hahTYNcTjP1I1eFNZnUdEX6XVEB
KegVqub4dORJ7sJDxbJB8SLhIcslxmSQwPcZuIwNu/OS+c2G6bfp6YGPiJNcH2BI
Zpi1cwp1DXgBFxV81k32oPfdsZX0MTOlKnKsTDPZXd7lgte8BMGto6Y3c5FuKYdQ
jK7ZvJ9/j3hBAUavIhdlHA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
uZFTtjCLgDf6SOZXH4gq9v/DTCKHFG8OgkYS06J6eRILDarXX9gFLJa1ZyD6703w
/BIOahOgauRCf3XahUOBQgDkYGoYPNH/GEhLR1DtU+ej2OLTuIp3HaT61EE2NF/N
tz19Kf9K+qeRYsr9oPG8f16c+xX8rSE+gzD6eimY0NQ3bOGQacIYfPUg/kz8EF0f
A24aXWBrpLotXvITkhMzS/H4aXHf9+91WBmA88BFG6Lg5bdhzMWInVSS83y65AhP
BUh6nSSSPplyF/zfgffSzoGjNXgxxl5G2VrBOlyLmtyElY63PHpECV9F6PliNQW1
qeNcBO8Kh8S+4WmNfrV7yg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
hUGzPWso4iN6hB94XON1qBF1rajpMtRvvY2PObzKAvMcDW9E1o66011nBlSIAWoD
x2oukwFi7piubXafLBgs1x2tkDa1GDc8E3UHQjzKRE2L/7UTgjrhTUhoFTVlSw73
NhtRyFi6DM495hrWTYAhxojk1IhqhhabJ5p6RkAtdNYHSFMMBNtZYyckMl6I+IEE
0gTzAdXoAw0y7LW9pTOFTte88mI/RB6Zc+R8iOw51hqPouAzf9zVdPnerLvhKsX8
eesF25DngEptHc/y1IQlpRuRCirg4CZTsFxEZotQvqjHGMigHJzPfDqtX20k5PF9
NwoWPQI8vwK8cMYqjIQOcRRSpV4qlHocXYsi6/jeROCU1unAulVoQFi1LF/211FT
xQGq16mHBKbdyoy2HDI/SHXsqxYt8Pu4nf43BpJsr2swzBdQYlyNALuJMPa4Nk8I
K/2WkUBRLSpGd4pCxP1ReC7216fMGZ7Jy3dGhTM4qFxPpf7KSFko55T781nUQcHa

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
Xx32k/RAIpgF4NlEw9Pc65YW+BAfnZH5FhU3GKkXG4fE7pL7uB0HA8s2wvskZd/P
B+rx5TdlmfIR3nAuaVn+RXFm+g2hpU4kQRhcTsGx7WrQguZFD2bs4CYXpsWVSCDY
Lm8ticw5NaIQ3SP348ICrZVUsvFi+XBBd1Vauon5QyeTz6MnjjAIjaiMleo5FNFb
QRB2Gjiv/tcHdMDOuqkIw65BhZprOFAje3ea46vR3jX2u4YRl5ORGyQUqOixZ+7b
fJMZE7i0T+fFJwtSE+A8H7tpweLXHA21kmwT+PQi5y2GTG9r0tzCL8IZ1yGpj3St
pDp1OQXEUgg1WIWaJAP9TU6RCeMsB3/zjGf3BGlNjUUVzu+V3szx/wYCqU3DVkcz
VkpqrzYNsUuBw9CzX7cYzeQkzwfgaEgJAydyLmK1m/CTpjd4ys2IeeNBq7q0wQw2
m/d0Pm4UftRc9sVxnoiIRS3djlNTLQA5yVRTN0JEj1mRMT6502aq7cVk6x+pyue+
pJg+5HJ6PtvYQvDcxyh5LfnDVgsh0lz36RZdbk7wccp7cqVoqo94Y/8hAtDpFZuI
XxeDnv18+54jse5Z3FbR2zsyeBVsgkT56an2ql2TzUCOOFGU6g/z3ZYZJI1xaKke
e8gj0Sr8Dade8GwtcBH8Fpf+IZXZJaSxg5YZfO8MyY6DZcbn/1A9H4Gqw1lNUMeO
UJ/QqIUgP8nVBV+Lx55OWfRgLyXzn8kac8DoN5iwav2/od/hOOdum6zsI+C+uGV0
XaXe63oMsi2noM3uOZDEyrW1zG3Xrd/7LvlApc2RjrV4IOUQDm8r9q80V+wBGXQo
nT6qVnLs3EMu0O+7Isi/HmAPrvUJq6qD7BGJp9HQh3khKjRCBRX0Y7ZJsqdhObSo
RKa4I6DowsHX3YqkEi0YbdFlNpepAyDRDlSkIjHHiTtL/TnXHi2B+NO8a5zd9xdM
0AfABq1tASnhAUJKpUDaoNLyv9qxe6bL3eJOmFYNxyJPsAy9GaMK2kyOGoLZwRB+
6ZoHoDtbsr5WhRDkXASrxjCwRCfLaZWYZ80/Vl/2H01g6h+kEsHLjGWoN2pp/j+u
/JlgFb03tC0gsP/zrkVbYET+Qp+2im8ucq6NWXXWBMKdS16fpbtbqPSsiNJiuVNM
aeaEHr20Yn1/WB6q5Y4QVX6OnyD2cLlUWfRBzgWVAvt9NRBQfgzOJ5XKhDIfHb3J
1Kgc6zyDK6goaiHDoj4xGCYkwhkPiha9Lw8SLMEhYJasmVlfCz5BZrybOYg9dJoB
yMPfTOVta/T47XiGSn1aO/bjrWdWdZIfX7l6JyHCh9oPmkpGObzhnPwuS2EztJu3
WPn97FWoigg/PpDREAjEVoMY3tYrvxFcXiOIkLYJhxEBWkq980ZOvAKh80gg1UKT

`pragma protect end_protected

module \I2C_DPHY_1  (
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_1_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_1_scl_io ),
      .\sda_io (\I2C_DPHY_1_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
GCB4gffXhi88V8EyE0s3ficrRR9vURqd7F8w9rJBGt3Y3ve7maHh0o13VHmVb342
+r0EXyvPgFz6vHAac2kf8wsMlzKZYO+99qfshf5zO2F6sExmTcAxgHGUmL1zW3BY
4SQ96jh9ntkdWZM01pGspGkm+1DfoiSb65sMLXzh8H8FeBHwLMEFr43XQ7o47l8p
LGwa63B/yu0fNfXhsEMmarhWfWztnWSms+948TY36CPPfOYoaHygEtHN49fACjTL
PJrlz0u52/IUjLTWzh1qQwAozA7/7lbLPMbAz/IlTR5fhvx2cbkKddsknlHerhMX
6quPrQ1fHntUmDPDxi1R2w==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
JdmlsXtk4LTi06wVLt8/+WjDntl+iBM6fmFXtSSmghy2G+AIzUm0EfngEdsCwS+3
KhJP6A2fIIJnYhdnPmQ7nf9l7TBcYJy40pBWFi9S2zvvywtRIpu6Jzmn+qAr4Uj/
x2GP+imKfbxftGumouiPHfjoA1z7VtENOMaKA3vQ8SY=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
oHKr42Hl3sZ0X4gkr859ftMB/X4cspuye6uwHiB3x8rfAyjoZ7DkbdkKRgC76XaH
OsUXkmtBeOpy3uXmXYi9T+7DjS4AfWCxZFuAuyQtJhorJfF4wPLAsGvg5rfNyme5
YSQi5osn7tP45ew1mbRJqIzXzLX7IUHNf5hrNXBFDoCqyano0aVKuu6Yy9hyva0v
8fkpwyiibezWqmStfxs9/z66JkNJuk7rhOmAk5O+Vs1q2/WvaE74l+9wzB7evDbO
wxHHD91QnuQEXtbIU+2FZaUBkgaQeIzkbjO9kX4IKg6TUdkn8RX1sjdqzb2jfd8E
hO/ItDgFrEa/NPp7PEcspw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
nMWSAKERZzKNDN6cm6RjKHU35+DPXt/o7BVcPOMQsuHJ/G2j8jRWP65kLPdKJPwO
rSJSfk2fA31XXOLyTyqxoB096SiXPokh91jyMQw9gD1KBXUxjZoDu6k5rH+raD9f
skdOaM6xOWkrExtw3yhnFTEw6Qr9FhmVshdt6z2SV0TGG2AH2AhQkpnhAbdQ6CWu
oeP3D846KscVm7PbIGdXYm7jKZgSXEyKizDXFQ2Fs1yi94rqXncpdQQ6JIfAztXn
AnGBVF4xDb7mwQEFjfJD61pjgl6dE0ovrDNpWnCOw/7EjATdNW9QHDjquxltKkhV
uL2G8zpoHU0vGghz7TLMjw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
c1FG7uYq/6YKHDBDmfMWnOrIyAmNNrxdqrfbMbTGgQnawc466MVC71+JGxkqjICP
BijvGfpqAu8mLJygP4RnKcsvVx/Ol++lDS2E4i3ns6c9LuME90ZMbYtf2F/R1si3
2eRbT6E1lCES7finvojsOP0Iko67dJUPDsrFjzEn5gapZpGXUj0nDzdBucfy0GfQ
49PcINp0EEghb8Nj2QH0TM3rGdFdrOtW58Cl/Ww66j27GOy8Msf5774JzbvLdxhP
hj7CoMSzHh5LF1z3q3ZOnXbdSd9ZdZ3i4oYx4ol4jYJ0w+zaK2N504m+opWbqeqS
9gu2lr5sHzpMKAl/KvZMjQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
k+DDaktDxRWEUZ3TYV54wTx+LXrRcDzc+6g7IVU429INRZFF2yHlVDfJreesqJq4
cqmmcoA4OtzACKnlGG44YoYmu8GcSmdeg8YqOh2UE7XjKjJjuAdLxMtlUg+n8D1F
sB6Zz0KC72N14+7A9CD9zIbDv2gx78izgToY4yfpM0LQyXfY8X7ZLVYchTXAuMx9
+TwAv+KZyF+vBHxsmpdd4POTc7up+KnDKGR4cL7XmeR++A4scWWoGIqEKLWzovzl
88vXtXUnHp+1vl8t/xChmhxdrhBGw7BM3bAk/X+5oiGMyLFZKgk1EXi4rA8vVrAt
9Av4MmlHwreL2y7buYNOpmT16wxLuZIJIRwKyKNQeCBN0Gpw4I0MIxad7XOvJzF3
4d7dYg9xym2OvP+5wkBE6GVwvsUHSz6wIpKvnOspiMDrvxNlu8j23bFqjB3SaUFE
Boxc6TDnZ6948u8d8cxOdKjQ7tH4pXcojkkb69ikEV/EuvW6yKISrxgglALOY2yO

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=576)
`pragma protect data_block
7K4SNW0X/40ITw/aKNvxekLV+HCXG4Q2eDHrrh1nHTdHN/V4d93lxCHbBXJwwI0A
3i1lmVdjpw7Miekv+Htn1Klq5D1Mct27TUoPIICQKGG6Xa6aHDwzFiOI34euTmWj
oVWTAtyF03pha39/S0v8MkUxwoDFO5Vcmw4Gkqsn7Z/DLe+i428snygItBs+T1W5
bQV88/Ja5s61DAqYwH+N3W5vbZYE76ZCAV+hudjcdMSKx40T3ku35xUvwc5n7HbY
9hJoJ/nl5n604SXKdj8A32WdDkvhYxK60EKiPZLXGuWerf3KSLCGdU3bQGhjMsCS
QIbcgLOE8pEpNi7kqSyDYNB7uBvA1DgAMbWEg5nr2ASzsZqtF3Xj8nZJG+TdHbJM
P460C0y1VN9uZTFSGeg9i/6tZKz9L1uP0vuGibYHSLGwwrKpOrs019/iv9COJN+t
wDeor2U0zNMtNI2sfN3quklMMqaT6Y+GwSwMmlF8LIxAZeKB91pVp+XPdsJruQiK
x+FkQ4714JtPwls9gfZj7rWxzR7sooc4cxTPj1ltvFEU5/9c3IDD1xlu0X9MWN3l
n3B3DLHWF5HQ36uRLUX8J+/erGCykoZdZKmamgncAQKgSigT6E2vmuWt8kq7gLhE
QFpwME4upoMLiUz1gEddQUBADEHk4p4GZx94xwP9FrHvY4nrRzjtdE4CRt3Y8qaB
CsJOvvRthzBD23DmCQsJplwyN8Q/8SbQxVpAr06eqXa6izXXtsky1UE2Fk/LH4uO

`pragma protect end_protected


`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
o4b53+ByxBYnsp4LGNf3LSgnJzm9n2Kus3Xh0D94zuKdx6KKl0iMv1THmOfbUnDN
mcZW4xGinlv1yicjIKaKUCSaHGYMvb1sO3e6n1o57XbjzcrphfKpGTcVzypRUZLH
ZRztoaXSNI2V63H8icdR2EP/Q9JL/cQdmA/7JJJ9/plj+55RG0XePYsKNiJAL/az
rl5DALBARO5DSk6GG7bUgIY7KQ9H004sB7lfw87NHTh9D63USqJs0bbe4/eXIqNQ
CCp3hcpeVuTkJWPpkXEBwYW+E5jTbjGjsDZPcVKEd21NPneY1YZxriG6h+Ml23ei
djI+giAhsSCl6WDCpttFUw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
kov3Qdc8r5ZMea2jXWgxBqqaxyPe/9RcJk/z7sMWjORY+qfwfte7CXkdtIFG8yXI
eoiaP5aql2apakp6X8tBc+0L/o5wE0YaKQVyVFGLa/3Oim6tJTBQHDQSI9yPDeOZ
cpHpnpAI30MmwiZsNjM8AYxCCuA9OtqS9OD8IbFPZPk=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
bGKq/20mwFPKmtbGqBuZU8am9VVhlHux7eXHj1Gizh2U/jsV+g6IsNcflGNEtKUS
iVd91So0RE1AIeg++/GJcvgemq8drObgXV1QixJ8i3k23H1Yc8P5oSz3Tw5wc40M
DnPkPaRUorcSQRSSFEfDJbm4c5osTLPeYLXvAHj7yFaD8SYzzzB5UcaQplDxWSR9
DJGODVT7blJoeGHdMbQLwON4cfHaVv6kUJ0xP+v4a2Cdw7bfZj8+YEqvhDWHPsVg
Td9PhIpXJvLbVRfQOV+LWwrzZVvwi4pz2pl2avwFiXMS0OfeN5ERWFe2xf3zv2rU
Gl2SHARsET4AwNGHsSBg4A==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
Ey1YRPJx5z9vTiZa+ShfRodLfQKjNe0QSyNgZ1+nTSEOXnfMUEDyUTYI7KEJ6TTN
1OtmpsjbbrSOaWiNKZXWDra9OgbkDBzsNk5p+Xon8iy+iUjfw1SCJPaue791jD5g
33AEbP0Uh7o80FvTmtk80Yio51A1V1UN8SjvlIzuR58PSNToUfWIUdtKSgkBIf3U
mnbNauS4L8RPAbhJEohHmiqFfMaXuXO3CN0rNA/lVO+qTEw9zM334+LWNIAqaU2M
wLd9KWAgqZOc8pcjNoWKKyiYDsGXAMbaHDsbmmkdvJ7w6vrnnemYJIHLdzp3HzwF
4gKm5Pl3emUrhBqLw9zpjw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
nPEZmvyvDReN1F0LvqHFyxA9ysJUcRGzWWxt0fXgaXDwBh41Vw6+dKFD4DGNsneF
5X05agS0eihrZeFGsVRaoEeTsKQnw4u2nddR1xZNWpFq7rsbcSj7idtb8ynWQ7LA
g9N8Jeg8PaF9aL3VqRv1HM4eHQ65sFibhRODAr0kPFh+D0FopDd+aBWHdob51B4z
XR+Mnle+PCkKISlwNQt6caMwVk05W/bDfWhr8MldIe+Yq6uHgzDHVfN9K1dGkTQx
eMshC2A3zGiZL+pwiaSHAr8PFEsHhxZ1FlsiD2Ts3akD3lMo8v3Gp7+bPUUCmt45
mgQTaFSdXIAj4tESuU8HBw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
RMoFsQFDnwMm6JVWwpxg805ooM0GlAtyYw/mddQTUjVMwLelq2fkP++TFJHG8GbK
aw9nVbpEkFCgqpAI5UIMq1Xk5i+XqwEJiIFUHlHj9NKLBI676nvRb2rM52YuMpB+
TvewZxNnbtLkI9U/611igFqI3ifmyXbht1yMAARlS0e8FuF1+B53hATn2i9CSHIA
j/4mlokO90gK3DHtNvqoXUohitrRdisnz5tzqKjZKKPc0LKriBHX2vNP7dactEAd
xyocOHO8yly9Pf2EQVOvMNikFW9ZNkIoc48Zac0dghaISgczlsrAfPVYDxkLuGmy
5JIZcrDyIJncIU+GAFfJe4klqK1Mxrxz4QOWC9HFRjLODSfPJUXmWd5pUFla30V9
cbPFI8iDpKb0vMaCBVvoF58lOaHEAqA6nJpfQnVQqSqzyIr+Pzj3/5+L2/LjbSpp
7pUSooLOQImhQeGotwqTo9n2BxMNdJbj78xcPZr6asOSx6l47BvlJiDgdbUtDdO2

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=1056)
`pragma protect data_block
JjIv9vMhzGJQAROtndGmY1NvolOEAgix1tub7c3OIESLqFTSvos73rk2/zteNl++
gQ53z4bTma/6wc6OELRl7PQDkXTuGBBLa3MIcre0t7d1tpC3Oliamz0y37xrH2WS
b0860AeTPmOH/bWmyOiBc86VxJhW61My11rk6Dor6Svdpx15sEaKSFwbDwxzo1u5
hmiO3nx56gMPqv0fKcM7ADKi59Ow/gyy7NdwFDS0iCMRnRzKneUf1hzKQegPrmit
GQs4f6Co6C1l3qWA3azXxtk3tyUFzNYAuUqWSRVVmrufFYrInCOmhP73Sx0u9pW0
txT4+ObIVeMks0cxAS8QNHM9oxhASei35uHF1krn2KQ7/0buIi+vSMn5BpjwLoLs
9r73Qs05IGQCGmlEAjPwdp1nyxFx2lznnbUmAEr2SD6Pis0TpdRYKObHa+22vRRY
D8dd7tdfIAvBqG6kl+S5tPW0lxRjGYKuf9ktIaOP+qkudVMyAgbssjmVKbAWUwCJ
ZKOo3+q6V51c87sWyflw5NGjQVhwDqMelgOj4cUez9/XC9koWGPlX/q/f13tdTTh
9Z5CWFyr6PiXifKttBvolwBMgfusbNhEf0nRvkQA6H5HhkPtRkJzVx3gyFwbzm7d
FDzDinJAbPCihf6bt7Mxp1nMvQsGaCWM9L1H0OnPxokQkeRsc2qSt0UhYSGTjQ8p
KNtw6cZnYpUSIlLJXs336ZseM95z2APrvC7iry7cmAXmU6MvZH/4DJWyR6H/hMDD
lG+ip0B+Bx4dqHLQN8TnyfB89QYotIHT5pjuextkGAiJl5Xni/q1B5w4rRk98xjQ
tF8jDr9CcHAk+KkmlkwubQgWNB0wR1Lv85qYEW8hL3Yfe1hKDv99Ul746c1M3nsf
vx7iDDpbeSuVfIB2JUDQchLl+A8/WWpNzQxVOIrV9JMuFv3KfiYQiPPceDA4xQaQ
MLD9f/s9dgvmCWFkhDYMF2ApOzjOc5nC1GPnu5WS1tmjI7/+GqOHf0L9UaajkAZS
cCvJCDRA54JP+x9EMlLP0pNiP81WaXbopiGR7km4MaXWVbyalkv7vYP+fm3YNvIC
8oI7yDR5gomqeg3E/zrAns438Hz74J9c3XOQ9O01SoFyhGu3hrQEvi0sGtzlb11l
9UHRi54ueMqlpYWbxIqPTZHS+WpdFd7IfIaoBzJ59SVKJgEz9wB2j3qS8fi4qPuS
xc9z64jXo0z5r9qkhGZMZA9QQxW6qsPCKTDE4uTHg2WirEXDN+xVN7S009y/gZDX
rwn+o0sBzysDUerRscuu0DmrFPXxAaJ3bLcOuQYTQP507TYSnDNl5pG4JdFBrllL
1hMZ1DxEydpQMjl41VusoOu8uxST2INhFxEXuK1d7yEcc2CqRGzXlS6+r1MI/ngB

`pragma protect end_protected

module \I2C_DPHY_2  (
    inout \I2C_DPHY_2_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    input \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0  \lscc_i2c_master_inst (
      .\clk_i (\PLL_1_clkop_o ),
      .\scl_io (\I2C_DPHY_2_scl_io ),
      .\sda_io (\I2C_DPHY_2_sda_io ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ),
      .\rst_n_i (1'b0),
      .\lmmi_wdata_i ({8'b0}),
      .\lmmi_wr_rdn_i (1'b0),
      .\lmmi_offset_i ({4'b0}),
      .\lmmi_request_i (1'b0),
      .\apb_penable_i (1'b0),
      .\apb_psel_i (1'b0),
      .\apb_pwrite_i (1'b0),
      .\apb_paddr_i ({6'b0}),
      .\apb_pwdata_i ({32'b0}));

endmodule

module \PLL_1_ipgen_lscc_pll_Z26_layer0  (
    output \PLL_1_clkos_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkop_o ,
    input \GND_net ,
    input \VCC_net );

    wire \clki_w ;

    wire [2:0] \gen_no_refclk_mon.u_PLL.DIRSEL ;

    wire [6:0] \gen_no_refclk_mon.u_PLL.LMMIOFFSET ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIWDATA ;

    wire [7:0] \gen_no_refclk_mon.u_PLL.LMMIRDATA ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYTEST ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINTEST ;

    wire [4:0] \gen_no_refclk_mon.u_PLL.GRAYACT ;

    wire [1:0] \gen_no_refclk_mon.u_PLL.BINACT ;

    (* \IO_TYPE ="LVDS" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \genblk1.u0_BB (
      .\T (\VCC_net ),
      .\I (\GND_net ),
      .\O (\clki_w ),
      .\B (\PLL_1_clki_i ));

    (* \BW_CTL_BIAS ="0b0101" ,
       \CLKOP_TRIM ="0b0000" ,
       \CLKOS_TRIM ="0b0000" ,
       \CLKOS2_TRIM ="0b0000" ,
       \CLKOS3_TRIM ="0b0000" ,
       \CLKOS4_TRIM ="0b0000" ,
       \CLKOS5_TRIM ="0b0000" ,
       \CRIPPLE ="1P" ,
       \CSET ="8P" ,
       \DELAY_CTRL ="200PS" ,
       \DELA ="8" ,
       \DELB ="2" ,
       \DELC ="7" ,
       \DELD ="7" ,
       \DELE ="7" ,
       \DELF ="7" ,
       \DIRECTION ="DISABLED" ,
       \DIVA ="8" ,
       \DIVB ="2" ,
       \DIVC ="7" ,
       \DIVD ="7" ,
       \DIVE ="7" ,
       \DIVF ="7" ,
       \DYN_SEL ="0b000" ,
       \DYN_SOURCE ="STATIC" ,
       \ENCLK_CLKOP ="ENABLED" ,
       \ENCLK_CLKOS ="ENABLED" ,
       \ENCLK_CLKOS2 ="DISABLED" ,
       \ENCLK_CLKOS3 ="DISABLED" ,
       \ENCLK_CLKOS4 ="DISABLED" ,
       \ENCLK_CLKOS5 ="DISABLED" ,
       \ENABLE_SYNC ="DISABLED" ,
       \FAST_LOCK_EN ="ENABLED" ,
       \V2I_1V_EN ="ENABLED" ,
       \FBK_CUR_BLE ="0b00000000" ,
       \FBK_EDGE_SEL ="POSITIVE" ,
       \FBK_IF_TIMING_CTL ="0b00" ,
       \FBK_INTEGER_MODE ="ENABLED" ,
       \FBK_MASK ="0b00000000" ,
       \FBK_MMD_DIG ="1" ,
       \FBK_MMD_PULS_CTL ="0b0000" ,
       \FBK_MODE ="0b00" ,
       \FBK_PI_BYPASS ="NOT_BYPASSED" ,
       \FBK_PI_RC ="0b1100" ,
       \FBK_PR_CC ="0b0000" ,
       \FBK_PR_IC ="0b1000" ,
       \FLOAT_CP ="DISABLED" ,
       \FLOCK_CTRL ="2X" ,
       \FLOCK_EN ="ENABLED" ,
       \FLOCK_SRC_SEL ="REFCLK" ,
       \FORCE_FILTER ="DISABLED" ,
       \I_CTRL ="10UA" ,
       \IPI_CMP ="0b0001" ,
       \IPI_CMPN ="0b0011" ,
       \IPI_COMP_EN ="DISABLED" ,
       \IPP_CTRL ="0b0100" ,
       \IPP_SEL ="0b0111" ,
       \KP_VCO ="0b00011" ,
       \LDT_INT_LOCK_STICKY ="DISABLED" ,
       \LDT_LOCK ="1536CYC" ,
       \LDT_LOCK_SEL ="UFREQ" ,
       \LEGACY_ATT ="DISABLED" ,
       \LOAD_REG ="DISABLED" ,
       \OPENLOOP_EN ="DISABLED" ,
       \PHIA ="0" ,
       \PHIB ="0" ,
       \PHIC ="0" ,
       \PHID ="0" ,
       \PHIE ="0" ,
       \PHIF ="0" ,
       \PLLPDN_EN ="DISABLED" ,
       \PLLPD_N ="USED" ,
       \PLLRESET_ENA ="ENABLED" ,
       \REF_INTEGER_MODE ="ENABLED" ,
       \REF_MASK ="0b00000000" ,
       \REF_MMD_DIG ="1" ,
       \REF_MMD_IN ="0b00001000" ,
       \REF_MMD_PULS_CTL ="0b0000" ,
       \REF_TIMING_CTL ="0b00" ,
       \REFIN_RESET ="SET" ,
       \RESET_LF ="DISABLED" ,
       \ROTATE ="DISABLED" ,
       \SEL_OUTA ="DISABLED" ,
       \SEL_OUTB ="DISABLED" ,
       \SEL_OUTC ="DISABLED" ,
       \SEL_OUTD ="DISABLED" ,
       \SEL_OUTE ="DISABLED" ,
       \SEL_OUTF ="DISABLED" ,
       \SLEEP ="DISABLED" ,
       \SSC_DITHER ="DISABLED" ,
       \SSC_EN_CENTER_IN ="DOWN_TRIANGLE" ,
       \SSC_EN_SDM ="DISABLED" ,
       \SSC_EN_SSC ="DISABLED" ,
       \SSC_F_CODE ="0b000000000000000" ,
       \SSC_N_CODE ="0b000000000" ,
       \SSC_ORDER ="SDM_ORDER1" ,
       \SSC_PI_BYPASS ="NOT_BYPASSED" ,
       \SSC_REG_WEIGHTING_SEL ="0b000" ,
       \SSC_SQUARE_MODE ="DISABLED" ,
       \SSC_STEP_IN ="0b0000000" ,
       \SSC_TBASE ="0b000000000000" ,
       \STDBY_ATT ="DISABLED" ,
       \TRIMOP_BYPASS_N ="BYPASSED" ,
       \TRIMOS_BYPASS_N ="BYPASSED" ,
       \TRIMOS2_BYPASS_N ="BYPASSED" ,
       \TRIMOS3_BYPASS_N ="BYPASSED" ,
       \TRIMOS4_BYPASS_N ="BYPASSED" ,
       \TRIMOS5_BYPASS_N ="BYPASSED" ,
       \V2I_KVCO_SEL ="60" ,
       \V2I_PP_ICTRL ="0b11111" ,
       \V2I_PP_RES ="9K" ,
       \CLKMUX_FB ="CMUX_CLKOP" ,
       \SEL_FBK ="FBKCLK0" ,
       \DIV_DEL ="0b0001000" ,
       \PHASE_SEL_DEL ="0b000" ,
       \PHASE_SEL_DEL_P1 ="0b000" ,
       \EXTERNAL_DIVIDE_FACTOR ="0" ,
       \INTFBKDEL_SEL ="DISABLED" ,
       \PMU_WAITFORLOCK ="ENABLED" ,
       \REF_OSC_CTRL ="3P2" ,
       \SIM_FLOAT_PRECISION ="0.1" ,
       \dm:primitive ="PLL_CORE" ,
       \dm:programming ="BW_CTL_BIAS:#ON CLKOP_TRIM:#ON CLKOS_TRIM:#ON CLKOS2_TRIM:#ON CLKOS3_TRIM:#ON CLKOS4_TRIM:#ON CLKOS5_TRIM:#ON CRIPPLE:::CRIPPLE=1P CSET:::CSET=8P DELAY_CTRL:#ON DELA:::DELA=+8 DELB:::DELB=+2 DELC:::DELC=+7 DELD:::DELD=+7 DELE:::DELE=+7 DELF:::DELF=+7 DIRECTION:#ON DIVA:::DIVA=+8 DIVB:::DIVB=+2 DIVC:::DIVC=+7 DIVD:::DIVD=+7 DIVE:::DIVE=+7 DIVF:::DIVF=+7 DYN_SEL:#ON DYN_SOURCE:#ON ENCLK_CLKOP:::ENCLK_CLKOP=ENABLED ENCLK_CLKOS:::ENCLK_CLKOS=ENABLED ENCLK_CLKOS2:#ON ENCLK_CLKOS3:#ON ENCLK_CLKOS4:#ON ENCLK_CLKOS5:#ON ENABLE_SYNC:#ON FAST_LOCK_EN:#ON V2I_1V_EN:::V2I_1V_EN=ENABLED FBK_CUR_BLE:#ON FBK_EDGE_SEL:#ON FBK_IF_TIMING_CTL:#ON FBK_INTEGER_MODE:::FBK_INTEGER_MODE=ENABLED FBK_MASK:::FBK_MASK=0b00000000 FBK_MMD_DIG:::FBK_MMD_DIG=+1 FBK_MMD_PULS_CTL:#ON FBK_MODE:#ON FBK_PI_BYPASS:#ON FBK_PI_RC:#ON FBK_PR_CC:#ON FBK_PR_IC:#ON FLOAT_CP:#ON FLOCK_CTRL:#ON FLOCK_EN:#ON FLOCK_SRC_SEL:#ON FORCE_FILTER:#ON I_CTRL:#ON IPI_CMP:::IPI_CMP=0b0001 IPI_CMPN:#ON IPI_COMP_EN:#ON IPP_CTRL:::IPP_CTRL=0b0100 IPP_SEL:::IPP_SEL=0b0111 KP_VCO:::KP_VCO=0b00011 LDT_INT_LOCK_STICKY:#ON LDT_LOCK:#ON LDT_LOCK_SEL:::LDT_LOCK_SEL=UFREQ LEGACY_ATT:#ON LOAD_REG:#ON OPENLOOP_EN:#ON PHIA:#ON PHIB:#ON PHIC:#ON PHID:#ON PHIE:#ON PHIF:#ON PLLPDN_EN:#ON PLLPD_N:::PLLPD_N=USED PLLRESET_ENA:::PLLRESET_ENA=ENABLED REF_INTEGER_MODE:::REF_INTEGER_MODE=ENABLED REF_MASK:#ON REF_MMD_DIG:::REF_MMD_DIG=+1 REF_MMD_IN:#ON REF_MMD_PULS_CTL:#ON REF_TIMING_CTL:#ON REFIN_RESET:#ON RESET_LF:#ON ROTATE:#ON SEL_OUTA:#ON SEL_OUTB:#ON SEL_OUTC:#ON SEL_OUTD:#ON SEL_OUTE:#ON SEL_OUTF:#ON SLEEP:#ON SSC_DITHER:#ON SSC_EN_CENTER_IN:#ON SSC_EN_SDM:#ON SSC_EN_SSC:#ON SSC_F_CODE:#ON SSC_N_CODE:::SSC_N_CODE=0b000000000 SSC_ORDER:::SSC_ORDER=SDM_ORDER1 SSC_PI_BYPASS:#ON SSC_REG_WEIGHTING_SEL:#ON SSC_SQUARE_MODE:#ON SSC_STEP_IN:#ON SSC_TBASE:#ON STDBY_ATT:#ON TRIMOP_BYPASS_N:#ON TRIMOS_BYPASS_N:#ON TRIMOS2_BYPASS_N:#ON TRIMOS3_BYPASS_N:#ON TRIMOS4_BYPASS_N:#ON TRIMOS5_BYPASS_N:#ON V2I_KVCO_SEL:::V2I_KVCO_SEL=60 V2I_PP_ICTRL:::V2I_PP_ICTRL=0b11111 V2I_PP_RES:::V2I_PP_RES=9K CLKMUX_FB:#ON SEL_FBK:::SEL_FBK=FBKCLK0 DIV_DEL:::DIV_DEL=0b0001000 PHASE_SEL_DEL:#ON PHASE_SEL_DEL_P1:#ON EXTERNAL_DIVIDE_FACTOR:#ON INTFBKDEL_SEL:#ON PMU_WAITFORLOCK:#ON REF_OSC_CTRL:#ON SIM_FLOAT_PRECISION:::SIM_FLOAT_PRECISION=0.1" ,
       \dm:user ="0" *)
    \PLL_CORE  \gen_no_refclk_mon.u_PLL.PLL_inst (
      .\CIBDIR (\GND_net ),
      .\CIBDSEL2 (\GND_net ),
      .\CIBDSEL1 (\GND_net ),
      .\CIBDSEL0 (\GND_net ),
      .\CIBLDREG (\GND_net ),
      .\CIBROT (\GND_net ),
      .\CLKOP (\PLL_1_clkop_o ),
      .\CLKOS (\PLL_1_clkos_o ),
      .\ENEXT (\VCC_net ),
      .\ENCLKOP (\VCC_net ),
      .\ENCLKOS (\VCC_net ),
      .\ENCLKOS2 (\VCC_net ),
      .\ENCLKOS3 (\VCC_net ),
      .\ENCLKOS4 (\VCC_net ),
      .\ENCLKOS5 (\VCC_net ),
      .\FBKCK (\PLL_1_clkop_o ),
      .\LEGACY (\VCC_net ),
      .\LMMICLK (\GND_net ),
      .\LMMIOFFSET6 (\GND_net ),
      .\LMMIOFFSET5 (\GND_net ),
      .\LMMIOFFSET4 (\GND_net ),
      .\LMMIOFFSET3 (\GND_net ),
      .\LMMIOFFSET2 (\GND_net ),
      .\LMMIOFFSET1 (\GND_net ),
      .\LMMIOFFSET0 (\GND_net ),
      .\LMMIREQUEST (\GND_net ),
      .\LMMIRESETN (\VCC_net ),
      .\LMMIWDATA7 (\GND_net ),
      .\LMMIWDATA6 (\GND_net ),
      .\LMMIWDATA5 (\GND_net ),
      .\LMMIWDATA4 (\GND_net ),
      .\LMMIWDATA3 (\GND_net ),
      .\LMMIWDATA2 (\GND_net ),
      .\LMMIWDATA1 (\GND_net ),
      .\LMMIWDATA0 (\GND_net ),
      .\LMMIWRRDN (\GND_net ),
      .\PLLRESET (\VCC_net ),
      .\REFCK (\clki_w ),
      .\STDBY (\GND_net ),
      .\PLLPDN (\VCC_net ),
      .\ROTDEL (\GND_net ),
      .\DIRDEL (\GND_net ),
      .\ROTDELP1 (\GND_net ),
      .\GRAYTEST4 (\GND_net ),
      .\GRAYTEST3 (\GND_net ),
      .\GRAYTEST2 (\GND_net ),
      .\GRAYTEST1 (\GND_net ),
      .\GRAYTEST0 (\GND_net ),
      .\BINTEST1 (\GND_net ),
      .\BINTEST0 (\GND_net ),
      .\DIRDELP1 (\GND_net ),
      .\GRAYACT4 (\GND_net ),
      .\GRAYACT3 (\GND_net ),
      .\GRAYACT2 (\GND_net ),
      .\GRAYACT1 (\GND_net ),
      .\GRAYACT0 (\GND_net ),
      .\BINACT1 (\GND_net ),
      .\BINACT0 (\GND_net ),
      .\OPCGLDCK (\VCC_net ),
      .\SCANRST (\VCC_net ),
      .\SCANCLK (\VCC_net ),
      .\ZRSEL3 (1'b0),
      .\REFDETRESET (1'b0));
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .BW_CTL_BIAS = "0b0101";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOP_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS2_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS3_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS4_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKOS5_TRIM = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CRIPPLE = "1P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CSET = "8P";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELAY_CTRL = "200PS";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELC = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DELF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIRECTION = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVA = "8";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVB = "2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVC = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVD = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVE = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIVF = "7";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DYN_SOURCE = "STATIC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOP = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS2 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS3 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS4 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENCLK_CLKOS5 = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ENABLE_SYNC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FAST_LOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_1V_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_CUR_BLE = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_EDGE_SEL = "POSITIVE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_IF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_MODE = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PI_RC = "0b1100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_CC = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FBK_PR_IC = "0b1000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOAT_CP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_CTRL = "2X";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_EN = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FLOCK_SRC_SEL = "REFCLK";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .FORCE_FILTER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .I_CTRL = "10UA";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMP = "0b0001";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_CMPN = "0b0011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPI_COMP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_CTRL = "0b0100";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .IPP_SEL = "0b0111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .KP_VCO = "0b00011";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_INT_LOCK_STICKY = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK = "1536CYC";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LDT_LOCK_SEL = "UFREQ";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LEGACY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .LOAD_REG = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .OPENLOOP_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIA = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIB = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIC = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHID = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIE = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHIF = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPDN_EN = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLPD_N = "USED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PLLRESET_ENA = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_INTEGER_MODE = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MASK = "0b00000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_DIG = "1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_IN = "0b00001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_MMD_PULS_CTL = "0b0000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_TIMING_CTL = "0b00";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REFIN_RESET = "SET";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .RESET_LF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .ROTATE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTA = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTB = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTD = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_OUTF = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SLEEP = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_DITHER = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_CENTER_IN = "DOWN_TRIANGLE";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SDM = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_EN_SSC = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_F_CODE = "0b000000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_N_CODE = "0b000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_ORDER = "SDM_ORDER1";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_PI_BYPASS = "NOT_BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_REG_WEIGHTING_SEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_SQUARE_MODE = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_STEP_IN = "0b0000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SSC_TBASE = "0b000000000000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .STDBY_ATT = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOP_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS2_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS3_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS4_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .TRIMOS5_BYPASS_N = "BYPASSED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_KVCO_SEL = "60";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_ICTRL = "0b11111";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .V2I_PP_RES = "9K";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .CLKMUX_FB = "CMUX_CLKOP";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SEL_FBK = "FBKCLK0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .DIV_DEL = "0b0001000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PHASE_SEL_DEL_P1 = "0b000";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .EXTERNAL_DIVIDE_FACTOR = "0";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .INTFBKDEL_SEL = "DISABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .PMU_WAITFORLOCK = "ENABLED";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .REF_OSC_CTRL = "3P2";
    defparam \gen_no_refclk_mon.u_PLL.PLL_inst .SIM_FLOAT_PRECISION = "0.1";

endmodule

module \PLL_1  (
    output \PLL_1_clkop_o ,
    input \PLL_1_clki_i ,
    output \PLL_1_clkos_o ,
    input \GND_net ,
    input \VCC_net );

    (* \dm:user ="0" *)
    \PLL_1_ipgen_lscc_pll_Z26_layer0  \lscc_pll_inst (
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\GND_net ),
      .\VCC_net (\VCC_net ));

endmodule

(* \db:architecture ="LIFCL" ,
   \db:device ="LIFCL-40" ,
   \db:package ="CABGA256" ,
   \db:speed ="7_High-Performance_1.0V" ,
   \db:timestamp ="1696275933" *)
module \main  (
    inout \dqs0_io ,
    inout \dqs1_io ,
    output \DDR_MEM_1_casn_o ,
    output \DDR_MEM_1_rasn_o ,
    output \DDR_MEM_1_wen_o ,
    inout \MIPI_DPHY_1_clk_p_io ,
    inout \MIPI_DPHY_1_clk_n_io ,
    inout \MIPI_DPHY_2_clk_p_io ,
    inout \MIPI_DPHY_2_clk_n_io ,
    inout \I2C_DPHY_1_scl_io ,
    inout \I2C_DPHY_1_sda_io ,
    inout \I2C_DPHY_2_scl_io ,
    inout \I2C_DPHY_2_sda_io ,
    input \PLL_1_clki_i ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs0_io ,
    (* \syn_tristate =1 *)
    inout [7:0] \dq_dqs1_io ,
    output [0:0] \DDR_MEM_1_ck_o ,
    output [0:0] \DDR_MEM_1_csn_o ,
    output [12:0] \DDR_MEM_1_addr_o ,
    output [2:0] \DDR_MEM_1_ba_o ,
    output [0:0] \DDR_MEM_1_odt_o ,
    output [0:0] \DDR_MEM_1_cke_o ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_1_data_n_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_p_io ,
    (* \syn_tristate =1 *)
    inout [3:0] \MIPI_DPHY_2_data_n_io );

    wire \PLL_1_clkos_o ;

    wire \PLL_1_clkop_o ;

    wire \VCC ;

    wire \DDR_MEM_1_casn_o_c ;

    wire \DDR_MEM_1_rasn_o_c ;

    wire \DDR_MEM_1_wen_o_c ;

    wire \DDR_MEM_1_cke_o_pad[0].gnd ;

    wire [0:0] \DDR_MEM_1_ck_o_c ;

    wire [0:0] \DDR_MEM_1_csn_o_c ;

    wire [12:0] \DDR_MEM_1_addr_o_c ;

    wire [2:0] \DDR_MEM_1_ba_o_c ;

    wire [0:0] \DDR_MEM_1_odt_o_c ;

    wire [0:0] \DDR_MEM_1_cke_o_c ;

    (* \dm:primitive ="VHI" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VHI  \VCC_cZ (
      .\Z (\VCC ));

    (* \dm:user ="0" *)
    \DDR_MEM_1  \DDR_MEM_1_inst (
      .\dq_dqs1_io ({\dq_dqs1_io [7], \dq_dqs1_io [6], \dq_dqs1_io [5], \dq_dqs1_io [4], \dq_dqs1_io [3], \dq_dqs1_io [2], \dq_dqs1_io [1], \dq_dqs1_io [0]}),
      .\dq_dqs0_io ({\dq_dqs0_io [7], \dq_dqs0_io [6], \dq_dqs0_io [5], \dq_dqs0_io [4], \dq_dqs0_io [3], \dq_dqs0_io [2], \dq_dqs0_io [1], \dq_dqs0_io [0]}),
      .\DDR_MEM_1_csn_o_c_0 (\DDR_MEM_1_csn_o_c [0]),
      .\DDR_MEM_1_addr_o_c ({\DDR_MEM_1_addr_o_c [12], \DDR_MEM_1_addr_o_c [11], \DDR_MEM_1_addr_o_c [10], \DDR_MEM_1_addr_o_c [9], \DDR_MEM_1_addr_o_c [8], \DDR_MEM_1_addr_o_c [7], \DDR_MEM_1_addr_o_c [6], \DDR_MEM_1_addr_o_c [5], \DDR_MEM_1_addr_o_c [4], \DDR_MEM_1_addr_o_c [3], \DDR_MEM_1_addr_o_c [2], \DDR_MEM_1_addr_o_c [1], \DDR_MEM_1_addr_o_c [0]}),
      .\DDR_MEM_1_ba_o_c ({\DDR_MEM_1_ba_o_c [2], \DDR_MEM_1_ba_o_c [1], \DDR_MEM_1_ba_o_c [0]}),
      .\DDR_MEM_1_odt_o_c_0 (\DDR_MEM_1_odt_o_c [0]),
      .\DDR_MEM_1_cke_o_c_0 (\DDR_MEM_1_cke_o_c [0]),
      .\DDR_MEM_1_ck_o_c_0 (\DDR_MEM_1_ck_o_c [0]),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\dqs1_io (\dqs1_io ),
      .\dqs0_io (\dqs0_io ),
      .\DDR_MEM_1_casn_o_c (\DDR_MEM_1_casn_o_c ),
      .\DDR_MEM_1_rasn_o_c (\DDR_MEM_1_rasn_o_c ),
      .\DDR_MEM_1_wen_o_c (\DDR_MEM_1_wen_o_c ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_1  \MIPI_DPHY_1_inst (
      .\MIPI_DPHY_1_data_p_io ({\MIPI_DPHY_1_data_p_io [3], \MIPI_DPHY_1_data_p_io [2], \MIPI_DPHY_1_data_p_io [1], \MIPI_DPHY_1_data_p_io [0]}),
      .\MIPI_DPHY_1_data_n_io ({\MIPI_DPHY_1_data_n_io [3], \MIPI_DPHY_1_data_n_io [2], \MIPI_DPHY_1_data_n_io [1], \MIPI_DPHY_1_data_n_io [0]}),
      .\MIPI_DPHY_1_clk_p_io (\MIPI_DPHY_1_clk_p_io ),
      .\MIPI_DPHY_1_clk_n_io (\MIPI_DPHY_1_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \MIPI_DPHY_2  \MIPI_DPHY_2_inst (
      .\MIPI_DPHY_2_data_p_io ({\MIPI_DPHY_2_data_p_io [3], \MIPI_DPHY_2_data_p_io [2], \MIPI_DPHY_2_data_p_io [1], \MIPI_DPHY_2_data_p_io [0]}),
      .\MIPI_DPHY_2_data_n_io ({\MIPI_DPHY_2_data_n_io [3], \MIPI_DPHY_2_data_n_io [2], \MIPI_DPHY_2_data_n_io [1], \MIPI_DPHY_2_data_n_io [0]}),
      .\MIPI_DPHY_2_clk_p_io (\MIPI_DPHY_2_clk_p_io ),
      .\MIPI_DPHY_2_clk_n_io (\MIPI_DPHY_2_clk_n_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_1  \I2C_DPHY_1_inst (
      .\I2C_DPHY_1_sda_io (\I2C_DPHY_1_sda_io ),
      .\I2C_DPHY_1_scl_io (\I2C_DPHY_1_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \I2C_DPHY_2  \I2C_DPHY_2_inst (
      .\I2C_DPHY_2_sda_io (\I2C_DPHY_2_sda_io ),
      .\I2C_DPHY_2_scl_io (\I2C_DPHY_2_scl_io ),
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \dm:user ="0" *)
    \PLL_1  \PLL_1_inst (
      .\PLL_1_clkop_o (\PLL_1_clkop_o ),
      .\PLL_1_clki_i (\PLL_1_clki_i ),
      .\PLL_1_clkos_o (\PLL_1_clkos_o ),
      .\GND_net (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\VCC_net (\VCC ));

    (* \GSR_SYNC ="ASYNC" ,
       \dm:primitive ="GSR_CORE" ,
       \dm:programming ="GSR_SYNC:#ON" ,
       \dm:user ="0" *)
    \GSR_CORE  \GSR_INST (
      .\GSR_N (\VCC ),
      .\CLK (1'b0));
    defparam \GSR_INST .GSR_SYNC = "ASYNC";

    (* \dm:primitive ="VLO" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \VLO  \DDR_MEM_1_cke_o_pad[0].vlo_inst (
      .\Z (\DDR_MEM_1_cke_o_pad[0].gnd ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_cke_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_cke_o_c [0]),
      .\B (\DDR_MEM_1_cke_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_odt_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_odt_o_c [0]),
      .\B (\DDR_MEM_1_odt_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_wen_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_wen_o_c ),
      .\B (\DDR_MEM_1_wen_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_rasn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_rasn_o_c ),
      .\B (\DDR_MEM_1_rasn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_casn_o_pad.bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_casn_o_c ),
      .\B (\DDR_MEM_1_casn_o ));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [2]),
      .\B (\DDR_MEM_1_ba_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [1]),
      .\B (\DDR_MEM_1_ba_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ba_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ba_o_c [0]),
      .\B (\DDR_MEM_1_ba_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[12].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [12]),
      .\B (\DDR_MEM_1_addr_o [12]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[11].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [11]),
      .\B (\DDR_MEM_1_addr_o [11]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[10].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [10]),
      .\B (\DDR_MEM_1_addr_o [10]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[9].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [9]),
      .\B (\DDR_MEM_1_addr_o [9]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[8].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [8]),
      .\B (\DDR_MEM_1_addr_o [8]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[7].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [7]),
      .\B (\DDR_MEM_1_addr_o [7]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[6].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [6]),
      .\B (\DDR_MEM_1_addr_o [6]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[5].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [5]),
      .\B (\DDR_MEM_1_addr_o [5]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[4].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [4]),
      .\B (\DDR_MEM_1_addr_o [4]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[3].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [3]),
      .\B (\DDR_MEM_1_addr_o [3]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[2].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [2]),
      .\B (\DDR_MEM_1_addr_o [2]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[1].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [1]),
      .\B (\DDR_MEM_1_addr_o [1]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_addr_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_addr_o_c [0]),
      .\B (\DDR_MEM_1_addr_o [0]));

    (* \IO_TYPE ="SSTL15_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_csn_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_csn_o_c [0]),
      .\B (\DDR_MEM_1_csn_o [0]));

    (* \IO_TYPE ="SSTL15D_II" ,
       \dm:primitive ="BB" ,
       \dm:programming ="" ,
       \dm:user ="0" *)
    \BB  \DDR_MEM_1_ck_o_pad[0].bb_inst (
      .\T (\DDR_MEM_1_cke_o_pad[0].gnd ),
      .\I (\DDR_MEM_1_ck_o_c [0]),
      .\B (\DDR_MEM_1_ck_o [0]));

endmodule

