Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Nov 30 16:30:09 2023
| Host             : def running 64-bit major release  (build 9200)
| Command          : report_power -file whole_work_power_routed.rpt -pb whole_work_power_summary_routed.pb -rpx whole_work_power_routed.rpx
| Design           : whole_work
| Device           : xc7a35tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.443        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.371        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 93.1         |
| Junction Temperature (C) | 31.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.592 |      735 |       --- |             --- |
|   LUT as Logic |     0.520 |      277 |     20800 |            1.33 |
|   CARRY4       |     0.040 |       25 |      8150 |            0.31 |
|   Register     |     0.025 |      324 |     41600 |            0.78 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.002 |        4 |     32600 |            0.01 |
|   Others       |     0.000 |        7 |       --- |             --- |
| Signals        |     0.743 |      483 |       --- |             --- |
| I/O            |     0.036 |       33 |       210 |           15.71 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     1.443 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.384 |       1.371 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| whole_work       |     1.371 |
|   f1             |     0.662 |
|     add_sim      |     0.019 |
|       count0     |     0.002 |
|       count1     |     0.004 |
|       count3     |     0.003 |
|       count4     |     0.003 |
|       count5     |     0.002 |
|       count7     |     0.004 |
|     km_price     |     0.160 |
|       count0     |     0.015 |
|       count1     |     0.044 |
|       count2     |     0.012 |
|       count3     |     0.012 |
|       count4     |     0.016 |
|       count5     |     0.036 |
|       count6     |     0.012 |
|       count7     |     0.012 |
|     total_people |     0.062 |
|       count0     |     0.023 |
|       count1     |     0.005 |
|       count2     |     0.006 |
|       count3     |     0.006 |
|       count4     |     0.006 |
|       count5     |     0.006 |
|       count6     |     0.008 |
|       count7     |     0.003 |
|     total_price  |     0.020 |
|       count0     |     0.009 |
|       count1     |     0.002 |
|       count2     |     0.002 |
|       count3     |     0.002 |
|       count4     |     0.002 |
|       count5     |     0.002 |
|       count6     |     0.002 |
|       count7     |     0.001 |
|     wait_price   |     0.141 |
|       count0     |     0.024 |
|       count1     |     0.016 |
|       count2     |     0.018 |
|       count3     |     0.018 |
|       count4     |     0.018 |
|       count5     |     0.015 |
|       count6     |     0.017 |
|       count7     |     0.015 |
|   nolabel_line43 |     0.477 |
+------------------+-----------+


