# vsim -debugDB -l testbench.log -voptargs="+acc" -assertdebug -c testbench -do "log -r /*;run -all;" 
# Start time: 16:46:50 on Apr 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading work.axi_if(fast__2)
# Loading work.axi_if(fast)
# Loading /opt/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axi_test...
# UVM_INFO ../tb/monitor.sv(12) @ 0: uvm_test_top.environment.agent.monitor [MONITOR] Constructor Executed
# UVM_INFO ../tb/driver.sv(22) @ 0: uvm_test_top.environment.agent.driver [Connect interface] Driver Connected to interface
# UVM_INFO ../tb/monitor.sv(22) @ 0: uvm_test_top.environment.agent.monitor [Connect interface] Monitor connected interface
# UVM_INFO ../tb/driver_slave.sv(22) @ 0: uvm_test_top.environment.agent_slave.driver_slave [Connect interface] Driver Connected to interface
# UVM_INFO ../tb/test.sv(27) @ 0: uvm_test_top [Test class] Elaboration phase
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               axi_test                -     @471 
#   environment              axi_env                 -     @478 
#     agent                  axi_agent               -     @496 
#       driver               axi_driver              -     @620 
#         rsp_port           uvm_analysis_port       -     @635 
#         seq_item_port      uvm_seq_item_pull_port  -     @627 
#       monitor              axi_monitor             -     @643 
#         collected_item     uvm_analysis_port       -     @651 
#       sequencer            axi_sequencer           -     @511 
#         rsp_export         uvm_analysis_export     -     @518 
#         seq_item_export    uvm_seq_item_pull_imp   -     @612 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agent_slave            axi_agent_slave         -     @503 
#       driver_slave         axi_driver_slave        -     @666 
#         rsp_port           uvm_analysis_port       -     @681 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#     scoreboard             axi_scoreboard          -     @489 
# --------------------------------------------------------------
# UVM_INFO ../tb/sequence.sv(71) @ 50: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 50: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 50: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 50: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# Time arlen is giving on interface                   70
# [DEBUG] Time item get arlen, arlen =  1 at time:                   70
# [DEBUG] Time at this point --- before loop :                  70
# [DEBUG] Time at this point :                  70 at loop:           0
# [DEBUG] Time at this point :                 170
# [DEBUG] Time at this point :                 190 at loop:           1
# [DEBUG] Time at this point :                 250
# UVM_INFO ../tb/sequence.sv(71) @ 270: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 270: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 270: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 270: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 270: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# Time arlen is giving on interface                  290
# [DEBUG] Time item get arlen, arlen =  4 at time:                  290
# [DEBUG] Time at this point --- before loop :                 290
# [DEBUG] Time at this point :                 290 at loop:           0
# [DEBUG] Time at this point :                 390
# [DEBUG] Time at this point :                 410 at loop:           1
# [DEBUG] Time at this point :                 470
# [DEBUG] Time at this point :                 490 at loop:           2
# [DEBUG] Time at this point :                 550
# [DEBUG] Time at this point :                 570 at loop:           3
# [DEBUG] Time at this point :                 630
# [DEBUG] Time at this point :                 650 at loop:           4
# [DEBUG] Time at this point :                 710
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# UVM_INFO ../tb/sequence.sv(71) @ 730: uvm_test_top.environment.agent.sequencer@@seq [Sequence] Starting sequence_fixed generate done
# Time arlen is giving on interface                  750
# [DEBUG] Time item get arlen, arlen = 14 at time:                  750
# [DEBUG] Time at this point --- before loop :                 750
# [DEBUG] Time at this point :                 750 at loop:           0
# [DEBUG] Time at this point :                 850
# [DEBUG] Time at this point :                 870 at loop:           1
# [DEBUG] Time at this point :                 930
# [DEBUG] Time at this point :                 950 at loop:           2
# [DEBUG] Time at this point :                1010
# [DEBUG] Time at this point :                1030 at loop:           3
# [DEBUG] Time at this point :                1090
# [DEBUG] Time at this point :                1110 at loop:           4
# [DEBUG] Time at this point :                1170
# [DEBUG] Time at this point :                1190 at loop:           5
# [DEBUG] Time at this point :                1250
# [DEBUG] Time at this point :                1270 at loop:           6
# [DEBUG] Time at this point :                1330
# [DEBUG] Time at this point :                1350 at loop:           7
# [DEBUG] Time at this point :                1410
# [DEBUG] Time at this point :                1430 at loop:           8
# [DEBUG] Time at this point :                1490
# [DEBUG] Time at this point :                1510 at loop:           9
# [DEBUG] Time at this point :                1570
# [DEBUG] Time at this point :                1590 at loop:          10
# [DEBUG] Time at this point :                1650
# [DEBUG] Time at this point :                1670 at loop:          11
# [DEBUG] Time at this point :                1730
# [DEBUG] Time at this point :                1750 at loop:          12
# [DEBUG] Time at this point :                1810
# [DEBUG] Time at this point :                1830 at loop:          13
# [DEBUG] Time at this point :                1890
# [DEBUG] Time at this point :                1910 at loop:          14
# [DEBUG] Time at this point :                1970
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1990: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   29
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Connect interface]     3
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# [Sequence]    20
# [TEST_DONE]     1
# [Test class]     1
# ** Note: $finish    : /opt/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1990 ns  Iteration: 61  Instance: /testbench
# End time: 16:46:54 on Apr 18,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
