Information: Updating design information... (UID-85)
Warning: Design 'DLX' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : DLX
Version: S-2021.06-SP4
Date   : Tue Oct 15 22:50:39 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/mariagrazia.graziano/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
DLX                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.9560 mW   (87%)
  Net Switching Power  =   3.3597 mW   (13%)
                         ---------
Total Dynamic Power    =  25.3157 mW  (100%)

Cell Leakage Power     = 270.7140 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  2.8470e+03        2.9956e+03        1.1679e+05        5.9594e+03  (  23.29%)
register       1.9014e+04           20.4352        1.2308e+05        1.9157e+04  (  74.87%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     95.3228          343.6710        3.0841e+04          469.8362  (   1.84%)
--------------------------------------------------------------------------------------------------
Total          2.1956e+04 uW     3.3597e+03 uW     2.7071e+05 nW     2.5586e+04 uW
1
