/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/*! \file   nic_CONNAC5X_tx.h
*    \brief  Functions that provide TX operation in NIC's point of view.
*
*    This file provides TX functions which are responsible for both Hardware and
*    Software Resource Management and keep their Synchronization.
*
*/


#ifndef _NIC_CONNAC5X_TX_H
#define _NIC_CONNAC5X_TX_H

#if (CFG_SUPPORT_CONNAC5X == 1)
/*******************************************************************************
*                         C O M P I L E R   F L A G S
********************************************************************************
*/

/*******************************************************************************
*                    E X T E R N A L   R E F E R E N C E S
********************************************************************************
*/

/*******************************************************************************
*                              C O N S T A N T S
********************************************************************************
*/
#define NORMAL_GI 0
#define SHORT_GI  1
#define CONNAC5X_TX_DESC_LIFE_TIME_UNIT_IN_POWER_OF_2    6

/*------------------------------------------------------------------------*/
/* Tx descriptor field related information                                */
/*------------------------------------------------------------------------*/
/* DW 0 */
#define CONNAC5X_TX_DESC_TX_BYTE_COUNT_MASK              BITS(0, 15)
#define CONNAC5X_TX_DESC_TX_BYTE_COUNT_OFFSET            0
#define CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_MASK          BITS(16, 22)
#define CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_OFFSET        16
#define CONNAC5X_TX_DESC_HIF_VERSION_MASK                BITS(19, 22)
#define CONNAC5X_TX_DESC_HIF_VERSION_OFFSET              19
#define CONNAC5X_TX_DESC_PACKET_FORMAT_MASK              BITS(23, 24)
#define CONNAC5X_TX_DESC_PACKET_FORMAT_OFFSET            23
#define CONNAC5X_TX_DESC_QUEUE_INDEX_MASK                BITS(25, 31)
#define CONNAC5X_TX_DESC_QUEUE_INDEX_OFFSET              25

/* DW 1 */
#define CONNAC5X_TX_DESC_MLD_ID_MASK                     BITS(0, 11)
#define CONNAC5X_TX_DESC_MLD_ID_OFFSET                   0
#define CONNAC5X_TX_DESC_TGID_MASK                       BITS(12, 13)
#define CONNAC5X_TX_DESC_TGID_OFFSET                     12
#define CONNAC5X_TX_DESC_HEADER_FORMAT_MASK              BITS(14, 15)
#define CONNAC5X_TX_DESC_HEADER_FORMAT_OFFSET            14
#define CONNAC5X_TX_DESC_NON_802_11_REMOVE_VLAN          BIT(18)
#define CONNAC5X_TX_DESC_NON_802_11_VLAN_FIELD           BIT(19)
#define CONNAC5X_TX_DESC_NON_802_11_ETHERNET_II          BIT(20)
#define CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_MASK   BITS(16, 20)
#define CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_OFFSET 16
#define CONNAC5X_TX_DESC_ENH_802_11_AMSDU                BIT(18)
#define CONNAC5X_TX_DESC_TID_MGMT_TYPE_MASK              BITS(21, 24)
#define CONNAC5X_TX_DESC_TID_MGMT_TYPE_OFFSET            21
#define CONNAC5X_TX_DESC_OWN_MAC_MASK                    BITS(25, 30)
#define CONNAC5X_TX_DESC_OWN_MAC_OFFSET                  25
#define CONNAC5X_TX_DESC_FIXED_RATE                      BIT(31)

/* DW 2 */
#define CONNAC5X_TX_DESC_SUB_TYPE_MASK                   BITS(0, 3)
#define CONNAC5X_TX_DESC_SUB_TYPE_OFFSET                 0
#define CONNAC5X_TX_DESC_TYPE_MASK                       BITS(4, 5)
#define CONNAC5X_TX_DESC_TYPE_OFFSET                     4
#define CONNAC5X_TX_DESC_BEAMFORM_TYPE_MASK              BITS(6, 8)
#define CONNAC5X_TX_DESC_BEAMFORM_TYPE_OFFSET            6

#define CONNAC5X_TX_DESC_OM_MAP                          BIT(9)
#define CONNAC5X_TX_DESC_HEADER_PADDING_LENGTH_MASK      BIT(10)
#define CONNAC5X_TX_DESC_HEADER_PADDING_LENGTH_OFFSET    10
#define CONNAC5X_TX_DESC_HEADER_PADDING_MODE             BIT(11)
#define CONNAC5X_TX_DESC_HEADER_PADDING                  BITS(10, 11)
#define CONNAC5X_TX_DESC_HEADER_PADDING_OFFSET           10
#define CONNAC5X_TX_DESC_DURATION_FIELD_CONTROL          BIT(12)
#define CONNAC5X_TX_DESC_HTC_EXISTS                      BIT(13)
#define CONNAC5X_TX_DESC_FRAGMENT_MASK                   BITS(14, 15)
#define CONNAC5X_TX_DESC_FRAGMENT_OFFSET                 14
#define CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_MASK      BITS(16, 25)
#define CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_OFFSET    16
#define CONNAC5X_TX_DESC_POWER_OFFSET_MASK               BITS(26, 31)
#define CONNAC5X_TX_DESC_POWER_OFFSET_OFFSET             26

/* DW 3 */
#define CONNAC5X_TX_DESC_NO_ACK                          BIT(0)
#define CONNAC5X_TX_DESC_PROTECTED_FRAME                 BIT(1)
#define CONNAC5X_TX_DESC_EXTEND_MORE_DATA                BIT(2)
#define CONNAC5X_TX_DESC_EXTEND_EOSP                     BIT(3)
#define CONNAC5X_TX_DESC_BROADCAST_MULTICAST             BIT(4)
#define CONNAC5X_TX_DESC_FORCE_ASSIGN_LINK               BIT(5)
#define CONNAC5X_TX_DESC_TX_COUNT_MASK                   BITS(6, 10)
#define CONNAC5X_TX_DESC_TX_COUNT_OFFSET                 6
#define CONNAC5X_TX_DESC_REMAINING_TX_COUNT_MASK         BITS(11, 15)
#define CONNAC5X_TX_DESC_REMAINING_TX_COUNT_OFFSET       11
#define CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK            BITS(16, 27)
#define CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK_OFFSET     16
#define CONNAC5X_TX_DESC_BA_DISABLE                      BIT(28)
#define CONNAC5X_TX_DESC_POWER_MANAGEMENT_CONTROL        BIT(29)
#define CONNAC5X_TX_DESC_PN_IS_VALID                     BIT(30)
#define CONNAC5X_TX_DESC_SN_IS_VALID                     BIT(31)

/* DW 4 */
#define CONNAC5X_TX_DESC_PN_PART1                        BITS(0, 31)

/* DW 5 */
#define CONNAC5X_TX_DESC_PACKET_ID_MASK                  BITS(0, 7)
#define CONNAC5X_TX_DESC_PACKET_ID_OFFSET                0
#define CONNAC5X_TX_DESC_NO_DROP                         BIT(8)
#define CONNAC5X_TX_DESC_PN_PART2_MASK                   BITS(16, 31)
#define CONNAC5X_TX_DESC_PN_PART2__OFFSET                16

/* DW 6 */
#define CONNAC5X_TX_DESC_MULTI_LINK_DEVICE               BIT(0)
#define CONNAC5X_TX_DESC_DA_SOURCE_SELECTION             BIT(1)
#define CONNAC5X_TX_DESC_DIS_MAT                         BIT(2)
#define CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_MASK          BITS(3, 4)
#define CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_OFFSET        3
#define CONNAC5X_TX_DESC_FORCE_BSS_COLOR_TO_ZERO         BIT(7)
#define CONNAC5X_TX_DESC_AMSDU_CAP_UTXB                  BIT(8)
#define CONNAC5X_TX_DESC_HW_AMSDU                        BIT(9)
#define CONNAC5X_TX_DESC_CHECKSUM_OFFLOAD                BIT(10)
#define CONNAC5X_TX_DESC_MSDU_COUNT_MASK                 BITS(11, 15)
#define CONNAC5X_TX_DESC_MSDU_COUNT_OFFSET               11
#define CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_MASK       BITS(10, 14)
#define CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_OFFSET     10
#define CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_ENABLE         BIT(15)
#define CONNAC5X_TX_DESC_FIXED_RATE_INDEX_MASK           BITS(16, 22)
#define CONNAC5X_TX_DESC_FIXED_RATE_INDEX_OFFSET         16
#define CONNAC5X_TX_DESC_BANDWIDTH_MASK                  BITS(23, 26)
#define CONNAC5X_TX_DESC_BANDWIDTH_OFFSET                23
#define CONNAC5X_TX_DESC_DROP_BY_SDO                     BIT(29)
#define CONNAC5X_TX_DESC_TX_PACKET_SOURCE_MASK           BITS(30, 31)
#define CONNAC5X_TX_DESC_TX_PACKET_SOURCE_OFFSET         30

/* DW 7 */
#define CONNAC5X_TX_DESC_HIF_OR_MAC_TXD_SDO              BIT(0)
#define CONNAC5X_TX_DESC_OCCUPIED_BY_OTHER_LINK          BIT(1)
#define CONNAC5X_TX_DESC_BYPASS_RX_BASED_TX_BLOCKING     BIT(12)
#define CONNAC5X_TX_DESC_BYPASS_TX_BASED_TX_BLOCKING     BIT(13)
#define CONNAC5X_TX_DESC_TX_STATUS_TO_MCU                BIT(14)
#define CONNAC5X_TX_DESC_TX_STATUS_TO_HOST               BIT(15)
#define CONNAC5X_TX_DESC_IMMEDIATE_TX                    BIT(16)
#define CONNAC5X_TX_DESC_TXD_LENGTH_MASK                 BITS(30, 31)
#define CONNAC5X_TX_DESC_TXD_LENGTH_OFFSET               30

/* For Debug Information Use */
#define CONNAC5X_TX_DESC_PSE_FID_MASK                    BITS(16, 27)
#define CONNAC5X_TX_DESC_PSE_FID_OFFSET                  16
#define CONNAC5X_TX_DESC_CTXD_CNT_MASK                   BITS(23, 25)
#define CONNAC5X_TX_DESC_CTXD_CNT_OFFSET                 23
#define CONNAC5X_TX_DESC_CTXD                            BIT(26)

/*******************************************************************************
*                             D A T A   T Y P E S
********************************************************************************
*/

enum ENUM_TXD_TID_MGMT_TYPE {
	TYPE_NORMAL_MANAGEMENT,
	TYPE_TIMING_MEASUREMENT,
	TYPE_ADDBA_FRAME,
};

enum ENUM_TXD_FIXED_RATE_INDEX {
	FIXED_RATE_INDEX_CCK_1M,			/* 0 */
	FIXED_RATE_INDEX_OFDM_6M,			/* 1 */
	FIXED_RATE_INDEX_OFDM_24M,			/* 2 */
	FIXED_RATE_INDEX_HT_MCS0,			/* 3 */
	FIXED_RATE_INDEX_VHT_MCS0,			/* 4 */
	FIXED_RATE_INDEX_HE_MCS0,			/* 5 */
	FIXED_RATE_INDEX_MLR_MCS0_SPE_IDX_FAVOR_WTBL,	/* 6 MLR for Data */
	FIXED_RATE_INDEX_CCK_1M_SPE_IDX_FAVOR_TXD,	/* 7 */
	FIXED_RATE_INDEX_OFDM_6M_SPE_IDX_FAVOR_TXD,	/* 8 */
	FIXED_RATE_INDEX_MLR_MCS0_SPE_IDX_FAVOR_TXD,	/* 9 MLR for Mgmt */
	FIXED_RATE_INDEX_ALR_MCS2_SPE_IDX_FAVOR_WTBL,	/* 10 ALR for Data */
	FIXED_RATE_INDEX_ALR_MCS2_SPE_IDX_FAVOR_TXD,	/* 11 ALR for Mgmt */
	FIXED_RATE_INDEX_MLRP_MCS3_SPE_IDX_FAVOR_WTBL,	/* 12 MLRP for Data */
	FIXED_RATE_INDEX_MLRP_MCS3_SPE_IDX_FAVOR_TXD,	/* 13 MLRP for Mgmt */
	FIXED_RATE_INDEX_HE_ER_DMC_MCS0 = 14,		/* 14 HE_ER*/
};

struct HW_MAC_CONNAC5X_TX_DESC {
	uint32_t u4DW0;
	uint32_t u4DW1;
	uint32_t u4DW2;
	uint32_t u4DW3;
	uint32_t u4PN1;
	uint16_t u2DW5_0;
	uint16_t u2PN2;
	uint32_t u4DW6;
	uint32_t u4DW7;
};

/*******************************************************************************
*                            P U B L I C   D A T A
********************************************************************************
*/

/*******************************************************************************
*                           P R I V A T E   D A T A
********************************************************************************
*/

/*******************************************************************************
*                                 M A C R O S
********************************************************************************
*/

/*------------------------------------------------------------------------------
 * MACRO for HW_MAC_TX_DESC_T
 *------------------------------------------------------------------------------
 */
/* DW 0 */
#define HAL_MAC_CONNAC5X_TXD_GET_TX_BYTE_COUNT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW0, \
CONNAC5X_TX_DESC_TX_BYTE_COUNT_MASK, CONNAC5X_TX_DESC_TX_BYTE_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TX_BYTE_COUNT(_prHwMacTxD, _u2TxByteCount)\
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW0), ((uint16_t)_u2TxByteCount), \
CONNAC5X_TX_DESC_TX_BYTE_COUNT_MASK, CONNAC5X_TX_DESC_TX_BYTE_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_ETHER_TYPE_OFFSET(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW0, \
CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_MASK, \
CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_ETHER_TYPE_OFFSET(_prHwMacTxD, _ucEthTypOff)\
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW0), ((uint8_t)_ucEthTypOff), \
CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_MASK, \
CONNAC5X_TX_DESC_ETHER_TYPE_OFFSET_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_HIF_VERSION(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW0, \
CONNAC5X_TX_DESC_HIF_VERSION_MASK, \
CONNAC5X_TX_DESC_HIF_VERSION_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_HIF_VERSION(_prHwMacTxD, _ucVersion)\
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW0), ((uint8_t)_ucVersion), \
CONNAC5X_TX_DESC_HIF_VERSION_MASK, \
CONNAC5X_TX_DESC_HIF_VERSION_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_PKT_FORMAT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW0, \
CONNAC5X_TX_DESC_PACKET_FORMAT_MASK, CONNAC5X_TX_DESC_PACKET_FORMAT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_PKT_FORMAT(_prHwMacTxDesc, _ucPktFormat) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW0), ((uint8_t)_ucPktFormat), \
CONNAC5X_TX_DESC_PACKET_FORMAT_MASK, CONNAC5X_TX_DESC_PACKET_FORMAT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_QUEUE_INDEX(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW0,\
CONNAC5X_TX_DESC_QUEUE_INDEX_MASK, CONNAC5X_TX_DESC_QUEUE_INDEX_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_QUEUE_INDEX(_prHwMacTxDesc, _ucQueueIndex) \
	TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW0), \
		((uint32_t)_ucQueueIndex), CONNAC5X_TX_DESC_QUEUE_INDEX_MASK, \
		CONNAC5X_TX_DESC_QUEUE_INDEX_OFFSET)

/* DW 1 */
#define HAL_MAC_CONNAC5X_TXD_GET_MLD_ID(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1,\
CONNAC5X_TX_DESC_MLD_ID_MASK, CONNAC5X_TX_DESC_MLD_ID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_MLD_ID(_prHwMacTxDesc, _ucWlanIdx) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW1), ((uint8_t)_ucWlanIdx), \
CONNAC5X_TX_DESC_MLD_ID_MASK, CONNAC5X_TX_DESC_MLD_ID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_TGID(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1,\
CONNAC5X_TX_DESC_TGID_MASK, CONNAC5X_TX_DESC_TGID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TGID(_prHwMacTxDesc, _ucTGID) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW1), ((uint8_t)_ucTGID), \
CONNAC5X_TX_DESC_TGID_MASK, CONNAC5X_TX_DESC_TGID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_HEADER_FORMAT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1, \
CONNAC5X_TX_DESC_HEADER_FORMAT_MASK, CONNAC5X_TX_DESC_HEADER_FORMAT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_HEADER_FORMAT(_prHwMacTxDesc, _ucHdrFormat) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW1), \
((uint8_t)_ucHdrFormat), CONNAC5X_TX_DESC_HEADER_FORMAT_MASK,\
CONNAC5X_TX_DESC_HEADER_FORMAT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_REMOVE_VLAN(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW1 & CONNAC5X_TX_DESC_NON_802_11_REMOVE_VLAN)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_REMOVE_VLAN(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 |= CONNAC5X_TX_DESC_NON_802_11_REMOVE_VLAN)
#define HAL_MAC_CONNAC5X_TXD_UNSET_REMOVE_VLAN(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 &= ~CONNAC5X_TX_DESC_NON_802_11_REMOVE_VLAN)

#define HAL_MAC_CONNAC5X_TXD_IS_VLAN(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW1 & CONNAC5X_TX_DESC_NON_802_11_VLAN_FIELD)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_VLAN(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 |= CONNAC5X_TX_DESC_NON_802_11_VLAN_FIELD)
#define HAL_MAC_CONNAC5X_TXD_UNSET_VLAN(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 &= ~CONNAC5X_TX_DESC_NON_802_11_VLAN_FIELD)

#define HAL_MAC_CONNAC5X_TXD_IS_ETHERNET_II(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW1 & CONNAC5X_TX_DESC_NON_802_11_ETHERNET_II)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_ETHERNET_II(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 |= CONNAC5X_TX_DESC_NON_802_11_ETHERNET_II)
#define HAL_MAC_CONNAC5X_TXD_UNSET_ETHERNET_II(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 &= ~CONNAC5X_TX_DESC_NON_802_11_ETHERNET_II)

/* HF = 0x11, 802.11 enhancement mode */
#define HAL_MAC_CONNAC5X_TXD_IS_AMSDU(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW1 & CONNAC5X_TX_DESC_ENH_802_11_AMSDU)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_AMSDU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 |= CONNAC5X_TX_DESC_ENH_802_11_AMSDU)
#define HAL_MAC_CONNAC5X_TXD_UNSET_AMSDU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 &= ~CONNAC5X_TX_DESC_ENH_802_11_AMSDU)

/* HF = 0x10, non-802.11 */
#define HAL_MAC_CONNAC5X_TXD_GET_802_11_HEADER_LENGTH(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1, \
CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_MASK, \
CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_802_11_HEADER_LENGTH(_prHwMacTxD, _ucHdrLen)\
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW1), ((uint8_t)_ucHdrLen), \
CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_MASK, \
CONNAC5X_TX_DESC_NOR_802_11_HEADER_LENGTH_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_TID_MGMT_TYPE(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1, \
CONNAC5X_TX_DESC_TID_MGMT_TYPE_MASK, CONNAC5X_TX_DESC_TID_MGMT_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TID_MGMT_TYPE(_prHwMacTxDesc, _ucTID) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW1), \
((uint8_t)_ucTID), CONNAC5X_TX_DESC_TID_MGMT_TYPE_MASK, \
CONNAC5X_TX_DESC_TID_MGMT_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_OWN_MAC_INDEX(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW1, \
CONNAC5X_TX_DESC_OWN_MAC_MASK, CONNAC5X_TX_DESC_OWN_MAC_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_OWN_MAC_INDEX(_prHwMacTxDesc, _ucOwnMacIdx) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW1), ((uint32_t)_ucOwnMacIdx), \
CONNAC5X_TX_DESC_OWN_MAC_MASK, CONNAC5X_TX_DESC_OWN_MAC_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_FIXED_RATE_ENABLE(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW1 & CONNAC5X_TX_DESC_FIXED_RATE)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_FIXED_RATE_ENABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 |= CONNAC5X_TX_DESC_FIXED_RATE)
#define HAL_MAC_CONNAC5X_TXD_SET_FIXED_RATE_DISABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW1 &= ~CONNAC5X_TX_DESC_FIXED_RATE)

/* DW 2 */
#define HAL_MAC_CONNAC5X_TXD_GET_SUB_TYPE(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, \
CONNAC5X_TX_DESC_SUB_TYPE_MASK, CONNAC5X_TX_DESC_SUB_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_SUB_TYPE(_prHwMacTxDesc, _ucSubType) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW2), ((uint8_t)_ucSubType), \
CONNAC5X_TX_DESC_SUB_TYPE_MASK, CONNAC5X_TX_DESC_SUB_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_TYPE(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, CONNAC5X_TX_DESC_TYPE_MASK, \
CONNAC5X_TX_DESC_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TYPE(_prHwMacTxDesc, _ucType) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW2), ((uint8_t)_ucType), \
CONNAC5X_TX_DESC_TYPE_MASK, CONNAC5X_TX_DESC_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_BEAMFORM_TYPE(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, \
CONNAC5X_TX_DESC_BEAMFORM_TYPE_MASK, \
CONNAC5X_TX_DESC_BEAMFORM_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_BEAMFORM_TYPE(_prHwMacTxDesc, _ucType) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW2), ((uint8_t)_ucType), \
CONNAC5X_TX_DESC_BEAMFORM_TYPE_MASK, CONNAC5X_TX_DESC_BEAMFORM_TYPE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_OM_MAP(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW2 & CONNAC5X_TX_DESC_OM_MAP)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_OM_MAP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 |= CONNAC5X_TX_DESC_OM_MAP)
#define HAL_MAC_CONNAC5X_TXD_UNSET_OM_MAP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 &= ~CONNAC5X_TX_DESC_OM_MAP)

#define HAL_MAC_CONNAC5X_TXD_GET_HEADER_PADDING(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, \
CONNAC5X_TX_DESC_HEADER_PADDING, \
CONNAC5X_TX_DESC_HEADER_PADDING_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_HEADER_PADDING(_prHwMacTxD, _ucHdrPadding) \
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW2), ((uint8_t)_ucHdrPadding), \
CONNAC5X_TX_DESC_HEADER_PADDING, \
CONNAC5X_TX_DESC_HEADER_PADDING_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_DURATION_CONTROL_BY_SW(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW2 & CONNAC5X_TX_DESC_DURATION_FIELD_CONTROL)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_DURATION_CONTROL_BY_SW(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 |= CONNAC5X_TX_DESC_DURATION_FIELD_CONTROL)
#define HAL_MAC_CONNAC5X_TXD_SET_DURATION_CONTROL_BY_HW(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 &= ~CONNAC5X_TX_DESC_DURATION_FIELD_CONTROL)

#define HAL_MAC_CONNAC5X_TXD_IS_HTC_EXIST(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW2 & CONNAC5X_TX_DESC_HTC_EXISTS)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_HTC_EXIST(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 |= CONNAC5X_TX_DESC_HTC_EXISTS)
#define HAL_MAC_CONNAC5X_TXD_UNSET_HTC_EXIST(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW2 &= ~CONNAC5X_TX_DESC_HTC_EXISTS)

#define HAL_MAC_CONNAC5X_TXD_IS_FRAG_PACKET(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW2 & CONNAC5X_TX_DESC_FRAGMENT_MASK)?TRUE:FALSE)

#define HAL_MAC_CONNAC5X_TXD_GET_FRAG_PACKET_POS(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, CONNAC5X_TX_DESC_FRAGMENT_MASK, \
CONNAC5X_TX_DESC_FRAGMENT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_FRAG_PACKET_POS(_prHwMacTxDesc, _ucFragPos)\
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW2), ((uint8_t)_ucFragPos), \
CONNAC5X_TX_DESC_FRAGMENT_MASK, CONNAC5X_TX_DESC_FRAGMENT_OFFSET)

/* For driver */
/* in unit of 32TU */
#define HAL_MAC_CONNAC5X_TXD_GET_REMAINING_LIFE_TIME(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, \
CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_MASK, \
CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_REMAINING_LIFE_TIME(_prHwMacTxD, _LifeTime) \
TX_DESC_SET_FIELD(((_prHwMacTxD)->u4DW2), ((uint8_t)_LifeTime), \
CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_MASK, \
CONNAC5X_TX_DESC_REMAINING_MAX_TX_TIME_OFFSET)

/* in unit of ms (minimal value is about 40ms) */
#define HAL_MAC_CONNAC5X_TXD_GET_REMAINING_LIFE_TIME_IN_MS(_prHwMacTxDesc) \
(TU_TO_MSEC(HAL_MAC_CONNAC5X_TXD_GET_REMAINING_LIFE_TIME(_prHwMacTxDesc)\
<< CONNAC5X_TX_DESC_LIFE_TIME_UNIT_IN_POWER_OF_2))


/*
*    Remaining Life Time/ Max TX Time: This field indicates the remaining life
*                                   time in unit of 64TU used for this packet.
*    8'h0: No life time for current packet, HW should NOT change this field
*    8'hN: N is not 0, HW will calculation a Max. TX time and replace remaining
*          TX time with it. The Max. value is 127.
*    The MSB bit is reserved for HW and SW should set to 0
*    Due to HW design issue, the remaining life time sometimes may have 32TU
*          more than configured.
*    PP will replace this field with "Max. TX Time".
*           (SUM of (Remaining Life Time + Internal Free-run Timer)).
*           If the SUM is 0, PP will add 1 to it.
*/
#define HAL_MAC_CONNAC5X_TXD_SET_REMAINING_LIFE_TIME_IN_MS(_prHwTxD, _LifeMs)\
do { \
uint32_t u4LifeTimeInUnit = ((MSEC_TO_USEC(_LifeMs) / USEC_PER_TU) \
			    >> CONNAC5X_TX_DESC_LIFE_TIME_UNIT_IN_POWER_OF_2); \
if (u4LifeTimeInUnit >= BIT(7)) \
	u4LifeTimeInUnit = BITS(0, 6); \
else if ((_LifeMs != TX_DESC_TX_TIME_NO_LIMIT) \
	&& (u4LifeTimeInUnit == TX_DESC_TX_TIME_NO_LIMIT)) \
	u4LifeTimeInUnit = 1; \
HAL_MAC_CONNAC5X_TXD_SET_REMAINING_LIFE_TIME(_prHwTxD, \
	(uint8_t)u4LifeTimeInUnit); \
} while (0)

#define HAL_MAC_CONNAC5X_TXD_GET_POWER_OFFSET(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW2, \
CONNAC5X_TX_DESC_POWER_OFFSET_MASK, CONNAC5X_TX_DESC_POWER_OFFSET_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_POWER_OFFSET(_prHwTxD, _ucPowerOffset) \
TX_DESC_SET_FIELD(((_prHwTxD)->u4DW2), ((uint8_t)_ucPowerOffset), \
CONNAC5X_TX_DESC_POWER_OFFSET_MASK, CONNAC5X_TX_DESC_POWER_OFFSET_OFFSET)

/* DW 3 */
#define HAL_MAC_CONNAC5X_TXD_IS_NO_ACK(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_NO_ACK)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_NO_ACK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_NO_ACK)
#define HAL_MAC_CONNAC5X_TXD_UNSET_NO_ACK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_NO_ACK)

#define HAL_MAC_CONNAC5X_TXD_IS_PROTECTION(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_PROTECTED_FRAME)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_PROTECTION(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_PROTECTED_FRAME)
#define HAL_MAC_CONNAC5X_TXD_UNSET_PROTECTION(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_PROTECTED_FRAME)

#define HAL_MAC_CONNAC5X_TXD_IS_EXTEND_MORE_DATA(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_EXTEND_MORE_DATA)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_EXTEND_MORE_DATA(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_EXTEND_MORE_DATA)
#define HAL_MAC_CONNAC5X_TXD_UNSET_EXTEND_MORE_DATA(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_EXTEND_MORE_DATA)

#define HAL_MAC_CONNAC5X_TXD_IS_EXTEND_EOSP(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_EXTEND_EOSP)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_EXTEND_EOSP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_EXTEND_EOSP)
#define HAL_MAC_CONNAC5X_TXD_UNSET_EXTEND_EOSP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_EXTEND_EOSP)

#define HAL_MAC_CONNAC5X_TXD_IS_BMC(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_BROADCAST_MULTICAST)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_BMC(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_BROADCAST_MULTICAST)
#define HAL_MAC_CONNAC5X_TXD_UNSET_BMC(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_BROADCAST_MULTICAST)

#define HAL_MAC_CONNAC5X_TXD_IS_FORCE_ASSIGN_LINK(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_FORCE_ASSIGN_LINK)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_FORCE_ASSIGN_LINK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_FORCE_ASSIGN_LINK)
#define HAL_MAC_CONNAC5X_TXD_UNSET_FORCE_ASSIGN_LINK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_FORCE_ASSIGN_LINK)

#define HAL_MAC_CONNAC5X_TXD_GET_TX_COUNT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW3, \
CONNAC5X_TX_DESC_TX_COUNT_MASK, CONNAC5X_TX_DESC_TX_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TX_COUNT(_prHwMacTxDesc, _ucTxCountLimit) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW3), ((uint8_t)_ucTxCountLimit), \
CONNAC5X_TX_DESC_TX_COUNT_MASK, CONNAC5X_TX_DESC_TX_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_REMAINING_TX_COUNT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW3, \
CONNAC5X_TX_DESC_REMAINING_TX_COUNT_MASK, \
CONNAC5X_TX_DESC_REMAINING_TX_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_REMAINING_TX_COUNT(_prHwTxD, _ucTxCntLimit) \
TX_DESC_SET_FIELD(((_prHwTxD)->u4DW3), ((uint8_t)_ucTxCntLimit), \
CONNAC5X_TX_DESC_REMAINING_TX_COUNT_MASK, \
CONNAC5X_TX_DESC_REMAINING_TX_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_SEQUENCE_NUMBER(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW3, \
CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK, \
CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_BA_DISABLE(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_BA_DISABLE)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_BA_DISABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_BA_DISABLE)
#define HAL_MAC_CONNAC5X_TXD_SET_BA_ENABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_BA_DISABLE)

#define HAL_MAC_CONNAC5X_TXD_IS_SW_PM_CONTROL(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_POWER_MANAGEMENT_CONTROL) ?\
	TRUE : FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_SW_PM_CONTROL(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_POWER_MANAGEMENT_CONTROL)
#define HAL_MAC_CONNAC5X_TXD_SET_HW_PM_CONTROL(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_POWER_MANAGEMENT_CONTROL)

#define HAL_MAC_CONNAC5X_TXD_SET_SEQUENCE_NUMBER(_prHwMacTxDesc, _u2SN) \
	TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW3), \
		((uint32_t)_u2SN), CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK, \
		CONNAC5X_TX_DESC_SEQUENCE_NUMBER_MASK_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_TXD_PN_VALID(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_PN_IS_VALID)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_TXD_PN_VALID(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_PN_IS_VALID)
#define HAL_MAC_CONNAC5X_TXD_SET_TXD_PN_INVALID(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_PN_IS_VALID)

#define HAL_MAC_CONNAC5X_TXD_IS_TXD_SN_VALID(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW3 & CONNAC5X_TX_DESC_SN_IS_VALID)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_TXD_SN_VALID(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 |= CONNAC5X_TX_DESC_SN_IS_VALID)
#define HAL_MAC_CONNAC5X_TXD_SET_TXD_SN_INVALID(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW3 &= ~CONNAC5X_TX_DESC_SN_IS_VALID)

#define HAL_MAC_CONNAC5X_TXD_ASSIGN_SN_BY_SW(_prHwMacTxDesc, _u2SN) \
{ \
	HAL_MAC_CONNAC5X_TXD_SET_SEQUENCE_NUMBER(_prHwMacTxDesc, _u2SN); \
	HAL_MAC_CONNAC5X_TXD_SET_TXD_SN_VALID(_prHwMacTxDesc); \
}
#define HAL_MAC_CONNAC5X_TXD_ASSIGN_SN_BY_HW(_prHwMacTxDesc) \
{ \
	HAL_MAC_CONNAC5X_TXD_SET_SEQUENCE_NUMBER(_prHwMacTxDesc, 0); \
	HAL_MAC_CONNAC5X_TXD_SET_TXD_SN_INVALID(_prHwMacTxDesc); \
}

#define HAL_MAC_CONNAC5X_TXD_ASSIGN_PN_BY_SW(_prHwTxD, _u4PN0_31, _u2PN32_47)\
{ \
	HAL_MAC_TX_DESC_SET_PN(_prHwTxD, _u4PN0_31, _u2PN32_47); \
	HAL_MAC_CONNAC5X_TXD_SET_TXD_PN_VALID(_prHwTxD); \
}
#define HAL_MAC_CONNAC5X_TXD_ASSIGN_PSN_BY_HW(_prHwMacTxDesc) \
{ \
	HAL_MAC_TX_DESC_SET_PN(_prHwMacTxDesc, 0, 0); \
	HAL_MAC_CONNAC5X_TXD_SET_TXD_PN_INVALID(_prHwMacTxDesc); \
}

/* DW 5 */
#define HAL_MAC_CONNAC5X_TXD_GET_PID(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u2DW5_0, \
CONNAC5X_TX_DESC_PACKET_ID_MASK, CONNAC5X_TX_DESC_PACKET_ID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_PID(_prHwMacTxDesc, _ucPID) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u2DW5_0), ((uint8_t)_ucPID), \
CONNAC5X_TX_DESC_PACKET_ID_MASK, CONNAC5X_TX_DESC_PACKET_ID_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_NO_DROP(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u2DW5_0 & CONNAC5X_TX_DESC_NO_DROP) ? FALSE : TRUE)
#define HAL_MAC_CONNAC5X_TXD_SET_NO_DROP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW5_0 |= CONNAC5X_TX_DESC_NO_DROP)
#define HAL_MAC_CONNAC5X_TXD_UNSET_NO_DROP(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW5_0 &= ~CONNAC5X_TX_DESC_NO_DROP)

/* DW 6 */
#define HAL_MAC_CONNAC5X_TXD_IS_MLD(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u2DW6 & CONNAC5X_TX_DESC_MULTI_LINK_DEVICE)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_MLD(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW6 |= CONNAC5X_TX_DESC_MULTI_LINK_DEVICE)
#define HAL_MAC_CONNAC5X_TXD_UNSET_MLD(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW6 &= ~CONNAC5X_TX_DESC_MULTI_LINK_DEVICE)

#define HAL_MAC_CONNAC5X_TXD_IS_DA_SRC_SELECTION(_prHwMacTxDesc) \
	((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_DA_SOURCE_SELECTION)
#define HAL_MAC_CONNAC5X_TXD_SET_DA_SRC_SELECTION(_prHwMacTxDesc) \
	((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_DA_SOURCE_SELECTION)
#define HAL_MAC_CONNAC5X_TXD_UNSET_DA_SRC_SELECTION(_prHwMacTxDesc) \
	((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_DA_SOURCE_SELECTION)

#define HAL_MAC_CONNAC5X_TXD_IS_DIS_MAT(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_DIS_MAT) ?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_DIS_MAT(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_DIS_MAT)
#define HAL_MAC_CONNAC5X_TXD_UNSET_DIS_MAT(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_DIS_MAT)

#define HAL_MAC_CONNAC5X_TXD_GET_PROTECT_FRAME_OPT(_prHwMacTxDesc) \
	TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
	CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_MASK, \
	CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_OFFSET)
#define HAL_MAC_CONNAC5X_TXD_SET_PROTECT_FRAME_OPT(_prHwMacTxDesc, ucPtfOpt) \
	TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucPtfOpt), \
	CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_MASK, \
	CONNAC5X_TX_DESC_PROTECT_FRAME_OPT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_FORCE_BSS_COLOR_TO_ZERO(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u2DW6 & CONNAC5X_TX_DESC_FORCE_BSS_COLOR_TO_ZERO) \
? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_FORCE_BSS_COLOR_TO_ZERO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW6 |= CONNAC5X_TX_DESC_FORCE_BSS_COLOR_TO_ZERO)
#define HAL_MAC_CONNAC5X_TXD_UNSET_FORCE_BSS_COLOR_TO_ZERO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u2DW6 &= ~CONNAC5X_TX_DESC_FORCE_BSS_COLOR_TO_ZERO)

#define HAL_MAC_CONNAC5X_TXD_IS_AMSDU_CAP_UTXB(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_AMSDU_CAP_UTXB) ? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_AMSDU_CAP_UTXB(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_AMSDU_CAP_UTXB)
#define HAL_MAC_CONNAC5X_TXD_UNSET_AMSDU_CAP_UTXB(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_AMSDU_CAP_UTXB)

#define HAL_MAC_CONNAC5X_TXD_IS_HW_AMSDU(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_HW_AMSDU)?TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_HW_AMSDU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_HW_AMSDU)
#define HAL_MAC_CONNAC5X_TXD_UNSET_HW_AMSDU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_HW_AMSDU)

#define HAL_MAC_CONNAC5X_TXD_IS_CHKSUM_OFFLOAD_ENABLED(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_CHECKSUM_OFFLOAD) ? FALSE : TRUE)
#define HAL_MAC_CONNAC5X_TXD_SET_CHKSUM_OFFLOAD(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_CHECKSUM_OFFLOAD)
#define HAL_MAC_CONNAC5X_TXD_UNSET_CHKSUM_OFFLOAD(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_CHECKSUM_OFFLOAD)

#define HAL_MAC_CONNAC5X_TXD_GET_MSDU_COUNT(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
CONNAC5X_TX_DESC_MSDU_COUNT_MASK, CONNAC5X_TX_DESC_MSDU_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_MSDU_COUNT(_prHwMacTxDesc, ucMsduCnt) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucMsduCnt), \
CONNAC5X_TX_DESC_MSDU_COUNT_MASK, CONNAC5X_TX_DESC_MSDU_COUNT_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_TIMESTAMP_OFFSET_IDX(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_MASK, \
CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TIMESTAMP_OFFSET_IDX( \
_prHwMacTxDesc, ucTsOffestIdx) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucTsOffestIdx), \
CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_MASK, \
CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_IDX_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_TIMESTAMP_OFFSET_ENABLE(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_ENABLE)? \
TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_TIMESTAMP_OFFSET_ENABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_ENABLE)
#define HAL_MAC_CONNAC5X_TXD_UNSET_TIMESTAMP_OFFSET_ENABLE(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_TIMESTAMP_OFFSET_ENABLE)

#define HAL_MAC_CONNAC5X_TXD_GET_FIXED_RATE_IDX(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
CONNAC5X_TX_DESC_FIXED_RATE_INDEX_MASK, \
CONNAC5X_TX_DESC_FIXED_RATE_INDEX_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_FIXED_RATE_IDX( \
_prHwMacTxDesc, ucFRIdx) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucFRIdx), \
CONNAC5X_TX_DESC_FIXED_RATE_INDEX_MASK, \
CONNAC5X_TX_DESC_FIXED_RATE_INDEX_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_GET_FR_BW(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
CONNAC5X_TX_DESC_BANDWIDTH_MASK, CONNAC5X_TX_DESC_BANDWIDTH_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_FR_BW(_prHwMacTxDesc, ucBw) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucBw), \
CONNAC5X_TX_DESC_BANDWIDTH_MASK, CONNAC5X_TX_DESC_BANDWIDTH_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_IS_DROP_BY_SDO(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW6 & CONNAC5X_TX_DESC_DROP_BY_SDO) ? FALSE : TRUE)
#define HAL_MAC_CONNAC5X_TXD_SET_DROP_BY_SDO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 |= CONNAC5X_TX_DESC_DROP_BY_SDO)
#define HAL_MAC_CONNAC5X_TXD_UNSET_DROP_BY_SDO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW6 &= ~CONNAC5X_TX_DESC_DROP_BY_SDO)

#define HAL_MAC_CONNAC5X_TXD_GET_PACKET_SOURCE(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW6, \
CONNAC5X_TX_DESC_TX_PACKET_SOURCE_MASK, \
CONNAC5X_TX_DESC_TX_PACKET_SOURCE_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_PACKET_SOURCE(_prHwMacTxDesc, ucSrc) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW6), ((uint8_t)ucSrc), \
CONNAC5X_TX_DESC_TX_PACKET_SOURCE_MASK, \
CONNAC5X_TX_DESC_TX_PACKET_SOURCE_OFFSET)

/* DW 7 */
#define HAL_MAC_CONNAC5X_TXD_IS_OCCUPIED_BY_OTHER_LINK(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_OCCUPIED_BY_OTHER_LINK) \
? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_OCCUPIED_BY_OTHER_LINK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_OCCUPIED_BY_OTHER_LINK)
#define HAL_MAC_CONNAC5X_TXD_UNSET_OCCUPIED_BY_OTHER_LINK(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_OCCUPIED_BY_OTHER_LINK)

#define HAL_MAC_CONNAC5X_TXD_IS_BYPASS_RX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_BYPASS_RX_BASED_TX_BLOCKING) \
? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_BYPASS_RX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_BYPASS_RX_BASED_TX_BLOCKING)
#define HAL_MAC_CONNAC5X_TXD_UNSET_BYPASS_RX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_BYPASS_RX_BASED_TX_BLOCKING)

#define HAL_MAC_CONNAC5X_TXD_IS_BYPASS_TX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_BYPASS_TX_BASED_TX_BLOCKING) \
? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_BYPASS_TX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_BYPASS_TX_BASED_TX_BLOCKING)
#define HAL_MAC_CONNAC5X_TXD_UNSET_BYPASS_TX_BASED_TX_BLOCKING(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_BYPASS_TX_BASED_TX_BLOCKING)

#define HAL_MAC_CONNAC5X_TXD_IS_TXS_TO_MCU(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_TX_STATUS_TO_MCU) ? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_TXS_TO_MCU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_TX_STATUS_TO_MCU)
#define HAL_MAC_CONNAC5X_TXD_UNSET_TXS_TO_MCU(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_TX_STATUS_TO_MCU)

#define HAL_MAC_CONNAC5X_TXD_IS_TXS_TO_HOST(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_TX_STATUS_TO_HOST) ? TRUE:FALSE)
#define HAL_MAC_CONNAC5X_TXD_SET_TXS_TO_HOST(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_TX_STATUS_TO_HOST)
#define HAL_MAC_CONNAC5X_TXD_UNSET_TXS_TO_HOST(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_TX_STATUS_TO_HOST)

#define HAL_MAC_CONNAC5X_TXD_IS_IMMEDIATE_TX(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_IMMEDIATE_TX) \
? FALSE : TRUE)
#define HAL_MAC_CONNAC5X_TXD_SET_IMMEDIATE_TX(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_IMMEDIATE_TX)
#define HAL_MAC_CONNAC5X_TXD_UNSET_IMMEDIATE_TX(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_IMMEDIATE_TX)

#define HAL_MAC_CONNAC5X_TXD_IS_HIF_OR_MAC_TXD_SDO(_prHwMacTxDesc) \
(((_prHwMacTxDesc)->u4DW7 & CONNAC5X_TX_DESC_HIF_OR_MAC_TXD_SDO)?FALSE:TRUE)
#define HAL_MAC_CONNAC5X_TXD_SET_HIF_OR_MAC_TXD_SDO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 |= CONNAC5X_TX_DESC_HIF_OR_MAC_TXD_SDO)
#define HAL_MAC_CONNAC5X_TXD_UNSET_HIF_OR_MAC_TXD_SDO(_prHwMacTxDesc) \
((_prHwMacTxDesc)->u4DW7 &= ~CONNAC5X_TX_DESC_HIF_OR_MAC_TXD_SDO)

#define HAL_MAC_CONNAC5X_TXD_GET_TXD_LENGTH(_prHwMacTxDesc) \
TX_DESC_GET_FIELD((_prHwMacTxDesc)->u4DW7, \
CONNAC5X_TX_DESC_TXD_LENGTH_MASK, CONNAC5X_TX_DESC_TXD_LENGTH_OFFSET)

#define HAL_MAC_CONNAC5X_TXD_SET_TXD_LENGTH(_prHwMacTxDesc, _ucHdrPadding) \
TX_DESC_SET_FIELD(((_prHwMacTxDesc)->u4DW7), ((uint8_t)_ucHdrPadding), \
CONNAC5X_TX_DESC_TXD_LENGTH_MASK, CONNAC5X_TX_DESC_TXD_LENGTH_OFFSET)

/*******************************************************************************
*                  F U N C T I O N   D E C L A R A T I O N S
********************************************************************************
*/


/*******************************************************************************
*                              F U N C T I O N S
********************************************************************************
*/

#endif /* CFG_SUPPORT_CONNAC5X == 1 */
#endif /* _NIC_CONNAC5X_TX_H */

