var N=null,E="",T="t",U="u",searchIndex={};
var R=["Vector Add Absolute Values","v16i8","v8i16","Vector Saturated Add of Absolute Values","v4i32","v2i64","Vector Signed Saturated Add of Signed Values","Vector Unsigned Saturated Add of Unsigned Values","Vector Add","Immediate Add","Vector Absolute Values of Signed Subtract","Vector Absolute Values of Unsigned Subtract","Vector Signed Average","Vector Unsigned Average","Vector Signed Average Rounded","Vector Unsigned Average Rounded","Vector Bit Clear","Immediate Bit Clear","Vector Bit Insert Left","Immediate Bit Insert Left","Vector Bit Insert Right","Immediate Bit Insert Right","Vector Bit Negate","Immediate Bit Negate","Immediate Branch If All Elements Are Not Zero","Vector Bit Set","Immediate Bit Set","Immediate Branch If At Least One Element Is Zero","Vector Compare Equal","Immediate Compare Equal","Vector Compare Signed Less Than or Equal","Vector Compare Unsigned Less Than or Equal","Immediate Compare Signed Less Than or Equal","Immediate Compare Unsigned Less Than or Equal","Vector Compare Signed Less Than","Vector Compare Unsigned Less Than","Immediate Compare Signed Less Than","Immediate Compare Unsigned Less Than","Element Copy to GPR Signed","Element Copy to GPR Unsigned","Vector Signed Divide","Vector Unsigned Divide","Vector Signed Dot Product","Vector Unsigned Dot Product","Vector Signed Dot Product and Add","Vector Unsigned Dot Product and Add","Vector Floating-Point Addition","Vector Floating-Point Quiet Compare Always False","Vector Floating-Point Quiet Compare Equal","Vector Floating-Point Class Mask","Vector Floating-Point Quiet Compare Less or Equal","Vector Floating-Point Quiet Compare Less Than","Vector Floating-Point Quiet Compare Not Equal","Vector Floating-Point Quiet Compare Ordered","Vector Floating-Point Quiet Compare Unordered or Equal","Vector Floating-Point Quiet Compare Unordered or Less or…","Vector Floating-Point Quiet Compare Unordered or Less Than","Vector Floating-Point Quiet Compare Unordered","Vector Floating-Point Quiet Compare Unordered or Not Equal","Vector Floating-Point Division","Vector Floating-Point Down-Convert Interchange Format","Vector Floating-Point Up-Convert Interchange Format Left","Vector Floating-Point Round and Convert from Signed Integer","Vector Floating-Point Round and Convert from Unsigned…","Vector Floating-Point Convert from Fixed-Point Left","Vector Fill from GPR","Vector Floating-Point Base 2 Logarithm","Vector Floating-Point Multiply-Add","Vector Floating-Point Maximum","Vector Floating-Point Maximum Based on Absolute Values","Vector Floating-Point Minimum","Vector Floating-Point Minimum Based on Absolute Values","Vector Floating-Point Multiply-Sub","Vector Floating-Point Multiplication","Vector Floating-Point Round to Integer","Vector Approximate Floating-Point Reciprocal","Vector Approximate Floating-Point Reciprocal of Square Root","Vector Floating-Point Signaling Compare Always False","Vector Floating-Point Signaling Compare Equal","Vector Floating-Point Signaling Compare Less or Equal","Vector Floating-Point Signaling Compare Less Than","Vector Floating-Point Signaling Compare Not Equal","Vector Floating-Point Signaling Compare Ordered","Vector Floating-Point Square Root","Vector Floating-Point Subtraction","Vector Floating-Point Signaling Compare Unordered or Less…","Vector Floating-Point Signaling Compare Unordered","Vector Floating-Point Signaling Compare Unordered or Not…","Vector Floating-Point Convert to Signed Integer","Vector Floating-Point Convert to Unsigned Integer","Vector Floating-Point Convert to Fixed-Point","Vector Floating-Point Truncate and Convert to Signed Integer","Vector Floating-Point Truncate and Convert to Unsigned…","Vector Signed Horizontal Add","Vector Unsigned Horizontal Add","Vector Signed Horizontal Subtract","Vector Unsigned Horizontal Subtract","Vector Interleave Even","Vector Interleave Left","Vector Interleave Odd","Vector Interleave Right","GPR Insert Element","Element Insert Element","Vector Load","Immediate Load","Vector Fixed-Point Multiply and Add","Vector Fixed-Point Multiply and Add Rounded","Vector Multiply and Add","Vector Maximum Based on Absolute Values","Vector Signed Maximum","Vector Unsigned Maximum","Immediate Signed Maximum","Immediate Unsigned Maximum","Vector Minimum Based on Absolute Value","Vector Signed Minimum","Immediate Signed Minimum","Vector Unsigned Minimum","Immediate Unsigned Minimum","Vector Signed Modulo","Vector Unsigned Modulo","Vector Fixed-Point Multiply and Subtract","Vector Fixed-Point Multiply and Subtract Rounded","Vector Multiply and Subtract","Vector Fixed-Point Multiply","Vector Fixed-Point Multiply Rounded","Vector Multiply","Vector Leading Ones Count","Vector Leading Zeros Count","Vector Pack Even","Vector Pack Odd","Vector Population Count","Immediate Signed Saturate","Immediate Unsigned Saturate","Immediate Set Shuffle Elements","GPR Columns Slide","Immediate Columns Slide","Vector Shift Left","Immediate Shift Left","GPR Element Splat","Immediate Element Splat","Vector Shift Right Arithmetic","Immediate Shift Right Arithmetic","Vector Shift Right Arithmetic Rounded","Immediate Shift Right Arithmetic Rounded","Vector Shift Right Logical","Immediate Shift Right Logical","Vector Shift Right Logical Rounded","Immediate Shift Right Logical Rounded","Vector Store","Vector Signed Saturated Subtract of Signed Values","Vector Unsigned Saturated Subtract of Unsigned Values","Vector Unsigned Saturated Subtract of Signed from Unsigned","Vector Signed Saturated Subtract of Unsigned Values","Vector Subtract","Immediate Subtract","Vector Data Preserving Shuffle","borrow_mut","try_from","try_into","type_id","formatter"];
searchIndex["core_arch"]={"doc":"SIMD and vendor intrinsics module.","i":[[0,"mips64","core_arch","Platform-specific intrinsics for the `mips64` platform.",N,N],[3,R[1],"core_arch::mips64",E,N,N],[3,R[2],E,E,N,N],[3,R[4],E,E,N,N],[3,R[5],E,E,N,N],[3,"v16u8",E,E,N,N],[3,"v8u16",E,E,N,N],[3,"v4u32",E,E,N,N],[3,"v2u64",E,E,N,N],[3,"v4f32",E,E,N,N],[3,"v2f64",E,E,N,N],[5,"__msa_add_a_b",E,"Vector Add Absolute Values.",N,[[[R[1]]],[R[1]]]],[5,"__msa_add_a_h",E,R[0],N,[[[R[2]]],[R[2]]]],[5,"__msa_add_a_w",E,R[0],N,[[[R[4]]],[R[4]]]],[5,"__msa_add_a_d",E,R[0],N,[[[R[5]]],[R[5]]]],[5,"__msa_adds_a_b",E,"Signed Saturated Vector Saturated Add of Absolute Values",N,[[[R[1]]],[R[1]]]],[5,"__msa_adds_a_h",E,R[3],N,[[[R[2]]],[R[2]]]],[5,"__msa_adds_a_w",E,R[3],N,[[[R[4]]],[R[4]]]],[5,"__msa_adds_a_d",E,R[3],N,[[[R[5]]],[R[5]]]],[5,"__msa_adds_s_b",E,R[6],N,[[[R[1]]],[R[1]]]],[5,"__msa_adds_s_h",E,R[6],N,[[[R[2]]],[R[2]]]],[5,"__msa_adds_s_w",E,R[6],N,[[[R[4]]],[R[4]]]],[5,"__msa_adds_s_d",E,R[6],N,[[[R[5]]],[R[5]]]],[5,"__msa_adds_u_b",E,R[7],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_adds_u_h",E,R[7],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_adds_u_w",E,R[7],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_adds_u_d",E,R[7],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_addv_b",E,R[8],N,[[[R[1]]],[R[1]]]],[5,"__msa_addv_h",E,R[8],N,[[[R[2]]],[R[2]]]],[5,"__msa_addv_w",E,R[8],N,[[[R[4]]],[R[4]]]],[5,"__msa_addv_d",E,R[8],N,[[[R[5]]],[R[5]]]],[5,"__msa_addvi_b",E,R[9],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_addvi_h",E,R[9],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_addvi_w",E,R[9],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_addvi_d",E,R[9],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_and_v",E,"Vector Logical And",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_andi_b",E,"Immediate Logical And",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_asub_s_b",E,R[10],N,[[[R[1]]],[R[1]]]],[5,"__msa_asub_s_h",E,R[10],N,[[[R[2]]],[R[2]]]],[5,"__msa_asub_s_w",E,R[10],N,[[[R[4]]],[R[4]]]],[5,"__msa_asub_s_d",E,R[10],N,[[[R[5]]],[R[5]]]],[5,"__msa_asub_u_b",E,R[11],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_asub_u_h",E,R[11],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_asub_u_w",E,R[11],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_asub_u_d",E,R[11],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_ave_s_b",E,R[12],N,[[[R[1]]],[R[1]]]],[5,"__msa_ave_s_h",E,R[12],N,[[[R[2]]],[R[2]]]],[5,"__msa_ave_s_w",E,R[12],N,[[[R[4]]],[R[4]]]],[5,"__msa_ave_s_d",E,R[12],N,[[[R[5]]],[R[5]]]],[5,"__msa_ave_u_b",E,R[13],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_ave_u_h",E,R[13],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_ave_u_w",E,R[13],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_ave_u_d",E,R[13],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_aver_s_b",E,R[14],N,[[[R[1]]],[R[1]]]],[5,"__msa_aver_s_h",E,R[14],N,[[[R[2]]],[R[2]]]],[5,"__msa_aver_s_w",E,R[14],N,[[[R[4]]],[R[4]]]],[5,"__msa_aver_s_d",E,R[14],N,[[[R[5]]],[R[5]]]],[5,"__msa_aver_u_b",E,R[15],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_aver_u_h",E,R[15],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_aver_u_w",E,R[15],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_aver_u_d",E,R[15],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_bclr_b",E,R[16],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bclr_h",E,R[16],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_bclr_w",E,R[16],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_bclr_d",E,R[16],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_bclri_b",E,R[17],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bclri_h",E,R[17],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_bclri_w",E,R[17],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_bclri_d",E,R[17],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_binsl_b",E,R[18],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_binsl_h",E,R[18],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_binsl_w",E,R[18],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_binsl_d",E,R[18],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_binsli_b",E,R[19],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_binsli_h",E,R[19],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_binsli_w",E,R[19],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_binsli_d",E,R[19],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_binsr_b",E,R[20],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_binsr_h",E,R[20],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_binsr_w",E,R[20],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_binsr_d",E,R[20],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_binsri_b",E,R[21],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_binsri_h",E,R[21],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_binsri_w",E,R[21],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_binsri_d",E,R[21],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_bmnz_v",E,"Vector Bit Move If Not Zero",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bmnzi_b",E,"Immediate Bit Move If Not Zero",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bmz_v",E,"Vector Bit Move If Zero",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bmzi_b",E,"Immediate Bit Move If Zero",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bneg_b",E,R[22],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bneg_h",E,R[22],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_bneg_w",E,R[22],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_bneg_d",E,R[22],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_bnegi_b",E,R[23],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bnegi_h",E,R[23],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_bnegi_w",E,R[23],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_bnegi_d",E,R[23],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_bnz_b",E,R[24],N,[[["v16u8"]],["i32"]]],[5,"__msa_bnz_h",E,R[24],N,[[["v8u16"]],["i32"]]],[5,"__msa_bnz_w",E,R[24],N,[[["v4u32"]],["i32"]]],[5,"__msa_bnz_d",E,R[24],N,[[["v2u64"]],["i32"]]],[5,"__msa_bnz_v",E,"Immediate Branch If Not Zero (At Least One Element of Any…",N,[[["v16u8"]],["i32"]]],[5,"__msa_bsel_v",E,"Vector Bit Select",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bseli_b",E,"Immediate Bit Select",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bset_b",E,R[25],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_bset_h",E,R[25],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_bset_w",E,R[25],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_bset_d",E,R[25],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_bseti_b",E,R[26],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_bseti_h",E,R[26],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_bseti_w",E,R[26],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_bseti_d",E,R[26],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_bz_b",E,R[27],N,[[["v16u8"]],["i32"]]],[5,"__msa_bz_h",E,R[27],N,[[["v8u16"]],["i32"]]],[5,"__msa_bz_w",E,R[27],N,[[["v4u32"]],["i32"]]],[5,"__msa_bz_d",E,R[27],N,[[["v2u64"]],["i32"]]],[5,"__msa_bz_v",E,"Immediate Branch If Zero (All Elements of Any Format Are…",N,[[["v16u8"]],["i32"]]],[5,"__msa_ceq_b",E,R[28],N,[[[R[1]]],[R[1]]]],[5,"__msa_ceq_h",E,R[28],N,[[[R[2]]],[R[2]]]],[5,"__msa_ceq_w",E,R[28],N,[[[R[4]]],[R[4]]]],[5,"__msa_ceq_d",E,R[28],N,[[[R[5]]],[R[5]]]],[5,"__msa_ceqi_b",E,R[29],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_ceqi_h",E,R[29],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_ceqi_w",E,R[29],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_ceqi_d",E,R[29],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_cfcmsa",E,"GPR Copy from MSA Control Register",N,[[["i32"]],["i32"]]],[5,"__msa_cle_s_b",E,R[30],N,[[[R[1]]],[R[1]]]],[5,"__msa_cle_s_h",E,R[30],N,[[[R[2]]],[R[2]]]],[5,"__msa_cle_s_w",E,R[30],N,[[[R[4]]],[R[4]]]],[5,"__msa_cle_s_d",E,R[30],N,[[[R[5]]],[R[5]]]],[5,"__msa_cle_u_b",E,R[31],N,[[["v16u8"]],[R[1]]]],[5,"__msa_cle_u_h",E,R[31],N,[[["v8u16"]],[R[2]]]],[5,"__msa_cle_u_w",E,R[31],N,[[["v4u32"]],[R[4]]]],[5,"__msa_cle_u_d",E,R[31],N,[[["v2u64"]],[R[5]]]],[5,"__msa_clei_s_b",E,R[32],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_clei_s_h",E,R[32],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_clei_s_w",E,R[32],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_clei_s_d",E,R[32],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_clei_u_b",E,R[33],N,[[["v16u8"],["i32"]],[R[1]]]],[5,"__msa_clei_u_h",E,R[33],N,[[["i32"],["v8u16"]],[R[2]]]],[5,"__msa_clei_u_w",E,R[33],N,[[["v4u32"],["i32"]],[R[4]]]],[5,"__msa_clei_u_d",E,R[33],N,[[["v2u64"],["i32"]],[R[5]]]],[5,"__msa_clt_s_b",E,R[34],N,[[[R[1]]],[R[1]]]],[5,"__msa_clt_s_h",E,R[34],N,[[[R[2]]],[R[2]]]],[5,"__msa_clt_s_w",E,R[34],N,[[[R[4]]],[R[4]]]],[5,"__msa_clt_s_d",E,R[34],N,[[[R[5]]],[R[5]]]],[5,"__msa_clt_u_b",E,R[35],N,[[["v16u8"]],[R[1]]]],[5,"__msa_clt_u_h",E,R[35],N,[[["v8u16"]],[R[2]]]],[5,"__msa_clt_u_w",E,R[35],N,[[["v4u32"]],[R[4]]]],[5,"__msa_clt_u_d",E,R[35],N,[[["v2u64"]],[R[5]]]],[5,"__msa_clti_s_b",E,R[36],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_clti_s_h",E,R[36],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_clti_s_w",E,R[36],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_clti_s_d",E,R[36],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_clti_u_b",E,R[37],N,[[["v16u8"],["i32"]],[R[1]]]],[5,"__msa_clti_u_h",E,R[37],N,[[["i32"],["v8u16"]],[R[2]]]],[5,"__msa_clti_u_w",E,R[37],N,[[["v4u32"],["i32"]],[R[4]]]],[5,"__msa_clti_u_d",E,R[37],N,[[["v2u64"],["i32"]],[R[5]]]],[5,"__msa_copy_s_b",E,R[38],N,[[[R[1]],["i32"]],["i32"]]],[5,"__msa_copy_s_h",E,R[38],N,[[["i32"],[R[2]]],["i32"]]],[5,"__msa_copy_s_w",E,R[38],N,[[["i32"],[R[4]]],["i32"]]],[5,"__msa_copy_s_d",E,R[38],N,[[[R[5]],["i32"]],["i64"]]],[5,"__msa_copy_u_b",E,R[39],N,[[[R[1]],["i32"]],["u32"]]],[5,"__msa_copy_u_h",E,R[39],N,[[["i32"],[R[2]]],["u32"]]],[5,"__msa_copy_u_w",E,R[39],N,[[["i32"],[R[4]]],["u32"]]],[5,"__msa_copy_u_d",E,R[39],N,[[[R[5]],["i32"]],["u64"]]],[5,"__msa_ctcmsa",E,"GPR Copy to MSA Control Register",N,[[["i32"]]]],[5,"__msa_div_s_b",E,R[40],N,[[[R[1]]],[R[1]]]],[5,"__msa_div_s_h",E,R[40],N,[[[R[2]]],[R[2]]]],[5,"__msa_div_s_w",E,R[40],N,[[[R[4]]],[R[4]]]],[5,"__msa_div_s_d",E,R[40],N,[[[R[5]]],[R[5]]]],[5,"__msa_div_u_b",E,R[41],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_div_u_h",E,R[41],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_div_u_w",E,R[41],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_div_u_d",E,R[41],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_dotp_s_h",E,R[42],N,[[[R[1]]],[R[2]]]],[5,"__msa_dotp_s_w",E,R[42],N,[[[R[2]]],[R[4]]]],[5,"__msa_dotp_s_d",E,R[42],N,[[[R[4]]],[R[5]]]],[5,"__msa_dotp_u_h",E,R[43],N,[[["v16u8"]],["v8u16"]]],[5,"__msa_dotp_u_w",E,R[43],N,[[["v8u16"]],["v4u32"]]],[5,"__msa_dotp_u_d",E,R[43],N,[[["v4u32"]],["v2u64"]]],[5,"__msa_dpadd_s_h",E,R[44],N,[[[R[1]],[R[2]]],[R[2]]]],[5,"__msa_dpadd_s_w",E,R[44],N,[[[R[2]],[R[4]]],[R[4]]]],[5,"__msa_dpadd_s_d",E,R[44],N,[[[R[5]],[R[4]]],[R[5]]]],[5,"__msa_dpadd_u_h",E,R[45],N,[[["v16u8"],["v8u16"]],["v8u16"]]],[5,"__msa_dpadd_u_w",E,R[45],N,[[["v4u32"],["v8u16"]],["v4u32"]]],[5,"__msa_dpadd_u_d",E,R[45],N,[[["v2u64"],["v4u32"]],["v2u64"]]],[5,"__msa_dpsub_s_h",E,R[44],N,[[[R[1]],[R[2]]],[R[2]]]],[5,"__msa_dpsub_s_w",E,R[44],N,[[[R[2]],[R[4]]],[R[4]]]],[5,"__msa_dpsub_s_d",E,R[44],N,[[[R[5]],[R[4]]],[R[5]]]],[5,"__msa_dpsub_u_h",E,R[45],N,[[["v16u8"],[R[2]]],[R[2]]]],[5,"__msa_dpsub_u_w",E,R[45],N,[[["v8u16"],[R[4]]],[R[4]]]],[5,"__msa_dpsub_u_d",E,R[45],N,[[[R[5]],["v4u32"]],[R[5]]]],[5,"__msa_fadd_w",E,R[46],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fadd_d",E,R[46],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fcaf_w",E,R[47],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcaf_d",E,R[47],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fceq_w",E,R[48],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fceq_d",E,R[48],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fclass_w",E,R[49],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fclass_d",E,R[49],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcle_w",E,R[50],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcle_d",E,R[50],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fclt_w",E,R[51],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fclt_d",E,R[51],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcne_w",E,R[52],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcne_d",E,R[52],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcor_w",E,R[53],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcor_d",E,R[53],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcueq_w",E,R[54],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcueq_d",E,R[54],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcule_w",E,R[55],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcule_d",E,R[55],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcult_w",E,R[56],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcult_d",E,R[56],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcun_w",E,R[57],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcun_d",E,R[57],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fcune_w",E,R[58],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fcune_d",E,R[58],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fdiv_w",E,R[59],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fdiv_d",E,R[59],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fexdo_w",E,R[60],N,[[["v2f64"]],["v4f32"]]],[5,"__msa_fexp2_w",E,R[60],N,[[[R[4]],["v4f32"]],["v4f32"]]],[5,"__msa_fexp2_d",E,R[60],N,[[["v2f64"],[R[5]]],["v2f64"]]],[5,"__msa_fexupl_d",E,R[61],N,[[["v4f32"]],["v2f64"]]],[5,"__msa_fexupr_d",E,R[61],N,[[["v4f32"]],["v2f64"]]],[5,"__msa_ffint_s_w",E,R[62],N,[[[R[4]]],["v4f32"]]],[5,"__msa_ffint_s_d",E,R[62],N,[[[R[5]]],["v2f64"]]],[5,"__msa_ffint_u_w",E,R[63],N,[[["v4u32"]],["v4f32"]]],[5,"__msa_ffint_u_d",E,R[63],N,[[["v2u64"]],["v2f64"]]],[5,"__msa_ffql_w",E,R[64],N,[[[R[2]]],["v4f32"]]],[5,"__msa_ffql_d",E,R[64],N,[[[R[4]]],["v2f64"]]],[5,"__msa_ffqr_w",E,R[64],N,[[[R[2]]],["v4f32"]]],[5,"__msa_ffqr_d",E,R[64],N,[[[R[4]]],["v2f64"]]],[5,"__msa_fill_b",E,R[65],N,[[["i32"]],[R[1]]]],[5,"__msa_fill_h",E,R[65],N,[[["i32"]],[R[2]]]],[5,"__msa_fill_w",E,R[65],N,[[["i32"]],[R[4]]]],[5,"__msa_fill_d",E,R[65],N,[[["i64"]],[R[5]]]],[5,"__msa_flog2_w",E,R[66],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_flog2_d",E,R[66],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmadd_w",E,R[67],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmadd_d",E,R[67],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmax_w",E,R[68],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmax_d",E,R[68],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmax_a_w",E,R[69],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmax_a_d",E,R[69],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmin_w",E,R[70],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmin_d",E,R[70],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmin_a_w",E,R[71],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmin_a_d",E,R[71],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmsub_w",E,R[72],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmsub_d",E,R[72],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fmul_w",E,R[73],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fmul_d",E,R[73],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_frint_w",E,R[74],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_frint_d",E,R[74],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_frcp_w",E,R[75],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_frcp_d",E,R[75],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_frsqrt_w",E,R[76],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_frsqrt_d",E,R[76],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fsaf_w",E,R[77],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsaf_d",E,R[77],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fseq_w",E,R[78],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fseq_d",E,R[78],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsle_w",E,R[79],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsle_d",E,R[79],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fslt_w",E,R[80],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fslt_d",E,R[80],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsne_w",E,R[81],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsne_d",E,R[81],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsor_w",E,R[82],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsor_d",E,R[82],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsqrt_w",E,R[83],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fsqrt_d",E,R[83],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fsub_w",E,R[84],N,[[["v4f32"]],["v4f32"]]],[5,"__msa_fsub_d",E,R[84],N,[[["v2f64"]],["v2f64"]]],[5,"__msa_fsueq_w",E,R[82],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsueq_d",E,R[82],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsule_w",E,R[85],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsule_d",E,R[85],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsult_w",E,R[85],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsult_d",E,R[85],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsun_w",E,R[86],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsun_d",E,R[86],N,[[["v2f64"]],[R[5]]]],[5,"__msa_fsune_w",E,R[87],N,[[["v4f32"]],[R[4]]]],[5,"__msa_fsune_d",E,R[87],N,[[["v2f64"]],[R[5]]]],[5,"__msa_ftint_s_w",E,R[88],N,[[["v4f32"]],[R[4]]]],[5,"__msa_ftint_s_d",E,R[88],N,[[["v2f64"]],[R[5]]]],[5,"__msa_ftint_u_w",E,R[89],N,[[["v4f32"]],["v4u32"]]],[5,"__msa_ftint_u_d",E,R[89],N,[[["v2f64"]],["v2u64"]]],[5,"__msa_ftq_h",E,R[90],N,[[["v4f32"]],[R[2]]]],[5,"__msa_ftq_w",E,R[90],N,[[["v2f64"]],[R[4]]]],[5,"__msa_ftrunc_s_w",E,R[91],N,[[["v4f32"]],[R[4]]]],[5,"__msa_ftrunc_s_d",E,R[91],N,[[["v2f64"]],[R[5]]]],[5,"__msa_ftrunc_u_w",E,R[92],N,[[["v4f32"]],["v4u32"]]],[5,"__msa_ftrunc_u_d",E,R[92],N,[[["v2f64"]],["v2u64"]]],[5,"__msa_hadd_s_h",E,R[93],N,[[[R[1]]],[R[2]]]],[5,"__msa_hadd_s_w",E,R[93],N,[[[R[2]]],[R[4]]]],[5,"__msa_hadd_s_d",E,R[93],N,[[[R[4]]],[R[5]]]],[5,"__msa_hadd_u_h",E,R[94],N,[[["v16u8"]],["v8u16"]]],[5,"__msa_hadd_u_w",E,R[94],N,[[["v8u16"]],["v4u32"]]],[5,"__msa_hadd_u_d",E,R[94],N,[[["v4u32"]],["v2u64"]]],[5,"__msa_hsub_s_h",E,R[95],N,[[[R[1]]],[R[2]]]],[5,"__msa_hsub_s_w",E,R[95],N,[[[R[2]]],[R[4]]]],[5,"__msa_hsub_s_d",E,R[95],N,[[[R[4]]],[R[5]]]],[5,"__msa_hsub_u_h",E,R[96],N,[[["v16u8"]],[R[2]]]],[5,"__msa_hsub_u_w",E,R[96],N,[[["v8u16"]],[R[4]]]],[5,"__msa_hsub_u_d",E,R[96],N,[[["v4u32"]],[R[5]]]],[5,"__msa_ilvev_b",E,R[97],N,[[[R[1]]],[R[1]]]],[5,"__msa_ilvev_h",E,R[97],N,[[[R[2]]],[R[2]]]],[5,"__msa_ilvev_w",E,R[97],N,[[[R[4]]],[R[4]]]],[5,"__msa_ilvev_d",E,R[97],N,[[[R[5]]],[R[5]]]],[5,"__msa_ilvl_b",E,R[98],N,[[[R[1]]],[R[1]]]],[5,"__msa_ilvl_h",E,R[98],N,[[[R[2]]],[R[2]]]],[5,"__msa_ilvl_w",E,R[98],N,[[[R[4]]],[R[4]]]],[5,"__msa_ilvl_d",E,R[98],N,[[[R[5]]],[R[5]]]],[5,"__msa_ilvod_b",E,R[99],N,[[[R[1]]],[R[1]]]],[5,"__msa_ilvod_h",E,R[99],N,[[[R[2]]],[R[2]]]],[5,"__msa_ilvod_w",E,R[99],N,[[[R[4]]],[R[4]]]],[5,"__msa_ilvod_d",E,R[99],N,[[[R[5]]],[R[5]]]],[5,"__msa_ilvr_b",E,R[100],N,[[[R[1]]],[R[1]]]],[5,"__msa_ilvr_h",E,R[100],N,[[[R[2]]],[R[2]]]],[5,"__msa_ilvr_w",E,R[100],N,[[[R[4]]],[R[4]]]],[5,"__msa_ilvr_d",E,R[100],N,[[[R[5]]],[R[5]]]],[5,"__msa_insert_b",E,R[101],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_insert_h",E,R[101],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_insert_w",E,R[101],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_insert_d",E,R[101],N,[[["i64"],[R[5]],["i32"]],[R[5]]]],[5,"__msa_insve_b",E,R[102],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_insve_h",E,R[102],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_insve_w",E,R[102],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_insve_d",E,R[102],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_ld_b",E,R[103],N,[[["i32"]],[R[1]]]],[5,"__msa_ld_h",E,R[103],N,[[["i32"]],[R[2]]]],[5,"__msa_ld_w",E,R[103],N,[[["i32"]],[R[4]]]],[5,"__msa_ld_d",E,R[103],N,[[["i32"]],[R[5]]]],[5,"__msa_ldi_b",E,R[104],N,[[["i32"]],[R[1]]]],[5,"__msa_ldi_h",E,R[104],N,[[["i32"]],[R[2]]]],[5,"__msa_ldi_w",E,R[104],N,[[["i32"]],[R[4]]]],[5,"__msa_ldi_d",E,R[104],N,[[["i32"]],[R[5]]]],[5,"__msa_madd_q_h",E,R[105],N,[[[R[2]]],[R[2]]]],[5,"__msa_madd_q_w",E,R[105],N,[[[R[4]]],[R[4]]]],[5,"__msa_maddr_q_h",E,R[106],N,[[[R[2]]],[R[2]]]],[5,"__msa_maddr_q_w",E,R[106],N,[[[R[4]]],[R[4]]]],[5,"__msa_maddv_b",E,R[107],N,[[[R[1]]],[R[1]]]],[5,"__msa_maddv_h",E,R[107],N,[[[R[2]]],[R[2]]]],[5,"__msa_maddv_w",E,R[107],N,[[[R[4]]],[R[4]]]],[5,"__msa_maddv_d",E,R[107],N,[[[R[5]]],[R[5]]]],[5,"__msa_max_a_b",E,R[108],N,[[[R[1]]],[R[1]]]],[5,"__msa_max_a_h",E,R[108],N,[[[R[2]]],[R[2]]]],[5,"__msa_max_a_w",E,R[108],N,[[[R[4]]],[R[4]]]],[5,"__msa_max_a_d",E,R[108],N,[[[R[5]]],[R[5]]]],[5,"__msa_max_s_b",E,R[109],N,[[[R[1]]],[R[1]]]],[5,"__msa_max_s_h",E,R[109],N,[[[R[2]]],[R[2]]]],[5,"__msa_max_s_w",E,R[109],N,[[[R[4]]],[R[4]]]],[5,"__msa_max_s_d",E,R[109],N,[[[R[5]]],[R[5]]]],[5,"__msa_max_u_b",E,R[110],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_max_u_h",E,R[110],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_max_u_w",E,R[110],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_max_u_d",E,R[110],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_maxi_s_b",E,R[111],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_maxi_s_h",E,R[111],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_maxi_s_w",E,R[111],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_maxi_s_d",E,R[111],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_maxi_u_b",E,R[112],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_maxi_u_h",E,R[112],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_maxi_u_w",E,R[112],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_maxi_u_d",E,R[112],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_min_a_b",E,R[113],N,[[[R[1]]],[R[1]]]],[5,"__msa_min_a_h",E,R[113],N,[[[R[2]]],[R[2]]]],[5,"__msa_min_a_w",E,R[113],N,[[[R[4]]],[R[4]]]],[5,"__msa_min_a_d",E,R[113],N,[[[R[5]]],[R[5]]]],[5,"__msa_min_s_b",E,R[114],N,[[[R[1]]],[R[1]]]],[5,"__msa_min_s_h",E,R[114],N,[[[R[2]]],[R[2]]]],[5,"__msa_min_s_w",E,R[114],N,[[[R[4]]],[R[4]]]],[5,"__msa_min_s_d",E,R[114],N,[[[R[5]]],[R[5]]]],[5,"__msa_mini_s_b",E,R[115],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_mini_s_h",E,R[115],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_mini_s_w",E,R[115],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_mini_s_d",E,R[115],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_min_u_b",E,R[116],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_min_u_h",E,R[116],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_min_u_w",E,R[116],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_min_u_d",E,R[116],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_mini_u_b",E,R[117],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_mini_u_h",E,R[117],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_mini_u_w",E,R[117],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_mini_u_d",E,R[117],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_mod_s_b",E,R[118],N,[[[R[1]]],[R[1]]]],[5,"__msa_mod_s_h",E,R[118],N,[[[R[2]]],[R[2]]]],[5,"__msa_mod_s_w",E,R[118],N,[[[R[4]]],[R[4]]]],[5,"__msa_mod_s_d",E,R[118],N,[[[R[5]]],[R[5]]]],[5,"__msa_mod_u_b",E,R[119],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_mod_u_h",E,R[119],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_mod_u_w",E,R[119],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_mod_u_d",E,R[119],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_move_v",E,"Vector Move",N,[[[R[1]]],[R[1]]]],[5,"__msa_msub_q_h",E,R[120],N,[[[R[2]]],[R[2]]]],[5,"__msa_msub_q_w",E,R[120],N,[[[R[4]]],[R[4]]]],[5,"__msa_msubr_q_h",E,R[121],N,[[[R[2]]],[R[2]]]],[5,"__msa_msubr_q_w",E,R[121],N,[[[R[4]]],[R[4]]]],[5,"__msa_msubv_b",E,R[122],N,[[[R[1]]],[R[1]]]],[5,"__msa_msubv_h",E,R[122],N,[[[R[2]]],[R[2]]]],[5,"__msa_msubv_w",E,R[122],N,[[[R[4]]],[R[4]]]],[5,"__msa_msubv_d",E,R[122],N,[[[R[5]]],[R[5]]]],[5,"__msa_mul_q_h",E,R[123],N,[[[R[2]]],[R[2]]]],[5,"__msa_mul_q_w",E,R[123],N,[[[R[4]]],[R[4]]]],[5,"__msa_mulr_q_h",E,R[124],N,[[[R[2]]],[R[2]]]],[5,"__msa_mulr_q_w",E,R[124],N,[[[R[4]]],[R[4]]]],[5,"__msa_mulv_b",E,R[125],N,[[[R[1]]],[R[1]]]],[5,"__msa_mulv_h",E,R[125],N,[[[R[2]]],[R[2]]]],[5,"__msa_mulv_w",E,R[125],N,[[[R[4]]],[R[4]]]],[5,"__msa_mulv_d",E,R[125],N,[[[R[5]]],[R[5]]]],[5,"__msa_nloc_b",E,R[126],N,[[[R[1]]],[R[1]]]],[5,"__msa_nloc_h",E,R[126],N,[[[R[2]]],[R[2]]]],[5,"__msa_nloc_w",E,R[126],N,[[[R[4]]],[R[4]]]],[5,"__msa_nloc_d",E,R[126],N,[[[R[5]]],[R[5]]]],[5,"__msa_nlzc_b",E,R[127],N,[[[R[1]]],[R[1]]]],[5,"__msa_nlzc_h",E,R[127],N,[[[R[2]]],[R[2]]]],[5,"__msa_nlzc_w",E,R[127],N,[[[R[4]]],[R[4]]]],[5,"__msa_nlzc_d",E,R[127],N,[[[R[5]]],[R[5]]]],[5,"__msa_nor_v",E,"Vector Logical Negated Or",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_nori_b",E,"Immediate Logical Negated Or",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_or_v",E,"Vector Logical Or",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_ori_b",E,"Immediate Logical Or",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_pckev_b",E,R[128],N,[[[R[1]]],[R[1]]]],[5,"__msa_pckev_h",E,R[128],N,[[[R[2]]],[R[2]]]],[5,"__msa_pckev_w",E,R[128],N,[[[R[4]]],[R[4]]]],[5,"__msa_pckev_d",E,R[128],N,[[[R[5]]],[R[5]]]],[5,"__msa_pckod_b",E,R[129],N,[[[R[1]]],[R[1]]]],[5,"__msa_pckod_h",E,R[129],N,[[[R[2]]],[R[2]]]],[5,"__msa_pckod_w",E,R[129],N,[[[R[4]]],[R[4]]]],[5,"__msa_pckod_d",E,R[129],N,[[[R[5]]],[R[5]]]],[5,"__msa_pcnt_b",E,R[130],N,[[[R[1]]],[R[1]]]],[5,"__msa_pcnt_h",E,R[130],N,[[[R[2]]],[R[2]]]],[5,"__msa_pcnt_w",E,R[130],N,[[[R[4]]],[R[4]]]],[5,"__msa_pcnt_d",E,R[130],N,[[[R[5]]],[R[5]]]],[5,"__msa_sat_s_b",E,R[131],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_sat_s_h",E,R[131],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_sat_s_w",E,R[131],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_sat_s_d",E,R[131],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_sat_u_b",E,R[132],N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"__msa_sat_u_h",E,R[132],N,[[["i32"],["v8u16"]],["v8u16"]]],[5,"__msa_sat_u_w",E,R[132],N,[[["v4u32"],["i32"]],["v4u32"]]],[5,"__msa_sat_u_d",E,R[132],N,[[["v2u64"],["i32"]],["v2u64"]]],[5,"__msa_shf_b",E,R[133],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_shf_h",E,R[133],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_shf_w",E,R[133],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_sld_b",E,R[134],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_sld_h",E,R[134],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_sld_w",E,R[134],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_sld_d",E,R[134],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_sldi_b",E,R[135],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_sldi_h",E,R[135],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_sldi_w",E,R[135],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_sldi_d",E,R[135],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_sll_b",E,R[136],N,[[[R[1]]],[R[1]]]],[5,"__msa_sll_h",E,R[136],N,[[[R[2]]],[R[2]]]],[5,"__msa_sll_w",E,R[136],N,[[[R[4]]],[R[4]]]],[5,"__msa_sll_d",E,R[136],N,[[[R[5]]],[R[5]]]],[5,"__msa_slli_b",E,R[137],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_slli_h",E,R[137],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_slli_w",E,R[137],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_slli_d",E,R[137],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_splat_b",E,R[138],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_splat_h",E,R[138],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_splat_w",E,R[138],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_splat_d",E,R[138],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_splati_b",E,R[139],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_splati_h",E,R[139],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_splati_w",E,R[139],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_splati_d",E,R[139],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_sra_b",E,R[140],N,[[[R[1]]],[R[1]]]],[5,"__msa_sra_h",E,R[140],N,[[[R[2]]],[R[2]]]],[5,"__msa_sra_w",E,R[140],N,[[[R[4]]],[R[4]]]],[5,"__msa_sra_d",E,R[140],N,[[[R[5]]],[R[5]]]],[5,"__msa_srai_b",E,R[141],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_srai_h",E,R[141],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_srai_w",E,R[141],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_srai_d",E,R[141],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_srar_b",E,R[142],N,[[[R[1]]],[R[1]]]],[5,"__msa_srar_h",E,R[142],N,[[[R[2]]],[R[2]]]],[5,"__msa_srar_w",E,R[142],N,[[[R[4]]],[R[4]]]],[5,"__msa_srar_d",E,R[142],N,[[[R[5]]],[R[5]]]],[5,"__msa_srari_b",E,R[143],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_srari_h",E,R[143],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_srari_w",E,R[143],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_srari_d",E,R[143],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_srl_b",E,R[144],N,[[[R[1]]],[R[1]]]],[5,"__msa_srl_h",E,R[144],N,[[[R[2]]],[R[2]]]],[5,"__msa_srl_w",E,R[144],N,[[[R[4]]],[R[4]]]],[5,"__msa_srl_d",E,R[144],N,[[[R[5]]],[R[5]]]],[5,"__msa_srli_b",E,R[145],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_srli_h",E,R[145],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_srli_w",E,R[145],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_srli_d",E,R[145],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_srlr_b",E,R[146],N,[[[R[1]]],[R[1]]]],[5,"__msa_srlr_h",E,R[146],N,[[[R[2]]],[R[2]]]],[5,"__msa_srlr_w",E,R[146],N,[[[R[4]]],[R[4]]]],[5,"__msa_srlr_d",E,R[146],N,[[[R[5]]],[R[5]]]],[5,"__msa_srlri_b",E,R[147],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_srlri_h",E,R[147],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_srlri_w",E,R[147],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_srlri_d",E,R[147],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_st_b",E,R[148],N,[[[R[1]],["i32"]]]],[5,"__msa_st_h",E,R[148],N,[[["i32"],[R[2]]]]],[5,"__msa_st_w",E,R[148],N,[[["i32"],[R[4]]]]],[5,"__msa_st_d",E,R[148],N,[[[R[5]],["i32"]]]],[5,"__msa_subs_s_b",E,R[149],N,[[[R[1]]],[R[1]]]],[5,"__msa_subs_s_h",E,R[149],N,[[[R[2]]],[R[2]]]],[5,"__msa_subs_s_w",E,R[149],N,[[[R[4]]],[R[4]]]],[5,"__msa_subs_s_d",E,R[149],N,[[[R[5]]],[R[5]]]],[5,"__msa_subs_u_b",E,R[150],N,[[["v16u8"]],["v16u8"]]],[5,"__msa_subs_u_h",E,R[150],N,[[["v8u16"]],["v8u16"]]],[5,"__msa_subs_u_w",E,R[150],N,[[["v4u32"]],["v4u32"]]],[5,"__msa_subs_u_d",E,R[150],N,[[["v2u64"]],["v2u64"]]],[5,"__msa_subsus_u_b",E,R[151],N,[[["v16u8"],[R[1]]],["v16u8"]]],[5,"__msa_subsus_u_h",E,R[151],N,[[[R[2]],["v8u16"]],["v8u16"]]],[5,"__msa_subsus_u_w",E,R[151],N,[[["v4u32"],[R[4]]],["v4u32"]]],[5,"__msa_subsus_u_d",E,R[151],N,[[["v2u64"],[R[5]]],["v2u64"]]],[5,"__msa_subsuu_s_b",E,R[152],N,[[["v16u8"]],[R[1]]]],[5,"__msa_subsuu_s_h",E,R[152],N,[[["v8u16"]],[R[2]]]],[5,"__msa_subsuu_s_w",E,R[152],N,[[["v4u32"]],[R[4]]]],[5,"__msa_subsuu_s_d",E,R[152],N,[[["v2u64"]],[R[5]]]],[5,"__msa_subv_b",E,R[153],N,[[[R[1]]],[R[1]]]],[5,"__msa_subv_h",E,R[153],N,[[[R[2]]],[R[2]]]],[5,"__msa_subv_w",E,R[153],N,[[[R[4]]],[R[4]]]],[5,"__msa_subv_d",E,R[153],N,[[[R[5]]],[R[5]]]],[5,"__msa_subvi_b",E,R[154],N,[[[R[1]],["i32"]],[R[1]]]],[5,"__msa_subvi_h",E,R[154],N,[[["i32"],[R[2]]],[R[2]]]],[5,"__msa_subvi_w",E,R[154],N,[[["i32"],[R[4]]],[R[4]]]],[5,"__msa_subvi_d",E,R[154],N,[[[R[5]],["i32"]],[R[5]]]],[5,"__msa_vshf_b",E,R[155],N,[[[R[1]]],[R[1]]]],[5,"__msa_vshf_h",E,R[155],N,[[[R[2]]],[R[2]]]],[5,"__msa_vshf_w",E,R[155],N,[[[R[4]]],[R[4]]]],[5,"__msa_vshf_d",E,R[155],N,[[[R[5]]],[R[5]]]],[5,"__msa_xor_v",E,"Vector Logical Exclusive Or",N,[[["v16u8"]],["v16u8"]]],[5,"__msa_xori_b",E,"Immediate Logical Exclusive Or",N,[[["v16u8"],["i32"]],["v16u8"]]],[5,"break_",E,"Generates the trap instruction `BREAK`",N,[[]]],[11,R[157],E,E,0,[[[U]],["result"]]],[11,"into",E,E,0,[[],[U]]],[11,"from",E,E,0,[[[T]],[T]]],[11,R[158],E,E,0,[[],["result"]]],[11,"borrow",E,E,0,[[["self"]],[T]]],[11,R[156],E,E,0,[[["self"]],[T]]],[11,R[159],E,E,0,[[["self"]],["typeid"]]],[11,R[157],E,E,1,[[[U]],["result"]]],[11,"into",E,E,1,[[],[U]]],[11,"from",E,E,1,[[[T]],[T]]],[11,R[158],E,E,1,[[],["result"]]],[11,"borrow",E,E,1,[[["self"]],[T]]],[11,R[156],E,E,1,[[["self"]],[T]]],[11,R[159],E,E,1,[[["self"]],["typeid"]]],[11,R[157],E,E,2,[[[U]],["result"]]],[11,"into",E,E,2,[[],[U]]],[11,"from",E,E,2,[[[T]],[T]]],[11,R[158],E,E,2,[[],["result"]]],[11,"borrow",E,E,2,[[["self"]],[T]]],[11,R[156],E,E,2,[[["self"]],[T]]],[11,R[159],E,E,2,[[["self"]],["typeid"]]],[11,R[157],E,E,3,[[[U]],["result"]]],[11,"into",E,E,3,[[],[U]]],[11,"from",E,E,3,[[[T]],[T]]],[11,R[158],E,E,3,[[],["result"]]],[11,"borrow",E,E,3,[[["self"]],[T]]],[11,R[156],E,E,3,[[["self"]],[T]]],[11,R[159],E,E,3,[[["self"]],["typeid"]]],[11,R[157],E,E,4,[[[U]],["result"]]],[11,"into",E,E,4,[[],[U]]],[11,"from",E,E,4,[[[T]],[T]]],[11,R[158],E,E,4,[[],["result"]]],[11,"borrow",E,E,4,[[["self"]],[T]]],[11,R[156],E,E,4,[[["self"]],[T]]],[11,R[159],E,E,4,[[["self"]],["typeid"]]],[11,R[157],E,E,5,[[[U]],["result"]]],[11,"into",E,E,5,[[],[U]]],[11,"from",E,E,5,[[[T]],[T]]],[11,R[158],E,E,5,[[],["result"]]],[11,"borrow",E,E,5,[[["self"]],[T]]],[11,R[156],E,E,5,[[["self"]],[T]]],[11,R[159],E,E,5,[[["self"]],["typeid"]]],[11,R[157],E,E,6,[[[U]],["result"]]],[11,"into",E,E,6,[[],[U]]],[11,"from",E,E,6,[[[T]],[T]]],[11,R[158],E,E,6,[[],["result"]]],[11,"borrow",E,E,6,[[["self"]],[T]]],[11,R[156],E,E,6,[[["self"]],[T]]],[11,R[159],E,E,6,[[["self"]],["typeid"]]],[11,R[157],E,E,7,[[[U]],["result"]]],[11,"into",E,E,7,[[],[U]]],[11,"from",E,E,7,[[[T]],[T]]],[11,R[158],E,E,7,[[],["result"]]],[11,"borrow",E,E,7,[[["self"]],[T]]],[11,R[156],E,E,7,[[["self"]],[T]]],[11,R[159],E,E,7,[[["self"]],["typeid"]]],[11,R[157],E,E,8,[[[U]],["result"]]],[11,"into",E,E,8,[[],[U]]],[11,"from",E,E,8,[[[T]],[T]]],[11,R[158],E,E,8,[[],["result"]]],[11,"borrow",E,E,8,[[["self"]],[T]]],[11,R[156],E,E,8,[[["self"]],[T]]],[11,R[159],E,E,8,[[["self"]],["typeid"]]],[11,R[157],E,E,9,[[[U]],["result"]]],[11,"into",E,E,9,[[],[U]]],[11,"from",E,E,9,[[[T]],[T]]],[11,R[158],E,E,9,[[],["result"]]],[11,"borrow",E,E,9,[[["self"]],[T]]],[11,R[156],E,E,9,[[["self"]],[T]]],[11,R[159],E,E,9,[[["self"]],["typeid"]]],[11,"fmt",E,E,0,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,1,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,2,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,3,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,4,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,5,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,6,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,7,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,8,[[["self"],[R[160]]],["result"]]],[11,"fmt",E,E,9,[[["self"],[R[160]]],["result"]]],[11,"clone",E,E,0,[[["self"]],[R[1]]]],[11,"clone",E,E,1,[[["self"]],[R[2]]]],[11,"clone",E,E,2,[[["self"]],[R[4]]]],[11,"clone",E,E,3,[[["self"]],[R[5]]]],[11,"clone",E,E,4,[[["self"]],["v16u8"]]],[11,"clone",E,E,5,[[["self"]],["v8u16"]]],[11,"clone",E,E,6,[[["self"]],["v4u32"]]],[11,"clone",E,E,7,[[["self"]],["v2u64"]]],[11,"clone",E,E,8,[[["self"]],["v4f32"]]],[11,"clone",E,E,9,[[["self"]],["v2f64"]]]],"p":[[3,R[1]],[3,R[2]],[3,R[4]],[3,R[5]],[3,"v16u8"],[3,"v8u16"],[3,"v4u32"],[3,"v2u64"],[3,"v4f32"],[3,"v2f64"]]};
searchIndex["std_detect"]={"doc":"Run-time feature detection for the Rust standard library.","i":[[14,"is_x86_feature_detected","std_detect","Prevents compilation if `is_x86_feature_detected` is used…",N,N],[14,"is_arm_feature_detected",E,"Prevents compilation if `is_arm_feature_detected` is used…",N,N],[14,"is_aarch64_feature_detected",E,"Prevents compilation if `is_aarch64_feature_detected` is…",N,N],[14,"is_powerpc_feature_detected",E,"Prevents compilation if `is_powerpc_feature_detected` is…",N,N],[14,"is_powerpc64_feature_detected",E,"Prevents compilation if `is_powerpc64_feature_detected` is…",N,N],[14,"is_mips_feature_detected",E,"Prevents compilation if `is_mips_feature_detected` is used…",N,N],[14,"is_mips64_feature_detected",E,"Checks if `mips64` feature is enabled.",N,N]],"p":[]};
initSearch(searchIndex);addSearchOptions(searchIndex);