

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s'
================================================================
* Date:           Tue Jun 13 19:53:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.831 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      257|      257|         3|          1|          1|   256|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     719|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|     256|     128|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     439|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     695|     955|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s_void_pdnG  |        0|  64|  32|    0|    16|   16|     1|          256|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s_void_pdnG  |        0|  64|  32|    0|    16|   16|     1|          256|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s_void_pdnG  |        0|  64|  32|    0|    16|   16|     1|          256|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_U    |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s_void_pdnG  |        0|  64|  32|    0|    16|   16|     1|          256|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 256| 128|    0|    64|   64|     4|         1024|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_140_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln76_fu_176_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_230_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_611_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_202_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_427_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_423_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_222                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_224                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_248                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op120_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_134_p2              |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln1697_10_fu_624_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_11_fu_473_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_12_fu_493_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_13_fu_640_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_14_fu_513_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_15_fu_533_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_16_fu_656_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_17_fu_553_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_18_fu_573_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_19_fu_672_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_9_fu_453_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1697_fu_433_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln55_1_fu_417_p2             |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln55_2_fu_164_p2             |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln55_3_fu_170_p2             |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln55_fu_150_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln76_fu_182_p2               |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln80_fu_236_p2               |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln86_fu_597_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |res_pack_data_1_fu_650_p3         |    select|   0|  0|  16|           1|          16|
    |res_pack_data_2_fu_666_p3         |    select|   0|  0|  16|           1|          16|
    |res_pack_data_3_fu_682_p3         |    select|   0|  0|  16|           1|          16|
    |res_pack_data_fu_634_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_11_fu_485_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_12_fu_505_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_14_fu_525_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_15_fu_545_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_17_fu_565_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_18_fu_585_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_9_fu_465_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_445_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_603_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_194_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_10_fu_628_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_11_fu_479_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_12_fu_499_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_13_fu_644_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_14_fu_519_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_15_fu_539_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_16_fu_660_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_17_fu_559_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_18_fu_579_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_19_fu_676_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_9_fu_459_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1697_fu_439_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 719|         598|         515|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_119_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_115  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    9|         18|
    |indvar_flatten_fu_98                     |   9|          2|    9|         18|
    |layer10_out_blk_n                        |   9|          2|    1|          2|
    |layer11_out_blk_n                        |   9|          2|    1|          2|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  183|        366|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_1_reg_734                                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                              |   1|   0|    1|          0|
    |ap_done_reg                                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_115                                                |  32|   0|   32|          0|
    |icmp_ln109_reg_708                                                                     |   1|   0|    1|          0|
    |icmp_ln55_2_reg_716                                                                    |   1|   0|    1|          0|
    |icmp_ln55_3_reg_721                                                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_712                                                                      |   1|   0|    1|          0|
    |icmp_ln55_reg_712_pp0_iter1_reg                                                        |   1|   0|    1|          0|
    |icmp_ln76_reg_726                                                                      |   1|   0|    1|          0|
    |icmp_ln80_reg_730                                                                      |   1|   0|    1|          0|
    |indvar_flatten_fu_98                                                                   |   9|   0|    9|          0|
    |pX_3                                                                                   |  32|   0|   32|          0|
    |pY_3                                                                                   |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195  |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196  |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197  |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198  |  16|   0|   16|          0|
    |sX_3                                                                                   |  32|   0|   32|          0|
    |sY_3                                                                                   |  32|   0|   32|          0|
    |select_ln65_11_reg_750                                                                 |  16|   0|   16|          0|
    |select_ln65_12_reg_756                                                                 |  16|   0|   16|          0|
    |select_ln65_14_reg_762                                                                 |  16|   0|   16|          0|
    |select_ln65_15_reg_768                                                                 |  16|   0|   16|          0|
    |select_ln65_17_reg_774                                                                 |  16|   0|   16|          0|
    |select_ln65_18_reg_780                                                                 |  16|   0|   16|          0|
    |select_ln65_9_reg_744                                                                  |  16|   0|   16|          0|
    |select_ln65_reg_738                                                                    |  16|   0|   16|          0|
    |start_once_reg                                                                         |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel              |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1            |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2            |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3            |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 439|   0|  439|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11>|  return value|
|layer10_out_dout            |   in|   64|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_empty_n         |   in|    1|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_read            |  out|    1|     ap_fifo|                                                               layer10_out|       pointer|
|layer11_out_din             |  out|   64|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    7|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    7|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_full_n          |   in|    1|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_write           |  out|    1|     ap_fifo|                                                               layer11_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

