{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@665:675@HdlStmAssign", "\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@668:678", "\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (0),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mdrp_cm_0 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@664:674", "  // channel broadcast\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@666:676", "  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (0),\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@667:677", "  assign up_clk = s_axi_aclk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (0),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@662:672", "  wire            up_rack;\n\n  // channel broadcast\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n"]], "Diff Content": {"Delete": [[670, "  assign up_cm_enb_0 = up_cm_enb;\n"]], "Add": []}}