-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31]
--operation mode is normal

D1_SHIFTOUT[31]_lut_out = A1L16 & (A1L17 & D1_R_IN[15] # !A1L17 & (D1_SHIFTOUT[30])) # !A1L16 & (D1_SHIFTOUT[30]);
D1_SHIFTOUT[31] = DFFEAS(D1_SHIFTOUT[31]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--D1_COUNT[2] is PCM3006:inst6|COUNT[2]
--operation mode is normal

D1_COUNT[2]_lut_out = D1L5;
D1_COUNT[2] = DFFEAS(D1_COUNT[2]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT
--operation mode is normal

D1_LRCOUT_INT_lut_out = D1L9;
D1_LRCOUT_INT = DFFEAS(D1_LRCOUT_INT_lut_out, 12_288MHz, VCC, , , , , , );


--D1_R_IN[15] is PCM3006:inst6|R_IN[15]
--operation mode is normal

D1_R_IN[15]_lut_out = C1_sin[15];
D1_R_IN[15] = DFFEAS(D1_R_IN[15]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30]
--operation mode is normal

D1_SHIFTOUT[30]_lut_out = A1L16 & (A1L17 & D1_R_IN[14] # !A1L17 & (D1_SHIFTOUT[29])) # !A1L16 & (D1_SHIFTOUT[29]);
D1_SHIFTOUT[30] = DFFEAS(D1_SHIFTOUT[30]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--D1L1 is PCM3006:inst6|add~123
--operation mode is arithmetic

D1L1 = !D1_COUNT[0];

--D1L2 is PCM3006:inst6|add~125
--operation mode is arithmetic

D1L2 = CARRY(D1_COUNT[0]);


--D1L3 is PCM3006:inst6|add~128
--operation mode is arithmetic

D1L3_carry_eqn = D1L2;
D1L3 = D1_COUNT[1] $ (D1L3_carry_eqn);

--D1L4 is PCM3006:inst6|add~130
--operation mode is arithmetic

D1L4 = CARRY(!D1L2 # !D1_COUNT[1]);


--D1L5 is PCM3006:inst6|add~133
--operation mode is arithmetic

D1L5_carry_eqn = D1L4;
D1L5 = D1_COUNT[2] $ (!D1L5_carry_eqn);

--D1L6 is PCM3006:inst6|add~135
--operation mode is arithmetic

D1L6 = CARRY(D1_COUNT[2] & (!D1L4));


--D1L7 is PCM3006:inst6|add~138
--operation mode is arithmetic

D1L7_carry_eqn = D1L6;
D1L7 = D1_COUNT[3] $ (D1L7_carry_eqn);

--D1L8 is PCM3006:inst6|add~140
--operation mode is arithmetic

D1L8 = CARRY(!D1L6 # !D1_COUNT[3]);


--A1L16 is rtl~78
--operation mode is normal

A1L16 = !D1L1 & !D1L3 & !D1L5 & !D1L7;


--D1L9 is PCM3006:inst6|add~143
--operation mode is normal

D1L9_carry_eqn = D1L15;
D1L9 = D1_LRCOUT_INT $ (D1L9_carry_eqn);


--D1L10 is PCM3006:inst6|add~148
--operation mode is arithmetic

D1L10_carry_eqn = D1L8;
D1L10 = D1_COUNT[4] $ (!D1L10_carry_eqn);

--D1L11 is PCM3006:inst6|add~150
--operation mode is arithmetic

D1L11 = CARRY(D1_COUNT[4] & (!D1L8));


--D1L12 is PCM3006:inst6|add~153
--operation mode is arithmetic

D1L12_carry_eqn = D1L11;
D1L12 = D1_COUNT[5] $ (D1L12_carry_eqn);

--D1L13 is PCM3006:inst6|add~155
--operation mode is arithmetic

D1L13 = CARRY(!D1L11 # !D1_COUNT[5]);


--D1L14 is PCM3006:inst6|add~158
--operation mode is arithmetic

D1L14_carry_eqn = D1L13;
D1L14 = D1_COUNT[6] $ (!D1L14_carry_eqn);

--D1L15 is PCM3006:inst6|add~160
--operation mode is arithmetic

D1L15 = CARRY(D1_COUNT[6] & (!D1L13));


--A1L17 is rtl~79
--operation mode is normal

A1L17 = D1L9 & !D1L10 & !D1L12 & !D1L14;


--D1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK
--operation mode is normal

D1_NEGEDGE_BCK = D1_COUNT[2] & (!D1L5);


--C1_sin[15] is cordic_core:inst1|sin[15]
--operation mode is normal

C1_sin[15]_lut_out = C1L1;
C1_sin[15] = DFFEAS(C1_sin[15]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--C1_ready is cordic_core:inst1|ready
--operation mode is normal

C1_ready_lut_out = A1L18 & (C1L362 # C1_ready & !C1L493) # !A1L18 & (C1_ready & !C1L493);
C1_ready = DFFEAS(C1_ready_lut_out, 12_288MHz, VCC, , , , , , );


--D1_R_IN[14] is PCM3006:inst6|R_IN[14]
--operation mode is normal

D1_R_IN[14]_lut_out = C1_sin[14];
D1_R_IN[14] = DFFEAS(D1_R_IN[14]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29]
--operation mode is normal

D1_SHIFTOUT[29]_lut_out = A1L16 & (A1L17 & D1_R_IN[13] # !A1L17 & (D1_SHIFTOUT[28])) # !A1L16 & (D1_SHIFTOUT[28]);
D1_SHIFTOUT[29] = DFFEAS(D1_SHIFTOUT[29]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--D1_COUNT[0] is PCM3006:inst6|COUNT[0]
--operation mode is normal

D1_COUNT[0]_lut_out = D1L1;
D1_COUNT[0] = DFFEAS(D1_COUNT[0]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_COUNT[1] is PCM3006:inst6|COUNT[1]
--operation mode is normal

D1_COUNT[1]_lut_out = D1L3;
D1_COUNT[1] = DFFEAS(D1_COUNT[1]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_COUNT[3] is PCM3006:inst6|COUNT[3]
--operation mode is normal

D1_COUNT[3]_lut_out = D1L7;
D1_COUNT[3] = DFFEAS(D1_COUNT[3]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_COUNT[4] is PCM3006:inst6|COUNT[4]
--operation mode is normal

D1_COUNT[4]_lut_out = D1L10;
D1_COUNT[4] = DFFEAS(D1_COUNT[4]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_COUNT[5] is PCM3006:inst6|COUNT[5]
--operation mode is normal

D1_COUNT[5]_lut_out = D1L12;
D1_COUNT[5] = DFFEAS(D1_COUNT[5]_lut_out, 12_288MHz, VCC, , , , , , );


--D1_COUNT[6] is PCM3006:inst6|COUNT[6]
--operation mode is normal

D1_COUNT[6]_lut_out = D1L14;
D1_COUNT[6] = DFFEAS(D1_COUNT[6]_lut_out, 12_288MHz, VCC, , , , , , );


--C1L1 is cordic_core:inst1|add~11356
--operation mode is normal

C1L1_carry_eqn = C1L4;
C1L1 = C1L2 $ C1_cur_sin[19] $ !C1L1_carry_eqn;


--C1_state.processing is cordic_core:inst1|state.processing
--operation mode is normal

C1_state.processing_lut_out = C1_state.firststage # C1_state.processing & (!A1L18);
C1_state.processing = DFFEAS(C1_state.processing_lut_out, 12_288MHz, VCC, , , , , SWITCH1, );


--C1_pass_count[3] is cordic_core:inst1|pass_count[3]
--operation mode is normal

C1_pass_count[3]_lut_out = C1L360 & C1_pass_count[3] # !C1L360 & C1_state.processing & (C1_pass_count[3] $ C1L5);
C1_pass_count[3] = DFFEAS(C1_pass_count[3]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_pass_count[2] is cordic_core:inst1|pass_count[2]
--operation mode is normal

C1_pass_count[2]_lut_out = C1L360 & C1_pass_count[2] # !C1L360 & C1_state.processing & (C1_pass_count[2] $ C1L6);
C1_pass_count[2] = DFFEAS(C1_pass_count[2]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_pass_count[1] is cordic_core:inst1|pass_count[1]
--operation mode is normal

C1_pass_count[1]_lut_out = C1L360 & C1_pass_count[1] # !C1L360 & C1_state.processing & (C1_pass_count[1] $ C1_pass_count[0]);
C1_pass_count[1] = DFFEAS(C1_pass_count[1]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_pass_count[0] is cordic_core:inst1|pass_count[0]
--operation mode is normal

C1_pass_count[0]_lut_out = C1_pass_count[0] & C1L360 # !C1_pass_count[0] & !C1L360 & C1_state.processing;
C1_pass_count[0] = DFFEAS(C1_pass_count[0]_lut_out, 12_288MHz, VCC, , , , , , );


--A1L18 is rtl~80
--operation mode is normal

A1L18 = C1_pass_count[3] & C1_pass_count[2] & C1_pass_count[1] & !C1_pass_count[0];


--C1L489 is cordic_core:inst1|sin[15]~16
--operation mode is normal

C1L489 = C1_state.processing & A1L18 & (!SWITCH1);


--C1_state.idle is cordic_core:inst1|state.idle
--operation mode is normal

C1_state.idle_lut_out = C1L272;
C1_state.idle = DFFEAS(C1_state.idle_lut_out, 12_288MHz, VCC, , , , , , );


--C1_state.firststage is cordic_core:inst1|state.firststage
--operation mode is normal

C1_state.firststage_lut_out = C1L493;
C1_state.firststage = DFFEAS(C1_state.firststage_lut_out, 12_288MHz, VCC, , , , , , );


--C1L362 is cordic_core:inst1|ready~109
--operation mode is normal

C1L362 = C1_state.idle & (!SWITCH1 & !C1_state.firststage);


--D1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE
--operation mode is normal

D1_NEW_SAMPLE_lut_out = D1L9 & (!D1_LRCOUT_INT);
D1_NEW_SAMPLE = DFFEAS(D1_NEW_SAMPLE_lut_out, 12_288MHz, VCC, , , , , , );


--C1L493 is cordic_core:inst1|state~33
--operation mode is normal

C1L493 = D1_NEW_SAMPLE & (!SWITCH1 & !C1_state.idle);


--C1_sin[14] is cordic_core:inst1|sin[14]
--operation mode is normal

C1_sin[14]_lut_out = C1L3;
C1_sin[14] = DFFEAS(C1_sin[14]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[13] is PCM3006:inst6|R_IN[13]
--operation mode is normal

D1_R_IN[13]_lut_out = C1_sin[13];
D1_R_IN[13] = DFFEAS(D1_R_IN[13]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28]
--operation mode is normal

D1_SHIFTOUT[28]_lut_out = A1L16 & (A1L17 & D1_R_IN[12] # !A1L17 & (D1_SHIFTOUT[27])) # !A1L16 & (D1_SHIFTOUT[27]);
D1_SHIFTOUT[28] = DFFEAS(D1_SHIFTOUT[28]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cur_phase[19] is cordic_core:inst1|cur_phase[19]
--operation mode is normal

C1_cur_phase[19]_carry_eqn = C1L268;
C1_cur_phase[19]_lut_out = C1L338 $ C1_cur_phase[19] $ !C1_cur_phase[19]_carry_eqn;
C1_cur_phase[19] = DFFEAS(C1_cur_phase[19]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );


--C1_des_phase[19] is cordic_core:inst1|des_phase[19]
--operation mode is normal

C1_des_phase[19]_lut_out = B1_PHASE_INT[15];
C1_des_phase[19] = DFFEAS(C1_des_phase[19]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[15] is cordic_core:inst1|cur_phase[15]
--operation mode is arithmetic

C1_cur_phase[15]_carry_eqn = C1L260;
C1_cur_phase[15]_lut_out = C1L8 $ C1_cur_phase[15] $ !C1_cur_phase[15]_carry_eqn;
C1_cur_phase[15] = DFFEAS(C1_cur_phase[15]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L262 is cordic_core:inst1|cur_phase[15]~323
--operation mode is arithmetic

C1L262 = CARRY(C1L8 & (C1_cur_phase[15] # !C1L260) # !C1L8 & C1_cur_phase[15] & !C1L260);


--C1_des_phase[15] is cordic_core:inst1|des_phase[15]
--operation mode is normal

C1_des_phase[15]_lut_out = B1_PHASE_INT[13];
C1_des_phase[15] = DFFEAS(C1_des_phase[15]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[16] is cordic_core:inst1|cur_phase[16]
--operation mode is arithmetic

C1_cur_phase[16]_carry_eqn = C1L262;
C1_cur_phase[16]_lut_out = C1L9 $ C1_cur_phase[16] $ C1_cur_phase[16]_carry_eqn;
C1_cur_phase[16] = DFFEAS(C1_cur_phase[16]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L264 is cordic_core:inst1|cur_phase[16]~327
--operation mode is arithmetic

C1L264 = CARRY(C1L9 & !C1_cur_phase[16] & !C1L262 # !C1L9 & (!C1L262 # !C1_cur_phase[16]));


--C1_des_phase[16] is cordic_core:inst1|des_phase[16]
--operation mode is normal

C1_des_phase[16]_lut_out = B1_PHASE_INT[14];
C1_des_phase[16] = DFFEAS(C1_des_phase[16]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L309 is cordic_core:inst1|LessThan~1305
--operation mode is normal

C1L309 = C1_cur_phase[16] & (C1_cur_phase[15] & !C1_des_phase[15] # !C1_des_phase[16]) # !C1_cur_phase[16] & C1_cur_phase[15] & !C1_des_phase[15] & !C1_des_phase[16];


--C1_cur_phase[17] is cordic_core:inst1|cur_phase[17]
--operation mode is arithmetic

C1_cur_phase[17]_carry_eqn = C1L264;
C1_cur_phase[17]_lut_out = C1L338 $ C1_cur_phase[17] $ !C1_cur_phase[17]_carry_eqn;
C1_cur_phase[17] = DFFEAS(C1_cur_phase[17]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L266 is cordic_core:inst1|cur_phase[17]~331
--operation mode is arithmetic

C1L266 = CARRY(C1L338 & (C1_cur_phase[17] # !C1L264) # !C1L338 & C1_cur_phase[17] & !C1L264);


--C1_cur_phase[18] is cordic_core:inst1|cur_phase[18]
--operation mode is arithmetic

C1_cur_phase[18]_carry_eqn = C1L266;
C1_cur_phase[18]_lut_out = C1L338 $ C1_cur_phase[18] $ C1_cur_phase[18]_carry_eqn;
C1_cur_phase[18] = DFFEAS(C1_cur_phase[18]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L268 is cordic_core:inst1|cur_phase[18]~335
--operation mode is arithmetic

C1L268 = CARRY(C1L338 & !C1_cur_phase[18] & !C1L266 # !C1L338 & (!C1L266 # !C1_cur_phase[18]));


--C1L310 is cordic_core:inst1|LessThan~1306
--operation mode is normal

C1L310 = C1_cur_phase[17] & (C1_cur_phase[18] # !C1_des_phase[19]) # !C1_cur_phase[17] & C1_cur_phase[18] & !C1_des_phase[19];


--C1L311 is cordic_core:inst1|LessThan~1307
--operation mode is normal

C1L311 = C1_cur_phase[19] & C1L309 & C1_des_phase[19] & C1L310 # !C1_cur_phase[19] & !C1_des_phase[19] & (C1L309 # C1L310);


--C1L312 is cordic_core:inst1|LessThan~1308
--operation mode is normal

C1L312 = C1_cur_phase[19] & C1_cur_phase[17] & C1_cur_phase[18] & C1_des_phase[19] # !C1_cur_phase[19] & !C1_cur_phase[17] & !C1_cur_phase[18] & !C1_des_phase[19];


--C1L313 is cordic_core:inst1|LessThan~1309
--operation mode is normal

C1L313 = C1_cur_phase[16] $ C1_des_phase[16];


--C1L314 is cordic_core:inst1|LessThan~1310
--operation mode is normal

C1L314 = C1L312 & !C1L313 & (C1_cur_phase[15] $ !C1_des_phase[15]);


--C1_cur_phase[7] is cordic_core:inst1|cur_phase[7]
--operation mode is arithmetic

C1_cur_phase[7]_carry_eqn = C1L244;
C1_cur_phase[7]_lut_out = C1L10 $ C1_cur_phase[7] $ !C1_cur_phase[7]_carry_eqn;
C1_cur_phase[7] = DFFEAS(C1_cur_phase[7]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L246 is cordic_core:inst1|cur_phase[7]~339
--operation mode is arithmetic

C1L246 = CARRY(C1L10 & (C1_cur_phase[7] # !C1L244) # !C1L10 & C1_cur_phase[7] & !C1L244);


--C1_des_phase[7] is cordic_core:inst1|des_phase[7]
--operation mode is normal

C1_des_phase[7]_lut_out = B1_PHASE_INT[5];
C1_des_phase[7] = DFFEAS(C1_des_phase[7]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[6] is cordic_core:inst1|cur_phase[6]
--operation mode is arithmetic

C1_cur_phase[6]_carry_eqn = C1L242;
C1_cur_phase[6]_lut_out = C1L11 $ C1_cur_phase[6] $ C1_cur_phase[6]_carry_eqn;
C1_cur_phase[6] = DFFEAS(C1_cur_phase[6]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L244 is cordic_core:inst1|cur_phase[6]~343
--operation mode is arithmetic

C1L244 = CARRY(C1L11 & !C1_cur_phase[6] & !C1L242 # !C1L11 & (!C1L242 # !C1_cur_phase[6]));


--C1_des_phase[6] is cordic_core:inst1|des_phase[6]
--operation mode is normal

C1_des_phase[6]_lut_out = B1_PHASE_INT[4];
C1_des_phase[6] = DFFEAS(C1_des_phase[6]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[5] is cordic_core:inst1|cur_phase[5]
--operation mode is arithmetic

C1_cur_phase[5]_carry_eqn = C1L240;
C1_cur_phase[5]_lut_out = C1L12 $ C1_cur_phase[5] $ !C1_cur_phase[5]_carry_eqn;
C1_cur_phase[5] = DFFEAS(C1_cur_phase[5]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L242 is cordic_core:inst1|cur_phase[5]~347
--operation mode is arithmetic

C1L242 = CARRY(C1L12 & (C1_cur_phase[5] # !C1L240) # !C1L12 & C1_cur_phase[5] & !C1L240);


--C1_des_phase[5] is cordic_core:inst1|des_phase[5]
--operation mode is normal

C1_des_phase[5]_lut_out = B1_PHASE_INT[3];
C1_des_phase[5] = DFFEAS(C1_des_phase[5]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L315 is cordic_core:inst1|LessThan~1311
--operation mode is normal

C1L315 = C1_cur_phase[6] & (C1_cur_phase[5] & !C1_des_phase[5] # !C1_des_phase[6]) # !C1_cur_phase[6] & !C1_des_phase[6] & C1_cur_phase[5] & !C1_des_phase[5];


--C1L316 is cordic_core:inst1|LessThan~1312
--operation mode is normal

C1L316 = C1_cur_phase[7] & (C1L315 # !C1_des_phase[7]) # !C1_cur_phase[7] & !C1_des_phase[7] & C1L315;


--C1_cur_phase[4] is cordic_core:inst1|cur_phase[4]
--operation mode is arithmetic

C1_cur_phase[4]_carry_eqn = C1L238;
C1_cur_phase[4]_lut_out = C1L13 $ C1_cur_phase[4] $ C1_cur_phase[4]_carry_eqn;
C1_cur_phase[4] = DFFEAS(C1_cur_phase[4]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L240 is cordic_core:inst1|cur_phase[4]~351
--operation mode is arithmetic

C1L240 = CARRY(C1L13 & !C1_cur_phase[4] & !C1L238 # !C1L13 & (!C1L238 # !C1_cur_phase[4]));


--C1_des_phase[4] is cordic_core:inst1|des_phase[4]
--operation mode is normal

C1_des_phase[4]_lut_out = B1_PHASE_INT[2];
C1_des_phase[4] = DFFEAS(C1_des_phase[4]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[3] is cordic_core:inst1|cur_phase[3]
--operation mode is arithmetic

C1_cur_phase[3]_carry_eqn = C1L235;
C1_cur_phase[3]_lut_out = C1L14 $ C1_cur_phase[3] $ !C1_cur_phase[3]_carry_eqn;
C1_cur_phase[3] = DFFEAS(C1_cur_phase[3]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L238 is cordic_core:inst1|cur_phase[3]~355
--operation mode is arithmetic

C1L238 = CARRY(C1L14 & (C1_cur_phase[3] # !C1L235) # !C1L14 & C1_cur_phase[3] & !C1L235);


--C1_des_phase[3] is cordic_core:inst1|des_phase[3]
--operation mode is normal

C1_des_phase[3]_lut_out = B1_PHASE_INT[1];
C1_des_phase[3] = DFFEAS(C1_des_phase[3]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[2] is cordic_core:inst1|cur_phase[2]
--operation mode is arithmetic

C1_cur_phase[2]_carry_eqn = C1L233;
C1_cur_phase[2]_lut_out = C1L15 $ C1_cur_phase[2] $ C1_cur_phase[2]_carry_eqn;
C1_cur_phase[2] = DFFEAS(C1_cur_phase[2]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L235 is cordic_core:inst1|cur_phase[2]~359
--operation mode is arithmetic

C1L235 = CARRY(C1L15 & !C1_cur_phase[2] & !C1L233 # !C1L15 & (!C1L233 # !C1_cur_phase[2]));


--C1_cur_phase[0] is cordic_core:inst1|cur_phase[0]
--operation mode is arithmetic

C1_cur_phase[0]_carry_eqn = C1L231;
C1_cur_phase[0]_lut_out = C1L16 $ C1_cur_phase[0] $ C1_cur_phase[0]_carry_eqn;
C1_cur_phase[0] = DFFEAS(C1_cur_phase[0]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L230 is cordic_core:inst1|cur_phase[0]~363
--operation mode is arithmetic

C1L230 = CARRY(C1L16 & !C1_cur_phase[0] & !C1L231 # !C1L16 & (!C1L231 # !C1_cur_phase[0]));


--C1_cur_phase[1] is cordic_core:inst1|cur_phase[1]
--operation mode is arithmetic

C1_cur_phase[1]_carry_eqn = C1L230;
C1_cur_phase[1]_lut_out = C1L17 $ C1_cur_phase[1] $ !C1_cur_phase[1]_carry_eqn;
C1_cur_phase[1] = DFFEAS(C1_cur_phase[1]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L233 is cordic_core:inst1|cur_phase[1]~367
--operation mode is arithmetic

C1L233 = CARRY(C1L17 & (C1_cur_phase[1] # !C1L230) # !C1L17 & C1_cur_phase[1] & !C1L230);


--C1_des_phase[2] is cordic_core:inst1|des_phase[2]
--operation mode is normal

C1_des_phase[2]_lut_out = B1_PHASE_INT[0];
C1_des_phase[2] = DFFEAS(C1_des_phase[2]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L317 is cordic_core:inst1|LessThan~1313
--operation mode is normal

C1L317 = C1_cur_phase[2] & (C1_cur_phase[0] # C1_cur_phase[1] # !C1_des_phase[2]) # !C1_cur_phase[2] & !C1_des_phase[2] & (C1_cur_phase[0] # C1_cur_phase[1]);


--C1L318 is cordic_core:inst1|LessThan~1314
--operation mode is normal

C1L318 = C1_cur_phase[3] & (C1L317 # !C1_des_phase[3]) # !C1_cur_phase[3] & !C1_des_phase[3] & C1L317;


--C1L319 is cordic_core:inst1|LessThan~1315
--operation mode is normal

C1L319 = C1_cur_phase[7] & (C1_cur_phase[6] $ C1_des_phase[6] # !C1_des_phase[7]) # !C1_cur_phase[7] & (C1_des_phase[7] # C1_cur_phase[6] $ C1_des_phase[6]);


--C1L320 is cordic_core:inst1|LessThan~1316
--operation mode is normal

C1L320 = !C1L319 & (C1_cur_phase[4] & (C1L318 # !C1_des_phase[4]) # !C1_cur_phase[4] & !C1_des_phase[4] & C1L318);


--C1L321 is cordic_core:inst1|LessThan~1317
--operation mode is normal

C1L321 = C1L316 # C1L320 & (C1_cur_phase[5] $ !C1_des_phase[5]);


--C1_cur_phase[13] is cordic_core:inst1|cur_phase[13]
--operation mode is arithmetic

C1_cur_phase[13]_carry_eqn = C1L256;
C1_cur_phase[13]_lut_out = C1L18 $ C1_cur_phase[13] $ !C1_cur_phase[13]_carry_eqn;
C1_cur_phase[13] = DFFEAS(C1_cur_phase[13]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L258 is cordic_core:inst1|cur_phase[13]~371
--operation mode is arithmetic

C1L258 = CARRY(C1L18 & (C1_cur_phase[13] # !C1L256) # !C1L18 & C1_cur_phase[13] & !C1L256);


--C1_des_phase[13] is cordic_core:inst1|des_phase[13]
--operation mode is normal

C1_des_phase[13]_lut_out = B1_PHASE_INT[11];
C1_des_phase[13] = DFFEAS(C1_des_phase[13]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[12] is cordic_core:inst1|cur_phase[12]
--operation mode is arithmetic

C1_cur_phase[12]_carry_eqn = C1L254;
C1_cur_phase[12]_lut_out = C1L19 $ C1_cur_phase[12] $ C1_cur_phase[12]_carry_eqn;
C1_cur_phase[12] = DFFEAS(C1_cur_phase[12]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L256 is cordic_core:inst1|cur_phase[12]~375
--operation mode is arithmetic

C1L256 = CARRY(C1L19 & !C1_cur_phase[12] & !C1L254 # !C1L19 & (!C1L254 # !C1_cur_phase[12]));


--C1_des_phase[12] is cordic_core:inst1|des_phase[12]
--operation mode is normal

C1_des_phase[12]_lut_out = B1_PHASE_INT[10];
C1_des_phase[12] = DFFEAS(C1_des_phase[12]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[11] is cordic_core:inst1|cur_phase[11]
--operation mode is arithmetic

C1_cur_phase[11]_carry_eqn = C1L252;
C1_cur_phase[11]_lut_out = C1L20 $ C1_cur_phase[11] $ !C1_cur_phase[11]_carry_eqn;
C1_cur_phase[11] = DFFEAS(C1_cur_phase[11]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L254 is cordic_core:inst1|cur_phase[11]~379
--operation mode is arithmetic

C1L254 = CARRY(C1L20 & (C1_cur_phase[11] # !C1L252) # !C1L20 & C1_cur_phase[11] & !C1L252);


--C1_des_phase[11] is cordic_core:inst1|des_phase[11]
--operation mode is normal

C1_des_phase[11]_lut_out = B1_PHASE_INT[9];
C1_des_phase[11] = DFFEAS(C1_des_phase[11]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L322 is cordic_core:inst1|LessThan~1318
--operation mode is normal

C1L322 = C1_cur_phase[12] & (C1_cur_phase[11] $ C1_des_phase[11] # !C1_des_phase[12]) # !C1_cur_phase[12] & (C1_des_phase[12] # C1_cur_phase[11] $ C1_des_phase[11]);


--C1_cur_phase[14] is cordic_core:inst1|cur_phase[14]
--operation mode is arithmetic

C1_cur_phase[14]_carry_eqn = C1L258;
C1_cur_phase[14]_lut_out = C1L21 $ C1_cur_phase[14] $ C1_cur_phase[14]_carry_eqn;
C1_cur_phase[14] = DFFEAS(C1_cur_phase[14]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L260 is cordic_core:inst1|cur_phase[14]~383
--operation mode is arithmetic

C1L260 = CARRY(C1L21 & !C1_cur_phase[14] & !C1L258 # !C1L21 & (!C1L258 # !C1_cur_phase[14]));


--C1_des_phase[14] is cordic_core:inst1|des_phase[14]
--operation mode is normal

C1_des_phase[14]_lut_out = B1_PHASE_INT[12];
C1_des_phase[14] = DFFEAS(C1_des_phase[14]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1_cur_phase[10] is cordic_core:inst1|cur_phase[10]
--operation mode is arithmetic

C1_cur_phase[10]_carry_eqn = C1L250;
C1_cur_phase[10]_lut_out = C1L22 $ C1_cur_phase[10] $ C1_cur_phase[10]_carry_eqn;
C1_cur_phase[10] = DFFEAS(C1_cur_phase[10]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L252 is cordic_core:inst1|cur_phase[10]~387
--operation mode is arithmetic

C1L252 = CARRY(C1L22 & !C1_cur_phase[10] & !C1L250 # !C1L22 & (!C1L250 # !C1_cur_phase[10]));


--C1_des_phase[10] is cordic_core:inst1|des_phase[10]
--operation mode is normal

C1_des_phase[10]_lut_out = B1_PHASE_INT[8];
C1_des_phase[10] = DFFEAS(C1_des_phase[10]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L323 is cordic_core:inst1|LessThan~1319
--operation mode is normal

C1L323 = C1_cur_phase[14] & (C1_cur_phase[10] $ C1_des_phase[10] # !C1_des_phase[14]) # !C1_cur_phase[14] & (C1_des_phase[14] # C1_cur_phase[10] $ C1_des_phase[10]);


--C1L324 is cordic_core:inst1|LessThan~1320
--operation mode is normal

C1L324 = !C1L322 & !C1L323 & (C1_cur_phase[13] $ !C1_des_phase[13]);


--C1_cur_phase[9] is cordic_core:inst1|cur_phase[9]
--operation mode is arithmetic

C1_cur_phase[9]_carry_eqn = C1L248;
C1_cur_phase[9]_lut_out = C1L23 $ C1_cur_phase[9] $ !C1_cur_phase[9]_carry_eqn;
C1_cur_phase[9] = DFFEAS(C1_cur_phase[9]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L250 is cordic_core:inst1|cur_phase[9]~391
--operation mode is arithmetic

C1L250 = CARRY(C1L23 & (C1_cur_phase[9] # !C1L248) # !C1L23 & C1_cur_phase[9] & !C1L248);


--C1_des_phase[9] is cordic_core:inst1|des_phase[9]
--operation mode is normal

C1_des_phase[9]_lut_out = B1_PHASE_INT[7];
C1_des_phase[9] = DFFEAS(C1_des_phase[9]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L325 is cordic_core:inst1|LessThan~1321
--operation mode is normal

C1L325 = C1L324 & (C1_cur_phase[9] $ !C1_des_phase[9]);


--C1_cur_phase[8] is cordic_core:inst1|cur_phase[8]
--operation mode is arithmetic

C1_cur_phase[8]_carry_eqn = C1L246;
C1_cur_phase[8]_lut_out = C1L24 $ C1_cur_phase[8] $ C1_cur_phase[8]_carry_eqn;
C1_cur_phase[8] = DFFEAS(C1_cur_phase[8]_lut_out, 12_288MHz, VCC, , C1L236, , , !C1_state.idle, );

--C1L248 is cordic_core:inst1|cur_phase[8]~395
--operation mode is arithmetic

C1L248 = CARRY(C1L24 & !C1_cur_phase[8] & !C1L246 # !C1L24 & (!C1L246 # !C1_cur_phase[8]));


--C1_des_phase[8] is cordic_core:inst1|des_phase[8]
--operation mode is normal

C1_des_phase[8]_lut_out = B1_PHASE_INT[6];
C1_des_phase[8] = DFFEAS(C1_des_phase[8]_lut_out, 12_288MHz, VCC, , C1L493, , , , );


--C1L326 is cordic_core:inst1|LessThan~1322
--operation mode is normal

C1L326 = C1L321 & C1L325 & (C1_cur_phase[8] $ !C1_des_phase[8]);


--C1L327 is cordic_core:inst1|LessThan~1323
--operation mode is normal

C1L327 = C1_cur_phase[8] & (!C1_des_phase[8]);


--C1L328 is cordic_core:inst1|LessThan~1324
--operation mode is normal

C1L328 = C1L324 & (C1_cur_phase[9] & (C1L327 # !C1_des_phase[9]) # !C1_cur_phase[9] & C1L327 & !C1_des_phase[9]);


--C1L329 is cordic_core:inst1|LessThan~1325
--operation mode is normal

C1L329 = C1_cur_phase[10] & !C1_des_phase[10] & (C1_cur_phase[12] $ !C1_des_phase[12]);


--C1L330 is cordic_core:inst1|LessThan~1326
--operation mode is normal

C1L330 = C1_cur_phase[14] & (C1_cur_phase[11] $ C1_des_phase[11] # !C1_des_phase[14]) # !C1_cur_phase[14] & (C1_des_phase[14] # C1_cur_phase[11] $ C1_des_phase[11]);


--C1L331 is cordic_core:inst1|LessThan~1327
--operation mode is normal

C1L331 = C1L329 & !C1L330 & (C1_cur_phase[13] $ !C1_des_phase[13]);


--C1L332 is cordic_core:inst1|LessThan~1328
--operation mode is normal

C1L332 = C1_cur_phase[14] & C1_des_phase[14] & (C1_cur_phase[13] $ !C1_des_phase[13]) # !C1_cur_phase[14] & !C1_des_phase[14] & (C1_cur_phase[13] $ !C1_des_phase[13]);


--C1L333 is cordic_core:inst1|LessThan~1329
--operation mode is normal

C1L333 = C1_cur_phase[11] & (!C1_des_phase[11]);


--C1L334 is cordic_core:inst1|LessThan~1330
--operation mode is normal

C1L334 = C1L332 & (C1_cur_phase[12] & (C1L333 # !C1_des_phase[12]) # !C1_cur_phase[12] & C1L333 & !C1_des_phase[12]);


--C1L335 is cordic_core:inst1|LessThan~1331
--operation mode is normal

C1L335 = C1_cur_phase[14] & (C1_cur_phase[13] & !C1_des_phase[13] # !C1_des_phase[14]) # !C1_cur_phase[14] & C1_cur_phase[13] & !C1_des_phase[13] & !C1_des_phase[14];


--C1L336 is cordic_core:inst1|LessThan~1332
--operation mode is normal

C1L336 = C1L328 # C1L331 # C1L334 # C1L335;


--C1L337 is cordic_core:inst1|LessThan~1333
--operation mode is normal

C1L337 = C1L311 # C1L314 & (C1L326 # C1L336);


--C1_cur_cos[19] is cordic_core:inst1|cur_cos[19]
--operation mode is normal

C1_cur_cos[19]_lut_out = C1_state.processing & (C1L364 # C1L365 & !C1_state.idle) # !C1_state.processing & (C1L365 & !C1_state.idle);
C1_cur_cos[19] = DFFEAS(C1_cur_cos[19]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L2 is cordic_core:inst1|add~11361
--operation mode is normal

C1L2 = C1_cur_cos[19] $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1_cur_sin[19] is cordic_core:inst1|cur_sin[19]
--operation mode is normal

C1_cur_sin[19]_lut_out = C1L1 & C1_state.idle;
C1_cur_sin[19] = DFFEAS(C1_cur_sin[19]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L3 is cordic_core:inst1|add~11362
--operation mode is arithmetic

C1L3_carry_eqn = C1L28;
C1L3 = C1L26 $ C1_cur_sin[18] $ C1L3_carry_eqn;

--C1L4 is cordic_core:inst1|add~11364
--operation mode is arithmetic

C1L4 = CARRY(C1L26 & !C1_cur_sin[18] & !C1L28 # !C1L26 & (!C1L28 # !C1_cur_sin[18]));


--C1L363 is cordic_core:inst1|Select~4510
--operation mode is normal

C1L363 = C1_state.processing & (!A1L18);


--C1L360 is cordic_core:inst1|pass_count[3]~577
--operation mode is normal

C1L360 = SWITCH1 # !C1L363 & (C1_state.idle # !D1_NEW_SAMPLE);


--C1L5 is cordic_core:inst1|add~11367
--operation mode is normal

C1L5 = C1_pass_count[2] & C1_pass_count[0] & C1_pass_count[1];


--C1L6 is cordic_core:inst1|add~11368
--operation mode is normal

C1L6 = C1_pass_count[0] & C1_pass_count[1];


--C1L236 is cordic_core:inst1|cur_phase[2]~398
--operation mode is normal

C1L236 = !SWITCH1 & (C1_state.idle # D1_NEW_SAMPLE);


--C1L272 is cordic_core:inst1|cur_sin[0]~142
--operation mode is normal

C1L272 = C1L236 & (!A1L18 # !C1_state.processing);


--C1_sin[13] is cordic_core:inst1|sin[13]
--operation mode is normal

C1_sin[13]_lut_out = C1L27;
C1_sin[13] = DFFEAS(C1_sin[13]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[12] is PCM3006:inst6|R_IN[12]
--operation mode is normal

D1_R_IN[12]_lut_out = C1_sin[12];
D1_R_IN[12] = DFFEAS(D1_R_IN[12]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27]
--operation mode is normal

D1_SHIFTOUT[27]_lut_out = A1L16 & (A1L17 & D1_R_IN[11] # !A1L17 & (D1_SHIFTOUT[26])) # !A1L16 & (D1_SHIFTOUT[26]);
D1_SHIFTOUT[27] = DFFEAS(D1_SHIFTOUT[27]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L338 is cordic_core:inst1|LessThan~1334
--operation mode is normal

C1L338 = C1L337 # C1_des_phase[19] & (!C1_cur_phase[19]);


--B1_PHASE_INT[15] is mag_phase_accu:inst|PHASE_INT[15]
--operation mode is normal

B1_PHASE_INT[15]_carry_eqn = B1L32;
B1_PHASE_INT[15]_lut_out = B1_PHASE_INT[15] $ (B1_PHASE_INT[15]_carry_eqn);
B1_PHASE_INT[15] = DFFEAS(B1_PHASE_INT[15]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );


--C1L7 is cordic_core:inst1|add~11369
--operation mode is normal

C1L7 = C1_pass_count[0] $ C1_pass_count[1];


--C1L340 is cordic_core:inst1|Mux~276
--operation mode is normal

C1L340 = !C1_pass_count[3] & !C1_pass_count[2] & !C1_pass_count[0];


--C1L8 is cordic_core:inst1|add~11370
--operation mode is normal

C1L8 = C1L338 $ (!C1_state.firststage & !C1L7 & C1L340);


--B1_PHASE_INT[13] is mag_phase_accu:inst|PHASE_INT[13]
--operation mode is arithmetic

B1_PHASE_INT[13]_carry_eqn = B1L28;
B1_PHASE_INT[13]_lut_out = B1_PHASE_INT[13] $ (B1_PHASE_INT[13]_carry_eqn);
B1_PHASE_INT[13] = DFFEAS(B1_PHASE_INT[13]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L30 is mag_phase_accu:inst|PHASE_INT[13]~220
--operation mode is arithmetic

B1L30 = CARRY(!B1L28 # !B1_PHASE_INT[13]);


--C1L341 is cordic_core:inst1|Mux~277
--operation mode is normal

C1L341 = C1_pass_count[0] & (C1_pass_count[3] & C1_pass_count[2] & C1_pass_count[1] # !C1_pass_count[3] & !C1_pass_count[2] & !C1_pass_count[1]);


--C1L9 is cordic_core:inst1|add~11371
--operation mode is normal

C1L9 = C1L338 $ (C1_state.firststage # !C1L7 & C1L341);


--B1_PHASE_INT[14] is mag_phase_accu:inst|PHASE_INT[14]
--operation mode is arithmetic

B1_PHASE_INT[14]_carry_eqn = B1L30;
B1_PHASE_INT[14]_lut_out = B1_PHASE_INT[14] $ (!B1_PHASE_INT[14]_carry_eqn);
B1_PHASE_INT[14] = DFFEAS(B1_PHASE_INT[14]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L32 is mag_phase_accu:inst|PHASE_INT[14]~224
--operation mode is arithmetic

B1L32 = CARRY(B1_PHASE_INT[14] & (!B1L30));


--C1L339 is cordic_core:inst1|LessThan~1335
--operation mode is normal

C1L339 = C1_des_phase[19] & (!C1_cur_phase[19]);


--C1L342 is cordic_core:inst1|Mux~278
--operation mode is normal

C1L342 = C1_pass_count[1] & !C1_pass_count[0] & (!C1_pass_count[3]) # !C1_pass_count[1] & !C1_pass_count[2] & (C1_pass_count[0] $ C1_pass_count[3]);


--C1L10 is cordic_core:inst1|add~11372
--operation mode is normal

C1L10 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L342 $ (C1L339 # C1L337));


--B1_PHASE_INT[5] is mag_phase_accu:inst|PHASE_INT[5]
--operation mode is arithmetic

B1_PHASE_INT[5]_carry_eqn = B1L11;
B1_PHASE_INT[5]_lut_out = B1_PHASE_INT[5] $ (B1_PHASE_INT[5]_carry_eqn);
B1_PHASE_INT[5] = DFFEAS(B1_PHASE_INT[5]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L13 is mag_phase_accu:inst|PHASE_INT[5]~228
--operation mode is arithmetic

B1L13 = CARRY(!B1L11 # !B1_PHASE_INT[5]);


--C1L343 is cordic_core:inst1|Mux~279
--operation mode is normal

C1L343 = C1_pass_count[1] & !C1_pass_count[3] & (C1_pass_count[0] # !C1_pass_count[2]) # !C1_pass_count[1] & C1_pass_count[0] & !C1_pass_count[2] & C1_pass_count[3];


--C1L11 is cordic_core:inst1|add~11373
--operation mode is normal

C1L11 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L343 $ (C1L339 # C1L337));


--B1_PHASE_INT[4] is mag_phase_accu:inst|PHASE_INT[4]
--operation mode is arithmetic

B1_PHASE_INT[4]_carry_eqn = B1L9;
B1_PHASE_INT[4]_lut_out = B1_PHASE_INT[4] $ (B1_PHASE_INT[4]_carry_eqn);
B1_PHASE_INT[4] = DFFEAS(B1_PHASE_INT[4]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L11 is mag_phase_accu:inst|PHASE_INT[4]~232
--operation mode is arithmetic

B1L11 = CARRY(B1_PHASE_INT[4] # !B1L9);


--C1L344 is cordic_core:inst1|Mux~280
--operation mode is normal

C1L344 = !C1_pass_count[0] & (C1_pass_count[2] $ (C1_pass_count[1] # C1_pass_count[3]));


--C1L12 is cordic_core:inst1|add~11374
--operation mode is normal

C1L12 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L344 $ (C1L339 # C1L337));


--B1_PHASE_INT[3] is mag_phase_accu:inst|PHASE_INT[3]
--operation mode is arithmetic

B1_PHASE_INT[3]_carry_eqn = B1L7;
B1_PHASE_INT[3]_lut_out = B1_PHASE_INT[3] $ (B1_PHASE_INT[3]_carry_eqn);
B1_PHASE_INT[3] = DFFEAS(B1_PHASE_INT[3]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L9 is mag_phase_accu:inst|PHASE_INT[3]~236
--operation mode is arithmetic

B1L9 = CARRY(!B1L7 # !B1_PHASE_INT[3]);


--C1L345 is cordic_core:inst1|Mux~281
--operation mode is normal

C1L345 = C1_pass_count[0] & (C1_pass_count[3] & (!C1_pass_count[2]) # !C1_pass_count[3] & !C1_pass_count[1]);


--C1L13 is cordic_core:inst1|add~11375
--operation mode is normal

C1L13 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L345 $ (C1L339 # C1L337));


--B1_PHASE_INT[2] is mag_phase_accu:inst|PHASE_INT[2]
--operation mode is arithmetic

B1_PHASE_INT[2]_carry_eqn = B1L5;
B1_PHASE_INT[2]_lut_out = B1_PHASE_INT[2] $ (B1_PHASE_INT[2]_carry_eqn);
B1_PHASE_INT[2] = DFFEAS(B1_PHASE_INT[2]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L7 is mag_phase_accu:inst|PHASE_INT[2]~240
--operation mode is arithmetic

B1L7 = CARRY(B1_PHASE_INT[2] # !B1L5);


--C1L346 is cordic_core:inst1|Mux~282
--operation mode is normal

C1L346 = !C1_pass_count[0] & (C1_pass_count[1] & (!C1_pass_count[3] # !C1_pass_count[2]) # !C1_pass_count[1] & C1_pass_count[2]);


--C1L14 is cordic_core:inst1|add~11376
--operation mode is normal

C1L14 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L346 $ (C1L339 # C1L337));


--B1_PHASE_INT[1] is mag_phase_accu:inst|PHASE_INT[1]
--operation mode is arithmetic

B1_PHASE_INT[1]_carry_eqn = B1L3;
B1_PHASE_INT[1]_lut_out = B1_PHASE_INT[1] $ (B1_PHASE_INT[1]_carry_eqn);
B1_PHASE_INT[1] = DFFEAS(B1_PHASE_INT[1]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L5 is mag_phase_accu:inst|PHASE_INT[1]~244
--operation mode is arithmetic

B1L5 = CARRY(!B1L3 # !B1_PHASE_INT[1]);


--C1L347 is cordic_core:inst1|Mux~283
--operation mode is normal

C1L347 = C1_pass_count[3] & C1_pass_count[0] & (C1_pass_count[1] $ C1_pass_count[2]) # !C1_pass_count[3] & (C1_pass_count[1] # C1_pass_count[2]);


--C1L15 is cordic_core:inst1|add~11377
--operation mode is normal

C1L15 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L347 $ (C1L339 # C1L337));


--C1L348 is cordic_core:inst1|Mux~284
--operation mode is normal

C1L348 = C1_pass_count[1] & !C1_pass_count[0] & (C1_pass_count[3] # !C1_pass_count[2]) # !C1_pass_count[1] & (C1_pass_count[2] & C1_pass_count[0] # !C1_pass_count[2] & (C1_pass_count[3]));


--C1L16 is cordic_core:inst1|add~11378
--operation mode is normal

C1L16 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L348 $ (C1L339 # C1L337));


--C1L231 is cordic_core:inst1|cur_phase[0]~401
--operation mode is arithmetic

C1L231 = CARRY(C1L339 # C1L337);


--C1L349 is cordic_core:inst1|Mux~285
--operation mode is normal

C1L349 = C1_pass_count[0] & (C1_pass_count[2] & !C1_pass_count[3]) # !C1_pass_count[0] & C1_pass_count[3] & (C1_pass_count[2] # !C1_pass_count[1]);


--C1L17 is cordic_core:inst1|add~11379
--operation mode is normal

C1L17 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L349 $ (C1L339 # C1L337));


--B1_PHASE_INT[0] is mag_phase_accu:inst|PHASE_INT[0]
--operation mode is arithmetic

B1_PHASE_INT[0]_lut_out = !B1_PHASE_INT[0];
B1_PHASE_INT[0] = DFFEAS(B1_PHASE_INT[0]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L3 is mag_phase_accu:inst|PHASE_INT[0]~248
--operation mode is arithmetic

B1L3 = CARRY(B1_PHASE_INT[0]);


--C1L18 is cordic_core:inst1|add~11380
--operation mode is normal

C1L18 = C1L338 $ (!C1_state.firststage & C1L7 & C1L340);


--B1_PHASE_INT[11] is mag_phase_accu:inst|PHASE_INT[11]
--operation mode is arithmetic

B1_PHASE_INT[11]_carry_eqn = B1L24;
B1_PHASE_INT[11]_lut_out = B1_PHASE_INT[11] $ (B1_PHASE_INT[11]_carry_eqn);
B1_PHASE_INT[11] = DFFEAS(B1_PHASE_INT[11]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L26 is mag_phase_accu:inst|PHASE_INT[11]~252
--operation mode is arithmetic

B1L26 = CARRY(!B1L24 # !B1_PHASE_INT[11]);


--C1L350 is cordic_core:inst1|Mux~286
--operation mode is normal

C1L350 = C1_pass_count[0] & C1_pass_count[1] & !C1_pass_count[3] & !C1_pass_count[2];


--C1L19 is cordic_core:inst1|add~11381
--operation mode is normal

C1L19 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L350 $ (C1L339 # C1L337));


--B1_PHASE_INT[10] is mag_phase_accu:inst|PHASE_INT[10]
--operation mode is arithmetic

B1_PHASE_INT[10]_carry_eqn = B1L21;
B1_PHASE_INT[10]_lut_out = B1_PHASE_INT[10] $ (B1_PHASE_INT[10]_carry_eqn);
B1_PHASE_INT[10] = DFFEAS(B1_PHASE_INT[10]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L24 is mag_phase_accu:inst|PHASE_INT[10]~256
--operation mode is arithmetic

B1L24 = CARRY(B1_PHASE_INT[10] # !B1L21);


--C1L351 is cordic_core:inst1|Mux~287
--operation mode is normal

C1L351 = !C1_pass_count[1] & !C1_pass_count[3] & (C1_pass_count[0] $ C1_pass_count[2]);


--C1L20 is cordic_core:inst1|add~11382
--operation mode is normal

C1L20 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L351 $ (C1L339 # C1L337));


--B1_PHASE_INT[9] is mag_phase_accu:inst|PHASE_INT[9]
--operation mode is arithmetic

B1_PHASE_INT[9]_carry_eqn = B1L19;
B1_PHASE_INT[9]_lut_out = B1_PHASE_INT[9] $ (B1_PHASE_INT[9]_carry_eqn);
B1_PHASE_INT[9] = DFFEAS(B1_PHASE_INT[9]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L21 is mag_phase_accu:inst|PHASE_INT[9]~260
--operation mode is arithmetic

B1L21 = CARRY(!B1L19 # !B1_PHASE_INT[9]);


--C1L21 is cordic_core:inst1|add~11383
--operation mode is normal

C1L21 = C1L338 $ (!C1_state.firststage & C1L7 & C1L341);


--B1_PHASE_INT[12] is mag_phase_accu:inst|PHASE_INT[12]
--operation mode is arithmetic

B1_PHASE_INT[12]_carry_eqn = B1L26;
B1_PHASE_INT[12]_lut_out = B1_PHASE_INT[12] $ (!B1_PHASE_INT[12]_carry_eqn);
B1_PHASE_INT[12] = DFFEAS(B1_PHASE_INT[12]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L28 is mag_phase_accu:inst|PHASE_INT[12]~264
--operation mode is arithmetic

B1L28 = CARRY(B1_PHASE_INT[12] & (!B1L26));


--C1L352 is cordic_core:inst1|Mux~288
--operation mode is normal

C1L352 = !C1_pass_count[3] & (C1_pass_count[1] & (!C1_pass_count[2]) # !C1_pass_count[1] & C1_pass_count[0] & C1_pass_count[2]);


--C1L22 is cordic_core:inst1|add~11384
--operation mode is normal

C1L22 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L352 $ (C1L339 # C1L337));


--B1_PHASE_INT[8] is mag_phase_accu:inst|PHASE_INT[8]
--operation mode is arithmetic

B1_PHASE_INT[8]_carry_eqn = B1L17;
B1_PHASE_INT[8]_lut_out = B1_PHASE_INT[8] $ (B1_PHASE_INT[8]_carry_eqn);
B1_PHASE_INT[8] = DFFEAS(B1_PHASE_INT[8]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L19 is mag_phase_accu:inst|PHASE_INT[8]~268
--operation mode is arithmetic

B1L19 = CARRY(B1_PHASE_INT[8] # !B1L17);


--C1L353 is cordic_core:inst1|Mux~289
--operation mode is normal

C1L353 = !C1_pass_count[3] & (C1_pass_count[0] $ (C1_pass_count[1] # C1_pass_count[2]));


--C1L23 is cordic_core:inst1|add~11385
--operation mode is normal

C1L23 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L353 $ (C1L339 # C1L337));


--B1_PHASE_INT[7] is mag_phase_accu:inst|PHASE_INT[7]
--operation mode is arithmetic

B1_PHASE_INT[7]_carry_eqn = B1L15;
B1_PHASE_INT[7]_lut_out = B1_PHASE_INT[7] $ (B1_PHASE_INT[7]_carry_eqn);
B1_PHASE_INT[7] = DFFEAS(B1_PHASE_INT[7]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L17 is mag_phase_accu:inst|PHASE_INT[7]~272
--operation mode is arithmetic

B1L17 = CARRY(!B1L15 # !B1_PHASE_INT[7]);


--C1L354 is cordic_core:inst1|Mux~290
--operation mode is normal

C1L354 = !C1_pass_count[3] & (C1_pass_count[0] $ (C1_pass_count[1] & !C1_pass_count[2]));


--C1L24 is cordic_core:inst1|add~11386
--operation mode is normal

C1L24 = C1_state.firststage & (C1L339 # C1L337) # !C1_state.firststage & (C1L354 $ (C1L339 # C1L337));


--B1_PHASE_INT[6] is mag_phase_accu:inst|PHASE_INT[6]
--operation mode is arithmetic

B1_PHASE_INT[6]_carry_eqn = B1L13;
B1_PHASE_INT[6]_lut_out = B1_PHASE_INT[6] $ (B1_PHASE_INT[6]_carry_eqn);
B1_PHASE_INT[6] = DFFEAS(B1_PHASE_INT[6]_lut_out, 12_288MHz, VCC, , B1L22, , , SWITCH1, );

--B1L15 is mag_phase_accu:inst|PHASE_INT[6]~276
--operation mode is arithmetic

B1L15 = CARRY(B1_PHASE_INT[6] # !B1L13);


--C1L25 is cordic_core:inst1|add~11387
--operation mode is normal

C1L25_carry_eqn = C1L31;
C1L25 = C1L29 $ C1_cur_cos[19] $ C1L25_carry_eqn;


--C1L364 is cordic_core:inst1|Select~4511
--operation mode is normal

C1L364 = A1L18 & C1_cur_cos[19] # !A1L18 & (C1L25);


--C1L365 is cordic_core:inst1|Select~4512
--operation mode is normal

C1L365 = D1_NEW_SAMPLE & DIPSWITCH[7] # !D1_NEW_SAMPLE & (C1_cur_cos[19]);


--C1_cur_cos[18] is cordic_core:inst1|cur_cos[18]
--operation mode is normal

C1_cur_cos[18]_lut_out = C1_state.processing & (C1L366 # C1L367 & !C1_state.idle) # !C1_state.processing & (C1L367 & !C1_state.idle);
C1_cur_cos[18] = DFFEAS(C1_cur_cos[18]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L381 is cordic_core:inst1|shift_right~8167
--operation mode is normal

C1L381 = !C1_pass_count[0] & !C1_pass_count[1];


--C1L382 is cordic_core:inst1|shift_right~8168
--operation mode is normal

C1L382 = C1L381 & (C1_pass_count[2] & C1_cur_cos[19] # !C1_pass_count[2] & (C1_cur_cos[18])) # !C1L381 & C1_cur_cos[19];


--C1L26 is cordic_core:inst1|add~11392
--operation mode is normal

C1L26 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L382);


--C1_cur_sin[18] is cordic_core:inst1|cur_sin[18]
--operation mode is normal

C1_cur_sin[18]_lut_out = C1L3 & C1_state.idle;
C1_cur_sin[18] = DFFEAS(C1_cur_sin[18]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L27 is cordic_core:inst1|add~11393
--operation mode is arithmetic

C1L27_carry_eqn = C1L35;
C1L27 = C1L33 $ C1_cur_sin[17] $ !C1L27_carry_eqn;

--C1L28 is cordic_core:inst1|add~11395
--operation mode is arithmetic

C1L28 = CARRY(C1L33 & (C1_cur_sin[17] # !C1L35) # !C1L33 & C1_cur_sin[17] & !C1L35);


--C1_sin[12] is cordic_core:inst1|sin[12]
--operation mode is normal

C1_sin[12]_lut_out = C1L34;
C1_sin[12] = DFFEAS(C1_sin[12]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[11] is PCM3006:inst6|R_IN[11]
--operation mode is normal

D1_R_IN[11]_lut_out = C1_sin[11];
D1_R_IN[11] = DFFEAS(D1_R_IN[11]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26]
--operation mode is normal

D1_SHIFTOUT[26]_lut_out = A1L16 & (A1L17 & D1_R_IN[10] # !A1L17 & (D1_SHIFTOUT[25])) # !A1L16 & (D1_SHIFTOUT[25]);
D1_SHIFTOUT[26] = DFFEAS(D1_SHIFTOUT[26]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--B1L22 is mag_phase_accu:inst|PHASE_INT[9]~279
--operation mode is normal

B1L22 = SWITCH1 # D1_NEW_SAMPLE;


--C1L29 is cordic_core:inst1|add~11398
--operation mode is normal

C1L29 = C1_cur_sin[19] $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1L30 is cordic_core:inst1|add~11399
--operation mode is arithmetic

C1L30_carry_eqn = C1L38;
C1L30 = C1L36 $ C1_cur_cos[18] $ C1L30_carry_eqn;

--C1L31 is cordic_core:inst1|add~11401
--operation mode is arithmetic

C1L31 = CARRY(C1L36 & !C1_cur_cos[18] & !C1L38 # !C1L36 & (!C1L38 # !C1_cur_cos[18]));


--C1L366 is cordic_core:inst1|Select~4515
--operation mode is normal

C1L366 = A1L18 & C1_cur_cos[18] # !A1L18 & (C1L30);


--C1L367 is cordic_core:inst1|Select~4516
--operation mode is normal

C1L367 = D1_NEW_SAMPLE & DIPSWITCH[6] # !D1_NEW_SAMPLE & (C1_cur_cos[18]);


--C1_cur_cos[17] is cordic_core:inst1|cur_cos[17]
--operation mode is normal

C1_cur_cos[17]_lut_out = C1_state.processing & (C1L368 # C1L369 & !C1_state.idle) # !C1_state.processing & (C1L369 & !C1_state.idle);
C1_cur_cos[17] = DFFEAS(C1_cur_cos[17]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L383 is cordic_core:inst1|shift_right~8169
--operation mode is normal

C1L383 = C1_pass_count[0] & C1_cur_cos[18] # !C1_pass_count[0] & (C1_cur_cos[17]);


--C1L32 is cordic_core:inst1|add~11404
--operation mode is normal

C1L32 = C1_pass_count[2] # C1_pass_count[1];


--C1L33 is cordic_core:inst1|add~11405
--operation mode is normal

C1L33 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L470);


--C1_cur_sin[17] is cordic_core:inst1|cur_sin[17]
--operation mode is normal

C1_cur_sin[17]_lut_out = C1L27 & C1_state.idle;
C1_cur_sin[17] = DFFEAS(C1_cur_sin[17]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L34 is cordic_core:inst1|add~11406
--operation mode is arithmetic

C1L34_carry_eqn = C1L41;
C1L34 = C1L39 $ C1_cur_sin[16] $ C1L34_carry_eqn;

--C1L35 is cordic_core:inst1|add~11408
--operation mode is arithmetic

C1L35 = CARRY(C1L39 & !C1_cur_sin[16] & !C1L41 # !C1L39 & (!C1L41 # !C1_cur_sin[16]));


--C1_sin[11] is cordic_core:inst1|sin[11]
--operation mode is normal

C1_sin[11]_lut_out = C1L40;
C1_sin[11] = DFFEAS(C1_sin[11]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[10] is PCM3006:inst6|R_IN[10]
--operation mode is normal

D1_R_IN[10]_lut_out = C1_sin[10];
D1_R_IN[10] = DFFEAS(D1_R_IN[10]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25]
--operation mode is normal

D1_SHIFTOUT[25]_lut_out = A1L16 & (A1L17 & D1_R_IN[9] # !A1L17 & (D1_SHIFTOUT[24])) # !A1L16 & (D1_SHIFTOUT[24]);
D1_SHIFTOUT[25] = DFFEAS(D1_SHIFTOUT[25]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L384 is cordic_core:inst1|shift_right~8170
--operation mode is normal

C1L384 = C1L381 & (C1_pass_count[2] & C1_cur_sin[19] # !C1_pass_count[2] & (C1_cur_sin[18])) # !C1L381 & C1_cur_sin[19];


--C1L36 is cordic_core:inst1|add~11411
--operation mode is normal

C1L36 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L384));


--C1L37 is cordic_core:inst1|add~11412
--operation mode is arithmetic

C1L37_carry_eqn = C1L44;
C1L37 = C1L42 $ C1_cur_cos[17] $ !C1L37_carry_eqn;

--C1L38 is cordic_core:inst1|add~11414
--operation mode is arithmetic

C1L38 = CARRY(C1L42 & (C1_cur_cos[17] # !C1L44) # !C1L42 & C1_cur_cos[17] & !C1L44);


--C1L368 is cordic_core:inst1|Select~4519
--operation mode is normal

C1L368 = A1L18 & C1_cur_cos[17] # !A1L18 & (C1L37);


--C1L369 is cordic_core:inst1|Select~4520
--operation mode is normal

C1L369 = D1_NEW_SAMPLE & DIPSWITCH[5] # !D1_NEW_SAMPLE & (C1_cur_cos[17]);


--C1L385 is cordic_core:inst1|shift_right~8171
--operation mode is normal

C1L385 = C1_pass_count[0] & (C1_pass_count[1] & C1_cur_cos[19] # !C1_pass_count[1] & (C1_cur_cos[17]));


--C1_cur_cos[16] is cordic_core:inst1|cur_cos[16]
--operation mode is normal

C1_cur_cos[16]_lut_out = C1_state.processing & (C1L370 # C1L371 & !C1_state.idle) # !C1_state.processing & (C1L371 & !C1_state.idle);
C1_cur_cos[16] = DFFEAS(C1_cur_cos[16]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L386 is cordic_core:inst1|shift_right~8172
--operation mode is normal

C1L386 = !C1_pass_count[0] & (C1_pass_count[1] & C1_cur_cos[18] # !C1_pass_count[1] & (C1_cur_cos[16]));


--C1L387 is cordic_core:inst1|shift_right~8173
--operation mode is normal

C1L387 = C1_pass_count[2] & C1_cur_cos[19] # !C1_pass_count[2] & (C1L385 # C1L386);


--C1L39 is cordic_core:inst1|add~11417
--operation mode is normal

C1L39 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L387);


--C1_cur_sin[16] is cordic_core:inst1|cur_sin[16]
--operation mode is normal

C1_cur_sin[16]_lut_out = C1L34 & C1_state.idle;
C1_cur_sin[16] = DFFEAS(C1_cur_sin[16]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L40 is cordic_core:inst1|add~11418
--operation mode is arithmetic

C1L40_carry_eqn = C1L47;
C1L40 = C1L45 $ C1_cur_sin[15] $ !C1L40_carry_eqn;

--C1L41 is cordic_core:inst1|add~11420
--operation mode is arithmetic

C1L41 = CARRY(C1L45 & (C1_cur_sin[15] # !C1L47) # !C1L45 & C1_cur_sin[15] & !C1L47);


--C1_sin[10] is cordic_core:inst1|sin[10]
--operation mode is normal

C1_sin[10]_lut_out = C1L46;
C1_sin[10] = DFFEAS(C1_sin[10]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[9] is PCM3006:inst6|R_IN[9]
--operation mode is normal

D1_R_IN[9]_lut_out = C1_sin[9];
D1_R_IN[9] = DFFEAS(D1_R_IN[9]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24]
--operation mode is normal

D1_SHIFTOUT[24]_lut_out = A1L16 & (A1L17 & D1_R_IN[8] # !A1L17 & (D1_SHIFTOUT[23])) # !A1L16 & (D1_SHIFTOUT[23]);
D1_SHIFTOUT[24] = DFFEAS(D1_SHIFTOUT[24]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L388 is cordic_core:inst1|shift_right~8174
--operation mode is normal

C1L388 = C1_pass_count[0] & C1_cur_sin[18] # !C1_pass_count[0] & (C1_cur_sin[17]);


--C1L42 is cordic_core:inst1|add~11423
--operation mode is normal

C1L42 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L471));


--C1L43 is cordic_core:inst1|add~11424
--operation mode is arithmetic

C1L43_carry_eqn = C1L50;
C1L43 = C1L48 $ C1_cur_cos[16] $ C1L43_carry_eqn;

--C1L44 is cordic_core:inst1|add~11426
--operation mode is arithmetic

C1L44 = CARRY(C1L48 & !C1_cur_cos[16] & !C1L50 # !C1L48 & (!C1L50 # !C1_cur_cos[16]));


--C1L370 is cordic_core:inst1|Select~4523
--operation mode is normal

C1L370 = A1L18 & C1_cur_cos[16] # !A1L18 & (C1L43);


--C1L371 is cordic_core:inst1|Select~4524
--operation mode is normal

C1L371 = D1_NEW_SAMPLE & DIPSWITCH[4] # !D1_NEW_SAMPLE & (C1_cur_cos[16]);


--C1_cur_cos[15] is cordic_core:inst1|cur_cos[15]
--operation mode is normal

C1_cur_cos[15]_lut_out = C1_state.processing & (C1L372 # C1L373 & !C1_state.idle) # !C1_state.processing & (C1L373 & !C1_state.idle);
C1_cur_cos[15] = DFFEAS(C1_cur_cos[15]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L389 is cordic_core:inst1|shift_right~8175
--operation mode is normal

C1L389 = C1_pass_count[0] & C1_cur_cos[16] # !C1_pass_count[0] & (C1_cur_cos[15]);


--C1L390 is cordic_core:inst1|shift_right~8176
--operation mode is normal

C1L390 = C1_pass_count[1] & C1L383 # !C1_pass_count[1] & (C1L389);


--C1L391 is cordic_core:inst1|shift_right~8177
--operation mode is normal

C1L391 = C1_pass_count[2] & C1_cur_cos[19] # !C1_pass_count[2] & (C1L390);


--C1L45 is cordic_core:inst1|add~11429
--operation mode is normal

C1L45 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L391);


--C1_cur_sin[15] is cordic_core:inst1|cur_sin[15]
--operation mode is normal

C1_cur_sin[15]_lut_out = C1L40 & C1_state.idle;
C1_cur_sin[15] = DFFEAS(C1_cur_sin[15]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L46 is cordic_core:inst1|add~11430
--operation mode is arithmetic

C1L46_carry_eqn = C1L53;
C1L46 = C1L51 $ C1_cur_sin[14] $ C1L46_carry_eqn;

--C1L47 is cordic_core:inst1|add~11432
--operation mode is arithmetic

C1L47 = CARRY(C1L51 & !C1_cur_sin[14] & !C1L53 # !C1L51 & (!C1L53 # !C1_cur_sin[14]));


--C1_sin[9] is cordic_core:inst1|sin[9]
--operation mode is normal

C1_sin[9]_lut_out = C1L52;
C1_sin[9] = DFFEAS(C1_sin[9]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[8] is PCM3006:inst6|R_IN[8]
--operation mode is normal

D1_R_IN[8]_lut_out = C1_sin[8];
D1_R_IN[8] = DFFEAS(D1_R_IN[8]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23]
--operation mode is normal

D1_SHIFTOUT[23]_lut_out = A1L16 & (A1L17 & D1_R_IN[7] # !A1L17 & (D1_SHIFTOUT[22])) # !A1L16 & (D1_SHIFTOUT[22]);
D1_SHIFTOUT[23] = DFFEAS(D1_SHIFTOUT[23]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L392 is cordic_core:inst1|shift_right~8178
--operation mode is normal

C1L392 = C1_pass_count[0] & (C1_pass_count[1] & C1_cur_sin[19] # !C1_pass_count[1] & (C1_cur_sin[17]));


--C1L393 is cordic_core:inst1|shift_right~8179
--operation mode is normal

C1L393 = !C1_pass_count[0] & (C1_pass_count[1] & C1_cur_sin[18] # !C1_pass_count[1] & (C1_cur_sin[16]));


--C1L394 is cordic_core:inst1|shift_right~8180
--operation mode is normal

C1L394 = C1_pass_count[2] & C1_cur_sin[19] # !C1_pass_count[2] & (C1L392 # C1L393);


--C1L48 is cordic_core:inst1|add~11435
--operation mode is normal

C1L48 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L394));


--C1L49 is cordic_core:inst1|add~11436
--operation mode is arithmetic

C1L49_carry_eqn = C1L56;
C1L49 = C1L54 $ C1_cur_cos[15] $ !C1L49_carry_eqn;

--C1L50 is cordic_core:inst1|add~11438
--operation mode is arithmetic

C1L50 = CARRY(C1L54 & (C1_cur_cos[15] # !C1L56) # !C1L54 & C1_cur_cos[15] & !C1L56);


--C1L372 is cordic_core:inst1|Select~4527
--operation mode is normal

C1L372 = A1L18 & C1_cur_cos[15] # !A1L18 & (C1L49);


--C1L373 is cordic_core:inst1|Select~4528
--operation mode is normal

C1L373 = D1_NEW_SAMPLE & DIPSWITCH[3] # !D1_NEW_SAMPLE & (C1_cur_cos[15]);


--C1L395 is cordic_core:inst1|shift_right~8181
--operation mode is normal

C1L395 = C1_pass_count[0] & C1_cur_cos[19] # !C1_pass_count[0] & (C1_pass_count[1] & C1_cur_cos[19] # !C1_pass_count[1] & (C1_cur_cos[18]));


--C1L396 is cordic_core:inst1|shift_right~8182
--operation mode is normal

C1L396 = C1_pass_count[1] & C1_cur_cos[17] # !C1_pass_count[1] & (C1_cur_cos[15]);


--C1_cur_cos[14] is cordic_core:inst1|cur_cos[14]
--operation mode is normal

C1_cur_cos[14]_lut_out = C1_state.processing & (C1L374 # C1L375 & !C1_state.idle) # !C1_state.processing & (C1L375 & !C1_state.idle);
C1_cur_cos[14] = DFFEAS(C1_cur_cos[14]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L397 is cordic_core:inst1|shift_right~8183
--operation mode is normal

C1L397 = C1_pass_count[1] & C1_cur_cos[16] # !C1_pass_count[1] & (C1_cur_cos[14]);


--C1L398 is cordic_core:inst1|shift_right~8184
--operation mode is normal

C1L398 = C1_pass_count[0] & C1L396 # !C1_pass_count[0] & (C1L397);


--C1L399 is cordic_core:inst1|shift_right~8185
--operation mode is normal

C1L399 = C1_pass_count[2] & C1L395 # !C1_pass_count[2] & (C1L398);


--C1L51 is cordic_core:inst1|add~11441
--operation mode is normal

C1L51 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L399);


--C1_cur_sin[14] is cordic_core:inst1|cur_sin[14]
--operation mode is normal

C1_cur_sin[14]_lut_out = C1L46 & C1_state.idle;
C1_cur_sin[14] = DFFEAS(C1_cur_sin[14]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L52 is cordic_core:inst1|add~11442
--operation mode is arithmetic

C1L52_carry_eqn = C1L59;
C1L52 = C1L57 $ C1_cur_sin[13] $ !C1L52_carry_eqn;

--C1L53 is cordic_core:inst1|add~11444
--operation mode is arithmetic

C1L53 = CARRY(C1L57 & (C1_cur_sin[13] # !C1L59) # !C1L57 & C1_cur_sin[13] & !C1L59);


--C1_sin[8] is cordic_core:inst1|sin[8]
--operation mode is normal

C1_sin[8]_lut_out = C1L58;
C1_sin[8] = DFFEAS(C1_sin[8]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[7] is PCM3006:inst6|R_IN[7]
--operation mode is normal

D1_R_IN[7]_lut_out = C1_sin[7];
D1_R_IN[7] = DFFEAS(D1_R_IN[7]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22]
--operation mode is normal

D1_SHIFTOUT[22]_lut_out = A1L16 & (A1L17 & D1_R_IN[6] # !A1L17 & (D1_SHIFTOUT[21])) # !A1L16 & (D1_SHIFTOUT[21]);
D1_SHIFTOUT[22] = DFFEAS(D1_SHIFTOUT[22]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L400 is cordic_core:inst1|shift_right~8186
--operation mode is normal

C1L400 = C1_pass_count[0] & C1_cur_sin[16] # !C1_pass_count[0] & (C1_cur_sin[15]);


--C1L401 is cordic_core:inst1|shift_right~8187
--operation mode is normal

C1L401 = C1_pass_count[1] & C1L388 # !C1_pass_count[1] & (C1L400);


--C1L402 is cordic_core:inst1|shift_right~8188
--operation mode is normal

C1L402 = C1_pass_count[2] & C1_cur_sin[19] # !C1_pass_count[2] & (C1L401);


--C1L54 is cordic_core:inst1|add~11447
--operation mode is normal

C1L54 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L402));


--C1L55 is cordic_core:inst1|add~11448
--operation mode is arithmetic

C1L55_carry_eqn = C1L62;
C1L55 = C1L60 $ C1_cur_cos[14] $ C1L55_carry_eqn;

--C1L56 is cordic_core:inst1|add~11450
--operation mode is arithmetic

C1L56 = CARRY(C1L60 & !C1_cur_cos[14] & !C1L62 # !C1L60 & (!C1L62 # !C1_cur_cos[14]));


--C1L374 is cordic_core:inst1|Select~4531
--operation mode is normal

C1L374 = A1L18 & C1_cur_cos[14] # !A1L18 & (C1L55);


--C1L375 is cordic_core:inst1|Select~4532
--operation mode is normal

C1L375 = D1_NEW_SAMPLE & DIPSWITCH[2] # !D1_NEW_SAMPLE & (C1_cur_cos[14]);


--C1L403 is cordic_core:inst1|shift_right~8189
--operation mode is normal

C1L403 = C1_pass_count[1] & C1_cur_cos[19] # !C1_pass_count[1] & (C1L383);


--C1_cur_cos[13] is cordic_core:inst1|cur_cos[13]
--operation mode is normal

C1_cur_cos[13]_lut_out = C1_state.processing & (C1L376 # C1L377 & !C1_state.idle) # !C1_state.processing & (C1L377 & !C1_state.idle);
C1_cur_cos[13] = DFFEAS(C1_cur_cos[13]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L404 is cordic_core:inst1|shift_right~8190
--operation mode is normal

C1L404 = C1_pass_count[1] & C1_cur_cos[15] # !C1_pass_count[1] & (C1_cur_cos[13]);


--C1L405 is cordic_core:inst1|shift_right~8191
--operation mode is normal

C1L405 = C1_pass_count[0] & C1L397 # !C1_pass_count[0] & (C1L404);


--C1L406 is cordic_core:inst1|shift_right~8192
--operation mode is normal

C1L406 = C1_pass_count[2] & C1L403 # !C1_pass_count[2] & (C1L405);


--C1L57 is cordic_core:inst1|add~11453
--operation mode is normal

C1L57 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L406);


--C1_cur_sin[13] is cordic_core:inst1|cur_sin[13]
--operation mode is normal

C1_cur_sin[13]_lut_out = C1L52 & C1_state.idle;
C1_cur_sin[13] = DFFEAS(C1_cur_sin[13]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L58 is cordic_core:inst1|add~11454
--operation mode is arithmetic

C1L58_carry_eqn = C1L65;
C1L58 = C1L63 $ C1_cur_sin[12] $ C1L58_carry_eqn;

--C1L59 is cordic_core:inst1|add~11456
--operation mode is arithmetic

C1L59 = CARRY(C1L63 & !C1_cur_sin[12] & !C1L65 # !C1L63 & (!C1L65 # !C1_cur_sin[12]));


--C1_sin[7] is cordic_core:inst1|sin[7]
--operation mode is normal

C1_sin[7]_lut_out = C1L64;
C1_sin[7] = DFFEAS(C1_sin[7]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[6] is PCM3006:inst6|R_IN[6]
--operation mode is normal

D1_R_IN[6]_lut_out = C1_sin[6];
D1_R_IN[6] = DFFEAS(D1_R_IN[6]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21]
--operation mode is normal

D1_SHIFTOUT[21]_lut_out = A1L16 & (A1L17 & D1_R_IN[5] # !A1L17 & (D1_SHIFTOUT[20])) # !A1L16 & (D1_SHIFTOUT[20]);
D1_SHIFTOUT[21] = DFFEAS(D1_SHIFTOUT[21]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L407 is cordic_core:inst1|shift_right~8193
--operation mode is normal

C1L407 = C1_pass_count[0] & C1_cur_sin[19] # !C1_pass_count[0] & (C1_pass_count[1] & C1_cur_sin[19] # !C1_pass_count[1] & (C1_cur_sin[18]));


--C1L408 is cordic_core:inst1|shift_right~8194
--operation mode is normal

C1L408 = C1_pass_count[1] & C1_cur_sin[17] # !C1_pass_count[1] & (C1_cur_sin[15]);


--C1L409 is cordic_core:inst1|shift_right~8195
--operation mode is normal

C1L409 = C1_pass_count[1] & C1_cur_sin[16] # !C1_pass_count[1] & (C1_cur_sin[14]);


--C1L410 is cordic_core:inst1|shift_right~8196
--operation mode is normal

C1L410 = C1_pass_count[0] & C1L408 # !C1_pass_count[0] & (C1L409);


--C1L411 is cordic_core:inst1|shift_right~8197
--operation mode is normal

C1L411 = C1_pass_count[2] & C1L407 # !C1_pass_count[2] & (C1L410);


--C1L60 is cordic_core:inst1|add~11459
--operation mode is normal

C1L60 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L411));


--C1L61 is cordic_core:inst1|add~11460
--operation mode is arithmetic

C1L61_carry_eqn = C1L68;
C1L61 = C1L66 $ C1_cur_cos[13] $ !C1L61_carry_eqn;

--C1L62 is cordic_core:inst1|add~11462
--operation mode is arithmetic

C1L62 = CARRY(C1L66 & (C1_cur_cos[13] # !C1L68) # !C1L66 & C1_cur_cos[13] & !C1L68);


--C1L376 is cordic_core:inst1|Select~4535
--operation mode is normal

C1L376 = A1L18 & C1_cur_cos[13] # !A1L18 & (C1L61);


--C1L377 is cordic_core:inst1|Select~4536
--operation mode is normal

C1L377 = D1_NEW_SAMPLE & DIPSWITCH[1] # !D1_NEW_SAMPLE & (C1_cur_cos[13]);


--C1_cur_cos[12] is cordic_core:inst1|cur_cos[12]
--operation mode is normal

C1_cur_cos[12]_lut_out = C1_state.processing & (C1L378 # C1L379 & !C1_state.idle) # !C1_state.processing & (C1L379 & !C1_state.idle);
C1_cur_cos[12] = DFFEAS(C1_cur_cos[12]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L412 is cordic_core:inst1|shift_right~8198
--operation mode is normal

C1L412 = C1_pass_count[1] & C1_cur_cos[14] # !C1_pass_count[1] & (C1_cur_cos[12]);


--C1L413 is cordic_core:inst1|shift_right~8199
--operation mode is normal

C1L413 = C1_pass_count[0] & C1L404 # !C1_pass_count[0] & (C1L412);


--C1L414 is cordic_core:inst1|shift_right~8200
--operation mode is normal

C1L414 = C1_pass_count[2] & (C1L385 # C1L386) # !C1_pass_count[2] & C1L413;


--C1L63 is cordic_core:inst1|add~11465
--operation mode is normal

C1L63 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L414);


--C1_cur_sin[12] is cordic_core:inst1|cur_sin[12]
--operation mode is normal

C1_cur_sin[12]_lut_out = C1L58 & C1_state.idle;
C1_cur_sin[12] = DFFEAS(C1_cur_sin[12]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L64 is cordic_core:inst1|add~11466
--operation mode is arithmetic

C1L64_carry_eqn = C1L71;
C1L64 = C1L69 $ C1_cur_sin[11] $ !C1L64_carry_eqn;

--C1L65 is cordic_core:inst1|add~11468
--operation mode is arithmetic

C1L65 = CARRY(C1L69 & (C1_cur_sin[11] # !C1L71) # !C1L69 & C1_cur_sin[11] & !C1L71);


--C1_sin[6] is cordic_core:inst1|sin[6]
--operation mode is normal

C1_sin[6]_lut_out = C1L70;
C1_sin[6] = DFFEAS(C1_sin[6]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[5] is PCM3006:inst6|R_IN[5]
--operation mode is normal

D1_R_IN[5]_lut_out = C1_sin[5];
D1_R_IN[5] = DFFEAS(D1_R_IN[5]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20]
--operation mode is normal

D1_SHIFTOUT[20]_lut_out = A1L16 & (A1L17 & D1_R_IN[4] # !A1L17 & (D1_SHIFTOUT[19])) # !A1L16 & (D1_SHIFTOUT[19]);
D1_SHIFTOUT[20] = DFFEAS(D1_SHIFTOUT[20]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L415 is cordic_core:inst1|shift_right~8201
--operation mode is normal

C1L415 = C1_pass_count[1] & C1_cur_sin[19] # !C1_pass_count[1] & (C1L388);


--C1L416 is cordic_core:inst1|shift_right~8202
--operation mode is normal

C1L416 = C1_pass_count[1] & C1_cur_sin[15] # !C1_pass_count[1] & (C1_cur_sin[13]);


--C1L417 is cordic_core:inst1|shift_right~8203
--operation mode is normal

C1L417 = C1_pass_count[0] & C1L409 # !C1_pass_count[0] & (C1L416);


--C1L418 is cordic_core:inst1|shift_right~8204
--operation mode is normal

C1L418 = C1_pass_count[2] & C1L415 # !C1_pass_count[2] & (C1L417);


--C1L66 is cordic_core:inst1|add~11471
--operation mode is normal

C1L66 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L418));


--C1L67 is cordic_core:inst1|add~11472
--operation mode is arithmetic

C1L67_carry_eqn = C1L74;
C1L67 = C1L72 $ C1_cur_cos[12] $ C1L67_carry_eqn;

--C1L68 is cordic_core:inst1|add~11474
--operation mode is arithmetic

C1L68 = CARRY(C1L72 & !C1_cur_cos[12] & !C1L74 # !C1L72 & (!C1L74 # !C1_cur_cos[12]));


--C1L378 is cordic_core:inst1|Select~4539
--operation mode is normal

C1L378 = A1L18 & C1_cur_cos[12] # !A1L18 & (C1L67);


--C1L379 is cordic_core:inst1|Select~4540
--operation mode is normal

C1L379 = D1_NEW_SAMPLE & DIPSWITCH[0] # !D1_NEW_SAMPLE & (C1_cur_cos[12]);


--C1_cur_cos[11] is cordic_core:inst1|cur_cos[11]
--operation mode is normal

C1_cur_cos[11]_lut_out = C1L73 & (C1L363 # C1_cur_cos[11] & C1L380) # !C1L73 & C1_cur_cos[11] & C1L380;
C1_cur_cos[11] = DFFEAS(C1_cur_cos[11]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L419 is cordic_core:inst1|shift_right~8205
--operation mode is normal

C1L419 = C1_pass_count[1] & C1_cur_cos[13] # !C1_pass_count[1] & (C1_cur_cos[11]);


--C1L420 is cordic_core:inst1|shift_right~8206
--operation mode is normal

C1L420 = C1_pass_count[0] & C1L412 # !C1_pass_count[0] & (C1L419);


--C1L421 is cordic_core:inst1|shift_right~8207
--operation mode is normal

C1L421 = C1_pass_count[2] & C1L390 # !C1_pass_count[2] & (C1L420);


--C1L69 is cordic_core:inst1|add~11477
--operation mode is normal

C1L69 = C1L338 $ (C1_pass_count[3] & (C1_cur_cos[19]) # !C1_pass_count[3] & C1L421);


--C1_cur_sin[11] is cordic_core:inst1|cur_sin[11]
--operation mode is normal

C1_cur_sin[11]_lut_out = C1L64 & C1_state.idle;
C1_cur_sin[11] = DFFEAS(C1_cur_sin[11]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L70 is cordic_core:inst1|add~11478
--operation mode is arithmetic

C1L70_carry_eqn = C1L77;
C1L70 = C1L75 $ C1_cur_sin[10] $ C1L70_carry_eqn;

--C1L71 is cordic_core:inst1|add~11480
--operation mode is arithmetic

C1L71 = CARRY(C1L75 & !C1_cur_sin[10] & !C1L77 # !C1L75 & (!C1L77 # !C1_cur_sin[10]));


--C1_sin[5] is cordic_core:inst1|sin[5]
--operation mode is normal

C1_sin[5]_lut_out = C1L76;
C1_sin[5] = DFFEAS(C1_sin[5]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[4] is PCM3006:inst6|R_IN[4]
--operation mode is normal

D1_R_IN[4]_lut_out = C1_sin[4];
D1_R_IN[4] = DFFEAS(D1_R_IN[4]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19]
--operation mode is normal

D1_SHIFTOUT[19]_lut_out = A1L16 & (A1L17 & D1_R_IN[3] # !A1L17 & (D1_SHIFTOUT[18])) # !A1L16 & (D1_SHIFTOUT[18]);
D1_SHIFTOUT[19] = DFFEAS(D1_SHIFTOUT[19]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L422 is cordic_core:inst1|shift_right~8208
--operation mode is normal

C1L422 = C1_pass_count[1] & C1_cur_sin[14] # !C1_pass_count[1] & (C1_cur_sin[12]);


--C1L423 is cordic_core:inst1|shift_right~8209
--operation mode is normal

C1L423 = C1_pass_count[0] & C1L416 # !C1_pass_count[0] & (C1L422);


--C1L424 is cordic_core:inst1|shift_right~8210
--operation mode is normal

C1L424 = C1_pass_count[2] & (C1L392 # C1L393) # !C1_pass_count[2] & C1L423;


--C1L72 is cordic_core:inst1|add~11483
--operation mode is normal

C1L72 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L424));


--C1L73 is cordic_core:inst1|add~11484
--operation mode is arithmetic

C1L73_carry_eqn = C1L80;
C1L73 = C1L78 $ C1_cur_cos[11] $ !C1L73_carry_eqn;

--C1L74 is cordic_core:inst1|add~11486
--operation mode is arithmetic

C1L74 = CARRY(C1L78 & (C1_cur_cos[11] # !C1L80) # !C1L78 & C1_cur_cos[11] & !C1L80);


--C1L380 is cordic_core:inst1|Select~4543
--operation mode is normal

C1L380 = C1_state.processing & (A1L18 # !C1_state.idle & !D1_NEW_SAMPLE) # !C1_state.processing & (!C1_state.idle & !D1_NEW_SAMPLE);


--C1_cur_cos[10] is cordic_core:inst1|cur_cos[10]
--operation mode is normal

C1_cur_cos[10]_lut_out = C1L79 & (C1L363 # C1L380 & C1_cur_cos[10]) # !C1L79 & C1L380 & C1_cur_cos[10];
C1_cur_cos[10] = DFFEAS(C1_cur_cos[10]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L425 is cordic_core:inst1|shift_right~8211
--operation mode is normal

C1L425 = C1_pass_count[1] & C1_cur_cos[12] # !C1_pass_count[1] & (C1_cur_cos[10]);


--C1L426 is cordic_core:inst1|shift_right~8212
--operation mode is normal

C1L426 = C1_pass_count[0] & C1L419 # !C1_pass_count[0] & (C1L425);


--C1L427 is cordic_core:inst1|shift_right~8213
--operation mode is normal

C1L427 = C1_pass_count[2] & C1L398 # !C1_pass_count[2] & (C1L426);


--C1L75 is cordic_core:inst1|add~11489
--operation mode is normal

C1L75 = C1L338 $ (C1_pass_count[3] & (C1L382) # !C1_pass_count[3] & C1L427);


--C1_cur_sin[10] is cordic_core:inst1|cur_sin[10]
--operation mode is normal

C1_cur_sin[10]_lut_out = C1L70 & C1_state.idle;
C1_cur_sin[10] = DFFEAS(C1_cur_sin[10]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L76 is cordic_core:inst1|add~11490
--operation mode is arithmetic

C1L76_carry_eqn = C1L83;
C1L76 = C1L81 $ C1_cur_sin[9] $ !C1L76_carry_eqn;

--C1L77 is cordic_core:inst1|add~11492
--operation mode is arithmetic

C1L77 = CARRY(C1L81 & (C1_cur_sin[9] # !C1L83) # !C1L81 & C1_cur_sin[9] & !C1L83);


--C1_sin[4] is cordic_core:inst1|sin[4]
--operation mode is normal

C1_sin[4]_lut_out = C1L82;
C1_sin[4] = DFFEAS(C1_sin[4]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[3] is PCM3006:inst6|R_IN[3]
--operation mode is normal

D1_R_IN[3]_lut_out = C1_sin[3];
D1_R_IN[3] = DFFEAS(D1_R_IN[3]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18]
--operation mode is normal

D1_SHIFTOUT[18]_lut_out = A1L16 & (A1L17 & D1_R_IN[2] # !A1L17 & (D1_SHIFTOUT[17])) # !A1L16 & (D1_SHIFTOUT[17]);
D1_SHIFTOUT[18] = DFFEAS(D1_SHIFTOUT[18]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L428 is cordic_core:inst1|shift_right~8214
--operation mode is normal

C1L428 = C1_pass_count[1] & C1_cur_sin[13] # !C1_pass_count[1] & (C1_cur_sin[11]);


--C1L429 is cordic_core:inst1|shift_right~8215
--operation mode is normal

C1L429 = C1_pass_count[0] & C1L422 # !C1_pass_count[0] & (C1L428);


--C1L430 is cordic_core:inst1|shift_right~8216
--operation mode is normal

C1L430 = C1_pass_count[2] & C1L401 # !C1_pass_count[2] & (C1L429);


--C1L78 is cordic_core:inst1|add~11495
--operation mode is normal

C1L78 = C1L338 $ (C1_pass_count[3] & !C1_cur_sin[19] # !C1_pass_count[3] & (!C1L430));


--C1L79 is cordic_core:inst1|add~11496
--operation mode is arithmetic

C1L79_carry_eqn = C1L86;
C1L79 = C1L84 $ C1_cur_cos[10] $ C1L79_carry_eqn;

--C1L80 is cordic_core:inst1|add~11498
--operation mode is arithmetic

C1L80 = CARRY(C1L84 & !C1_cur_cos[10] & !C1L86 # !C1L84 & (!C1L86 # !C1_cur_cos[10]));


--C1_cur_cos[9] is cordic_core:inst1|cur_cos[9]
--operation mode is normal

C1_cur_cos[9]_lut_out = C1L85 & (C1L363 # C1L380 & C1_cur_cos[9]) # !C1L85 & C1L380 & C1_cur_cos[9];
C1_cur_cos[9] = DFFEAS(C1_cur_cos[9]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L431 is cordic_core:inst1|shift_right~8217
--operation mode is normal

C1L431 = C1_pass_count[1] & C1_cur_cos[11] # !C1_pass_count[1] & (C1_cur_cos[9]);


--C1L432 is cordic_core:inst1|shift_right~8218
--operation mode is normal

C1L432 = C1_pass_count[0] & C1L425 # !C1_pass_count[0] & (C1L431);


--C1L433 is cordic_core:inst1|shift_right~8219
--operation mode is normal

C1L433 = C1_pass_count[2] & C1L405 # !C1_pass_count[2] & (C1L432);


--C1L81 is cordic_core:inst1|add~11501
--operation mode is normal

C1L81 = C1L338 $ (C1_pass_count[3] & (C1L470) # !C1_pass_count[3] & C1L433);


--C1_cur_sin[9] is cordic_core:inst1|cur_sin[9]
--operation mode is normal

C1_cur_sin[9]_lut_out = C1L76 & C1_state.idle;
C1_cur_sin[9] = DFFEAS(C1_cur_sin[9]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L82 is cordic_core:inst1|add~11502
--operation mode is arithmetic

C1L82_carry_eqn = C1L89;
C1L82 = C1L87 $ C1_cur_sin[8] $ C1L82_carry_eqn;

--C1L83 is cordic_core:inst1|add~11504
--operation mode is arithmetic

C1L83 = CARRY(C1L87 & !C1_cur_sin[8] & !C1L89 # !C1L87 & (!C1L89 # !C1_cur_sin[8]));


--C1_sin[3] is cordic_core:inst1|sin[3]
--operation mode is normal

C1_sin[3]_lut_out = C1L88;
C1_sin[3] = DFFEAS(C1_sin[3]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[2] is PCM3006:inst6|R_IN[2]
--operation mode is normal

D1_R_IN[2]_lut_out = C1_sin[2];
D1_R_IN[2] = DFFEAS(D1_R_IN[2]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17]
--operation mode is normal

D1_SHIFTOUT[17]_lut_out = A1L16 & (A1L17 & D1_R_IN[1] # !A1L17 & (D1_SHIFTOUT[16])) # !A1L16 & (D1_SHIFTOUT[16]);
D1_SHIFTOUT[17] = DFFEAS(D1_SHIFTOUT[17]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L434 is cordic_core:inst1|shift_right~8220
--operation mode is normal

C1L434 = C1_pass_count[1] & C1_cur_sin[12] # !C1_pass_count[1] & (C1_cur_sin[10]);


--C1L435 is cordic_core:inst1|shift_right~8221
--operation mode is normal

C1L435 = C1_pass_count[0] & C1L428 # !C1_pass_count[0] & (C1L434);


--C1L436 is cordic_core:inst1|shift_right~8222
--operation mode is normal

C1L436 = C1_pass_count[2] & C1L410 # !C1_pass_count[2] & (C1L435);


--C1L84 is cordic_core:inst1|add~11507
--operation mode is normal

C1L84 = C1L338 $ (C1_pass_count[3] & !C1L384 # !C1_pass_count[3] & (!C1L436));


--C1L85 is cordic_core:inst1|add~11508
--operation mode is arithmetic

C1L85_carry_eqn = C1L92;
C1L85 = C1L90 $ C1_cur_cos[9] $ !C1L85_carry_eqn;

--C1L86 is cordic_core:inst1|add~11510
--operation mode is arithmetic

C1L86 = CARRY(C1L90 & (C1_cur_cos[9] # !C1L92) # !C1L90 & C1_cur_cos[9] & !C1L92);


--C1_cur_cos[8] is cordic_core:inst1|cur_cos[8]
--operation mode is normal

C1_cur_cos[8]_lut_out = C1L91 & (C1L363 # C1L380 & C1_cur_cos[8]) # !C1L91 & C1L380 & C1_cur_cos[8];
C1_cur_cos[8] = DFFEAS(C1_cur_cos[8]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L437 is cordic_core:inst1|shift_right~8223
--operation mode is normal

C1L437 = C1_pass_count[1] & C1_cur_cos[10] # !C1_pass_count[1] & (C1_cur_cos[8]);


--C1L438 is cordic_core:inst1|shift_right~8224
--operation mode is normal

C1L438 = C1_pass_count[0] & C1L431 # !C1_pass_count[0] & (C1L437);


--C1L439 is cordic_core:inst1|shift_right~8225
--operation mode is normal

C1L439 = C1_pass_count[2] & C1L413 # !C1_pass_count[2] & (C1L438);


--C1L87 is cordic_core:inst1|add~11513
--operation mode is normal

C1L87 = C1L338 $ (C1_pass_count[3] & (C1L387) # !C1_pass_count[3] & C1L439);


--C1_cur_sin[8] is cordic_core:inst1|cur_sin[8]
--operation mode is normal

C1_cur_sin[8]_lut_out = C1L82 & C1_state.idle;
C1_cur_sin[8] = DFFEAS(C1_cur_sin[8]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L88 is cordic_core:inst1|add~11514
--operation mode is arithmetic

C1L88_carry_eqn = C1L101;
C1L88 = C1L99 $ C1_cur_sin[7] $ !C1L88_carry_eqn;

--C1L89 is cordic_core:inst1|add~11516
--operation mode is arithmetic

C1L89 = CARRY(C1L99 & (C1_cur_sin[7] # !C1L101) # !C1L99 & C1_cur_sin[7] & !C1L101);


--C1_sin[2] is cordic_core:inst1|sin[2]
--operation mode is normal

C1_sin[2]_lut_out = C1L100;
C1_sin[2] = DFFEAS(C1_sin[2]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[1] is PCM3006:inst6|R_IN[1]
--operation mode is normal

D1_R_IN[1]_lut_out = C1_sin[1];
D1_R_IN[1] = DFFEAS(D1_R_IN[1]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16]
--operation mode is normal

D1_SHIFTOUT[16]_lut_out = A1L16 & (A1L17 & D1_R_IN[0] # !A1L17 & (D1_SHIFTOUT[15])) # !A1L16 & (D1_SHIFTOUT[15]);
D1_SHIFTOUT[16] = DFFEAS(D1_SHIFTOUT[16]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L440 is cordic_core:inst1|shift_right~8226
--operation mode is normal

C1L440 = C1_pass_count[1] & C1_cur_sin[11] # !C1_pass_count[1] & (C1_cur_sin[9]);


--C1L441 is cordic_core:inst1|shift_right~8227
--operation mode is normal

C1L441 = C1_pass_count[0] & C1L434 # !C1_pass_count[0] & (C1L440);


--C1L442 is cordic_core:inst1|shift_right~8228
--operation mode is normal

C1L442 = C1_pass_count[2] & C1L417 # !C1_pass_count[2] & (C1L441);


--C1L90 is cordic_core:inst1|add~11519
--operation mode is normal

C1L90 = C1L338 $ (C1_pass_count[3] & !C1L471 # !C1_pass_count[3] & (!C1L442));


--C1L91 is cordic_core:inst1|add~11520
--operation mode is arithmetic

C1L91_carry_eqn = C1L104;
C1L91 = C1L102 $ C1_cur_cos[8] $ C1L91_carry_eqn;

--C1L92 is cordic_core:inst1|add~11522
--operation mode is arithmetic

C1L92 = CARRY(C1L102 & !C1_cur_cos[8] & !C1L104 # !C1L102 & (!C1L104 # !C1_cur_cos[8]));


--C1L93 is cordic_core:inst1|add~11525
--operation mode is normal

C1L93 = !C1_pass_count[3] & !C1L337 & (C1_cur_phase[19] # !C1_des_phase[19]);


--C1_cur_cos[7] is cordic_core:inst1|cur_cos[7]
--operation mode is normal

C1_cur_cos[7]_lut_out = C1L103 & (C1L363 # C1L380 & C1_cur_cos[7]) # !C1L103 & C1L380 & C1_cur_cos[7];
C1_cur_cos[7] = DFFEAS(C1_cur_cos[7]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L443 is cordic_core:inst1|shift_right~8229
--operation mode is normal

C1L443 = C1_pass_count[1] & C1_cur_cos[9] # !C1_pass_count[1] & (C1_cur_cos[7]);


--C1L444 is cordic_core:inst1|shift_right~8230
--operation mode is normal

C1L444 = C1_pass_count[0] & C1L437 # !C1_pass_count[0] & (C1L443);


--C1L94 is cordic_core:inst1|add~11526
--operation mode is normal

C1L94 = !C1L339 & !C1L337 & (C1_pass_count[3] # C1_pass_count[2]);


--C1L95 is cordic_core:inst1|add~11527
--operation mode is normal

C1L95 = C1L93 & (C1L94 & C1L420 # !C1L94 & (C1L444));


--C1L96 is cordic_core:inst1|add~11528
--operation mode is normal

C1L96 = C1_pass_count[3] & (C1L338 $ C1L391);


--C1L97 is cordic_core:inst1|add~11529
--operation mode is normal

C1L97 = !C1_pass_count[3] & (C1L337 # C1_des_phase[19] & !C1_cur_phase[19]);


--C1L98 is cordic_core:inst1|add~11530
--operation mode is normal

C1L98 = C1_pass_count[2] & (!C1L420) # !C1_pass_count[2] & !C1L444;


--C1L99 is cordic_core:inst1|add~11531
--operation mode is normal

C1L99 = C1L95 # C1L96 # C1L97 & C1L98;


--C1_cur_sin[7] is cordic_core:inst1|cur_sin[7]
--operation mode is normal

C1_cur_sin[7]_lut_out = C1L88 & C1_state.idle;
C1_cur_sin[7] = DFFEAS(C1_cur_sin[7]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L100 is cordic_core:inst1|add~11532
--operation mode is arithmetic

C1L100_carry_eqn = C1L110;
C1L100 = C1L108 $ C1_cur_sin[6] $ C1L100_carry_eqn;

--C1L101 is cordic_core:inst1|add~11534
--operation mode is arithmetic

C1L101 = CARRY(C1L108 & !C1_cur_sin[6] & !C1L110 # !C1L108 & (!C1L110 # !C1_cur_sin[6]));


--C1_sin[1] is cordic_core:inst1|sin[1]
--operation mode is normal

C1_sin[1]_lut_out = C1L109;
C1_sin[1] = DFFEAS(C1_sin[1]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_R_IN[0] is PCM3006:inst6|R_IN[0]
--operation mode is normal

D1_R_IN[0]_lut_out = C1_sin[0];
D1_R_IN[0] = DFFEAS(D1_R_IN[0]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15]
--operation mode is normal

D1_SHIFTOUT[15]_lut_out = A1L16 & (A1L17 & D1_L_IN[15] # !A1L17 & (D1_SHIFTOUT[14])) # !A1L16 & (D1_SHIFTOUT[14]);
D1_SHIFTOUT[15] = DFFEAS(D1_SHIFTOUT[15]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L445 is cordic_core:inst1|shift_right~8231
--operation mode is normal

C1L445 = C1_pass_count[1] & C1_cur_sin[10] # !C1_pass_count[1] & (C1_cur_sin[8]);


--C1L446 is cordic_core:inst1|shift_right~8232
--operation mode is normal

C1L446 = C1_pass_count[0] & C1L440 # !C1_pass_count[0] & (C1L445);


--C1L447 is cordic_core:inst1|shift_right~8233
--operation mode is normal

C1L447 = C1_pass_count[2] & C1L423 # !C1_pass_count[2] & (C1L446);


--C1L102 is cordic_core:inst1|add~11537
--operation mode is normal

C1L102 = C1L338 $ (C1_pass_count[3] & !C1L394 # !C1_pass_count[3] & (!C1L447));


--C1L103 is cordic_core:inst1|add~11538
--operation mode is arithmetic

C1L103_carry_eqn = C1L116;
C1L103 = C1L114 $ C1_cur_cos[7] $ !C1L103_carry_eqn;

--C1L104 is cordic_core:inst1|add~11540
--operation mode is arithmetic

C1L104 = CARRY(C1L114 & (C1_cur_cos[7] # !C1L116) # !C1L114 & C1_cur_cos[7] & !C1L116);


--C1_cur_cos[6] is cordic_core:inst1|cur_cos[6]
--operation mode is normal

C1_cur_cos[6]_lut_out = C1L115 & (C1L363 # C1L380 & C1_cur_cos[6]) # !C1L115 & C1L380 & C1_cur_cos[6];
C1_cur_cos[6] = DFFEAS(C1_cur_cos[6]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L448 is cordic_core:inst1|shift_right~8234
--operation mode is normal

C1L448 = C1_pass_count[1] & C1_cur_cos[8] # !C1_pass_count[1] & (C1_cur_cos[6]);


--C1L449 is cordic_core:inst1|shift_right~8235
--operation mode is normal

C1L449 = C1_pass_count[0] & C1L443 # !C1_pass_count[0] & (C1L448);


--C1L105 is cordic_core:inst1|add~11543
--operation mode is normal

C1L105 = C1L93 & (C1L94 & C1L426 # !C1L94 & (C1L449));


--C1L106 is cordic_core:inst1|add~11544
--operation mode is normal

C1L106 = C1_pass_count[3] & (C1L338 $ C1L399);


--C1L107 is cordic_core:inst1|add~11545
--operation mode is normal

C1L107 = C1_pass_count[2] & (!C1L426) # !C1_pass_count[2] & !C1L449;


--C1L108 is cordic_core:inst1|add~11546
--operation mode is normal

C1L108 = C1L105 # C1L106 # C1L97 & C1L107;


--C1_cur_sin[6] is cordic_core:inst1|cur_sin[6]
--operation mode is normal

C1_cur_sin[6]_lut_out = C1L100 & C1_state.idle;
C1_cur_sin[6] = DFFEAS(C1_cur_sin[6]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L109 is cordic_core:inst1|add~11547
--operation mode is arithmetic

C1L109_carry_eqn = C1L122;
C1L109 = C1L120 $ C1_cur_sin[5] $ !C1L109_carry_eqn;

--C1L110 is cordic_core:inst1|add~11549
--operation mode is arithmetic

C1L110 = CARRY(C1L120 & (C1_cur_sin[5] # !C1L122) # !C1L120 & C1_cur_sin[5] & !C1L122);


--C1_sin[0] is cordic_core:inst1|sin[0]
--operation mode is normal

C1_sin[0]_lut_out = C1L121;
C1_sin[0] = DFFEAS(C1_sin[0]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[15] is PCM3006:inst6|L_IN[15]
--operation mode is normal

D1_L_IN[15]_lut_out = C1_cos[15];
D1_L_IN[15] = DFFEAS(D1_L_IN[15]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14]
--operation mode is normal

D1_SHIFTOUT[14]_lut_out = A1L16 & (A1L17 & D1_L_IN[14] # !A1L17 & (D1_SHIFTOUT[13])) # !A1L16 & (D1_SHIFTOUT[13]);
D1_SHIFTOUT[14] = DFFEAS(D1_SHIFTOUT[14]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L450 is cordic_core:inst1|shift_right~8236
--operation mode is normal

C1L450 = C1_pass_count[1] & C1_cur_sin[9] # !C1_pass_count[1] & (C1_cur_sin[7]);


--C1L451 is cordic_core:inst1|shift_right~8237
--operation mode is normal

C1L451 = C1_pass_count[0] & C1L445 # !C1_pass_count[0] & (C1L450);


--C1L111 is cordic_core:inst1|add~11552
--operation mode is normal

C1L111 = C1L93 & (C1L94 & (!C1L429) # !C1L94 & !C1L451);


--C1L112 is cordic_core:inst1|add~11553
--operation mode is normal

C1L112 = C1_pass_count[3] & (C1L338 $ !C1L402);


--C1L113 is cordic_core:inst1|add~11554
--operation mode is normal

C1L113 = C1_pass_count[2] & C1L429 # !C1_pass_count[2] & (C1L451);


--C1L114 is cordic_core:inst1|add~11555
--operation mode is normal

C1L114 = C1L111 # C1L112 # C1L97 & C1L113;


--C1L115 is cordic_core:inst1|add~11556
--operation mode is arithmetic

C1L115_carry_eqn = C1L128;
C1L115 = C1L126 $ C1_cur_cos[6] $ C1L115_carry_eqn;

--C1L116 is cordic_core:inst1|add~11558
--operation mode is arithmetic

C1L116 = CARRY(C1L126 & !C1_cur_cos[6] & !C1L128 # !C1L126 & (!C1L128 # !C1_cur_cos[6]));


--C1L452 is cordic_core:inst1|shift_right~8238
--operation mode is normal

C1L452 = C1_pass_count[0] & C1_cur_cos[8] # !C1_pass_count[0] & (C1_cur_cos[7]);


--C1_cur_cos[5] is cordic_core:inst1|cur_cos[5]
--operation mode is normal

C1_cur_cos[5]_lut_out = C1L127 & (C1L363 # C1L380 & C1_cur_cos[5]) # !C1L127 & C1L380 & C1_cur_cos[5];
C1_cur_cos[5] = DFFEAS(C1_cur_cos[5]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L453 is cordic_core:inst1|shift_right~8239
--operation mode is normal

C1L453 = C1_pass_count[0] & C1_cur_cos[6] # !C1_pass_count[0] & (C1_cur_cos[5]);


--C1L454 is cordic_core:inst1|shift_right~8240
--operation mode is normal

C1L454 = C1_pass_count[1] & C1L452 # !C1_pass_count[1] & (C1L453);


--C1L117 is cordic_core:inst1|add~11561
--operation mode is normal

C1L117 = C1L93 & (C1L94 & C1L432 # !C1L94 & (C1L454));


--C1L118 is cordic_core:inst1|add~11562
--operation mode is normal

C1L118 = C1_pass_count[3] & (C1L338 $ C1L406);


--C1L119 is cordic_core:inst1|add~11563
--operation mode is normal

C1L119 = C1_pass_count[2] & (!C1L432) # !C1_pass_count[2] & !C1L454;


--C1L120 is cordic_core:inst1|add~11564
--operation mode is normal

C1L120 = C1L117 # C1L118 # C1L97 & C1L119;


--C1_cur_sin[5] is cordic_core:inst1|cur_sin[5]
--operation mode is normal

C1_cur_sin[5]_lut_out = C1L109 & C1_state.idle;
C1_cur_sin[5] = DFFEAS(C1_cur_sin[5]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L121 is cordic_core:inst1|add~11565
--operation mode is arithmetic

C1L121_carry_eqn = C1L134;
C1L121 = C1L132 $ C1_cur_sin[4] $ C1L121_carry_eqn;

--C1L122 is cordic_core:inst1|add~11567
--operation mode is arithmetic

C1L122 = CARRY(C1L132 & !C1_cur_sin[4] & !C1L134 # !C1L132 & (!C1L134 # !C1_cur_sin[4]));


--C1_cos[15] is cordic_core:inst1|cos[15]
--operation mode is normal

C1_cos[15]_lut_out = C1L25 & (!C1_state.firststage);
C1_cos[15] = DFFEAS(C1_cos[15]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[14] is PCM3006:inst6|L_IN[14]
--operation mode is normal

D1_L_IN[14]_lut_out = C1_cos[14];
D1_L_IN[14] = DFFEAS(D1_L_IN[14]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13]
--operation mode is normal

D1_SHIFTOUT[13]_lut_out = A1L16 & (A1L17 & D1_L_IN[13] # !A1L17 & (D1_SHIFTOUT[12])) # !A1L16 & (D1_SHIFTOUT[12]);
D1_SHIFTOUT[13] = DFFEAS(D1_SHIFTOUT[13]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L455 is cordic_core:inst1|shift_right~8241
--operation mode is normal

C1L455 = C1_pass_count[1] & C1_cur_sin[8] # !C1_pass_count[1] & (C1_cur_sin[6]);


--C1L456 is cordic_core:inst1|shift_right~8242
--operation mode is normal

C1L456 = C1_pass_count[0] & C1L450 # !C1_pass_count[0] & (C1L455);


--C1L123 is cordic_core:inst1|add~11570
--operation mode is normal

C1L123 = C1L93 & (C1L94 & (!C1L435) # !C1L94 & !C1L456);


--C1L124 is cordic_core:inst1|add~11571
--operation mode is normal

C1L124 = C1_pass_count[3] & (C1L338 $ !C1L411);


--C1L125 is cordic_core:inst1|add~11572
--operation mode is normal

C1L125 = C1_pass_count[2] & C1L435 # !C1_pass_count[2] & (C1L456);


--C1L126 is cordic_core:inst1|add~11573
--operation mode is normal

C1L126 = C1L123 # C1L124 # C1L97 & C1L125;


--C1L127 is cordic_core:inst1|add~11574
--operation mode is arithmetic

C1L127_carry_eqn = C1L140;
C1L127 = C1L138 $ C1_cur_cos[5] $ !C1L127_carry_eqn;

--C1L128 is cordic_core:inst1|add~11576
--operation mode is arithmetic

C1L128 = CARRY(C1L138 & (C1_cur_cos[5] # !C1L140) # !C1L138 & C1_cur_cos[5] & !C1L140);


--C1L457 is cordic_core:inst1|shift_right~8243
--operation mode is normal

C1L457 = C1_pass_count[0] & C1_cur_cos[7] # !C1_pass_count[0] & (C1_cur_cos[6]);


--C1_cur_cos[4] is cordic_core:inst1|cur_cos[4]
--operation mode is normal

C1_cur_cos[4]_lut_out = C1L139 & (C1L363 # C1L380 & C1_cur_cos[4]) # !C1L139 & C1L380 & C1_cur_cos[4];
C1_cur_cos[4] = DFFEAS(C1_cur_cos[4]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L458 is cordic_core:inst1|shift_right~8244
--operation mode is normal

C1L458 = C1_pass_count[0] & C1_cur_cos[5] # !C1_pass_count[0] & (C1_cur_cos[4]);


--C1L459 is cordic_core:inst1|shift_right~8245
--operation mode is normal

C1L459 = C1_pass_count[1] & C1L457 # !C1_pass_count[1] & (C1L458);


--C1L129 is cordic_core:inst1|add~11579
--operation mode is normal

C1L129 = C1L93 & (C1L94 & C1L438 # !C1L94 & (C1L459));


--C1L130 is cordic_core:inst1|add~11580
--operation mode is normal

C1L130 = C1_pass_count[3] & (C1L338 $ C1L414);


--C1L131 is cordic_core:inst1|add~11581
--operation mode is normal

C1L131 = C1_pass_count[2] & (!C1L438) # !C1_pass_count[2] & !C1L459;


--C1L132 is cordic_core:inst1|add~11582
--operation mode is normal

C1L132 = C1L129 # C1L130 # C1L97 & C1L131;


--C1_cur_sin[4] is cordic_core:inst1|cur_sin[4]
--operation mode is normal

C1_cur_sin[4]_lut_out = C1L121 & C1_state.idle;
C1_cur_sin[4] = DFFEAS(C1_cur_sin[4]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L133 is cordic_core:inst1|add~11583
--operation mode is arithmetic

C1L133_carry_eqn = C1L147;
C1L133 = C1L145 $ C1_cur_sin[3] $ !C1L133_carry_eqn;

--C1L134 is cordic_core:inst1|add~11585
--operation mode is arithmetic

C1L134 = CARRY(C1L145 & (C1_cur_sin[3] # !C1L147) # !C1L145 & C1_cur_sin[3] & !C1L147);


--C1_cos[14] is cordic_core:inst1|cos[14]
--operation mode is normal

C1_cos[14]_lut_out = C1L30 & (!C1_state.firststage);
C1_cos[14] = DFFEAS(C1_cos[14]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[13] is PCM3006:inst6|L_IN[13]
--operation mode is normal

D1_L_IN[13]_lut_out = C1_cos[13];
D1_L_IN[13] = DFFEAS(D1_L_IN[13]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12]
--operation mode is normal

D1_SHIFTOUT[12]_lut_out = A1L16 & (A1L17 & D1_L_IN[12] # !A1L17 & (D1_SHIFTOUT[11])) # !A1L16 & (D1_SHIFTOUT[11]);
D1_SHIFTOUT[12] = DFFEAS(D1_SHIFTOUT[12]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L460 is cordic_core:inst1|shift_right~8246
--operation mode is normal

C1L460 = C1_pass_count[0] & C1_cur_sin[8] # !C1_pass_count[0] & (C1_cur_sin[7]);


--C1L461 is cordic_core:inst1|shift_right~8247
--operation mode is normal

C1L461 = C1_pass_count[0] & C1_cur_sin[6] # !C1_pass_count[0] & (C1_cur_sin[5]);


--C1L462 is cordic_core:inst1|shift_right~8248
--operation mode is normal

C1L462 = C1_pass_count[1] & C1L460 # !C1_pass_count[1] & (C1L461);


--C1L135 is cordic_core:inst1|add~11588
--operation mode is normal

C1L135 = C1L93 & (C1L94 & (!C1L441) # !C1L94 & !C1L462);


--C1L136 is cordic_core:inst1|add~11589
--operation mode is normal

C1L136 = C1_pass_count[3] & (C1L338 $ !C1L418);


--C1L137 is cordic_core:inst1|add~11590
--operation mode is normal

C1L137 = C1_pass_count[2] & C1L441 # !C1_pass_count[2] & (C1L462);


--C1L138 is cordic_core:inst1|add~11591
--operation mode is normal

C1L138 = C1L135 # C1L136 # C1L97 & C1L137;


--C1L139 is cordic_core:inst1|add~11592
--operation mode is arithmetic

C1L139_carry_eqn = C1L153;
C1L139 = C1L151 $ C1_cur_cos[4] $ C1L139_carry_eqn;

--C1L140 is cordic_core:inst1|add~11594
--operation mode is arithmetic

C1L140 = CARRY(C1L151 & !C1_cur_cos[4] & !C1L153 # !C1L151 & (!C1L153 # !C1_cur_cos[4]));


--C1L141 is cordic_core:inst1|add~11597
--operation mode is normal

C1L141 = C1_pass_count[3] # C1_pass_count[1] & (!C1_pass_count[2]);


--C1L142 is cordic_core:inst1|add~11598
--operation mode is normal

C1L142 = C1_pass_count[3] # C1_pass_count[2];


--C1_cur_cos[3] is cordic_core:inst1|cur_cos[3]
--operation mode is normal

C1_cur_cos[3]_lut_out = C1L152 & (C1L363 # C1L380 & C1_cur_cos[3]) # !C1L152 & C1L380 & C1_cur_cos[3];
C1_cur_cos[3] = DFFEAS(C1_cur_cos[3]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L463 is cordic_core:inst1|shift_right~8249
--operation mode is normal

C1L463 = C1_pass_count[0] & C1_cur_cos[4] # !C1_pass_count[0] & (C1_cur_cos[3]);


--C1L143 is cordic_core:inst1|add~11599
--operation mode is normal

C1L143 = C1L141 & (C1L142) # !C1L141 & (C1L142 & C1L444 # !C1L142 & (C1L463));


--C1L144 is cordic_core:inst1|add~11600
--operation mode is normal

C1L144 = C1L141 & (C1L143 & (C1L421) # !C1L143 & C1L453) # !C1L141 & (C1L143);


--C1L145 is cordic_core:inst1|add~11601
--operation mode is normal

C1L145 = C1L144 $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1_cur_sin[3] is cordic_core:inst1|cur_sin[3]
--operation mode is normal

C1_cur_sin[3]_lut_out = C1L133 & C1_state.idle;
C1_cur_sin[3] = DFFEAS(C1_cur_sin[3]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L146 is cordic_core:inst1|add~11602
--operation mode is arithmetic

C1L146_carry_eqn = C1L158;
C1L146 = C1L156 $ C1_cur_sin[2] $ C1L146_carry_eqn;

--C1L147 is cordic_core:inst1|add~11604
--operation mode is arithmetic

C1L147 = CARRY(C1L156 & !C1_cur_sin[2] & !C1L158 # !C1L156 & (!C1L158 # !C1_cur_sin[2]));


--C1_cos[13] is cordic_core:inst1|cos[13]
--operation mode is normal

C1_cos[13]_lut_out = C1L37 & (!C1_state.firststage);
C1_cos[13] = DFFEAS(C1_cos[13]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[12] is PCM3006:inst6|L_IN[12]
--operation mode is normal

D1_L_IN[12]_lut_out = C1_cos[12];
D1_L_IN[12] = DFFEAS(D1_L_IN[12]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11]
--operation mode is normal

D1_SHIFTOUT[11]_lut_out = A1L16 & (A1L17 & D1_L_IN[11] # !A1L17 & (D1_SHIFTOUT[10])) # !A1L16 & (D1_SHIFTOUT[10]);
D1_SHIFTOUT[11] = DFFEAS(D1_SHIFTOUT[11]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L464 is cordic_core:inst1|shift_right~8250
--operation mode is normal

C1L464 = C1_pass_count[0] & C1_cur_sin[7] # !C1_pass_count[0] & (C1_cur_sin[6]);


--C1L465 is cordic_core:inst1|shift_right~8251
--operation mode is normal

C1L465 = C1_pass_count[0] & C1_cur_sin[5] # !C1_pass_count[0] & (C1_cur_sin[4]);


--C1L466 is cordic_core:inst1|shift_right~8252
--operation mode is normal

C1L466 = C1_pass_count[1] & C1L464 # !C1_pass_count[1] & (C1L465);


--C1L148 is cordic_core:inst1|add~11607
--operation mode is normal

C1L148 = C1L93 & (C1L94 & (!C1L446) # !C1L94 & !C1L466);


--C1L149 is cordic_core:inst1|add~11608
--operation mode is normal

C1L149 = C1_pass_count[3] & (C1L338 $ !C1L424);


--C1L150 is cordic_core:inst1|add~11609
--operation mode is normal

C1L150 = C1_pass_count[2] & C1L446 # !C1_pass_count[2] & (C1L466);


--C1L151 is cordic_core:inst1|add~11610
--operation mode is normal

C1L151 = C1L148 # C1L149 # C1L97 & C1L150;


--C1L152 is cordic_core:inst1|add~11611
--operation mode is arithmetic

C1L152_carry_eqn = C1L163;
C1L152 = C1L161 $ C1_cur_cos[3] $ !C1L152_carry_eqn;

--C1L153 is cordic_core:inst1|add~11613
--operation mode is arithmetic

C1L153 = CARRY(C1L161 & (C1_cur_cos[3] # !C1L163) # !C1L161 & C1_cur_cos[3] & !C1L163);


--C1_cur_cos[2] is cordic_core:inst1|cur_cos[2]
--operation mode is normal

C1_cur_cos[2]_lut_out = C1L162 & (C1L363 # C1L380 & C1_cur_cos[2]) # !C1L162 & C1L380 & C1_cur_cos[2];
C1_cur_cos[2] = DFFEAS(C1_cur_cos[2]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L467 is cordic_core:inst1|shift_right~8253
--operation mode is normal

C1L467 = C1_pass_count[0] & C1_cur_cos[3] # !C1_pass_count[0] & (C1_cur_cos[2]);


--C1L154 is cordic_core:inst1|add~11616
--operation mode is normal

C1L154 = C1L142 & (C1L141) # !C1L142 & (C1L141 & C1L458 # !C1L141 & (C1L467));


--C1L155 is cordic_core:inst1|add~11617
--operation mode is normal

C1L155 = C1L142 & (C1L154 & (C1L427) # !C1L154 & C1L449) # !C1L142 & (C1L154);


--C1L156 is cordic_core:inst1|add~11618
--operation mode is normal

C1L156 = C1L155 $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1_cur_sin[2] is cordic_core:inst1|cur_sin[2]
--operation mode is normal

C1_cur_sin[2]_lut_out = C1L146 & C1_state.idle;
C1_cur_sin[2] = DFFEAS(C1_cur_sin[2]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L157 is cordic_core:inst1|add~11619
--operation mode is arithmetic

C1L157_carry_eqn = C1L169;
C1L157 = C1L167 $ C1_cur_sin[1] $ !C1L157_carry_eqn;

--C1L158 is cordic_core:inst1|add~11621
--operation mode is arithmetic

C1L158 = CARRY(C1L167 & (C1_cur_sin[1] # !C1L169) # !C1L167 & C1_cur_sin[1] & !C1L169);


--C1_cos[12] is cordic_core:inst1|cos[12]
--operation mode is normal

C1_cos[12]_lut_out = C1L43 & (!C1_state.firststage);
C1_cos[12] = DFFEAS(C1_cos[12]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[11] is PCM3006:inst6|L_IN[11]
--operation mode is normal

D1_L_IN[11]_lut_out = C1_cos[11];
D1_L_IN[11] = DFFEAS(D1_L_IN[11]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10]
--operation mode is normal

D1_SHIFTOUT[10]_lut_out = A1L16 & (A1L17 & D1_L_IN[10] # !A1L17 & (D1_SHIFTOUT[9])) # !A1L16 & (D1_SHIFTOUT[9]);
D1_SHIFTOUT[10] = DFFEAS(D1_SHIFTOUT[10]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L468 is cordic_core:inst1|shift_right~8254
--operation mode is normal

C1L468 = C1_pass_count[0] & C1_cur_sin[4] # !C1_pass_count[0] & (C1_cur_sin[3]);


--C1L159 is cordic_core:inst1|add~11624
--operation mode is normal

C1L159 = C1L141 & (C1L142) # !C1L141 & (C1L142 & !C1L451 # !C1L142 & (!C1L468));


--C1L160 is cordic_core:inst1|add~11625
--operation mode is normal

C1L160 = C1L141 & (C1L159 & (!C1L430) # !C1L159 & !C1L461) # !C1L141 & (C1L159);


--C1L161 is cordic_core:inst1|add~11626
--operation mode is normal

C1L161 = C1L160 $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1L162 is cordic_core:inst1|add~11627
--operation mode is arithmetic

C1L162_carry_eqn = C1L174;
C1L162 = C1L172 $ C1_cur_cos[2] $ C1L162_carry_eqn;

--C1L163 is cordic_core:inst1|add~11629
--operation mode is arithmetic

C1L163 = CARRY(C1L172 & !C1_cur_cos[2] & !C1L174 # !C1L172 & (!C1L174 # !C1_cur_cos[2]));


--C1L164 is cordic_core:inst1|add~11632
--operation mode is normal

C1L164 = C1_pass_count[2] # C1_pass_count[0] & (!C1_pass_count[1]);


--C1_cur_cos[1] is cordic_core:inst1|cur_cos[1]
--operation mode is normal

C1_cur_cos[1]_lut_out = C1L173 & (C1L363 # C1L380 & C1_cur_cos[1]) # !C1L173 & C1L380 & C1_cur_cos[1];
C1_cur_cos[1] = DFFEAS(C1_cur_cos[1]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L165 is cordic_core:inst1|add~11633
--operation mode is normal

C1L165 = C1L164 & (C1L32) # !C1L164 & (C1L32 & C1L463 # !C1L32 & (C1_cur_cos[1]));


--C1L166 is cordic_core:inst1|add~11634
--operation mode is normal

C1L166 = C1L164 & (C1L165 & (C1L454) # !C1L165 & C1_cur_cos[2]) # !C1L164 & (C1L165);


--C1L167 is cordic_core:inst1|add~11635
--operation mode is normal

C1L167 = C1L338 $ (C1_pass_count[3] & (C1L433) # !C1_pass_count[3] & C1L166);


--C1_cur_sin[1] is cordic_core:inst1|cur_sin[1]
--operation mode is normal

C1_cur_sin[1]_lut_out = C1L157 & C1_state.idle;
C1_cur_sin[1] = DFFEAS(C1_cur_sin[1]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L168 is cordic_core:inst1|add~11636
--operation mode is arithmetic

C1L168_carry_eqn = C1L179;
C1L168 = C1L177 $ C1_cur_sin[0] $ C1L168_carry_eqn;

--C1L169 is cordic_core:inst1|add~11638
--operation mode is arithmetic

C1L169 = CARRY(C1L177 & !C1_cur_sin[0] & !C1L179 # !C1L177 & (!C1L179 # !C1_cur_sin[0]));


--C1_cos[11] is cordic_core:inst1|cos[11]
--operation mode is normal

C1_cos[11]_lut_out = C1L49 & (!C1_state.firststage);
C1_cos[11] = DFFEAS(C1_cos[11]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[10] is PCM3006:inst6|L_IN[10]
--operation mode is normal

D1_L_IN[10]_lut_out = C1_cos[10];
D1_L_IN[10] = DFFEAS(D1_L_IN[10]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9]
--operation mode is normal

D1_SHIFTOUT[9]_lut_out = A1L16 & (A1L17 & D1_L_IN[9] # !A1L17 & (D1_SHIFTOUT[8])) # !A1L16 & (D1_SHIFTOUT[8]);
D1_SHIFTOUT[9] = DFFEAS(D1_SHIFTOUT[9]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L469 is cordic_core:inst1|shift_right~8255
--operation mode is normal

C1L469 = C1_pass_count[0] & C1_cur_sin[3] # !C1_pass_count[0] & (C1_cur_sin[2]);


--C1L170 is cordic_core:inst1|add~11641
--operation mode is normal

C1L170 = C1L142 & (C1L141) # !C1L142 & (C1L141 & !C1L465 # !C1L141 & (!C1L469));


--C1L171 is cordic_core:inst1|add~11642
--operation mode is normal

C1L171 = C1L142 & (C1L170 & (!C1L436) # !C1L170 & !C1L456) # !C1L142 & (C1L170);


--C1L172 is cordic_core:inst1|add~11643
--operation mode is normal

C1L172 = C1L171 $ (C1L337 # !C1_cur_phase[19] & C1_des_phase[19]);


--C1L173 is cordic_core:inst1|add~11644
--operation mode is arithmetic

C1L173_carry_eqn = C1L184;
C1L173 = C1L182 $ C1_cur_cos[1] $ !C1L173_carry_eqn;

--C1L174 is cordic_core:inst1|add~11646
--operation mode is arithmetic

C1L174 = CARRY(C1L182 & (C1_cur_cos[1] # !C1L184) # !C1L182 & C1_cur_cos[1] & !C1L184);


--C1_cur_cos[0] is cordic_core:inst1|cur_cos[0]
--operation mode is normal

C1_cur_cos[0]_lut_out = C1L183 & (C1L363 # C1L380 & C1_cur_cos[0]) # !C1L183 & C1L380 & C1_cur_cos[0];
C1_cur_cos[0] = DFFEAS(C1_cur_cos[0]_lut_out, 12_288MHz, VCC, , !SWITCH1, , , , );


--C1L175 is cordic_core:inst1|add~11649
--operation mode is normal

C1L175 = C1L164 & (C1L32) # !C1L164 & (C1L32 & C1L467 # !C1L32 & (C1_cur_cos[0]));


--C1L176 is cordic_core:inst1|add~11650
--operation mode is normal

C1L176 = C1L164 & (C1L175 & (C1L459) # !C1L175 & C1_cur_cos[1]) # !C1L164 & (C1L175);


--C1L177 is cordic_core:inst1|add~11651
--operation mode is normal

C1L177 = C1L338 $ (C1_pass_count[3] & (C1L439) # !C1_pass_count[3] & C1L176);


--C1_cur_sin[0] is cordic_core:inst1|cur_sin[0]
--operation mode is normal

C1_cur_sin[0]_lut_out = C1L168 & C1_state.idle;
C1_cur_sin[0] = DFFEAS(C1_cur_sin[0]_lut_out, 12_288MHz, VCC, , C1L272, , , , );


--C1L179 is cordic_core:inst1|add~11654
--operation mode is arithmetic

C1L179 = CARRY(C1L339 # C1L337);


--C1_cos[10] is cordic_core:inst1|cos[10]
--operation mode is normal

C1_cos[10]_lut_out = C1L55 & (!C1_state.firststage);
C1_cos[10] = DFFEAS(C1_cos[10]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[9] is PCM3006:inst6|L_IN[9]
--operation mode is normal

D1_L_IN[9]_lut_out = C1_cos[9];
D1_L_IN[9] = DFFEAS(D1_L_IN[9]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8]
--operation mode is normal

D1_SHIFTOUT[8]_lut_out = A1L16 & (A1L17 & D1_L_IN[8] # !A1L17 & (D1_SHIFTOUT[7])) # !A1L16 & (D1_SHIFTOUT[7]);
D1_SHIFTOUT[8] = DFFEAS(D1_SHIFTOUT[8]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L180 is cordic_core:inst1|add~11657
--operation mode is normal

C1L180 = C1L164 & (C1L32) # !C1L164 & (C1L32 & !C1L468 # !C1L32 & (!C1_cur_sin[1]));


--C1L181 is cordic_core:inst1|add~11658
--operation mode is normal

C1L181 = C1L164 & (C1L180 & (!C1L462) # !C1L180 & !C1_cur_sin[2]) # !C1L164 & (C1L180);


--C1L182 is cordic_core:inst1|add~11659
--operation mode is normal

C1L182 = C1L338 $ (C1_pass_count[3] & !C1L442 # !C1_pass_count[3] & (C1L181));


--C1L183 is cordic_core:inst1|add~11660
--operation mode is arithmetic

C1L183_carry_eqn = C1L189;
C1L183 = C1L187 $ C1_cur_cos[0] $ C1L183_carry_eqn;

--C1L184 is cordic_core:inst1|add~11662
--operation mode is arithmetic

C1L184 = CARRY(C1L187 & !C1_cur_cos[0] & !C1L189 # !C1L187 & (!C1L189 # !C1_cur_cos[0]));


--C1_cos[9] is cordic_core:inst1|cos[9]
--operation mode is normal

C1_cos[9]_lut_out = C1L61 & (!C1_state.firststage);
C1_cos[9] = DFFEAS(C1_cos[9]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[8] is PCM3006:inst6|L_IN[8]
--operation mode is normal

D1_L_IN[8]_lut_out = C1_cos[8];
D1_L_IN[8] = DFFEAS(D1_L_IN[8]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7]
--operation mode is normal

D1_SHIFTOUT[7]_lut_out = A1L16 & (A1L17 & D1_L_IN[7] # !A1L17 & (D1_SHIFTOUT[6])) # !A1L16 & (D1_SHIFTOUT[6]);
D1_SHIFTOUT[7] = DFFEAS(D1_SHIFTOUT[7]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1L185 is cordic_core:inst1|add~11665
--operation mode is normal

C1L185 = C1L32 & (C1L164) # !C1L32 & (C1L164 & !C1_cur_sin[1] # !C1L164 & (!C1_cur_sin[0]));


--C1L186 is cordic_core:inst1|add~11666
--operation mode is normal

C1L186 = C1L32 & (C1L185 & (!C1L466) # !C1L185 & !C1L469) # !C1L32 & (C1L185);


--C1L187 is cordic_core:inst1|add~11667
--operation mode is normal

C1L187 = C1L338 $ (C1_pass_count[3] & !C1L447 # !C1_pass_count[3] & (C1L186));


--C1L189 is cordic_core:inst1|add~11670
--operation mode is arithmetic

C1L189 = CARRY(!C1L339 & !C1L337);


--C1_cos[8] is cordic_core:inst1|cos[8]
--operation mode is normal

C1_cos[8]_lut_out = C1L67 & (!C1_state.firststage);
C1_cos[8] = DFFEAS(C1_cos[8]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[7] is PCM3006:inst6|L_IN[7]
--operation mode is normal

D1_L_IN[7]_lut_out = C1_cos[7];
D1_L_IN[7] = DFFEAS(D1_L_IN[7]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6]
--operation mode is normal

D1_SHIFTOUT[6]_lut_out = A1L16 & (A1L17 & D1_L_IN[6] # !A1L17 & (D1_SHIFTOUT[5])) # !A1L16 & (D1_SHIFTOUT[5]);
D1_SHIFTOUT[6] = DFFEAS(D1_SHIFTOUT[6]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[7] is cordic_core:inst1|cos[7]
--operation mode is normal

C1_cos[7]_lut_out = C1L73 & (!C1_state.firststage);
C1_cos[7] = DFFEAS(C1_cos[7]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[6] is PCM3006:inst6|L_IN[6]
--operation mode is normal

D1_L_IN[6]_lut_out = C1_cos[6];
D1_L_IN[6] = DFFEAS(D1_L_IN[6]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5]
--operation mode is normal

D1_SHIFTOUT[5]_lut_out = A1L16 & (A1L17 & D1_L_IN[5] # !A1L17 & (D1_SHIFTOUT[4])) # !A1L16 & (D1_SHIFTOUT[4]);
D1_SHIFTOUT[5] = DFFEAS(D1_SHIFTOUT[5]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[6] is cordic_core:inst1|cos[6]
--operation mode is normal

C1_cos[6]_lut_out = C1L79 & (!C1_state.firststage);
C1_cos[6] = DFFEAS(C1_cos[6]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[5] is PCM3006:inst6|L_IN[5]
--operation mode is normal

D1_L_IN[5]_lut_out = C1_cos[5];
D1_L_IN[5] = DFFEAS(D1_L_IN[5]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4]
--operation mode is normal

D1_SHIFTOUT[4]_lut_out = A1L16 & (A1L17 & D1_L_IN[4] # !A1L17 & (D1_SHIFTOUT[3])) # !A1L16 & (D1_SHIFTOUT[3]);
D1_SHIFTOUT[4] = DFFEAS(D1_SHIFTOUT[4]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[5] is cordic_core:inst1|cos[5]
--operation mode is normal

C1_cos[5]_lut_out = C1L85 & (!C1_state.firststage);
C1_cos[5] = DFFEAS(C1_cos[5]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[4] is PCM3006:inst6|L_IN[4]
--operation mode is normal

D1_L_IN[4]_lut_out = C1_cos[4];
D1_L_IN[4] = DFFEAS(D1_L_IN[4]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3]
--operation mode is normal

D1_SHIFTOUT[3]_lut_out = A1L16 & (A1L17 & D1_L_IN[3] # !A1L17 & (D1_SHIFTOUT[2])) # !A1L16 & (D1_SHIFTOUT[2]);
D1_SHIFTOUT[3] = DFFEAS(D1_SHIFTOUT[3]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[4] is cordic_core:inst1|cos[4]
--operation mode is normal

C1_cos[4]_lut_out = C1L91 & (!C1_state.firststage);
C1_cos[4] = DFFEAS(C1_cos[4]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[3] is PCM3006:inst6|L_IN[3]
--operation mode is normal

D1_L_IN[3]_lut_out = C1_cos[3];
D1_L_IN[3] = DFFEAS(D1_L_IN[3]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2]
--operation mode is normal

D1_SHIFTOUT[2]_lut_out = A1L16 & (A1L17 & D1_L_IN[2] # !A1L17 & (D1_SHIFTOUT[1])) # !A1L16 & (D1_SHIFTOUT[1]);
D1_SHIFTOUT[2] = DFFEAS(D1_SHIFTOUT[2]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[3] is cordic_core:inst1|cos[3]
--operation mode is normal

C1_cos[3]_lut_out = C1L103 & (!C1_state.firststage);
C1_cos[3] = DFFEAS(C1_cos[3]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[2] is PCM3006:inst6|L_IN[2]
--operation mode is normal

D1_L_IN[2]_lut_out = C1_cos[2];
D1_L_IN[2] = DFFEAS(D1_L_IN[2]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1]
--operation mode is normal

D1_SHIFTOUT[1]_lut_out = A1L16 & (A1L17 & D1_L_IN[1] # !A1L17 & (D1_SHIFTOUT[0])) # !A1L16 & (D1_SHIFTOUT[0]);
D1_SHIFTOUT[1] = DFFEAS(D1_SHIFTOUT[1]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[2] is cordic_core:inst1|cos[2]
--operation mode is normal

C1_cos[2]_lut_out = C1L115 & (!C1_state.firststage);
C1_cos[2] = DFFEAS(C1_cos[2]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[1] is PCM3006:inst6|L_IN[1]
--operation mode is normal

D1_L_IN[1]_lut_out = C1_cos[1];
D1_L_IN[1] = DFFEAS(D1_L_IN[1]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--D1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0]
--operation mode is normal

D1_SHIFTOUT[0]_lut_out = A1L16 & A1L17 & D1_L_IN[0];
D1_SHIFTOUT[0] = DFFEAS(D1_SHIFTOUT[0]_lut_out, 12_288MHz, VCC, , D1_NEGEDGE_BCK, , , , );


--C1_cos[1] is cordic_core:inst1|cos[1]
--operation mode is normal

C1_cos[1]_lut_out = C1L127 & (!C1_state.firststage);
C1_cos[1] = DFFEAS(C1_cos[1]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--D1_L_IN[0] is PCM3006:inst6|L_IN[0]
--operation mode is normal

D1_L_IN[0]_lut_out = C1_cos[0];
D1_L_IN[0] = DFFEAS(D1_L_IN[0]_lut_out, 12_288MHz, VCC, , C1_ready, , , , );


--C1_cos[0] is cordic_core:inst1|cos[0]
--operation mode is normal

C1_cos[0]_lut_out = C1L139 & (!C1_state.firststage);
C1_cos[0] = DFFEAS(C1_cos[0]_lut_out, 12_288MHz, VCC, , C1L489, , , , );


--C1L470 is cordic_core:inst1|shift_right~8256
--operation mode is normal

C1L470 = C1_pass_count[2] & (C1_cur_cos[19]) # !C1_pass_count[2] & (C1_pass_count[1] & C1_cur_cos[19] # !C1_pass_count[1] & (C1L383));


--C1L471 is cordic_core:inst1|shift_right~8257
--operation mode is normal

C1L471 = C1_pass_count[2] & (C1_cur_sin[19]) # !C1_pass_count[2] & (C1_pass_count[1] & C1_cur_sin[19] # !C1_pass_count[1] & (C1L388));


--DOUT is DOUT
--operation mode is input

DOUT = INPUT();


--12_288MHz is 12_288MHz
--operation mode is input

12_288MHz = INPUT();


--SWITCH1 is SWITCH1
--operation mode is input

SWITCH1 = INPUT();


--DIPSWITCH[7] is DIPSWITCH[7]
--operation mode is input

DIPSWITCH[7] = INPUT();


--DIPSWITCH[6] is DIPSWITCH[6]
--operation mode is input

DIPSWITCH[6] = INPUT();


--DIPSWITCH[5] is DIPSWITCH[5]
--operation mode is input

DIPSWITCH[5] = INPUT();


--DIPSWITCH[4] is DIPSWITCH[4]
--operation mode is input

DIPSWITCH[4] = INPUT();


--DIPSWITCH[3] is DIPSWITCH[3]
--operation mode is input

DIPSWITCH[3] = INPUT();


--DIPSWITCH[2] is DIPSWITCH[2]
--operation mode is input

DIPSWITCH[2] = INPUT();


--DIPSWITCH[1] is DIPSWITCH[1]
--operation mode is input

DIPSWITCH[1] = INPUT();


--DIPSWITCH[0] is DIPSWITCH[0]
--operation mode is input

DIPSWITCH[0] = INPUT();


--DIN is DIN
--operation mode is output

DIN = OUTPUT(D1_SHIFTOUT[31]);


--BCKIN is BCKIN
--operation mode is output

BCKIN = OUTPUT(D1_COUNT[2]);


--LRCIN is LRCIN
--operation mode is output

LRCIN = OUTPUT(D1_LRCOUT_INT);


--RESETn is RESETn
--operation mode is output

RESETn = OUTPUT(VCC);


