<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1697706062620" as="style"/><link rel="stylesheet" href="styles.css?v=1697706062620"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.zeroasic.com/blog/zero-asic-democratizing-chip-making">Zero ASIC is out of stealth</a>Â <span class="domain">(<a href="https://www.zeroasic.com">www.zeroasic.com</a>)</span></div><div class="subtext"><span>jasondavies</span> | <span>56 comments</span></div><br/><div><div id="37938270" class="c"><input type="checkbox" id="c-37938270" checked=""/><div class="controls bullet"><span class="by">addaon</span><span>|</span><a href="#37939729">next</a><span>|</span><label class="collapse" for="c-37938270">[-]</label><label class="expand" for="c-37938270">[6 more]</label></div><br/><div class="children"><div class="content">Just to check my understanding -- there&#x27;s a 10x10 mm active interposer here, which has 64 &quot;management-class&quot; (MMU-less, I assume) cores, a crapload of interconnect, and a decent amount of I&#x2F;O; and this can support up to a 5x5 array of chiplets bonded on top, each of which (of the current three) is either a quad core &quot;application-class&quot; processor (but still in-order), a tiny little FPGA (big question seems to be the width&#x2F;capability of the DSP blocks), or something AI-ish that doesn&#x27;t really interest me. Yes?<p>One question that immediately comes to mind is if there are a few pins on the interposer that are basically pass-through to the 2 x 2 mm chiplet on top, so that a chiplet that provides some level of I&#x2F;O beyond what the interposer already has can be supported. I assume the UCIe links or something can be used as generic high speed SERDESes for that sort of use case, but more thinking about radar FEs and such.</div><br/><div id="37938585" class="c"><input type="checkbox" id="c-37938585" checked=""/><div class="controls bullet"><span class="by">namibj</span><span>|</span><a href="#37938270">parent</a><span>|</span><a href="#37938942">next</a><span>|</span><label class="collapse" for="c-37938585">[-]</label><label class="expand" for="c-37938585">[2 more]</label></div><br/><div class="children"><div class="content">In similar manner: &quot;what about silicon photonics?&quot;<p>IIUC fiber transceivers have become better than baseband copper differential pair transceivers for same-rack cluster interconnects.<p>And the main issue with them is packaging difficulty&#x2F;needing to have a cheap link to the switching fabric data plane, if these benefits are to remain strong after accounting for the overhead that result from not being able to integrate the PHY on the same die as the fabric data plane.
Both efficiency and cost.</div><br/><div id="37938958" class="c"><input type="checkbox" id="c-37938958" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938270">root</a><span>|</span><a href="#37938585">parent</a><span>|</span><a href="#37938942">next</a><span>|</span><label class="collapse" for="c-37938958">[-]</label><label class="expand" for="c-37938958">[1 more]</label></div><br/><div class="children"><div class="content">Yes, you are right that pseudo-integrated silicon-photonics is really exciting! The Ayar Labs + Intel FPGA chiplet combo based on AIB is a great example. Packaging is one of the really big challenges, DARPA invested ~$100M to solve this problem with the PIPES program.</div><br/></div></div></div></div><div id="37938942" class="c"><input type="checkbox" id="c-37938942" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938270">parent</a><span>|</span><a href="#37938585">prev</a><span>|</span><a href="#37939729">next</a><span>|</span><label class="collapse" for="c-37938942">[-]</label><label class="expand" for="c-37938942">[3 more]</label></div><br/><div class="children"><div class="content">It&#x27;s a 4x4 array of chiplets, the rest is UCIe&#x2F;IO logic. the ebricks do have some pass throughs, but real IO capability is done through UCIe based chiplets.</div><br/><div id="37938961" class="c"><input type="checkbox" id="c-37938961" checked=""/><div class="controls bullet"><span class="by">addaon</span><span>|</span><a href="#37938270">root</a><span>|</span><a href="#37938942">parent</a><span>|</span><a href="#37939729">next</a><span>|</span><label class="collapse" for="c-37938961">[-]</label><label class="expand" for="c-37938961">[2 more]</label></div><br/><div class="children"><div class="content">Thanks. I&#x27;m trying to think of cases where (assuming no use of the AI stuff) this actually ends up cheaper&#x2F;smaller than just embedding 16x a tile&#x27;s compute cores (or a smaller number of much higher performance cores) and 16x a tile&#x27;s FPGA fabric... with such a small number of options and small number of tiles, I&#x27;d suspect (but could easily be wrong) that the area overhead for bonding is on the same order of magnitude as the actual logic here. And while having a large number of fast cores scattered through FPGA fabric would be &#x2F;relatively&#x2F; novel, it seems like it would support the type of flexible configurability that&#x27;s needed here. I could imagine that this grows in power with a growing ecosystem of tiles, but I&#x27;m stretching my mind here for tiles that actually need to be ASICs instead of just implemented in fabric.</div><br/><div id="37939094" class="c"><input type="checkbox" id="c-37939094" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938270">root</a><span>|</span><a href="#37938961">parent</a><span>|</span><a href="#37939729">next</a><span>|</span><label class="collapse" for="c-37939094">[-]</label><label class="expand" for="c-37939094">[1 more]</label></div><br/><div class="children"><div class="content">Yeah, I have been struggling with these questions for 25 years and I am not alone.:-) You can always spend $100M and build exactly what you need (eg. 16 RISC-V processors with custom vector extensions and a selection of I&#x2F;), HBM3, serdes, ...). If you are lucky your with your application fit (cost, power, performance) you could possibly buy a Snapdragon, Xavier, Versal, Agilex. The problem we are addressing is the gap, where you don&#x27;t have $100M in your pocket and you are constrained by physics (size, weight power) or cost.</div><br/></div></div></div></div></div></div></div></div><div id="37939729" class="c"><input type="checkbox" id="c-37939729" checked=""/><div class="controls bullet"><span class="by">csense</span><span>|</span><a href="#37938270">prev</a><span>|</span><a href="#37939945">next</a><span>|</span><label class="collapse" for="c-37939729">[-]</label><label class="expand" for="c-37939729">[2 more]</label></div><br/><div class="children"><div class="content">I thought custom ASIC&#x27;s were done when you have some computation that takes many instructions to implement in a CPU, for example for Bitcoin mining your computation might be &quot;Find the sha256 of a fixed-length input and tell me if it begins with at least 32 zeros.&quot;  The main benefit of using an ASIC (as opposed to an FPGA) is you can hard-wire the circuits, the FPGA has to use generic hardware (super-flexible LUT&#x27;s and a super-flexible routing fabric) and you pay for all that flexibility with speed, power consumption and area.<p>I guess the main benefit of the chiplet idea is that you can get a really fast, low-latency connection between the CPU and FPGA?  What kinds of problems can be solved with that architecture, that can&#x27;t be solved by just putting the CPU and FPGA as separate chips on the same circuit board?<p>Or is it cost and design simplicity, you can have a lot of chiplet elements on the same chip, and the customization is in which chiplets you want (&quot;give me a chip with 4xFPGA and 6xCPU&quot;) and how they&#x27;re connected (&quot;CPU A should be connected to FPGA #4, CPU B should be connected to FPGA #2 and #3&quot;)?</div><br/><div id="37940199" class="c"><input type="checkbox" id="c-37940199" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37939729">parent</a><span>|</span><a href="#37939945">next</a><span>|</span><label class="collapse" for="c-37940199">[-]</label><label class="expand" for="c-37940199">[1 more]</label></div><br/><div class="children"><div class="content">ASICs are very diverse with many dimensions and it depends on the definition. Pure ASICs like bitcoin miners are very rare. Most &quot;ASICs&quot; are generally on the programmable platform spectrum (apple socs, snapdragon, versal, ML startup chips,  Nvidia, amd versal,...). Take a look at the Apple SoC or Versal Soc of heterogeneous archs with a bunch of different programmable elements integrated.<p>Also...there is way too much emphasis on compute, most applications are IO&#x2F; memory bound. How many memory&#x2F;serdes channels, total I&#x2F;O BW, on chip cache sises, what type of I&#x2F;O is much more important than peak theoretical flops&#x2F;w.</div><br/></div></div></div></div><div id="37939945" class="c"><input type="checkbox" id="c-37939945" checked=""/><div class="controls bullet"><span class="by">PoignardAzur</span><span>|</span><a href="#37939729">prev</a><span>|</span><a href="#37938912">next</a><span>|</span><label class="collapse" for="c-37939945">[-]</label><label class="expand" for="c-37939945">[2 more]</label></div><br/><div class="children"><div class="content">To be clear, this is unrelated to the Zero To ASIC course and online community, right?<p>The name collision is a bit annoying.</div><br/><div id="37940287" class="c"><input type="checkbox" id="c-37940287" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37939945">parent</a><span>|</span><a href="#37938912">next</a><span>|</span><label class="collapse" for="c-37940287">[-]</label><label class="expand" for="c-37940287">[1 more]</label></div><br/><div class="children"><div class="content">No relation. Zero ASIC predates Matt Venn&#x27;s &quot;Zero To ASIC&quot; course. We made some announcments on Twitter and LI in 2020 to announce company formation, but Matt didn&#x27;t see them. I agree that the name collision is unfortunate.</div><br/></div></div></div></div><div id="37938912" class="c"><input type="checkbox" id="c-37938912" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37939945">prev</a><span>|</span><a href="#37936966">next</a><span>|</span><label class="collapse" for="c-37938912">[-]</label><label class="expand" for="c-37938912">[11 more]</label></div><br/><div class="children"><div class="content">This is Andreas Olofsson at ZA, ama...</div><br/><div id="37939982" class="c"><input type="checkbox" id="c-37939982" checked=""/><div class="controls bullet"><span class="by">ajb</span><span>|</span><a href="#37938912">parent</a><span>|</span><a href="#37939747">next</a><span>|</span><label class="collapse" for="c-37939982">[-]</label><label class="expand" for="c-37939982">[4 more]</label></div><br/><div class="children"><div class="content">Not the most interesting question, but: &quot;log in with LinkedIn&quot; as the only option? Really?<p>I get that you want to generate leads, but giving the least trustworthy social network as there only login option to save 2 seconds pasting a name into the LinkedIn search box isn&#x27;t a good idea. Many of us are forced to use LinkedIn for career reasons, but try to keep it isolated from everything else, because we remember when it scanned people&#x27;s contacts without permission and other dodgy behaviour.</div><br/><div id="37940102" class="c"><input type="checkbox" id="c-37940102" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938912">root</a><span>|</span><a href="#37939982">parent</a><span>|</span><a href="#37939747">next</a><span>|</span><label class="collapse" for="c-37940102">[-]</label><label class="expand" for="c-37940102">[3 more]</label></div><br/><div class="children"><div class="content">Thanks for the feedback! Since our business model is b2b and we are giving away emulation time on some very expensive cloud FPGAs, we figure the automated linkedin auth was fair. With Parallella we had 10K mostly anonymous customers and for a startup that was not great...</div><br/><div id="37940181" class="c"><input type="checkbox" id="c-37940181" checked=""/><div class="controls bullet"><span class="by">regularfry</span><span>|</span><a href="#37938912">root</a><span>|</span><a href="#37940102">parent</a><span>|</span><a href="#37939747">next</a><span>|</span><label class="collapse" for="c-37940181">[-]</label><label class="expand" for="c-37940181">[2 more]</label></div><br/><div class="children"><div class="content">I think the GP&#x27;s issue isn&#x27;t with the need for a login, it&#x27;s with the choice of provider.</div><br/></div></div></div></div></div></div><div id="37939747" class="c"><input type="checkbox" id="c-37939747" checked=""/><div class="controls bullet"><span class="by">sweetjuly</span><span>|</span><a href="#37938912">parent</a><span>|</span><a href="#37939982">prev</a><span>|</span><a href="#37939594">next</a><span>|</span><label class="collapse" for="c-37939747">[-]</label><label class="expand" for="c-37939747">[2 more]</label></div><br/><div class="children"><div class="content">What&#x27;s the plan for the protocol on top of UCIe? Any support for CXL? I see you also specifically mention Chisel, so I suppose it&#x27;s not a total shot in the dark to ask if you&#x27;re supporting TileLink (ideally TL-C) over UCIe?</div><br/><div id="37940006" class="c"><input type="checkbox" id="c-37940006" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938912">root</a><span>|</span><a href="#37939747">parent</a><span>|</span><a href="#37939594">next</a><span>|</span><label class="collapse" for="c-37940006">[-]</label><label class="expand" for="c-37940006">[1 more]</label></div><br/><div class="children"><div class="content">Great question! Not ready to announce our protocol yet. Coming soon....</div><br/></div></div></div></div><div id="37939594" class="c"><input type="checkbox" id="c-37939594" checked=""/><div class="controls bullet"><span class="by">alted</span><span>|</span><a href="#37938912">parent</a><span>|</span><a href="#37939747">prev</a><span>|</span><a href="#37939927">next</a><span>|</span><label class="collapse" for="c-37939594">[-]</label><label class="expand" for="c-37939594">[2 more]</label></div><br/><div class="children"><div class="content">Cool project!<p>Right now y&#x27;all look focused on digital logic somewhere between ASICs and FPGAs.<p>Any plans for custom chiplets? Custom analog layout might be much cheaper if done MPW or Tiny Tapeout style: design a mere ~100x100um area, then bond it to standardized chiplets for control&#x2F;power.</div><br/><div id="37939665" class="c"><input type="checkbox" id="c-37939665" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938912">root</a><span>|</span><a href="#37939594">parent</a><span>|</span><a href="#37939927">next</a><span>|</span><label class="collapse" for="c-37939665">[-]</label><label class="expand" for="c-37939665">[1 more]</label></div><br/><div class="children"><div class="content">Thanks! Yes, we are focusing on big digital because that&#x27;s where the big cost problem is. Also, the kind of block based design we are proposing requires a standardized interface. Th standard interface fÃ¶r analog is &quot;a wire&quot;.:-). What kind of analog did you have in mind?</div><br/></div></div></div></div><div id="37939927" class="c"><input type="checkbox" id="c-37939927" checked=""/><div class="controls bullet"><span class="by">c-c-c-c-c</span><span>|</span><a href="#37938912">parent</a><span>|</span><a href="#37939594">prev</a><span>|</span><a href="#37936966">next</a><span>|</span><label class="collapse" for="c-37939927">[-]</label><label class="expand" for="c-37939927">[2 more]</label></div><br/><div class="children"><div class="content">How does this differ from Structured ASICs?</div><br/><div id="37939996" class="c"><input type="checkbox" id="c-37939996" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938912">root</a><span>|</span><a href="#37939927">parent</a><span>|</span><a href="#37936966">next</a><span>|</span><label class="collapse" for="c-37939996">[-]</label><label class="expand" for="c-37939996">[1 more]</label></div><br/><div class="children"><div class="content">Structured ASIC are generally fixed size monolithic chips with metal&#x2F;via programmablity to control some amount of wiring (hardcopy, easic,..). Modern FPGAs with a mix of har coded blocks (serde, cpus, DSP) connected by NoCs and PL is another example. The front end transistor layers are fixed.<p>The Zero ASIC platform does &quot;late binding&quot; by wiring together different chiplets (cpu, lm, fpga, serdes,...) in the package. Both approaches are addressing the same problem of flexibility vs performance, but the approaches are very different.</div><br/></div></div></div></div></div></div><div id="37936966" class="c"><input type="checkbox" id="c-37936966" checked=""/><div class="controls bullet"><span class="by">shrubble</span><span>|</span><a href="#37938912">prev</a><span>|</span><a href="#37938320">next</a><span>|</span><label class="collapse" for="c-37936966">[-]</label><label class="expand" for="c-37936966">[9 more]</label></div><br/><div class="children"><div class="content">Andreas Oloffson was behind the Parallela project as well...  <a href="https:&#x2F;&#x2F;parallella.org&#x2F;blog&#x2F;" rel="nofollow noreferrer">https:&#x2F;&#x2F;parallella.org&#x2F;blog&#x2F;</a></div><br/><div id="37937073" class="c"><input type="checkbox" id="c-37937073" checked=""/><div class="controls bullet"><span class="by">jsolson</span><span>|</span><a href="#37936966">parent</a><span>|</span><a href="#37938320">next</a><span>|</span><label class="collapse" for="c-37937073">[-]</label><label class="expand" for="c-37937073">[8 more]</label></div><br/><div class="children"><div class="content">I have one of those, although I bought it for the Zynq FPGA SoC.<p>I tried to find a use for the Epiphany cores, but the speeds and feeds were too unbalanced for anything I was looking at at the time.<p>The way that particular story played out suggests that I wasn&#x27;t alone.</div><br/><div id="37939238" class="c"><input type="checkbox" id="c-37939238" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37937073">parent</a><span>|</span><a href="#37938040">next</a><span>|</span><label class="collapse" for="c-37939238">[-]</label><label class="expand" for="c-37939238">[3 more]</label></div><br/><div class="children"><div class="content">This is probably not the place to write a full post-mortem, I will save that for a blog post or something, but here are a few points:<p>* 2008 was a really bad time to launch a chip startup<p>* Epiphany predated RISC-V...nobody wants a new ISA<p>* With &lt;$7M raised in 9 years it was starved, there was no way to turn architeture into a good market fit (this would have required $50-$100M in tapeouts, CPU licensing, IO licensing, sw,sw,sw,,,). This is the problem we are trying to address now.<p>Epiphany did find some customer end applications (machine vision for example) and the Parallella board shipped in volume. The volumes and number of customers just wasn&#x27;t big enough. Everybody wants to be the next ARM, Nvidia, but there is only room for 1-2 on earth.</div><br/><div id="37939666" class="c"><input type="checkbox" id="c-37939666" checked=""/><div class="controls bullet"><span class="by">eleitl</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37939238">parent</a><span>|</span><a href="#37938040">next</a><span>|</span><label class="collapse" for="c-37939666">[-]</label><label class="expand" for="c-37939666">[2 more]</label></div><br/><div class="children"><div class="content">As one of the early Epiphany owners, thanks for keeping things exciting.</div><br/><div id="37940120" class="c"><input type="checkbox" id="c-37940120" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37939666">parent</a><span>|</span><a href="#37938040">next</a><span>|</span><label class="collapse" for="c-37940120">[-]</label><label class="expand" for="c-37940120">[1 more]</label></div><br/><div class="children"><div class="content">Thank you!</div><br/></div></div></div></div></div></div><div id="37938040" class="c"><input type="checkbox" id="c-37938040" checked=""/><div class="controls bullet"><span class="by">mardifoufs</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37937073">parent</a><span>|</span><a href="#37939238">prev</a><span>|</span><a href="#37937801">next</a><span>|</span><label class="collapse" for="c-37938040">[-]</label><label class="expand" for="c-37938040">[1 more]</label></div><br/><div class="children"><div class="content">Any more info on that?</div><br/></div></div><div id="37937801" class="c"><input type="checkbox" id="c-37937801" checked=""/><div class="controls bullet"><span class="by">packetlost</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37937073">parent</a><span>|</span><a href="#37938040">prev</a><span>|</span><a href="#37938320">next</a><span>|</span><label class="collapse" for="c-37937801">[-]</label><label class="expand" for="c-37937801">[3 more]</label></div><br/><div class="children"><div class="content">what even was the intended usecase? What are the Epiphany cores for?</div><br/><div id="37938030" class="c"><input type="checkbox" id="c-37938030" checked=""/><div class="controls bullet"><span class="by">drmpeg</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37937801">parent</a><span>|</span><a href="#37938320">next</a><span>|</span><label class="collapse" for="c-37938030">[-]</label><label class="expand" for="c-37938030">[2 more]</label></div><br/><div class="children"><div class="content">I guess a few people got the board to do something useful, but the vast majority of Parallella boards are sitting in a box in the bottom of a closet somewhere.</div><br/><div id="37938102" class="c"><input type="checkbox" id="c-37938102" checked=""/><div class="controls bullet"><span class="by">haswell</span><span>|</span><a href="#37936966">root</a><span>|</span><a href="#37938030">parent</a><span>|</span><a href="#37938320">next</a><span>|</span><label class="collapse" for="c-37938102">[-]</label><label class="expand" for="c-37938102">[1 more]</label></div><br/><div class="children"><div class="content">That is where mine sits. It was such an intriguing board at the time, but ended up becoming more of a collectorâs item than anything.</div><br/></div></div></div></div></div></div></div></div></div></div><div id="37938320" class="c"><input type="checkbox" id="c-37938320" checked=""/><div class="controls bullet"><span class="by">asicsarecool</span><span>|</span><a href="#37936966">prev</a><span>|</span><a href="#37937039">next</a><span>|</span><label class="collapse" for="c-37938320">[-]</label><label class="expand" for="c-37938320">[3 more]</label></div><br/><div class="children"><div class="content">All the machine vision sensor companies use FPGA, which burns huge amount of power. Like 5w when it could be milliwatts.<p>I hope these guys have some ASIC modules for interfacing with CMOS global shutter sensors.  Damn if they did I might start a machine vision cam company myself</div><br/><div id="37939058" class="c"><input type="checkbox" id="c-37939058" checked=""/><div class="controls bullet"><span class="by">lnsru</span><span>|</span><a href="#37938320">parent</a><span>|</span><a href="#37939016">next</a><span>|</span><label class="collapse" for="c-37939058">[-]</label><label class="expand" for="c-37939058">[1 more]</label></div><br/><div class="children"><div class="content">Do you have any good explanation why should it be Milliwatts? I am having here an older ZynQ project  with 2 ARM cores running normal operating system and image processing part written in VHDL. 7 Watts. But it is normal computer with normal operating system. Itâs on par with typical Raspberry Pi consumption.</div><br/></div></div><div id="37939016" class="c"><input type="checkbox" id="c-37939016" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938320">parent</a><span>|</span><a href="#37939058">prev</a><span>|</span><a href="#37937039">next</a><span>|</span><label class="collapse" for="c-37939016">[-]</label><label class="expand" for="c-37939016">[1 more]</label></div><br/><div class="children"><div class="content">The challenge with today&#x27;s FPGAs is that you rarely get exactly what you need. The smalle ones aren&#x27;t feature complete and the big ones are expensive and power hungry. Lots of questions though, which interface parts are you talking about? The electrical interface (lvds, mipi, cmos, etc), width, resolution, vendor type, or some kind of custom ISP like you would have in a high end camera?</div><br/></div></div></div></div><div id="37937039" class="c"><input type="checkbox" id="c-37937039" checked=""/><div class="controls bullet"><span class="by">dingosity</span><span>|</span><a href="#37938320">prev</a><span>|</span><a href="#37936929">next</a><span>|</span><label class="collapse" for="c-37937039">[-]</label><label class="expand" for="c-37937039">[3 more]</label></div><br/><div class="children"><div class="content">Oh man.  I want to love this, but SiFive sort of killed me on treating fabless semiconductor companies as SaaS plays.</div><br/><div id="37938045" class="c"><input type="checkbox" id="c-37938045" checked=""/><div class="controls bullet"><span class="by">mardifoufs</span><span>|</span><a href="#37937039">parent</a><span>|</span><a href="#37936929">next</a><span>|</span><label class="collapse" for="c-37938045">[-]</label><label class="expand" for="c-37938045">[2 more]</label></div><br/><div class="children"><div class="content">Why? Aren&#x27;t they doing well?</div><br/><div id="37940125" class="c"><input type="checkbox" id="c-37940125" checked=""/><div class="controls bullet"><span class="by">dingosity</span><span>|</span><a href="#37937039">root</a><span>|</span><a href="#37938045">parent</a><span>|</span><a href="#37936929">next</a><span>|</span><label class="collapse" for="c-37940125">[-]</label><label class="expand" for="c-37940125">[1 more]</label></div><br/><div class="children"><div class="content">Intel decided not to buy them after-all.  And they&#x27;re on... uh... round F?  And they no longer have a SaaS multiple.  They&#x27;re still cranking out the designs, but their latest ML focused design doesn&#x27;t (I think) support the new narrow precision data format.  From the outside it looks like they&#x27;re a bit distracted.</div><br/></div></div></div></div></div></div><div id="37936929" class="c"><input type="checkbox" id="c-37936929" checked=""/><div class="controls bullet"><span class="by">manxman</span><span>|</span><a href="#37937039">prev</a><span>|</span><a href="#37938283">next</a><span>|</span><label class="collapse" for="c-37936929">[-]</label><label class="expand" for="c-37936929">[4 more]</label></div><br/><div class="children"><div class="content">Curious to know how well this supports hybrid designs. No-code âIP blockâ composition is great for some stuff but thereâs going to be customisations that arenât on the standard âblocksâ. That said, cool to see this emerge.</div><br/><div id="37937139" class="c"><input type="checkbox" id="c-37937139" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#37936929">parent</a><span>|</span><a href="#37939046">next</a><span>|</span><label class="collapse" for="c-37937139">[-]</label><label class="expand" for="c-37937139">[2 more]</label></div><br/><div class="children"><div class="content">No-code IP block composition using standard interfaces has been a feature of most RTL software suites for almost a decade now. There&#x27;s a reason it isn&#x27;t used more widely: once your design gets complicated it gets very unwieldy.<p>That said, that kind of flow has people who love it.</div><br/><div id="37937405" class="c"><input type="checkbox" id="c-37937405" checked=""/><div class="controls bullet"><span class="by">manxman</span><span>|</span><a href="#37936929">root</a><span>|</span><a href="#37937139">parent</a><span>|</span><a href="#37939046">next</a><span>|</span><label class="collapse" for="c-37937405">[-]</label><label class="expand" for="c-37937405">[1 more]</label></div><br/><div class="children"><div class="content">Yup. Figured as much. Always those pesky edge cases that the no-code stuff never handles well.</div><br/></div></div></div></div><div id="37939046" class="c"><input type="checkbox" id="c-37939046" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37936929">parent</a><span>|</span><a href="#37937139">prev</a><span>|</span><a href="#37938283">next</a><span>|</span><label class="collapse" for="c-37939046">[-]</label><label class="expand" for="c-37939046">[1 more]</label></div><br/><div class="children"><div class="content">Code(RTL, Chisel, C) that can be bundled as a memory mapped IP and turned into a brick integrates really well. The problem is that this reqyuires custom tooling. A full mask set taoeout is going to cost $5M-$10M and take 6 months to complete at a reasonably advanced node.</div><br/></div></div></div></div><div id="37938283" class="c"><input type="checkbox" id="c-37938283" checked=""/><div class="controls bullet"><span class="by">smartbit</span><span>|</span><a href="#37936929">prev</a><span>|</span><a href="#37940155">next</a><span>|</span><label class="collapse" for="c-37938283">[-]</label><label class="expand" for="c-37938283">[1 more]</label></div><br/><div class="children"><div class="content">&gt; <i>Customized ASICs sampling in Q3 2024.</i></div><br/></div></div><div id="37940155" class="c"><input type="checkbox" id="c-37940155" checked=""/><div class="controls bullet"><span class="by">sylware</span><span>|</span><a href="#37938283">prev</a><span>|</span><a href="#37938759">next</a><span>|</span><label class="collapse" for="c-37940155">[-]</label><label class="expand" for="c-37940155">[1 more]</label></div><br/><div class="children"><div class="content">Everything RISC-V is good. But we should go always for 64bits even if we &quot;waste&quot; some &quot;logic material&quot;, because RISC-V as a worldwide&#x2F;licence free standard is a very good ground for an assembly realm: write 64bits RISC-V once and run it on embeded&#x2F;desktop&#x2F;server&#x2F;etc. Just need clean tables of functions for platform mobility which can be added slowly step by step.<p>The main pitfall while doing that, is abusing the preprocessor, because writting &quot;c++&quot; using a preprocessor assembly is hardly less worse than coding c++ then creating a absurdely massive and complex SDK dependency.</div><br/></div></div><div id="37938759" class="c"><input type="checkbox" id="c-37938759" checked=""/><div class="controls bullet"><span class="by">jgelsey</span><span>|</span><a href="#37940155">prev</a><span>|</span><a href="#37938094">next</a><span>|</span><label class="collapse" for="c-37938759">[-]</label><label class="expand" for="c-37938759">[2 more]</label></div><br/><div class="children"><div class="content">The big question is what do these sell for?  Cost dictates how broadly these can be used.</div><br/><div id="37939051" class="c"><input type="checkbox" id="c-37939051" checked=""/><div class="controls bullet"><span class="by">adapteva</span><span>|</span><a href="#37938759">parent</a><span>|</span><a href="#37938094">next</a><span>|</span><label class="collapse" for="c-37939051">[-]</label><label class="expand" for="c-37939051">[1 more]</label></div><br/><div class="children"><div class="content">True</div><br/></div></div></div></div><div id="37938094" class="c"><input type="checkbox" id="c-37938094" checked=""/><div class="controls bullet"><span class="by">orliesaurus</span><span>|</span><a href="#37938759">prev</a><span>|</span><a href="#37937939">next</a><span>|</span><label class="collapse" for="c-37938094">[-]</label><label class="expand" for="c-37938094">[3 more]</label></div><br/><div class="children"><div class="content">Someone explain why this is a big deal?</div><br/><div id="37939791" class="c"><input type="checkbox" id="c-37939791" checked=""/><div class="controls bullet"><span class="by">ajb</span><span>|</span><a href="#37938094">parent</a><span>|</span><a href="#37938970">next</a><span>|</span><label class="collapse" for="c-37939791">[-]</label><label class="expand" for="c-37939791">[1 more]</label></div><br/><div class="children"><div class="content">Semiconductors used to be a very hot area for startups, but SaaS is a much easier one because:<p>a) There is a huge fixed cost to developing a chip<p>b) a start-up can usually only afford to develop one innovative block. They must then obtain the right to use many off the shelf IP blocks (CPU, interface blocks, radios) to make a complete chip product. The economics of this mean that large semiconductor companies, who have a large portfolio of blocks that they don&#x27;t need to pay licence fees for, are at a huge advantage<p>c) As chip products have integrated more and more features on a single die, these factors have become more and more dominant<p>For these reasons, for some time now aquisition by a big player has been the only realistic &#x27;exit&#x27; available to startup founders in the semiconductor area.<p>In theory, Zero Asic&#x27;s approach could mitigate all of these, which would lead to a much more active chip startup scene.</div><br/></div></div><div id="37938970" class="c"><input type="checkbox" id="c-37938970" checked=""/><div class="controls bullet"><span class="by">ttul</span><span>|</span><a href="#37938094">parent</a><span>|</span><a href="#37939791">prev</a><span>|</span><a href="#37937939">next</a><span>|</span><label class="collapse" for="c-37938970">[-]</label><label class="expand" for="c-37938970">[1 more]</label></div><br/><div class="children"><div class="content">It may not be. Itâs hard to tell. The semiconductor business is extremely hard to understand unless youâre steeped in it.</div><br/></div></div></div></div><div id="37937939" class="c"><input type="checkbox" id="c-37937939" checked=""/><div class="controls bullet"><span class="by">tdba</span><span>|</span><a href="#37938094">prev</a><span>|</span><a href="#37937217">next</a><span>|</span><label class="collapse" for="c-37937939">[-]</label><label class="expand" for="c-37937939">[1 more]</label></div><br/><div class="children"><div class="content">Congrats Zero ASIC team!</div><br/></div></div><div id="37937217" class="c"><input type="checkbox" id="c-37937217" checked=""/><div class="controls bullet"><span class="by">bagels</span><span>|</span><a href="#37937939">prev</a><span>|</span><label class="collapse" for="c-37937217">[-]</label><label class="expand" for="c-37937217">[7 more]</label></div><br/><div class="children"><div class="content">LinkedIn oauth makes the login a little scary:<p>OAuthZeroASIC would like to: Use your name and photo<p>How are they going to use my name and photo?</div><br/><div id="37937823" class="c"><input type="checkbox" id="c-37937823" checked=""/><div class="controls bullet"><span class="by">gnarbarian</span><span>|</span><a href="#37937217">parent</a><span>|</span><a href="#37937412">next</a><span>|</span><label class="collapse" for="c-37937823">[-]</label><label class="expand" for="c-37937823">[4 more]</label></div><br/><div class="children"><div class="content">pretty standard to use that in order to generate revenge porn in case you post a negative yelp review.</div><br/><div id="37938118" class="c"><input type="checkbox" id="c-37938118" checked=""/><div class="controls bullet"><span class="by">grepfru_it</span><span>|</span><a href="#37937217">root</a><span>|</span><a href="#37937823">parent</a><span>|</span><a href="#37938160">next</a><span>|</span><label class="collapse" for="c-37938118">[-]</label><label class="expand" for="c-37938118">[1 more]</label></div><br/><div class="children"><div class="content">At first I was laughing, now I&#x27;m left wondering if this actually happens</div><br/></div></div><div id="37938160" class="c"><input type="checkbox" id="c-37938160" checked=""/><div class="controls bullet"><span class="by">gumby</span><span>|</span><a href="#37937217">root</a><span>|</span><a href="#37937823">parent</a><span>|</span><a href="#37938118">prev</a><span>|</span><a href="#37938513">next</a><span>|</span><label class="collapse" for="c-37938160">[-]</label><label class="expand" for="c-37938160">[1 more]</label></div><br/><div class="children"><div class="content">They are laying people off so they need to explore innovative new revenue streams.</div><br/></div></div><div id="37938513" class="c"><input type="checkbox" id="c-37938513" checked=""/><div class="controls bullet"><span class="by">yieldcrv</span><span>|</span><a href="#37937217">root</a><span>|</span><a href="#37937823">parent</a><span>|</span><a href="#37938160">prev</a><span>|</span><a href="#37937412">next</a><span>|</span><label class="collapse" for="c-37938513">[-]</label><label class="expand" for="c-37938513">[1 more]</label></div><br/><div class="children"><div class="content">and it won&#x27;t be ârevenge pornâ if you consented to that too<p>AI generated erotic visuals also cant create Section 230 liability, compared to humans<p>ripe</div><br/></div></div></div></div><div id="37937412" class="c"><input type="checkbox" id="c-37937412" checked=""/><div class="controls bullet"><span class="by">manxman</span><span>|</span><a href="#37937217">parent</a><span>|</span><a href="#37937823">prev</a><span>|</span><a href="#37937239">next</a><span>|</span><label class="collapse" for="c-37937412">[-]</label><label class="expand" for="c-37937412">[1 more]</label></div><br/><div class="children"><div class="content">Have a fake profile or two for that problem ;)</div><br/></div></div></div></div></div></div></div></div></div></body></html>