
touch_screen_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000089a8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200089a8  200089a8  000109a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  200089b0  200089b0  000109b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001a0  20008ed0  20008ed0  00010ed0  2**2
                  ALLOC
  4 .stack        00003000  20009070  20009070  00010ed0  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  00010ed0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000500  00000000  00000000  00011028  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a66  00000000  00000000  00011528  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000746a  00000000  00000000  00011f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000d16  00000000  00000000  000193f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002b04  00000000  00000000  0001a10e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001d90  00000000  00000000  0001cc14  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002416  00000000  00000000  0001e9a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001d89  00000000  00000000  00020dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00036326  00000000  00000000  00022b43  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00058e69  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000004e0  00000000  00000000  00058e8e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001521 	.word	0x20001521
2000006c:	2000154d 	.word	0x2000154d
20000070:	2000209d 	.word	0x2000209d
20000074:	200020c9 	.word	0x200020c9
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200020f5 	.word	0x200020f5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200089b0 	.word	0x200089b0
20000450:	200089b0 	.word	0x200089b0
20000454:	200089b0 	.word	0x200089b0
20000458:	20008ed0 	.word	0x20008ed0
2000045c:	00000000 	.word	0x00000000
20000460:	20008ed0 	.word	0x20008ed0
20000464:	20009070 	.word	0x20009070
20000468:	20002365 	.word	0x20002365
2000046c:	20000c25 	.word	0x20000c25

20000470 <__do_global_dtors_aux>:
20000470:	f648 63d0 	movw	r3, #36560	; 0x8ed0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 10b0 	movw	r0, #35248	; 0x89b0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <fillScreen>:
//        writeFastVLine(i, y, h, color);
//    }
//
//}

void fillScreen(struct Print * print, uint16_t color) {
200004a0:	b580      	push	{r7, lr}
200004a2:	b084      	sub	sp, #16
200004a4:	af02      	add	r7, sp, #8
200004a6:	6078      	str	r0, [r7, #4]
200004a8:	460b      	mov	r3, r1
200004aa:	807b      	strh	r3, [r7, #2]
    // Update in subclasses if desired!
    fillRect(print, 0, 0, print->widthe, print->heighte, color);
200004ac:	687b      	ldr	r3, [r7, #4]
200004ae:	889b      	ldrh	r3, [r3, #4]
200004b0:	687a      	ldr	r2, [r7, #4]
200004b2:	88d2      	ldrh	r2, [r2, #6]
200004b4:	b21b      	sxth	r3, r3
200004b6:	b212      	sxth	r2, r2
200004b8:	9200      	str	r2, [sp, #0]
200004ba:	887a      	ldrh	r2, [r7, #2]
200004bc:	9201      	str	r2, [sp, #4]
200004be:	6878      	ldr	r0, [r7, #4]
200004c0:	f04f 0100 	mov.w	r1, #0
200004c4:	f04f 0200 	mov.w	r2, #0
200004c8:	f000 fb92 	bl	20000bf0 <fillRect>
}
200004cc:	f107 0708 	add.w	r7, r7, #8
200004d0:	46bd      	mov	sp, r7
200004d2:	bd80      	pop	{r7, pc}

200004d4 <drawRect>:
    }
}

// Draw a rectangle
void drawRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
200004d4:	b580      	push	{r7, lr}
200004d6:	b086      	sub	sp, #24
200004d8:	af02      	add	r7, sp, #8
200004da:	60f8      	str	r0, [r7, #12]
200004dc:	8179      	strh	r1, [r7, #10]
200004de:	813a      	strh	r2, [r7, #8]
200004e0:	80fb      	strh	r3, [r7, #6]

    writeFastHLine(print, x, y, w, color);
200004e2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
200004e6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
200004ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
200004ee:	8bb8      	ldrh	r0, [r7, #28]
200004f0:	9000      	str	r0, [sp, #0]
200004f2:	68f8      	ldr	r0, [r7, #12]
200004f4:	f000 fb62 	bl	20000bbc <writeFastHLine>
    writeFastHLine(print, x, y+h-1, w, color);
200004f8:	893a      	ldrh	r2, [r7, #8]
200004fa:	8b3b      	ldrh	r3, [r7, #24]
200004fc:	4413      	add	r3, r2
200004fe:	b29b      	uxth	r3, r3
20000500:	f103 33ff 	add.w	r3, r3, #4294967295
20000504:	b29b      	uxth	r3, r3
20000506:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
2000050a:	b21a      	sxth	r2, r3
2000050c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000510:	8bb8      	ldrh	r0, [r7, #28]
20000512:	9000      	str	r0, [sp, #0]
20000514:	68f8      	ldr	r0, [r7, #12]
20000516:	f000 fb51 	bl	20000bbc <writeFastHLine>
    writeFastVLine(print, x, y, h, color);
2000051a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
2000051e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000522:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
20000526:	8bb8      	ldrh	r0, [r7, #28]
20000528:	9000      	str	r0, [sp, #0]
2000052a:	68f8      	ldr	r0, [r7, #12]
2000052c:	f000 fb2a 	bl	20000b84 <writeFastVLine>
    writeFastVLine(print, x+w-1, y, h, color);
20000530:	897a      	ldrh	r2, [r7, #10]
20000532:	88fb      	ldrh	r3, [r7, #6]
20000534:	4413      	add	r3, r2
20000536:	b29b      	uxth	r3, r3
20000538:	f103 33ff 	add.w	r3, r3, #4294967295
2000053c:	b29b      	uxth	r3, r3
2000053e:	b219      	sxth	r1, r3
20000540:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000544:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
20000548:	8bb8      	ldrh	r0, [r7, #28]
2000054a:	9000      	str	r0, [sp, #0]
2000054c:	68f8      	ldr	r0, [r7, #12]
2000054e:	f000 fb19 	bl	20000b84 <writeFastVLine>

}
20000552:	f107 0710 	add.w	r7, r7, #16
20000556:	46bd      	mov	sp, r7
20000558:	bd80      	pop	{r7, pc}
2000055a:	bf00      	nop

2000055c <width>:
    } // End classic vs custom font
}


// Return the size of the display (per current rotation)
int16_t width(struct Print* print)  {
2000055c:	b480      	push	{r7}
2000055e:	b083      	sub	sp, #12
20000560:	af00      	add	r7, sp, #0
20000562:	6078      	str	r0, [r7, #4]
    return print->widthe;
20000564:	687b      	ldr	r3, [r7, #4]
20000566:	889b      	ldrh	r3, [r3, #4]
20000568:	b21b      	sxth	r3, r3
}
2000056a:	4618      	mov	r0, r3
2000056c:	f107 070c 	add.w	r7, r7, #12
20000570:	46bd      	mov	sp, r7
20000572:	bc80      	pop	{r7}
20000574:	4770      	bx	lr
20000576:	bf00      	nop

20000578 <height>:

int16_t height(struct Print* print)  {
20000578:	b480      	push	{r7}
2000057a:	b083      	sub	sp, #12
2000057c:	af00      	add	r7, sp, #0
2000057e:	6078      	str	r0, [r7, #4]
    return print->heighte;
20000580:	687b      	ldr	r3, [r7, #4]
20000582:	88db      	ldrh	r3, [r3, #6]
20000584:	b21b      	sxth	r3, r3
}
20000586:	4618      	mov	r0, r3
20000588:	f107 070c 	add.w	r7, r7, #12
2000058c:	46bd      	mov	sp, r7
2000058e:	bc80      	pop	{r7}
20000590:	4770      	bx	lr
20000592:	bf00      	nop

20000594 <delay>:

#include <time.h>

static uint8_t g_rx_frame = 0;

void delay(int milliseconds) {
20000594:	b580      	push	{r7, lr}
20000596:	b086      	sub	sp, #24
20000598:	af00      	add	r7, sp, #0
2000059a:	6078      	str	r0, [r7, #4]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
2000059c:	f04f 0300 	mov.w	r3, #0
200005a0:	60fb      	str	r3, [r7, #12]
	now = then = clock();
200005a2:	f001 fec9 	bl	20002338 <clock>
200005a6:	4603      	mov	r3, r0
200005a8:	617b      	str	r3, [r7, #20]
200005aa:	697b      	ldr	r3, [r7, #20]
200005ac:	613b      	str	r3, [r7, #16]
	while( (now-then) < pause )
200005ae:	e003      	b.n	200005b8 <delay+0x24>
		now = clock();
200005b0:	f001 fec2 	bl	20002338 <clock>
200005b4:	4603      	mov	r3, r0
200005b6:	613b      	str	r3, [r7, #16]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
	now = then = clock();
	while( (now-then) < pause )
200005b8:	693a      	ldr	r2, [r7, #16]
200005ba:	697b      	ldr	r3, [r7, #20]
200005bc:	ebc3 0202 	rsb	r2, r3, r2
200005c0:	68fb      	ldr	r3, [r7, #12]
200005c2:	429a      	cmp	r2, r3
200005c4:	d3f4      	bcc.n	200005b0 <delay+0x1c>
		now = clock();
}
200005c6:	f107 0718 	add.w	r7, r7, #24
200005ca:	46bd      	mov	sp, r7
200005cc:	bd80      	pop	{r7, pc}
200005ce:	bf00      	nop

200005d0 <startWrite>:
// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}

void startWrite(mss_spi_slave_t slave){
200005d0:	b580      	push	{r7, lr}
200005d2:	b082      	sub	sp, #8
200005d4:	af00      	add	r7, sp, #0
200005d6:	4603      	mov	r3, r0
200005d8:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_set_slave_select( &g_mss_spi1, slave );
200005da:	79fb      	ldrb	r3, [r7, #7]
200005dc:	f648 7064 	movw	r0, #36708	; 0x8f64
200005e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005e4:	4619      	mov	r1, r3
200005e6:	f001 f9f9 	bl	200019dc <MSS_SPI_set_slave_select>
}
200005ea:	f107 0708 	add.w	r7, r7, #8
200005ee:	46bd      	mov	sp, r7
200005f0:	bd80      	pop	{r7, pc}
200005f2:	bf00      	nop

200005f4 <spiWrite>:

void spiWrite(uint8_t msg) {
200005f4:	b580      	push	{r7, lr}
200005f6:	b082      	sub	sp, #8
200005f8:	af00      	add	r7, sp, #0
200005fa:	4603      	mov	r3, r0
200005fc:	71fb      	strb	r3, [r7, #7]
	startWrite(MSS_SPI_SLAVE_0);
200005fe:	f04f 0000 	mov.w	r0, #0
20000602:	f7ff ffe5 	bl	200005d0 <startWrite>
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
20000606:	79fb      	ldrb	r3, [r7, #7]
20000608:	f648 7064 	movw	r0, #36708	; 0x8f64
2000060c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000610:	4619      	mov	r1, r3
20000612:	f001 faaf 	bl	20001b74 <MSS_SPI_transfer_frame>
	endWrite(MSS_SPI_SLAVE_0);
20000616:	f04f 0000 	mov.w	r0, #0
2000061a:	f000 f805 	bl	20000628 <endWrite>
}
2000061e:	f107 0708 	add.w	r7, r7, #8
20000622:	46bd      	mov	sp, r7
20000624:	bd80      	pop	{r7, pc}
20000626:	bf00      	nop

20000628 <endWrite>:

void endWrite(mss_spi_slave_t slave) {
20000628:	b580      	push	{r7, lr}
2000062a:	b082      	sub	sp, #8
2000062c:	af00      	add	r7, sp, #0
2000062e:	4603      	mov	r3, r0
20000630:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
20000632:	79fb      	ldrb	r3, [r7, #7]
20000634:	f648 7064 	movw	r0, #36708	; 0x8f64
20000638:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000063c:	4619      	mov	r1, r3
2000063e:	f001 fa51 	bl	20001ae4 <MSS_SPI_clear_slave_select>
}
20000642:	f107 0708 	add.w	r7, r7, #8
20000646:	46bd      	mov	sp, r7
20000648:	bd80      	pop	{r7, pc}
2000064a:	bf00      	nop

2000064c <writeCommand>:
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
	}
}

void writeCommand(uint8_t cmd) {
2000064c:	b580      	push	{r7, lr}
2000064e:	b082      	sub	sp, #8
20000650:	af00      	add	r7, sp, #0
20000652:	4603      	mov	r3, r0
20000654:	71fb      	strb	r3, [r7, #7]
	//*CD_REG = 0;
	startWrite(MSS_SPI_SLAVE_1);
20000656:	f04f 0001 	mov.w	r0, #1
2000065a:	f7ff ffb9 	bl	200005d0 <startWrite>
	spiWrite(cmd);
2000065e:	79fb      	ldrb	r3, [r7, #7]
20000660:	4618      	mov	r0, r3
20000662:	f7ff ffc7 	bl	200005f4 <spiWrite>
	endWrite(MSS_SPI_SLAVE_1);
20000666:	f04f 0001 	mov.w	r0, #1
2000066a:	f7ff ffdd 	bl	20000628 <endWrite>
	//*CD_REG = 1;
}
2000066e:	f107 0708 	add.w	r7, r7, #8
20000672:	46bd      	mov	sp, r7
20000674:	bd80      	pop	{r7, pc}
20000676:	bf00      	nop

20000678 <begin>:

void begin(struct Print * print) {
20000678:	b580      	push	{r7, lr}
2000067a:	b082      	sub	sp, #8
2000067c:	af00      	add	r7, sp, #0
2000067e:	6078      	str	r0, [r7, #4]
    writeCommand(0xEF);
20000680:	f04f 00ef 	mov.w	r0, #239	; 0xef
20000684:	f7ff ffe2 	bl	2000064c <writeCommand>
    spiWrite(0x03);
20000688:	f04f 0003 	mov.w	r0, #3
2000068c:	f7ff ffb2 	bl	200005f4 <spiWrite>
    spiWrite(0x80);
20000690:	f04f 0080 	mov.w	r0, #128	; 0x80
20000694:	f7ff ffae 	bl	200005f4 <spiWrite>
    spiWrite(0x02);
20000698:	f04f 0002 	mov.w	r0, #2
2000069c:	f7ff ffaa 	bl	200005f4 <spiWrite>

    writeCommand(0xCF);
200006a0:	f04f 00cf 	mov.w	r0, #207	; 0xcf
200006a4:	f7ff ffd2 	bl	2000064c <writeCommand>
    spiWrite(0x00);
200006a8:	f04f 0000 	mov.w	r0, #0
200006ac:	f7ff ffa2 	bl	200005f4 <spiWrite>
    spiWrite(0XC1);
200006b0:	f04f 00c1 	mov.w	r0, #193	; 0xc1
200006b4:	f7ff ff9e 	bl	200005f4 <spiWrite>
    spiWrite(0X30);
200006b8:	f04f 0030 	mov.w	r0, #48	; 0x30
200006bc:	f7ff ff9a 	bl	200005f4 <spiWrite>

    writeCommand(0xED);
200006c0:	f04f 00ed 	mov.w	r0, #237	; 0xed
200006c4:	f7ff ffc2 	bl	2000064c <writeCommand>
    spiWrite(0x64);
200006c8:	f04f 0064 	mov.w	r0, #100	; 0x64
200006cc:	f7ff ff92 	bl	200005f4 <spiWrite>
    spiWrite(0x03);
200006d0:	f04f 0003 	mov.w	r0, #3
200006d4:	f7ff ff8e 	bl	200005f4 <spiWrite>
    spiWrite(0X12);
200006d8:	f04f 0012 	mov.w	r0, #18
200006dc:	f7ff ff8a 	bl	200005f4 <spiWrite>
    spiWrite(0X81);
200006e0:	f04f 0081 	mov.w	r0, #129	; 0x81
200006e4:	f7ff ff86 	bl	200005f4 <spiWrite>

    writeCommand(0xE8);
200006e8:	f04f 00e8 	mov.w	r0, #232	; 0xe8
200006ec:	f7ff ffae 	bl	2000064c <writeCommand>
    spiWrite(0x85);
200006f0:	f04f 0085 	mov.w	r0, #133	; 0x85
200006f4:	f7ff ff7e 	bl	200005f4 <spiWrite>
    spiWrite(0x00);
200006f8:	f04f 0000 	mov.w	r0, #0
200006fc:	f7ff ff7a 	bl	200005f4 <spiWrite>
    spiWrite(0x78);
20000700:	f04f 0078 	mov.w	r0, #120	; 0x78
20000704:	f7ff ff76 	bl	200005f4 <spiWrite>

    writeCommand(0xCB);
20000708:	f04f 00cb 	mov.w	r0, #203	; 0xcb
2000070c:	f7ff ff9e 	bl	2000064c <writeCommand>
    spiWrite(0x39);
20000710:	f04f 0039 	mov.w	r0, #57	; 0x39
20000714:	f7ff ff6e 	bl	200005f4 <spiWrite>
    spiWrite(0x2C);
20000718:	f04f 002c 	mov.w	r0, #44	; 0x2c
2000071c:	f7ff ff6a 	bl	200005f4 <spiWrite>
    spiWrite(0x00);
20000720:	f04f 0000 	mov.w	r0, #0
20000724:	f7ff ff66 	bl	200005f4 <spiWrite>
    spiWrite(0x34);
20000728:	f04f 0034 	mov.w	r0, #52	; 0x34
2000072c:	f7ff ff62 	bl	200005f4 <spiWrite>
    spiWrite(0x02);
20000730:	f04f 0002 	mov.w	r0, #2
20000734:	f7ff ff5e 	bl	200005f4 <spiWrite>

    writeCommand(0xF7);
20000738:	f04f 00f7 	mov.w	r0, #247	; 0xf7
2000073c:	f7ff ff86 	bl	2000064c <writeCommand>
    spiWrite(0x20);
20000740:	f04f 0020 	mov.w	r0, #32
20000744:	f7ff ff56 	bl	200005f4 <spiWrite>

    writeCommand(0xEA);
20000748:	f04f 00ea 	mov.w	r0, #234	; 0xea
2000074c:	f7ff ff7e 	bl	2000064c <writeCommand>
    spiWrite(0x00);
20000750:	f04f 0000 	mov.w	r0, #0
20000754:	f7ff ff4e 	bl	200005f4 <spiWrite>
    spiWrite(0x00);
20000758:	f04f 0000 	mov.w	r0, #0
2000075c:	f7ff ff4a 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_PWCTR1);    //Power control
20000760:	f04f 00c0 	mov.w	r0, #192	; 0xc0
20000764:	f7ff ff72 	bl	2000064c <writeCommand>
    spiWrite(0x23);   //VRH[5:0]
20000768:	f04f 0023 	mov.w	r0, #35	; 0x23
2000076c:	f7ff ff42 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_PWCTR2);    //Power control
20000770:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20000774:	f7ff ff6a 	bl	2000064c <writeCommand>
    spiWrite(0x10);   //SAP[2:0];BT[3:0]
20000778:	f04f 0010 	mov.w	r0, #16
2000077c:	f7ff ff3a 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_VMCTR1);    //VCM control
20000780:	f04f 00c5 	mov.w	r0, #197	; 0xc5
20000784:	f7ff ff62 	bl	2000064c <writeCommand>
    spiWrite(0x3e);
20000788:	f04f 003e 	mov.w	r0, #62	; 0x3e
2000078c:	f7ff ff32 	bl	200005f4 <spiWrite>
    spiWrite(0x28);
20000790:	f04f 0028 	mov.w	r0, #40	; 0x28
20000794:	f7ff ff2e 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_VMCTR2);    //VCM control2
20000798:	f04f 00c7 	mov.w	r0, #199	; 0xc7
2000079c:	f7ff ff56 	bl	2000064c <writeCommand>
    spiWrite(0x86);  //--
200007a0:	f04f 0086 	mov.w	r0, #134	; 0x86
200007a4:	f7ff ff26 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_MADCTL);    // Memory Access Control
200007a8:	f04f 0036 	mov.w	r0, #54	; 0x36
200007ac:	f7ff ff4e 	bl	2000064c <writeCommand>
    spiWrite(0x48);
200007b0:	f04f 0048 	mov.w	r0, #72	; 0x48
200007b4:	f7ff ff1e 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_VSCRSADD); // Vertical scroll
200007b8:	f04f 0037 	mov.w	r0, #55	; 0x37
200007bc:	f7ff ff46 	bl	2000064c <writeCommand>
	spiWrite(0x00);
200007c0:	f04f 0000 	mov.w	r0, #0
200007c4:	f7ff ff16 	bl	200005f4 <spiWrite>
	spiWrite(0x00);
200007c8:	f04f 0000 	mov.w	r0, #0
200007cc:	f7ff ff12 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_PIXFMT);
200007d0:	f04f 003a 	mov.w	r0, #58	; 0x3a
200007d4:	f7ff ff3a 	bl	2000064c <writeCommand>
    spiWrite(0x55);
200007d8:	f04f 0055 	mov.w	r0, #85	; 0x55
200007dc:	f7ff ff0a 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_FRMCTR1);
200007e0:	f04f 00b1 	mov.w	r0, #177	; 0xb1
200007e4:	f7ff ff32 	bl	2000064c <writeCommand>
    spiWrite(0x00);
200007e8:	f04f 0000 	mov.w	r0, #0
200007ec:	f7ff ff02 	bl	200005f4 <spiWrite>
    spiWrite(0x18);
200007f0:	f04f 0018 	mov.w	r0, #24
200007f4:	f7ff fefe 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_DFUNCTR);    // Display Function Control
200007f8:	f04f 00b6 	mov.w	r0, #182	; 0xb6
200007fc:	f7ff ff26 	bl	2000064c <writeCommand>
    spiWrite(0x08);
20000800:	f04f 0008 	mov.w	r0, #8
20000804:	f7ff fef6 	bl	200005f4 <spiWrite>
    spiWrite(0x82);
20000808:	f04f 0082 	mov.w	r0, #130	; 0x82
2000080c:	f7ff fef2 	bl	200005f4 <spiWrite>
    spiWrite(0x27);
20000810:	f04f 0027 	mov.w	r0, #39	; 0x27
20000814:	f7ff feee 	bl	200005f4 <spiWrite>

    writeCommand(0xF2);    // 3Gamma Function Disable
20000818:	f04f 00f2 	mov.w	r0, #242	; 0xf2
2000081c:	f7ff ff16 	bl	2000064c <writeCommand>
    spiWrite(0x00);
20000820:	f04f 0000 	mov.w	r0, #0
20000824:	f7ff fee6 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_GAMMASET);    //Gamma curve selected
20000828:	f04f 0026 	mov.w	r0, #38	; 0x26
2000082c:	f7ff ff0e 	bl	2000064c <writeCommand>
    spiWrite(0x01);
20000830:	f04f 0001 	mov.w	r0, #1
20000834:	f7ff fede 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_GMCTRP1);    //Set Gamma
20000838:	f04f 00e0 	mov.w	r0, #224	; 0xe0
2000083c:	f7ff ff06 	bl	2000064c <writeCommand>
    spiWrite(0x0F);
20000840:	f04f 000f 	mov.w	r0, #15
20000844:	f7ff fed6 	bl	200005f4 <spiWrite>
    spiWrite(0x31);
20000848:	f04f 0031 	mov.w	r0, #49	; 0x31
2000084c:	f7ff fed2 	bl	200005f4 <spiWrite>
    spiWrite(0x2B);
20000850:	f04f 002b 	mov.w	r0, #43	; 0x2b
20000854:	f7ff fece 	bl	200005f4 <spiWrite>
    spiWrite(0x0C);
20000858:	f04f 000c 	mov.w	r0, #12
2000085c:	f7ff feca 	bl	200005f4 <spiWrite>
    spiWrite(0x0E);
20000860:	f04f 000e 	mov.w	r0, #14
20000864:	f7ff fec6 	bl	200005f4 <spiWrite>
    spiWrite(0x08);
20000868:	f04f 0008 	mov.w	r0, #8
2000086c:	f7ff fec2 	bl	200005f4 <spiWrite>
    spiWrite(0x4E);
20000870:	f04f 004e 	mov.w	r0, #78	; 0x4e
20000874:	f7ff febe 	bl	200005f4 <spiWrite>
    spiWrite(0xF1);
20000878:	f04f 00f1 	mov.w	r0, #241	; 0xf1
2000087c:	f7ff feba 	bl	200005f4 <spiWrite>
    spiWrite(0x37);
20000880:	f04f 0037 	mov.w	r0, #55	; 0x37
20000884:	f7ff feb6 	bl	200005f4 <spiWrite>
    spiWrite(0x07);
20000888:	f04f 0007 	mov.w	r0, #7
2000088c:	f7ff feb2 	bl	200005f4 <spiWrite>
    spiWrite(0x10);
20000890:	f04f 0010 	mov.w	r0, #16
20000894:	f7ff feae 	bl	200005f4 <spiWrite>
    spiWrite(0x03);
20000898:	f04f 0003 	mov.w	r0, #3
2000089c:	f7ff feaa 	bl	200005f4 <spiWrite>
    spiWrite(0x0E);
200008a0:	f04f 000e 	mov.w	r0, #14
200008a4:	f7ff fea6 	bl	200005f4 <spiWrite>
    spiWrite(0x09);
200008a8:	f04f 0009 	mov.w	r0, #9
200008ac:	f7ff fea2 	bl	200005f4 <spiWrite>
    spiWrite(0x00);
200008b0:	f04f 0000 	mov.w	r0, #0
200008b4:	f7ff fe9e 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_GMCTRN1);    //Set Gamma
200008b8:	f04f 00e1 	mov.w	r0, #225	; 0xe1
200008bc:	f7ff fec6 	bl	2000064c <writeCommand>
    spiWrite(0x00);
200008c0:	f04f 0000 	mov.w	r0, #0
200008c4:	f7ff fe96 	bl	200005f4 <spiWrite>
    spiWrite(0x0E);
200008c8:	f04f 000e 	mov.w	r0, #14
200008cc:	f7ff fe92 	bl	200005f4 <spiWrite>
    spiWrite(0x14);
200008d0:	f04f 0014 	mov.w	r0, #20
200008d4:	f7ff fe8e 	bl	200005f4 <spiWrite>
    spiWrite(0x03);
200008d8:	f04f 0003 	mov.w	r0, #3
200008dc:	f7ff fe8a 	bl	200005f4 <spiWrite>
    spiWrite(0x11);
200008e0:	f04f 0011 	mov.w	r0, #17
200008e4:	f7ff fe86 	bl	200005f4 <spiWrite>
    spiWrite(0x07);
200008e8:	f04f 0007 	mov.w	r0, #7
200008ec:	f7ff fe82 	bl	200005f4 <spiWrite>
    spiWrite(0x31);
200008f0:	f04f 0031 	mov.w	r0, #49	; 0x31
200008f4:	f7ff fe7e 	bl	200005f4 <spiWrite>
    spiWrite(0xC1);
200008f8:	f04f 00c1 	mov.w	r0, #193	; 0xc1
200008fc:	f7ff fe7a 	bl	200005f4 <spiWrite>
    spiWrite(0x48);
20000900:	f04f 0048 	mov.w	r0, #72	; 0x48
20000904:	f7ff fe76 	bl	200005f4 <spiWrite>
    spiWrite(0x08);
20000908:	f04f 0008 	mov.w	r0, #8
2000090c:	f7ff fe72 	bl	200005f4 <spiWrite>
    spiWrite(0x0F);
20000910:	f04f 000f 	mov.w	r0, #15
20000914:	f7ff fe6e 	bl	200005f4 <spiWrite>
    spiWrite(0x0C);
20000918:	f04f 000c 	mov.w	r0, #12
2000091c:	f7ff fe6a 	bl	200005f4 <spiWrite>
    spiWrite(0x31);
20000920:	f04f 0031 	mov.w	r0, #49	; 0x31
20000924:	f7ff fe66 	bl	200005f4 <spiWrite>
    spiWrite(0x36);
20000928:	f04f 0036 	mov.w	r0, #54	; 0x36
2000092c:	f7ff fe62 	bl	200005f4 <spiWrite>
    spiWrite(0x0F);
20000930:	f04f 000f 	mov.w	r0, #15
20000934:	f7ff fe5e 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_SLPOUT);    //Exit Sleep
20000938:	f04f 0011 	mov.w	r0, #17
2000093c:	f7ff fe86 	bl	2000064c <writeCommand>
    delay(120);
20000940:	f04f 0078 	mov.w	r0, #120	; 0x78
20000944:	f7ff fe26 	bl	20000594 <delay>
    writeCommand(ILI9341_DISPON);    //Display on
20000948:	f04f 0029 	mov.w	r0, #41	; 0x29
2000094c:	f7ff fe7e 	bl	2000064c <writeCommand>
    delay(120);
20000950:	f04f 0078 	mov.w	r0, #120	; 0x78
20000954:	f7ff fe1e 	bl	20000594 <delay>

    print->widthe = ILI9341_TFTWIDTH;
20000958:	687b      	ldr	r3, [r7, #4]
2000095a:	f04f 02f0 	mov.w	r2, #240	; 0xf0
2000095e:	809a      	strh	r2, [r3, #4]
    print->heighte = ILI9341_TFTHEIGHT;
20000960:	687b      	ldr	r3, [r7, #4]
20000962:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000966:	80da      	strh	r2, [r3, #6]
}
20000968:	f107 0708 	add.w	r7, r7, #8
2000096c:	46bd      	mov	sp, r7
2000096e:	bd80      	pop	{r7, pc}

20000970 <setAddrWindow>:
void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
    spiWrite(y & 0x0011);
}
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
20000970:	b580      	push	{r7, lr}
20000972:	b084      	sub	sp, #16
20000974:	af00      	add	r7, sp, #0
20000976:	80f8      	strh	r0, [r7, #6]
20000978:	80b9      	strh	r1, [r7, #4]
2000097a:	807a      	strh	r2, [r7, #2]
2000097c:	803b      	strh	r3, [r7, #0]
    uint32_t xa = ((uint32_t)x << 16) | (x+w-1);
2000097e:	88fb      	ldrh	r3, [r7, #6]
20000980:	ea4f 4203 	mov.w	r2, r3, lsl #16
20000984:	88f9      	ldrh	r1, [r7, #6]
20000986:	887b      	ldrh	r3, [r7, #2]
20000988:	440b      	add	r3, r1
2000098a:	f103 33ff 	add.w	r3, r3, #4294967295
2000098e:	ea42 0303 	orr.w	r3, r2, r3
20000992:	60bb      	str	r3, [r7, #8]
    uint32_t ya = ((uint32_t)y << 16) | (y+h-1);
20000994:	88bb      	ldrh	r3, [r7, #4]
20000996:	ea4f 4203 	mov.w	r2, r3, lsl #16
2000099a:	88b9      	ldrh	r1, [r7, #4]
2000099c:	883b      	ldrh	r3, [r7, #0]
2000099e:	440b      	add	r3, r1
200009a0:	f103 33ff 	add.w	r3, r3, #4294967295
200009a4:	ea42 0303 	orr.w	r3, r2, r3
200009a8:	60fb      	str	r3, [r7, #12]
    writeCommand(ILI9341_CASET); // Column addr set
200009aa:	f04f 002a 	mov.w	r0, #42	; 0x2a
200009ae:	f7ff fe4d 	bl	2000064c <writeCommand>
    //SPI_WRITE32(xa);
    spiWrite((xa) >> 24);
200009b2:	68bb      	ldr	r3, [r7, #8]
200009b4:	ea4f 6313 	mov.w	r3, r3, lsr #24
200009b8:	b2db      	uxtb	r3, r3
200009ba:	4618      	mov	r0, r3
200009bc:	f7ff fe1a 	bl	200005f4 <spiWrite>
    spiWrite((xa) >> 16);
200009c0:	68bb      	ldr	r3, [r7, #8]
200009c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
200009c6:	b2db      	uxtb	r3, r3
200009c8:	4618      	mov	r0, r3
200009ca:	f7ff fe13 	bl	200005f4 <spiWrite>
    spiWrite((xa) >> 8);
200009ce:	68bb      	ldr	r3, [r7, #8]
200009d0:	ea4f 2313 	mov.w	r3, r3, lsr #8
200009d4:	b2db      	uxtb	r3, r3
200009d6:	4618      	mov	r0, r3
200009d8:	f7ff fe0c 	bl	200005f4 <spiWrite>
    spiWrite(xa);
200009dc:	68bb      	ldr	r3, [r7, #8]
200009de:	b2db      	uxtb	r3, r3
200009e0:	4618      	mov	r0, r3
200009e2:	f7ff fe07 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_PASET); // Row addr set
200009e6:	f04f 002b 	mov.w	r0, #43	; 0x2b
200009ea:	f7ff fe2f 	bl	2000064c <writeCommand>
    //SPI_WRITE32(ya);
    spiWrite((ya) >> 24);
200009ee:	68fb      	ldr	r3, [r7, #12]
200009f0:	ea4f 6313 	mov.w	r3, r3, lsr #24
200009f4:	b2db      	uxtb	r3, r3
200009f6:	4618      	mov	r0, r3
200009f8:	f7ff fdfc 	bl	200005f4 <spiWrite>
    spiWrite((ya) >> 16);
200009fc:	68fb      	ldr	r3, [r7, #12]
200009fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000a02:	b2db      	uxtb	r3, r3
20000a04:	4618      	mov	r0, r3
20000a06:	f7ff fdf5 	bl	200005f4 <spiWrite>
    spiWrite((ya) >> 8);
20000a0a:	68fb      	ldr	r3, [r7, #12]
20000a0c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000a10:	b2db      	uxtb	r3, r3
20000a12:	4618      	mov	r0, r3
20000a14:	f7ff fdee 	bl	200005f4 <spiWrite>
    spiWrite(ya);
20000a18:	68fb      	ldr	r3, [r7, #12]
20000a1a:	b2db      	uxtb	r3, r3
20000a1c:	4618      	mov	r0, r3
20000a1e:	f7ff fde9 	bl	200005f4 <spiWrite>

    writeCommand(ILI9341_RAMWR); // write to RAM
20000a22:	f04f 002c 	mov.w	r0, #44	; 0x2c
20000a26:	f7ff fe11 	bl	2000064c <writeCommand>
}
20000a2a:	f107 0710 	add.w	r7, r7, #16
20000a2e:	46bd      	mov	sp, r7
20000a30:	bd80      	pop	{r7, pc}
20000a32:	bf00      	nop

20000a34 <writeColor>:
void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
    setAddrWindow(x,y,1,1);
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
20000a34:	b580      	push	{r7, lr}
20000a36:	b086      	sub	sp, #24
20000a38:	af00      	add	r7, sp, #0
20000a3a:	60f8      	str	r0, [r7, #12]
20000a3c:	460b      	mov	r3, r1
20000a3e:	607a      	str	r2, [r7, #4]
20000a40:	817b      	strh	r3, [r7, #10]
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
20000a42:	897b      	ldrh	r3, [r7, #10]
20000a44:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000a48:	b29b      	uxth	r3, r3
20000a4a:	75bb      	strb	r3, [r7, #22]
20000a4c:	897b      	ldrh	r3, [r7, #10]
20000a4e:	75fb      	strb	r3, [r7, #23]
	for ( t=len; t; t--){
20000a50:	687b      	ldr	r3, [r7, #4]
20000a52:	613b      	str	r3, [r7, #16]
20000a54:	e00b      	b.n	20000a6e <writeColor+0x3a>
		spiWrite(hi);
20000a56:	7dbb      	ldrb	r3, [r7, #22]
20000a58:	4618      	mov	r0, r3
20000a5a:	f7ff fdcb 	bl	200005f4 <spiWrite>
		spiWrite(lo);
20000a5e:	7dfb      	ldrb	r3, [r7, #23]
20000a60:	4618      	mov	r0, r3
20000a62:	f7ff fdc7 	bl	200005f4 <spiWrite>
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
	for ( t=len; t; t--){
20000a66:	693b      	ldr	r3, [r7, #16]
20000a68:	f103 33ff 	add.w	r3, r3, #4294967295
20000a6c:	613b      	str	r3, [r7, #16]
20000a6e:	693b      	ldr	r3, [r7, #16]
20000a70:	2b00      	cmp	r3, #0
20000a72:	d1f0      	bne.n	20000a56 <writeColor+0x22>
		spiWrite(hi);
		spiWrite(lo);
	}

}
20000a74:	f107 0718 	add.w	r7, r7, #24
20000a78:	46bd      	mov	sp, r7
20000a7a:	bd80      	pop	{r7, pc}

20000a7c <writeFillRect>:

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
20000a7c:	b580      	push	{r7, lr}
20000a7e:	b086      	sub	sp, #24
20000a80:	af00      	add	r7, sp, #0
20000a82:	60f8      	str	r0, [r7, #12]
20000a84:	8179      	strh	r1, [r7, #10]
20000a86:	813a      	strh	r2, [r7, #8]
20000a88:	80fb      	strh	r3, [r7, #6]
    if((x >= print->widthe) || (y >= print->heighte)) return;
20000a8a:	68fb      	ldr	r3, [r7, #12]
20000a8c:	889b      	ldrh	r3, [r3, #4]
20000a8e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000a92:	b21b      	sxth	r3, r3
20000a94:	429a      	cmp	r2, r3
20000a96:	da69      	bge.n	20000b6c <writeFillRect+0xf0>
20000a98:	68fb      	ldr	r3, [r7, #12]
20000a9a:	88db      	ldrh	r3, [r3, #6]
20000a9c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000aa0:	b21b      	sxth	r3, r3
20000aa2:	429a      	cmp	r2, r3
20000aa4:	da64      	bge.n	20000b70 <writeFillRect+0xf4>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
20000aa6:	897a      	ldrh	r2, [r7, #10]
20000aa8:	88fb      	ldrh	r3, [r7, #6]
20000aaa:	4413      	add	r3, r2
20000aac:	b29b      	uxth	r3, r3
20000aae:	f103 33ff 	add.w	r3, r3, #4294967295
20000ab2:	b29b      	uxth	r3, r3
20000ab4:	823b      	strh	r3, [r7, #16]
20000ab6:	893a      	ldrh	r2, [r7, #8]
20000ab8:	8c3b      	ldrh	r3, [r7, #32]
20000aba:	4413      	add	r3, r2
20000abc:	b29b      	uxth	r3, r3
20000abe:	f103 33ff 	add.w	r3, r3, #4294967295
20000ac2:	b29b      	uxth	r3, r3
20000ac4:	827b      	strh	r3, [r7, #18]
    if((x2 < 0) || (y2 < 0)) return;
20000ac6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
20000aca:	2b00      	cmp	r3, #0
20000acc:	db52      	blt.n	20000b74 <writeFillRect+0xf8>
20000ace:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
20000ad2:	2b00      	cmp	r3, #0
20000ad4:	db50      	blt.n	20000b78 <writeFillRect+0xfc>

    // Clip left/top
    if(x < 0) {
20000ad6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
20000ada:	2b00      	cmp	r3, #0
20000adc:	da07      	bge.n	20000aee <writeFillRect+0x72>
        x = 0;
20000ade:	f04f 0300 	mov.w	r3, #0
20000ae2:	817b      	strh	r3, [r7, #10]
        w = x2 + 1;
20000ae4:	8a3b      	ldrh	r3, [r7, #16]
20000ae6:	f103 0301 	add.w	r3, r3, #1
20000aea:	b29b      	uxth	r3, r3
20000aec:	80fb      	strh	r3, [r7, #6]
    }
    if(y < 0) {
20000aee:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20000af2:	2b00      	cmp	r3, #0
20000af4:	da07      	bge.n	20000b06 <writeFillRect+0x8a>
        y = 0;
20000af6:	f04f 0300 	mov.w	r3, #0
20000afa:	813b      	strh	r3, [r7, #8]
        h = y2 + 1;
20000afc:	8a7b      	ldrh	r3, [r7, #18]
20000afe:	f103 0301 	add.w	r3, r3, #1
20000b02:	b29b      	uxth	r3, r3
20000b04:	843b      	strh	r3, [r7, #32]
    }

    // Clip right/bottom
    if(x2 >= print->widthe)  w = print->widthe  - x;
20000b06:	68fb      	ldr	r3, [r7, #12]
20000b08:	889b      	ldrh	r3, [r3, #4]
20000b0a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
20000b0e:	b21b      	sxth	r3, r3
20000b10:	429a      	cmp	r2, r3
20000b12:	db07      	blt.n	20000b24 <writeFillRect+0xa8>
20000b14:	68fb      	ldr	r3, [r7, #12]
20000b16:	889b      	ldrh	r3, [r3, #4]
20000b18:	b29a      	uxth	r2, r3
20000b1a:	897b      	ldrh	r3, [r7, #10]
20000b1c:	ebc3 0302 	rsb	r3, r3, r2
20000b20:	b29b      	uxth	r3, r3
20000b22:	80fb      	strh	r3, [r7, #6]
    if(y2 >= print->heighte) h = print->heighte - y;
20000b24:	68fb      	ldr	r3, [r7, #12]
20000b26:	88db      	ldrh	r3, [r3, #6]
20000b28:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
20000b2c:	b21b      	sxth	r3, r3
20000b2e:	429a      	cmp	r2, r3
20000b30:	db07      	blt.n	20000b42 <writeFillRect+0xc6>
20000b32:	68fb      	ldr	r3, [r7, #12]
20000b34:	88db      	ldrh	r3, [r3, #6]
20000b36:	b29a      	uxth	r2, r3
20000b38:	893b      	ldrh	r3, [r7, #8]
20000b3a:	ebc3 0302 	rsb	r3, r3, r2
20000b3e:	b29b      	uxth	r3, r3
20000b40:	843b      	strh	r3, [r7, #32]

    int32_t len = (int32_t)w * h;
20000b42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000b46:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
20000b4a:	fb02 f303 	mul.w	r3, r2, r3
20000b4e:	617b      	str	r3, [r7, #20]
    setAddrWindow(x, y, w, h);
20000b50:	8978      	ldrh	r0, [r7, #10]
20000b52:	8939      	ldrh	r1, [r7, #8]
20000b54:	88fa      	ldrh	r2, [r7, #6]
20000b56:	8c3b      	ldrh	r3, [r7, #32]
20000b58:	f7ff ff0a 	bl	20000970 <setAddrWindow>

    writeColor(print, color, len);
20000b5c:	697b      	ldr	r3, [r7, #20]
20000b5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20000b60:	68f8      	ldr	r0, [r7, #12]
20000b62:	4611      	mov	r1, r2
20000b64:	461a      	mov	r2, r3
20000b66:	f7ff ff65 	bl	20000a34 <writeColor>
20000b6a:	e006      	b.n	20000b7a <writeFillRect+0xfe>
	}

}

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
    if((x >= print->widthe) || (y >= print->heighte)) return;
20000b6c:	bf00      	nop
20000b6e:	e004      	b.n	20000b7a <writeFillRect+0xfe>
20000b70:	bf00      	nop
20000b72:	e002      	b.n	20000b7a <writeFillRect+0xfe>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
    if((x2 < 0) || (y2 < 0)) return;
20000b74:	bf00      	nop
20000b76:	e000      	b.n	20000b7a <writeFillRect+0xfe>
20000b78:	bf00      	nop

    int32_t len = (int32_t)w * h;
    setAddrWindow(x, y, w, h);

    writeColor(print, color, len);
}
20000b7a:	f107 0718 	add.w	r7, r7, #24
20000b7e:	46bd      	mov	sp, r7
20000b80:	bd80      	pop	{r7, pc}
20000b82:	bf00      	nop

20000b84 <writeFastVLine>:

void writeFastVLine(struct Print * print,int16_t x, int16_t y, int16_t h, uint16_t color){
20000b84:	b580      	push	{r7, lr}
20000b86:	b086      	sub	sp, #24
20000b88:	af02      	add	r7, sp, #8
20000b8a:	60f8      	str	r0, [r7, #12]
20000b8c:	8179      	strh	r1, [r7, #10]
20000b8e:	813a      	strh	r2, [r7, #8]
20000b90:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x, y, 1, h, color);
20000b92:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000b96:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20000b9a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
20000b9e:	9100      	str	r1, [sp, #0]
20000ba0:	8b39      	ldrh	r1, [r7, #24]
20000ba2:	9101      	str	r1, [sp, #4]
20000ba4:	68f8      	ldr	r0, [r7, #12]
20000ba6:	4611      	mov	r1, r2
20000ba8:	461a      	mov	r2, r3
20000baa:	f04f 0301 	mov.w	r3, #1
20000bae:	f7ff ff65 	bl	20000a7c <writeFillRect>
}
20000bb2:	f107 0710 	add.w	r7, r7, #16
20000bb6:	46bd      	mov	sp, r7
20000bb8:	bd80      	pop	{r7, pc}
20000bba:	bf00      	nop

20000bbc <writeFastHLine>:

void writeFastHLine(struct Print * print,int16_t x, int16_t y, int16_t w, uint16_t color){
20000bbc:	b580      	push	{r7, lr}
20000bbe:	b086      	sub	sp, #24
20000bc0:	af02      	add	r7, sp, #8
20000bc2:	60f8      	str	r0, [r7, #12]
20000bc4:	8179      	strh	r1, [r7, #10]
20000bc6:	813a      	strh	r2, [r7, #8]
20000bc8:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x, y, w, 1, color);
20000bca:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000bce:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000bd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000bd6:	f04f 0001 	mov.w	r0, #1
20000bda:	9000      	str	r0, [sp, #0]
20000bdc:	8b38      	ldrh	r0, [r7, #24]
20000bde:	9001      	str	r0, [sp, #4]
20000be0:	68f8      	ldr	r0, [r7, #12]
20000be2:	f7ff ff4b 	bl	20000a7c <writeFillRect>
}
20000be6:	f107 0710 	add.w	r7, r7, #16
20000bea:	46bd      	mov	sp, r7
20000bec:	bd80      	pop	{r7, pc}
20000bee:	bf00      	nop

20000bf0 <fillRect>:
        int16_t w, uint16_t color) {
    writeFastHLine(print, x, y, w, color);
}

void fillRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
20000bf0:	b580      	push	{r7, lr}
20000bf2:	b086      	sub	sp, #24
20000bf4:	af02      	add	r7, sp, #8
20000bf6:	60f8      	str	r0, [r7, #12]
20000bf8:	8179      	strh	r1, [r7, #10]
20000bfa:	813a      	strh	r2, [r7, #8]
20000bfc:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x,y,w,h,color);
20000bfe:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000c02:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000c0a:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20000c0e:	9000      	str	r0, [sp, #0]
20000c10:	8bb8      	ldrh	r0, [r7, #28]
20000c12:	9001      	str	r0, [sp, #4]
20000c14:	68f8      	ldr	r0, [r7, #12]
20000c16:	f7ff ff31 	bl	20000a7c <writeFillRect>
}
20000c1a:	f107 0710 	add.w	r7, r7, #16
20000c1e:	46bd      	mov	sp, r7
20000c20:	bd80      	pop	{r7, pc}
20000c22:	bf00      	nop

20000c24 <main>:

struct Print * print;
#define min(a,b) (((a)<(b))?(a):(b))

int main()
{
20000c24:	b580      	push	{r7, lr}
20000c26:	b082      	sub	sp, #8
20000c28:	af02      	add	r7, sp, #8
	print = (struct Print *) malloc(sizeof(struct Print));
20000c2a:	f04f 0020 	mov.w	r0, #32
20000c2e:	f001 fbc9 	bl	200023c4 <malloc>
20000c32:	4603      	mov	r3, r0
20000c34:	461a      	mov	r2, r3
20000c36:	f648 7310 	movw	r3, #36624	; 0x8f10
20000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3e:	601a      	str	r2, [r3, #0]
	print->HEIGHT = ILI9341_TFTHEIGHT;
20000c40:	f648 7310 	movw	r3, #36624	; 0x8f10
20000c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c48:	681b      	ldr	r3, [r3, #0]
20000c4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000c4e:	805a      	strh	r2, [r3, #2]
	print->WIDTH = ILI9341_TFTWIDTH;
20000c50:	f648 7310 	movw	r3, #36624	; 0x8f10
20000c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c58:	681b      	ldr	r3, [r3, #0]
20000c5a:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000c5e:	801a      	strh	r2, [r3, #0]

	MSS_SPI_init( &g_mss_spi1 );
20000c60:	f648 7064 	movw	r0, #36708	; 0x8f64
20000c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c68:	f000 fcde 	bl	20001628 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000c6c:	f04f 0308 	mov.w	r3, #8
20000c70:	9300      	str	r3, [sp, #0]
20000c72:	f648 7064 	movw	r0, #36708	; 0x8f64
20000c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c7a:	f04f 0100 	mov.w	r1, #0
20000c7e:	f04f 0200 	mov.w	r2, #0
20000c82:	f04f 0307 	mov.w	r3, #7
20000c86:	f000 fe19 	bl	200018bc <MSS_SPI_configure_master_mode>
	    MSS_SPI_SLAVE_0,
	    MSS_SPI_MODE0,
	    MSS_SPI_PCLK_DIV_256,
	    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);
	MSS_SPI_configure_master_mode
20000c8a:	f04f 0308 	mov.w	r3, #8
20000c8e:	9300      	str	r3, [sp, #0]
20000c90:	f648 7064 	movw	r0, #36708	; 0x8f64
20000c94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c98:	f04f 0101 	mov.w	r1, #1
20000c9c:	f04f 0200 	mov.w	r2, #0
20000ca0:	f04f 0307 	mov.w	r3, #7
20000ca4:	f000 fe0a 	bl	200018bc <MSS_SPI_configure_master_mode>
//			MSS_SPI_PCLK_DIV_256,
//			MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
//		);
//	  MSS_SPI_set_frame_rx_handler( &g_mss_spi1, rx_handler );
//
	setup(print);
20000ca8:	f648 7310 	movw	r3, #36624	; 0x8f10
20000cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb0:	681b      	ldr	r3, [r3, #0]
20000cb2:	4618      	mov	r0, r3
20000cb4:	f000 f89c 	bl	20000df0 <setup>

//		uint8_t cmd = 0x11;
//		spiWrite(cmd);
//		delay(100);

	}
20000cb8:	e7fe      	b.n	20000cb8 <main+0x94>
20000cba:	bf00      	nop

20000cbc <testFilledRects>:
    drawRect(print, cx-i2, cy-i2, i, i, color);
  }

}

void testFilledRects(struct Print * print, uint16_t color1, uint16_t color2) {
20000cbc:	b590      	push	{r4, r7, lr}
20000cbe:	b08b      	sub	sp, #44	; 0x2c
20000cc0:	af02      	add	r7, sp, #8
20000cc2:	6078      	str	r0, [r7, #4]
20000cc4:	4613      	mov	r3, r2
20000cc6:	460a      	mov	r2, r1
20000cc8:	807a      	strh	r2, [r7, #2]
20000cca:	803b      	strh	r3, [r7, #0]
  int           n, i, i2,
                cx = width(print)  / 2 - 1,
20000ccc:	6878      	ldr	r0, [r7, #4]
20000cce:	f7ff fc45 	bl	2000055c <width>
20000cd2:	4603      	mov	r3, r0
20000cd4:	b29b      	uxth	r3, r3
20000cd6:	b21b      	sxth	r3, r3
20000cd8:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000cdc:	4413      	add	r3, r2
20000cde:	ea4f 0363 	mov.w	r3, r3, asr #1
20000ce2:	b29b      	uxth	r3, r3
20000ce4:	b21b      	sxth	r3, r3
20000ce6:	f103 33ff 	add.w	r3, r3, #4294967295
20000cea:	61bb      	str	r3, [r7, #24]
                cy = height(print) / 2 - 1;
20000cec:	6878      	ldr	r0, [r7, #4]
20000cee:	f7ff fc43 	bl	20000578 <height>
20000cf2:	4603      	mov	r3, r0
20000cf4:	b29b      	uxth	r3, r3
20000cf6:	b21b      	sxth	r3, r3
20000cf8:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000cfc:	4413      	add	r3, r2
20000cfe:	ea4f 0363 	mov.w	r3, r3, asr #1
20000d02:	b29b      	uxth	r3, r3
20000d04:	b21b      	sxth	r3, r3
20000d06:	f103 33ff 	add.w	r3, r3, #4294967295
20000d0a:	61fb      	str	r3, [r7, #28]

  fillScreen(print, ILI9341_BLACK);
20000d0c:	6878      	ldr	r0, [r7, #4]
20000d0e:	f04f 0100 	mov.w	r1, #0
20000d12:	f7ff fbc5 	bl	200004a0 <fillScreen>
  n = min(width(print), height(print));
20000d16:	6878      	ldr	r0, [r7, #4]
20000d18:	f7ff fc20 	bl	2000055c <width>
20000d1c:	4603      	mov	r3, r0
20000d1e:	b29c      	uxth	r4, r3
20000d20:	6878      	ldr	r0, [r7, #4]
20000d22:	f7ff fc29 	bl	20000578 <height>
20000d26:	4603      	mov	r3, r0
20000d28:	b29b      	uxth	r3, r3
20000d2a:	b222      	sxth	r2, r4
20000d2c:	b21b      	sxth	r3, r3
20000d2e:	429a      	cmp	r2, r3
20000d30:	da06      	bge.n	20000d40 <testFilledRects+0x84>
20000d32:	6878      	ldr	r0, [r7, #4]
20000d34:	f7ff fc12 	bl	2000055c <width>
20000d38:	4603      	mov	r3, r0
20000d3a:	b29b      	uxth	r3, r3
20000d3c:	b21b      	sxth	r3, r3
20000d3e:	e005      	b.n	20000d4c <testFilledRects+0x90>
20000d40:	6878      	ldr	r0, [r7, #4]
20000d42:	f7ff fc19 	bl	20000578 <height>
20000d46:	4603      	mov	r3, r0
20000d48:	b29b      	uxth	r3, r3
20000d4a:	b21b      	sxth	r3, r3
20000d4c:	60fb      	str	r3, [r7, #12]
  for(i=n; i>0; i-=6) {
20000d4e:	68fb      	ldr	r3, [r7, #12]
20000d50:	613b      	str	r3, [r7, #16]
20000d52:	e046      	b.n	20000de2 <testFilledRects+0x126>
    i2    = i / 2;
20000d54:	693b      	ldr	r3, [r7, #16]
20000d56:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000d5a:	4413      	add	r3, r2
20000d5c:	ea4f 0363 	mov.w	r3, r3, asr #1
20000d60:	617b      	str	r3, [r7, #20]
    fillRect(print, cx-i2, cy-i2, i, i, color1);
20000d62:	69bb      	ldr	r3, [r7, #24]
20000d64:	b29a      	uxth	r2, r3
20000d66:	697b      	ldr	r3, [r7, #20]
20000d68:	b29b      	uxth	r3, r3
20000d6a:	ebc3 0302 	rsb	r3, r3, r2
20000d6e:	b29b      	uxth	r3, r3
20000d70:	4619      	mov	r1, r3
20000d72:	69fb      	ldr	r3, [r7, #28]
20000d74:	b29a      	uxth	r2, r3
20000d76:	697b      	ldr	r3, [r7, #20]
20000d78:	b29b      	uxth	r3, r3
20000d7a:	ebc3 0302 	rsb	r3, r3, r2
20000d7e:	b29b      	uxth	r3, r3
20000d80:	461a      	mov	r2, r3
20000d82:	693b      	ldr	r3, [r7, #16]
20000d84:	b29b      	uxth	r3, r3
20000d86:	6938      	ldr	r0, [r7, #16]
20000d88:	b280      	uxth	r0, r0
20000d8a:	b209      	sxth	r1, r1
20000d8c:	b212      	sxth	r2, r2
20000d8e:	b21b      	sxth	r3, r3
20000d90:	b200      	sxth	r0, r0
20000d92:	9000      	str	r0, [sp, #0]
20000d94:	8878      	ldrh	r0, [r7, #2]
20000d96:	9001      	str	r0, [sp, #4]
20000d98:	6878      	ldr	r0, [r7, #4]
20000d9a:	f7ff ff29 	bl	20000bf0 <fillRect>
    // Outlines are not included in timing results
    drawRect(print,cx-i2, cy-i2, i, i, color2);
20000d9e:	69bb      	ldr	r3, [r7, #24]
20000da0:	b29a      	uxth	r2, r3
20000da2:	697b      	ldr	r3, [r7, #20]
20000da4:	b29b      	uxth	r3, r3
20000da6:	ebc3 0302 	rsb	r3, r3, r2
20000daa:	b29b      	uxth	r3, r3
20000dac:	4619      	mov	r1, r3
20000dae:	69fb      	ldr	r3, [r7, #28]
20000db0:	b29a      	uxth	r2, r3
20000db2:	697b      	ldr	r3, [r7, #20]
20000db4:	b29b      	uxth	r3, r3
20000db6:	ebc3 0302 	rsb	r3, r3, r2
20000dba:	b29b      	uxth	r3, r3
20000dbc:	461a      	mov	r2, r3
20000dbe:	693b      	ldr	r3, [r7, #16]
20000dc0:	b29b      	uxth	r3, r3
20000dc2:	6938      	ldr	r0, [r7, #16]
20000dc4:	b280      	uxth	r0, r0
20000dc6:	b209      	sxth	r1, r1
20000dc8:	b212      	sxth	r2, r2
20000dca:	b21b      	sxth	r3, r3
20000dcc:	b200      	sxth	r0, r0
20000dce:	9000      	str	r0, [sp, #0]
20000dd0:	8838      	ldrh	r0, [r7, #0]
20000dd2:	9001      	str	r0, [sp, #4]
20000dd4:	6878      	ldr	r0, [r7, #4]
20000dd6:	f7ff fb7d 	bl	200004d4 <drawRect>
                cx = width(print)  / 2 - 1,
                cy = height(print) / 2 - 1;

  fillScreen(print, ILI9341_BLACK);
  n = min(width(print), height(print));
  for(i=n; i>0; i-=6) {
20000dda:	693b      	ldr	r3, [r7, #16]
20000ddc:	f1a3 0306 	sub.w	r3, r3, #6
20000de0:	613b      	str	r3, [r7, #16]
20000de2:	693b      	ldr	r3, [r7, #16]
20000de4:	2b00      	cmp	r3, #0
20000de6:	dcb5      	bgt.n	20000d54 <testFilledRects+0x98>
    fillRect(print, cx-i2, cy-i2, i, i, color1);
    // Outlines are not included in timing results
    drawRect(print,cx-i2, cy-i2, i, i, color2);
  }

}
20000de8:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000dec:	46bd      	mov	sp, r7
20000dee:	bd90      	pop	{r4, r7, pc}

20000df0 <setup>:
    fillRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(0, i, 0));
  }

}

void setup(struct Print * print) {
20000df0:	b580      	push	{r7, lr}
20000df2:	b082      	sub	sp, #8
20000df4:	af00      	add	r7, sp, #0
20000df6:	6078      	str	r0, [r7, #4]
  printf("ILI9341 Test!\n\r");
20000df8:	f248 60e0 	movw	r0, #34528	; 0x86e0
20000dfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e00:	f001 fe28 	bl	20002a54 <printf>

  begin(print);
20000e04:	6878      	ldr	r0, [r7, #4]
20000e06:	f7ff fc37 	bl	20000678 <begin>
//  testFastLines(print, ILI9341_RED, ILI9341_BLUE);
////
//  printf("Rectangles (outline)     \n\r");
//  testRects(print, ILI9341_GREEN);
////
  printf("Rectangles (filled)      \n\r");
20000e0a:	f248 60f0 	movw	r0, #34544	; 0x86f0
20000e0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e12:	f001 fe1f 	bl	20002a54 <printf>
  testFilledRects(print, ILI9341_YELLOW, ILI9341_MAGENTA);
20000e16:	6878      	ldr	r0, [r7, #4]
20000e18:	f64f 71e0 	movw	r1, #65504	; 0xffe0
20000e1c:	f64f 021f 	movw	r2, #63519	; 0xf81f
20000e20:	f7ff ff4c 	bl	20000cbc <testFilledRects>
//  testRoundRects(print);
//
//  printf("Rounded rects (filled)   \n\r");
//  testFilledRoundRects(print);

  printf("Done!\n\r");
20000e24:	f248 700c 	movw	r0, #34572	; 0x870c
20000e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e2c:	f001 fe12 	bl	20002a54 <printf>

}
20000e30:	f107 0708 	add.w	r7, r7, #8
20000e34:	46bd      	mov	sp, r7
20000e36:	bd80      	pop	{r7, pc}

20000e38 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000e38:	b480      	push	{r7}
20000e3a:	b083      	sub	sp, #12
20000e3c:	af00      	add	r7, sp, #0
20000e3e:	6078      	str	r0, [r7, #4]
    return -1;
20000e40:	f04f 33ff 	mov.w	r3, #4294967295
}
20000e44:	4618      	mov	r0, r3
20000e46:	f107 070c 	add.w	r7, r7, #12
20000e4a:	46bd      	mov	sp, r7
20000e4c:	bc80      	pop	{r7}
20000e4e:	4770      	bx	lr

20000e50 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000e50:	b480      	push	{r7}
20000e52:	b083      	sub	sp, #12
20000e54:	af00      	add	r7, sp, #0
20000e56:	6078      	str	r0, [r7, #4]
20000e58:	e7fe      	b.n	20000e58 <_exit+0x8>
20000e5a:	bf00      	nop

20000e5c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20000e5c:	b480      	push	{r7}
20000e5e:	b083      	sub	sp, #12
20000e60:	af00      	add	r7, sp, #0
20000e62:	6078      	str	r0, [r7, #4]
20000e64:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000e66:	683b      	ldr	r3, [r7, #0]
20000e68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000e6c:	605a      	str	r2, [r3, #4]
    return 0;
20000e6e:	f04f 0300 	mov.w	r3, #0
}
20000e72:	4618      	mov	r0, r3
20000e74:	f107 070c 	add.w	r7, r7, #12
20000e78:	46bd      	mov	sp, r7
20000e7a:	bc80      	pop	{r7}
20000e7c:	4770      	bx	lr
20000e7e:	bf00      	nop

20000e80 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20000e80:	b480      	push	{r7}
20000e82:	b083      	sub	sp, #12
20000e84:	af00      	add	r7, sp, #0
20000e86:	6078      	str	r0, [r7, #4]
    return 1;
20000e88:	f04f 0301 	mov.w	r3, #1
}
20000e8c:	4618      	mov	r0, r3
20000e8e:	f107 070c 	add.w	r7, r7, #12
20000e92:	46bd      	mov	sp, r7
20000e94:	bc80      	pop	{r7}
20000e96:	4770      	bx	lr

20000e98 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000e98:	b480      	push	{r7}
20000e9a:	b085      	sub	sp, #20
20000e9c:	af00      	add	r7, sp, #0
20000e9e:	60f8      	str	r0, [r7, #12]
20000ea0:	60b9      	str	r1, [r7, #8]
20000ea2:	607a      	str	r2, [r7, #4]
    return 0;
20000ea4:	f04f 0300 	mov.w	r3, #0
}
20000ea8:	4618      	mov	r0, r3
20000eaa:	f107 0714 	add.w	r7, r7, #20
20000eae:	46bd      	mov	sp, r7
20000eb0:	bc80      	pop	{r7}
20000eb2:	4770      	bx	lr

20000eb4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000eb4:	b480      	push	{r7}
20000eb6:	b085      	sub	sp, #20
20000eb8:	af00      	add	r7, sp, #0
20000eba:	60f8      	str	r0, [r7, #12]
20000ebc:	60b9      	str	r1, [r7, #8]
20000ebe:	607a      	str	r2, [r7, #4]
    return 0;
20000ec0:	f04f 0300 	mov.w	r3, #0
}
20000ec4:	4618      	mov	r0, r3
20000ec6:	f107 0714 	add.w	r7, r7, #20
20000eca:	46bd      	mov	sp, r7
20000ecc:	bc80      	pop	{r7}
20000ece:	4770      	bx	lr

20000ed0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000ed0:	b580      	push	{r7, lr}
20000ed2:	b084      	sub	sp, #16
20000ed4:	af00      	add	r7, sp, #0
20000ed6:	60f8      	str	r0, [r7, #12]
20000ed8:	60b9      	str	r1, [r7, #8]
20000eda:	607a      	str	r2, [r7, #4]
20000edc:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000ede:	f648 63d4 	movw	r3, #36564	; 0x8ed4
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	681b      	ldr	r3, [r3, #0]
20000ee8:	2b00      	cmp	r3, #0
20000eea:	d110      	bne.n	20000f0e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000eec:	f648 703c 	movw	r0, #36668	; 0x8f3c
20000ef0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ef4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000ef8:	f04f 0203 	mov.w	r2, #3
20000efc:	f000 f88a 	bl	20001014 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000f00:	f648 63d4 	movw	r3, #36564	; 0x8ed4
20000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f08:	f04f 0201 	mov.w	r2, #1
20000f0c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000f0e:	683b      	ldr	r3, [r7, #0]
20000f10:	f648 703c 	movw	r0, #36668	; 0x8f3c
20000f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f18:	6879      	ldr	r1, [r7, #4]
20000f1a:	461a      	mov	r2, r3
20000f1c:	f000 f97c 	bl	20001218 <MSS_UART_polled_tx>
    
    return len;
20000f20:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000f22:	4618      	mov	r0, r3
20000f24:	f107 0710 	add.w	r7, r7, #16
20000f28:	46bd      	mov	sp, r7
20000f2a:	bd80      	pop	{r7, pc}

20000f2c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000f2c:	b580      	push	{r7, lr}
20000f2e:	b084      	sub	sp, #16
20000f30:	af00      	add	r7, sp, #0
20000f32:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000f34:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f3c:	681b      	ldr	r3, [r3, #0]
20000f3e:	2b00      	cmp	r3, #0
20000f40:	d108      	bne.n	20000f54 <_sbrk+0x28>
    {
      heap_end = &_end;
20000f42:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f4a:	f249 0270 	movw	r2, #36976	; 0x9070
20000f4e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000f52:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000f54:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f5c:	681b      	ldr	r3, [r3, #0]
20000f5e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000f60:	f3ef 8308 	mrs	r3, MSP
20000f64:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000f66:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6e:	681a      	ldr	r2, [r3, #0]
20000f70:	687b      	ldr	r3, [r7, #4]
20000f72:	441a      	add	r2, r3
20000f74:	68fb      	ldr	r3, [r7, #12]
20000f76:	429a      	cmp	r2, r3
20000f78:	d90f      	bls.n	20000f9a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000f7a:	f04f 0000 	mov.w	r0, #0
20000f7e:	f04f 0101 	mov.w	r1, #1
20000f82:	f248 7214 	movw	r2, #34580	; 0x8714
20000f86:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000f8a:	f04f 0319 	mov.w	r3, #25
20000f8e:	f7ff ff9f 	bl	20000ed0 <_write_r>
      _exit (1);
20000f92:	f04f 0001 	mov.w	r0, #1
20000f96:	f7ff ff5b 	bl	20000e50 <_exit>
    }
  
    heap_end += incr;
20000f9a:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	681a      	ldr	r2, [r3, #0]
20000fa4:	687b      	ldr	r3, [r7, #4]
20000fa6:	441a      	add	r2, r3
20000fa8:	f648 63d8 	movw	r3, #36568	; 0x8ed8
20000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000fb2:	68bb      	ldr	r3, [r7, #8]
}
20000fb4:	4618      	mov	r0, r3
20000fb6:	f107 0710 	add.w	r7, r7, #16
20000fba:	46bd      	mov	sp, r7
20000fbc:	bd80      	pop	{r7, pc}
20000fbe:	bf00      	nop

20000fc0 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20000fc0:	b480      	push	{r7}
20000fc2:	b083      	sub	sp, #12
20000fc4:	af00      	add	r7, sp, #0
20000fc6:	6078      	str	r0, [r7, #4]
    return -1;
20000fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
20000fcc:	4618      	mov	r0, r3
20000fce:	f107 070c 	add.w	r7, r7, #12
20000fd2:	46bd      	mov	sp, r7
20000fd4:	bc80      	pop	{r7}
20000fd6:	4770      	bx	lr

20000fd8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000fd8:	b480      	push	{r7}
20000fda:	b083      	sub	sp, #12
20000fdc:	af00      	add	r7, sp, #0
20000fde:	4603      	mov	r3, r0
20000fe0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000fe2:	f24e 1300 	movw	r3, #57600	; 0xe100
20000fe6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000fea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000fee:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000ff2:	88f9      	ldrh	r1, [r7, #6]
20000ff4:	f001 011f 	and.w	r1, r1, #31
20000ff8:	f04f 0001 	mov.w	r0, #1
20000ffc:	fa00 f101 	lsl.w	r1, r0, r1
20001000:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001008:	f107 070c 	add.w	r7, r7, #12
2000100c:	46bd      	mov	sp, r7
2000100e:	bc80      	pop	{r7}
20001010:	4770      	bx	lr
20001012:	bf00      	nop

20001014 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001014:	b580      	push	{r7, lr}
20001016:	b088      	sub	sp, #32
20001018:	af00      	add	r7, sp, #0
2000101a:	60f8      	str	r0, [r7, #12]
2000101c:	60b9      	str	r1, [r7, #8]
2000101e:	4613      	mov	r3, r2
20001020:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001022:	f04f 0301 	mov.w	r3, #1
20001026:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001028:	f04f 0300 	mov.w	r3, #0
2000102c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000102e:	68fa      	ldr	r2, [r7, #12]
20001030:	f648 733c 	movw	r3, #36668	; 0x8f3c
20001034:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001038:	429a      	cmp	r2, r3
2000103a:	d007      	beq.n	2000104c <MSS_UART_init+0x38>
2000103c:	68fa      	ldr	r2, [r7, #12]
2000103e:	f648 7314 	movw	r3, #36628	; 0x8f14
20001042:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001046:	429a      	cmp	r2, r3
20001048:	d000      	beq.n	2000104c <MSS_UART_init+0x38>
2000104a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000104c:	68bb      	ldr	r3, [r7, #8]
2000104e:	2b00      	cmp	r3, #0
20001050:	d100      	bne.n	20001054 <MSS_UART_init+0x40>
20001052:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001054:	f001 f854 	bl	20002100 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001058:	68fa      	ldr	r2, [r7, #12]
2000105a:	f648 733c 	movw	r3, #36668	; 0x8f3c
2000105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001062:	429a      	cmp	r2, r3
20001064:	d12e      	bne.n	200010c4 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001066:	68fb      	ldr	r3, [r7, #12]
20001068:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000106c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000106e:	68fb      	ldr	r3, [r7, #12]
20001070:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001074:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001076:	68fb      	ldr	r3, [r7, #12]
20001078:	f04f 020a 	mov.w	r2, #10
2000107c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000107e:	f648 13bc 	movw	r3, #35260	; 0x89bc
20001082:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001086:	681b      	ldr	r3, [r3, #0]
20001088:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000108a:	f242 0300 	movw	r3, #8192	; 0x2000
2000108e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001092:	f242 0200 	movw	r2, #8192	; 0x2000
20001096:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000109a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000109c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200010a0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200010a2:	f04f 000a 	mov.w	r0, #10
200010a6:	f7ff ff97 	bl	20000fd8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200010aa:	f242 0300 	movw	r3, #8192	; 0x2000
200010ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010b2:	f242 0200 	movw	r2, #8192	; 0x2000
200010b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200010ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200010bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200010c0:	631a      	str	r2, [r3, #48]	; 0x30
200010c2:	e031      	b.n	20001128 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200010c4:	68fa      	ldr	r2, [r7, #12]
200010c6:	f240 0300 	movw	r3, #0
200010ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
200010ce:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200010d0:	68fa      	ldr	r2, [r7, #12]
200010d2:	f240 0300 	movw	r3, #0
200010d6:	f2c4 2320 	movt	r3, #16928	; 0x4220
200010da:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200010dc:	68fb      	ldr	r3, [r7, #12]
200010de:	f04f 020b 	mov.w	r2, #11
200010e2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200010e4:	f648 13c0 	movw	r3, #35264	; 0x89c0
200010e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ec:	681b      	ldr	r3, [r3, #0]
200010ee:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200010f0:	f242 0300 	movw	r3, #8192	; 0x2000
200010f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010f8:	f242 0200 	movw	r2, #8192	; 0x2000
200010fc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001100:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001102:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001106:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001108:	f04f 000b 	mov.w	r0, #11
2000110c:	f7ff ff64 	bl	20000fd8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001110:	f242 0300 	movw	r3, #8192	; 0x2000
20001114:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001118:	f242 0200 	movw	r2, #8192	; 0x2000
2000111c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001120:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001122:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001126:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001128:	68fb      	ldr	r3, [r7, #12]
2000112a:	681b      	ldr	r3, [r3, #0]
2000112c:	f04f 0200 	mov.w	r2, #0
20001130:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001132:	68bb      	ldr	r3, [r7, #8]
20001134:	2b00      	cmp	r3, #0
20001136:	d021      	beq.n	2000117c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001138:	69ba      	ldr	r2, [r7, #24]
2000113a:	68bb      	ldr	r3, [r7, #8]
2000113c:	fbb2 f3f3 	udiv	r3, r2, r3
20001140:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001142:	69fb      	ldr	r3, [r7, #28]
20001144:	f003 0308 	and.w	r3, r3, #8
20001148:	2b00      	cmp	r3, #0
2000114a:	d006      	beq.n	2000115a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
2000114c:	69fb      	ldr	r3, [r7, #28]
2000114e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001152:	f103 0301 	add.w	r3, r3, #1
20001156:	61fb      	str	r3, [r7, #28]
20001158:	e003      	b.n	20001162 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000115a:	69fb      	ldr	r3, [r7, #28]
2000115c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001160:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001162:	69fa      	ldr	r2, [r7, #28]
20001164:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001168:	429a      	cmp	r2, r3
2000116a:	d900      	bls.n	2000116e <MSS_UART_init+0x15a>
2000116c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000116e:	69fa      	ldr	r2, [r7, #28]
20001170:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001174:	429a      	cmp	r2, r3
20001176:	d801      	bhi.n	2000117c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001178:	69fb      	ldr	r3, [r7, #28]
2000117a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000117c:	68fb      	ldr	r3, [r7, #12]
2000117e:	685b      	ldr	r3, [r3, #4]
20001180:	f04f 0201 	mov.w	r2, #1
20001184:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001188:	68fb      	ldr	r3, [r7, #12]
2000118a:	681b      	ldr	r3, [r3, #0]
2000118c:	8afa      	ldrh	r2, [r7, #22]
2000118e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001192:	b292      	uxth	r2, r2
20001194:	b2d2      	uxtb	r2, r2
20001196:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001198:	68fb      	ldr	r3, [r7, #12]
2000119a:	681b      	ldr	r3, [r3, #0]
2000119c:	8afa      	ldrh	r2, [r7, #22]
2000119e:	b2d2      	uxtb	r2, r2
200011a0:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200011a2:	68fb      	ldr	r3, [r7, #12]
200011a4:	685b      	ldr	r3, [r3, #4]
200011a6:	f04f 0200 	mov.w	r2, #0
200011aa:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200011ae:	68fb      	ldr	r3, [r7, #12]
200011b0:	681b      	ldr	r3, [r3, #0]
200011b2:	79fa      	ldrb	r2, [r7, #7]
200011b4:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200011b6:	68fb      	ldr	r3, [r7, #12]
200011b8:	681b      	ldr	r3, [r3, #0]
200011ba:	f04f 020e 	mov.w	r2, #14
200011be:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200011c0:	68fb      	ldr	r3, [r7, #12]
200011c2:	685b      	ldr	r3, [r3, #4]
200011c4:	f04f 0200 	mov.w	r2, #0
200011c8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200011cc:	68fb      	ldr	r3, [r7, #12]
200011ce:	f04f 0200 	mov.w	r2, #0
200011d2:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200011d4:	68fb      	ldr	r3, [r7, #12]
200011d6:	f04f 0200 	mov.w	r2, #0
200011da:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200011dc:	68fb      	ldr	r3, [r7, #12]
200011de:	f04f 0200 	mov.w	r2, #0
200011e2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200011e4:	68fb      	ldr	r3, [r7, #12]
200011e6:	f04f 0200 	mov.w	r2, #0
200011ea:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200011ec:	68fa      	ldr	r2, [r7, #12]
200011ee:	f241 4319 	movw	r3, #5145	; 0x1419
200011f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200011f8:	68fb      	ldr	r3, [r7, #12]
200011fa:	f04f 0200 	mov.w	r2, #0
200011fe:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001200:	68fb      	ldr	r3, [r7, #12]
20001202:	f04f 0200 	mov.w	r2, #0
20001206:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001208:	68fb      	ldr	r3, [r7, #12]
2000120a:	f04f 0200 	mov.w	r2, #0
2000120e:	729a      	strb	r2, [r3, #10]
}
20001210:	f107 0720 	add.w	r7, r7, #32
20001214:	46bd      	mov	sp, r7
20001216:	bd80      	pop	{r7, pc}

20001218 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001218:	b480      	push	{r7}
2000121a:	b089      	sub	sp, #36	; 0x24
2000121c:	af00      	add	r7, sp, #0
2000121e:	60f8      	str	r0, [r7, #12]
20001220:	60b9      	str	r1, [r7, #8]
20001222:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001224:	f04f 0300 	mov.w	r3, #0
20001228:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000122a:	68fa      	ldr	r2, [r7, #12]
2000122c:	f648 733c 	movw	r3, #36668	; 0x8f3c
20001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001234:	429a      	cmp	r2, r3
20001236:	d007      	beq.n	20001248 <MSS_UART_polled_tx+0x30>
20001238:	68fa      	ldr	r2, [r7, #12]
2000123a:	f648 7314 	movw	r3, #36628	; 0x8f14
2000123e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001242:	429a      	cmp	r2, r3
20001244:	d000      	beq.n	20001248 <MSS_UART_polled_tx+0x30>
20001246:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001248:	68bb      	ldr	r3, [r7, #8]
2000124a:	2b00      	cmp	r3, #0
2000124c:	d100      	bne.n	20001250 <MSS_UART_polled_tx+0x38>
2000124e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001250:	687b      	ldr	r3, [r7, #4]
20001252:	2b00      	cmp	r3, #0
20001254:	d100      	bne.n	20001258 <MSS_UART_polled_tx+0x40>
20001256:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001258:	68fa      	ldr	r2, [r7, #12]
2000125a:	f648 733c 	movw	r3, #36668	; 0x8f3c
2000125e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001262:	429a      	cmp	r2, r3
20001264:	d006      	beq.n	20001274 <MSS_UART_polled_tx+0x5c>
20001266:	68fa      	ldr	r2, [r7, #12]
20001268:	f648 7314 	movw	r3, #36628	; 0x8f14
2000126c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001270:	429a      	cmp	r2, r3
20001272:	d13d      	bne.n	200012f0 <MSS_UART_polled_tx+0xd8>
20001274:	68bb      	ldr	r3, [r7, #8]
20001276:	2b00      	cmp	r3, #0
20001278:	d03a      	beq.n	200012f0 <MSS_UART_polled_tx+0xd8>
2000127a:	687b      	ldr	r3, [r7, #4]
2000127c:	2b00      	cmp	r3, #0
2000127e:	d037      	beq.n	200012f0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001280:	68fb      	ldr	r3, [r7, #12]
20001282:	681b      	ldr	r3, [r3, #0]
20001284:	7d1b      	ldrb	r3, [r3, #20]
20001286:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001288:	68fb      	ldr	r3, [r7, #12]
2000128a:	7a9a      	ldrb	r2, [r3, #10]
2000128c:	7efb      	ldrb	r3, [r7, #27]
2000128e:	ea42 0303 	orr.w	r3, r2, r3
20001292:	b2da      	uxtb	r2, r3
20001294:	68fb      	ldr	r3, [r7, #12]
20001296:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001298:	7efb      	ldrb	r3, [r7, #27]
2000129a:	f003 0320 	and.w	r3, r3, #32
2000129e:	2b00      	cmp	r3, #0
200012a0:	d023      	beq.n	200012ea <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
200012a2:	f04f 0310 	mov.w	r3, #16
200012a6:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200012a8:	687b      	ldr	r3, [r7, #4]
200012aa:	2b0f      	cmp	r3, #15
200012ac:	d801      	bhi.n	200012b2 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
200012ae:	687b      	ldr	r3, [r7, #4]
200012b0:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200012b2:	f04f 0300 	mov.w	r3, #0
200012b6:	617b      	str	r3, [r7, #20]
200012b8:	e00e      	b.n	200012d8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200012ba:	68fb      	ldr	r3, [r7, #12]
200012bc:	681b      	ldr	r3, [r3, #0]
200012be:	68b9      	ldr	r1, [r7, #8]
200012c0:	693a      	ldr	r2, [r7, #16]
200012c2:	440a      	add	r2, r1
200012c4:	7812      	ldrb	r2, [r2, #0]
200012c6:	701a      	strb	r2, [r3, #0]
200012c8:	693b      	ldr	r3, [r7, #16]
200012ca:	f103 0301 	add.w	r3, r3, #1
200012ce:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200012d0:	697b      	ldr	r3, [r7, #20]
200012d2:	f103 0301 	add.w	r3, r3, #1
200012d6:	617b      	str	r3, [r7, #20]
200012d8:	697a      	ldr	r2, [r7, #20]
200012da:	69fb      	ldr	r3, [r7, #28]
200012dc:	429a      	cmp	r2, r3
200012de:	d3ec      	bcc.n	200012ba <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200012e0:	687a      	ldr	r2, [r7, #4]
200012e2:	697b      	ldr	r3, [r7, #20]
200012e4:	ebc3 0302 	rsb	r3, r3, r2
200012e8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200012ea:	687b      	ldr	r3, [r7, #4]
200012ec:	2b00      	cmp	r3, #0
200012ee:	d1c7      	bne.n	20001280 <MSS_UART_polled_tx+0x68>
    }
}
200012f0:	f107 0724 	add.w	r7, r7, #36	; 0x24
200012f4:	46bd      	mov	sp, r7
200012f6:	bc80      	pop	{r7}
200012f8:	4770      	bx	lr
200012fa:	bf00      	nop

200012fc <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200012fc:	b580      	push	{r7, lr}
200012fe:	b084      	sub	sp, #16
20001300:	af00      	add	r7, sp, #0
20001302:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001304:	687a      	ldr	r2, [r7, #4]
20001306:	f648 733c 	movw	r3, #36668	; 0x8f3c
2000130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130e:	429a      	cmp	r2, r3
20001310:	d007      	beq.n	20001322 <MSS_UART_isr+0x26>
20001312:	687a      	ldr	r2, [r7, #4]
20001314:	f648 7314 	movw	r3, #36628	; 0x8f14
20001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131c:	429a      	cmp	r2, r3
2000131e:	d000      	beq.n	20001322 <MSS_UART_isr+0x26>
20001320:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001322:	687a      	ldr	r2, [r7, #4]
20001324:	f648 733c 	movw	r3, #36668	; 0x8f3c
20001328:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132c:	429a      	cmp	r2, r3
2000132e:	d006      	beq.n	2000133e <MSS_UART_isr+0x42>
20001330:	687a      	ldr	r2, [r7, #4]
20001332:	f648 7314 	movw	r3, #36628	; 0x8f14
20001336:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000133a:	429a      	cmp	r2, r3
2000133c:	d167      	bne.n	2000140e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000133e:	687b      	ldr	r3, [r7, #4]
20001340:	681b      	ldr	r3, [r3, #0]
20001342:	7a1b      	ldrb	r3, [r3, #8]
20001344:	b2db      	uxtb	r3, r3
20001346:	f003 030f 	and.w	r3, r3, #15
2000134a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000134c:	7bfb      	ldrb	r3, [r7, #15]
2000134e:	2b0c      	cmp	r3, #12
20001350:	d854      	bhi.n	200013fc <MSS_UART_isr+0x100>
20001352:	a201      	add	r2, pc, #4	; (adr r2, 20001358 <MSS_UART_isr+0x5c>)
20001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001358:	2000138d 	.word	0x2000138d
2000135c:	200013fd 	.word	0x200013fd
20001360:	200013a9 	.word	0x200013a9
20001364:	200013fd 	.word	0x200013fd
20001368:	200013c5 	.word	0x200013c5
2000136c:	200013fd 	.word	0x200013fd
20001370:	200013e1 	.word	0x200013e1
20001374:	200013fd 	.word	0x200013fd
20001378:	200013fd 	.word	0x200013fd
2000137c:	200013fd 	.word	0x200013fd
20001380:	200013fd 	.word	0x200013fd
20001384:	200013fd 	.word	0x200013fd
20001388:	200013c5 	.word	0x200013c5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
2000138c:	687b      	ldr	r3, [r7, #4]
2000138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001390:	2b00      	cmp	r3, #0
20001392:	d100      	bne.n	20001396 <MSS_UART_isr+0x9a>
20001394:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001396:	687b      	ldr	r3, [r7, #4]
20001398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000139a:	2b00      	cmp	r3, #0
2000139c:	d030      	beq.n	20001400 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000139e:	687b      	ldr	r3, [r7, #4]
200013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200013a2:	6878      	ldr	r0, [r7, #4]
200013a4:	4798      	blx	r3
                }
            }
            break;
200013a6:	e032      	b.n	2000140e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200013a8:	687b      	ldr	r3, [r7, #4]
200013aa:	6a1b      	ldr	r3, [r3, #32]
200013ac:	2b00      	cmp	r3, #0
200013ae:	d100      	bne.n	200013b2 <MSS_UART_isr+0xb6>
200013b0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200013b2:	687b      	ldr	r3, [r7, #4]
200013b4:	6a1b      	ldr	r3, [r3, #32]
200013b6:	2b00      	cmp	r3, #0
200013b8:	d024      	beq.n	20001404 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200013ba:	687b      	ldr	r3, [r7, #4]
200013bc:	6a1b      	ldr	r3, [r3, #32]
200013be:	6878      	ldr	r0, [r7, #4]
200013c0:	4798      	blx	r3
                }
            }
            break;
200013c2:	e024      	b.n	2000140e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200013c4:	687b      	ldr	r3, [r7, #4]
200013c6:	69db      	ldr	r3, [r3, #28]
200013c8:	2b00      	cmp	r3, #0
200013ca:	d100      	bne.n	200013ce <MSS_UART_isr+0xd2>
200013cc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200013ce:	687b      	ldr	r3, [r7, #4]
200013d0:	69db      	ldr	r3, [r3, #28]
200013d2:	2b00      	cmp	r3, #0
200013d4:	d018      	beq.n	20001408 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200013d6:	687b      	ldr	r3, [r7, #4]
200013d8:	69db      	ldr	r3, [r3, #28]
200013da:	6878      	ldr	r0, [r7, #4]
200013dc:	4798      	blx	r3
                }
            }
            break;
200013de:	e016      	b.n	2000140e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200013e0:	687b      	ldr	r3, [r7, #4]
200013e2:	699b      	ldr	r3, [r3, #24]
200013e4:	2b00      	cmp	r3, #0
200013e6:	d100      	bne.n	200013ea <MSS_UART_isr+0xee>
200013e8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200013ea:	687b      	ldr	r3, [r7, #4]
200013ec:	699b      	ldr	r3, [r3, #24]
200013ee:	2b00      	cmp	r3, #0
200013f0:	d00c      	beq.n	2000140c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200013f2:	687b      	ldr	r3, [r7, #4]
200013f4:	699b      	ldr	r3, [r3, #24]
200013f6:	6878      	ldr	r0, [r7, #4]
200013f8:	4798      	blx	r3
                }
            }
            break;
200013fa:	e008      	b.n	2000140e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200013fc:	be00      	bkpt	0x0000
200013fe:	e006      	b.n	2000140e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001400:	bf00      	nop
20001402:	e004      	b.n	2000140e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001404:	bf00      	nop
20001406:	e002      	b.n	2000140e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001408:	bf00      	nop
2000140a:	e000      	b.n	2000140e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000140c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000140e:	f107 0710 	add.w	r7, r7, #16
20001412:	46bd      	mov	sp, r7
20001414:	bd80      	pop	{r7, pc}
20001416:	bf00      	nop

20001418 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001418:	b480      	push	{r7}
2000141a:	b087      	sub	sp, #28
2000141c:	af00      	add	r7, sp, #0
2000141e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001420:	687a      	ldr	r2, [r7, #4]
20001422:	f648 733c 	movw	r3, #36668	; 0x8f3c
20001426:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000142a:	429a      	cmp	r2, r3
2000142c:	d007      	beq.n	2000143e <default_tx_handler+0x26>
2000142e:	687a      	ldr	r2, [r7, #4]
20001430:	f648 7314 	movw	r3, #36628	; 0x8f14
20001434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001438:	429a      	cmp	r2, r3
2000143a:	d000      	beq.n	2000143e <default_tx_handler+0x26>
2000143c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000143e:	687b      	ldr	r3, [r7, #4]
20001440:	68db      	ldr	r3, [r3, #12]
20001442:	2b00      	cmp	r3, #0
20001444:	d100      	bne.n	20001448 <default_tx_handler+0x30>
20001446:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001448:	687b      	ldr	r3, [r7, #4]
2000144a:	691b      	ldr	r3, [r3, #16]
2000144c:	2b00      	cmp	r3, #0
2000144e:	d100      	bne.n	20001452 <default_tx_handler+0x3a>
20001450:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001452:	687a      	ldr	r2, [r7, #4]
20001454:	f648 733c 	movw	r3, #36668	; 0x8f3c
20001458:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000145c:	429a      	cmp	r2, r3
2000145e:	d006      	beq.n	2000146e <default_tx_handler+0x56>
20001460:	687a      	ldr	r2, [r7, #4]
20001462:	f648 7314 	movw	r3, #36628	; 0x8f14
20001466:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146a:	429a      	cmp	r2, r3
2000146c:	d152      	bne.n	20001514 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000146e:	687b      	ldr	r3, [r7, #4]
20001470:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001472:	2b00      	cmp	r3, #0
20001474:	d04e      	beq.n	20001514 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001476:	687b      	ldr	r3, [r7, #4]
20001478:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000147a:	2b00      	cmp	r3, #0
2000147c:	d04a      	beq.n	20001514 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000147e:	687b      	ldr	r3, [r7, #4]
20001480:	681b      	ldr	r3, [r3, #0]
20001482:	7d1b      	ldrb	r3, [r3, #20]
20001484:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001486:	687b      	ldr	r3, [r7, #4]
20001488:	7a9a      	ldrb	r2, [r3, #10]
2000148a:	7afb      	ldrb	r3, [r7, #11]
2000148c:	ea42 0303 	orr.w	r3, r2, r3
20001490:	b2da      	uxtb	r2, r3
20001492:	687b      	ldr	r3, [r7, #4]
20001494:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001496:	7afb      	ldrb	r3, [r7, #11]
20001498:	f003 0320 	and.w	r3, r3, #32
2000149c:	2b00      	cmp	r3, #0
2000149e:	d029      	beq.n	200014f4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200014a0:	f04f 0310 	mov.w	r3, #16
200014a4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200014a6:	687b      	ldr	r3, [r7, #4]
200014a8:	691a      	ldr	r2, [r3, #16]
200014aa:	687b      	ldr	r3, [r7, #4]
200014ac:	695b      	ldr	r3, [r3, #20]
200014ae:	ebc3 0302 	rsb	r3, r3, r2
200014b2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200014b4:	697b      	ldr	r3, [r7, #20]
200014b6:	2b0f      	cmp	r3, #15
200014b8:	d801      	bhi.n	200014be <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200014ba:	697b      	ldr	r3, [r7, #20]
200014bc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200014be:	f04f 0300 	mov.w	r3, #0
200014c2:	60fb      	str	r3, [r7, #12]
200014c4:	e012      	b.n	200014ec <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200014c6:	687b      	ldr	r3, [r7, #4]
200014c8:	681b      	ldr	r3, [r3, #0]
200014ca:	687a      	ldr	r2, [r7, #4]
200014cc:	68d1      	ldr	r1, [r2, #12]
200014ce:	687a      	ldr	r2, [r7, #4]
200014d0:	6952      	ldr	r2, [r2, #20]
200014d2:	440a      	add	r2, r1
200014d4:	7812      	ldrb	r2, [r2, #0]
200014d6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200014d8:	687b      	ldr	r3, [r7, #4]
200014da:	695b      	ldr	r3, [r3, #20]
200014dc:	f103 0201 	add.w	r2, r3, #1
200014e0:	687b      	ldr	r3, [r7, #4]
200014e2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200014e4:	68fb      	ldr	r3, [r7, #12]
200014e6:	f103 0301 	add.w	r3, r3, #1
200014ea:	60fb      	str	r3, [r7, #12]
200014ec:	68fa      	ldr	r2, [r7, #12]
200014ee:	693b      	ldr	r3, [r7, #16]
200014f0:	429a      	cmp	r2, r3
200014f2:	d3e8      	bcc.n	200014c6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200014f4:	687b      	ldr	r3, [r7, #4]
200014f6:	695a      	ldr	r2, [r3, #20]
200014f8:	687b      	ldr	r3, [r7, #4]
200014fa:	691b      	ldr	r3, [r3, #16]
200014fc:	429a      	cmp	r2, r3
200014fe:	d109      	bne.n	20001514 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001500:	687b      	ldr	r3, [r7, #4]
20001502:	f04f 0200 	mov.w	r2, #0
20001506:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001508:	687b      	ldr	r3, [r7, #4]
2000150a:	685b      	ldr	r3, [r3, #4]
2000150c:	f04f 0200 	mov.w	r2, #0
20001510:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001514:	f107 071c 	add.w	r7, r7, #28
20001518:	46bd      	mov	sp, r7
2000151a:	bc80      	pop	{r7}
2000151c:	4770      	bx	lr
2000151e:	bf00      	nop

20001520 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001520:	4668      	mov	r0, sp
20001522:	f020 0107 	bic.w	r1, r0, #7
20001526:	468d      	mov	sp, r1
20001528:	b589      	push	{r0, r3, r7, lr}
2000152a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000152c:	f648 703c 	movw	r0, #36668	; 0x8f3c
20001530:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001534:	f7ff fee2 	bl	200012fc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001538:	f04f 000a 	mov.w	r0, #10
2000153c:	f7ff fd4c 	bl	20000fd8 <NVIC_ClearPendingIRQ>
}
20001540:	46bd      	mov	sp, r7
20001542:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001546:	4685      	mov	sp, r0
20001548:	4770      	bx	lr
2000154a:	bf00      	nop

2000154c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000154c:	4668      	mov	r0, sp
2000154e:	f020 0107 	bic.w	r1, r0, #7
20001552:	468d      	mov	sp, r1
20001554:	b589      	push	{r0, r3, r7, lr}
20001556:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001558:	f648 7014 	movw	r0, #36628	; 0x8f14
2000155c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001560:	f7ff fecc 	bl	200012fc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001564:	f04f 000b 	mov.w	r0, #11
20001568:	f7ff fd36 	bl	20000fd8 <NVIC_ClearPendingIRQ>
}
2000156c:	46bd      	mov	sp, r7
2000156e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001572:	4685      	mov	sp, r0
20001574:	4770      	bx	lr
20001576:	bf00      	nop

20001578 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001578:	b480      	push	{r7}
2000157a:	b083      	sub	sp, #12
2000157c:	af00      	add	r7, sp, #0
2000157e:	4603      	mov	r3, r0
20001580:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001582:	f24e 1300 	movw	r3, #57600	; 0xe100
20001586:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000158a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000158e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001592:	88f9      	ldrh	r1, [r7, #6]
20001594:	f001 011f 	and.w	r1, r1, #31
20001598:	f04f 0001 	mov.w	r0, #1
2000159c:	fa00 f101 	lsl.w	r1, r0, r1
200015a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200015a4:	f107 070c 	add.w	r7, r7, #12
200015a8:	46bd      	mov	sp, r7
200015aa:	bc80      	pop	{r7}
200015ac:	4770      	bx	lr
200015ae:	bf00      	nop

200015b0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200015b0:	b480      	push	{r7}
200015b2:	b083      	sub	sp, #12
200015b4:	af00      	add	r7, sp, #0
200015b6:	4603      	mov	r3, r0
200015b8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200015ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200015be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200015c6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200015ca:	88f9      	ldrh	r1, [r7, #6]
200015cc:	f001 011f 	and.w	r1, r1, #31
200015d0:	f04f 0001 	mov.w	r0, #1
200015d4:	fa00 f101 	lsl.w	r1, r0, r1
200015d8:	f102 0220 	add.w	r2, r2, #32
200015dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200015e0:	f107 070c 	add.w	r7, r7, #12
200015e4:	46bd      	mov	sp, r7
200015e6:	bc80      	pop	{r7}
200015e8:	4770      	bx	lr
200015ea:	bf00      	nop

200015ec <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200015ec:	b480      	push	{r7}
200015ee:	b083      	sub	sp, #12
200015f0:	af00      	add	r7, sp, #0
200015f2:	4603      	mov	r3, r0
200015f4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200015f6:	f24e 1300 	movw	r3, #57600	; 0xe100
200015fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001602:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001606:	88f9      	ldrh	r1, [r7, #6]
20001608:	f001 011f 	and.w	r1, r1, #31
2000160c:	f04f 0001 	mov.w	r0, #1
20001610:	fa00 f101 	lsl.w	r1, r0, r1
20001614:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000161c:	f107 070c 	add.w	r7, r7, #12
20001620:	46bd      	mov	sp, r7
20001622:	bc80      	pop	{r7}
20001624:	4770      	bx	lr
20001626:	bf00      	nop

20001628 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001628:	b580      	push	{r7, lr}
2000162a:	b084      	sub	sp, #16
2000162c:	af00      	add	r7, sp, #0
2000162e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001630:	687a      	ldr	r2, [r7, #4]
20001632:	f648 73e8 	movw	r3, #36840	; 0x8fe8
20001636:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163a:	429a      	cmp	r2, r3
2000163c:	d007      	beq.n	2000164e <MSS_SPI_init+0x26>
2000163e:	687a      	ldr	r2, [r7, #4]
20001640:	f648 7364 	movw	r3, #36708	; 0x8f64
20001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001648:	429a      	cmp	r2, r3
2000164a:	d000      	beq.n	2000164e <MSS_SPI_init+0x26>
2000164c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000164e:	687b      	ldr	r3, [r7, #4]
20001650:	889b      	ldrh	r3, [r3, #4]
20001652:	b21b      	sxth	r3, r3
20001654:	4618      	mov	r0, r3
20001656:	f7ff ffab 	bl	200015b0 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000165a:	6878      	ldr	r0, [r7, #4]
2000165c:	f04f 0100 	mov.w	r1, #0
20001660:	f04f 0284 	mov.w	r2, #132	; 0x84
20001664:	f001 f988 	bl	20002978 <memset>
    
    this_spi->cmd_done = 1u;
20001668:	687b      	ldr	r3, [r7, #4]
2000166a:	f04f 0201 	mov.w	r2, #1
2000166e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001670:	f04f 0300 	mov.w	r3, #0
20001674:	81fb      	strh	r3, [r7, #14]
20001676:	e00d      	b.n	20001694 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001678:	89fb      	ldrh	r3, [r7, #14]
2000167a:	687a      	ldr	r2, [r7, #4]
2000167c:	f103 0306 	add.w	r3, r3, #6
20001680:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001684:	4413      	add	r3, r2
20001686:	f04f 32ff 	mov.w	r2, #4294967295
2000168a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000168c:	89fb      	ldrh	r3, [r7, #14]
2000168e:	f103 0301 	add.w	r3, r3, #1
20001692:	81fb      	strh	r3, [r7, #14]
20001694:	89fb      	ldrh	r3, [r7, #14]
20001696:	2b07      	cmp	r3, #7
20001698:	d9ee      	bls.n	20001678 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000169a:	687a      	ldr	r2, [r7, #4]
2000169c:	f648 73e8 	movw	r3, #36840	; 0x8fe8
200016a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a4:	429a      	cmp	r2, r3
200016a6:	d126      	bne.n	200016f6 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200016a8:	687a      	ldr	r2, [r7, #4]
200016aa:	f241 0300 	movw	r3, #4096	; 0x1000
200016ae:	f2c4 0300 	movt	r3, #16384	; 0x4000
200016b2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200016b4:	687b      	ldr	r3, [r7, #4]
200016b6:	f04f 020c 	mov.w	r2, #12
200016ba:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200016bc:	f242 0300 	movw	r3, #8192	; 0x2000
200016c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200016c4:	f242 0200 	movw	r2, #8192	; 0x2000
200016c8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200016cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200016ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200016d2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200016d4:	f04f 000c 	mov.w	r0, #12
200016d8:	f7ff ff88 	bl	200015ec <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200016dc:	f242 0300 	movw	r3, #8192	; 0x2000
200016e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200016e4:	f242 0200 	movw	r2, #8192	; 0x2000
200016e8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200016ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
200016ee:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200016f2:	631a      	str	r2, [r3, #48]	; 0x30
200016f4:	e025      	b.n	20001742 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200016f6:	687a      	ldr	r2, [r7, #4]
200016f8:	f241 0300 	movw	r3, #4096	; 0x1000
200016fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001700:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001702:	687b      	ldr	r3, [r7, #4]
20001704:	f04f 020d 	mov.w	r2, #13
20001708:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000170a:	f242 0300 	movw	r3, #8192	; 0x2000
2000170e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001712:	f242 0200 	movw	r2, #8192	; 0x2000
20001716:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000171a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000171c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001720:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001722:	f04f 000d 	mov.w	r0, #13
20001726:	f7ff ff61 	bl	200015ec <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000172a:	f242 0300 	movw	r3, #8192	; 0x2000
2000172e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001732:	f242 0200 	movw	r2, #8192	; 0x2000
20001736:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000173a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000173c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001742:	687b      	ldr	r3, [r7, #4]
20001744:	681b      	ldr	r3, [r3, #0]
20001746:	687a      	ldr	r2, [r7, #4]
20001748:	6812      	ldr	r2, [r2, #0]
2000174a:	6812      	ldr	r2, [r2, #0]
2000174c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001750:	601a      	str	r2, [r3, #0]
}
20001752:	f107 0710 	add.w	r7, r7, #16
20001756:	46bd      	mov	sp, r7
20001758:	bd80      	pop	{r7, pc}
2000175a:	bf00      	nop

2000175c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
2000175c:	b580      	push	{r7, lr}
2000175e:	b08a      	sub	sp, #40	; 0x28
20001760:	af00      	add	r7, sp, #0
20001762:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001764:	687b      	ldr	r3, [r7, #4]
20001766:	681b      	ldr	r3, [r3, #0]
20001768:	681b      	ldr	r3, [r3, #0]
2000176a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
2000176c:	687b      	ldr	r3, [r7, #4]
2000176e:	681b      	ldr	r3, [r3, #0]
20001770:	699b      	ldr	r3, [r3, #24]
20001772:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001774:	687b      	ldr	r3, [r7, #4]
20001776:	681b      	ldr	r3, [r3, #0]
20001778:	685b      	ldr	r3, [r3, #4]
2000177a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
2000177c:	687b      	ldr	r3, [r7, #4]
2000177e:	681b      	ldr	r3, [r3, #0]
20001780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001782:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	681b      	ldr	r3, [r3, #0]
20001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000178a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
2000178c:	687b      	ldr	r3, [r7, #4]
2000178e:	681b      	ldr	r3, [r3, #0]
20001790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001792:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001794:	687b      	ldr	r3, [r7, #4]
20001796:	681b      	ldr	r3, [r3, #0]
20001798:	69db      	ldr	r3, [r3, #28]
2000179a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
2000179c:	687a      	ldr	r2, [r7, #4]
2000179e:	f648 73e8 	movw	r3, #36840	; 0x8fe8
200017a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a6:	429a      	cmp	r2, r3
200017a8:	d12e      	bne.n	20001808 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200017aa:	687a      	ldr	r2, [r7, #4]
200017ac:	f241 0300 	movw	r3, #4096	; 0x1000
200017b0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200017b4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200017b6:	687b      	ldr	r3, [r7, #4]
200017b8:	f04f 020c 	mov.w	r2, #12
200017bc:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200017be:	f242 0300 	movw	r3, #8192	; 0x2000
200017c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200017c6:	f242 0200 	movw	r2, #8192	; 0x2000
200017ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
200017ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
200017d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200017d4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200017d6:	f04f 000c 	mov.w	r0, #12
200017da:	f7ff ff07 	bl	200015ec <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200017de:	f242 0300 	movw	r3, #8192	; 0x2000
200017e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200017e6:	f242 0200 	movw	r2, #8192	; 0x2000
200017ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
200017ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
200017f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200017f4:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200017f6:	687b      	ldr	r3, [r7, #4]
200017f8:	681b      	ldr	r3, [r3, #0]
200017fa:	687a      	ldr	r2, [r7, #4]
200017fc:	6812      	ldr	r2, [r2, #0]
200017fe:	6812      	ldr	r2, [r2, #0]
20001800:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001804:	601a      	str	r2, [r3, #0]
20001806:	e02d      	b.n	20001864 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001808:	687a      	ldr	r2, [r7, #4]
2000180a:	f241 0300 	movw	r3, #4096	; 0x1000
2000180e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001812:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001814:	687b      	ldr	r3, [r7, #4]
20001816:	f04f 020d 	mov.w	r2, #13
2000181a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000181c:	f242 0300 	movw	r3, #8192	; 0x2000
20001820:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001824:	f242 0200 	movw	r2, #8192	; 0x2000
20001828:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000182c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000182e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001832:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001834:	f04f 000d 	mov.w	r0, #13
20001838:	f7ff fed8 	bl	200015ec <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000183c:	f242 0300 	movw	r3, #8192	; 0x2000
20001840:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001844:	f242 0200 	movw	r2, #8192	; 0x2000
20001848:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000184c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000184e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001852:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001854:	687b      	ldr	r3, [r7, #4]
20001856:	681b      	ldr	r3, [r3, #0]
20001858:	687a      	ldr	r2, [r7, #4]
2000185a:	6812      	ldr	r2, [r2, #0]
2000185c:	6812      	ldr	r2, [r2, #0]
2000185e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001862:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001864:	68fb      	ldr	r3, [r7, #12]
20001866:	f023 0301 	bic.w	r3, r3, #1
2000186a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
2000186c:	687b      	ldr	r3, [r7, #4]
2000186e:	681b      	ldr	r3, [r3, #0]
20001870:	68fa      	ldr	r2, [r7, #12]
20001872:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001874:	687b      	ldr	r3, [r7, #4]
20001876:	681b      	ldr	r3, [r3, #0]
20001878:	693a      	ldr	r2, [r7, #16]
2000187a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
2000187c:	687b      	ldr	r3, [r7, #4]
2000187e:	681b      	ldr	r3, [r3, #0]
20001880:	697a      	ldr	r2, [r7, #20]
20001882:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001884:	687b      	ldr	r3, [r7, #4]
20001886:	681b      	ldr	r3, [r3, #0]
20001888:	687a      	ldr	r2, [r7, #4]
2000188a:	6812      	ldr	r2, [r2, #0]
2000188c:	6812      	ldr	r2, [r2, #0]
2000188e:	f042 0201 	orr.w	r2, r2, #1
20001892:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001894:	687b      	ldr	r3, [r7, #4]
20001896:	681b      	ldr	r3, [r3, #0]
20001898:	69ba      	ldr	r2, [r7, #24]
2000189a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
2000189c:	687b      	ldr	r3, [r7, #4]
2000189e:	681b      	ldr	r3, [r3, #0]
200018a0:	69fa      	ldr	r2, [r7, #28]
200018a2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200018a4:	687b      	ldr	r3, [r7, #4]
200018a6:	681b      	ldr	r3, [r3, #0]
200018a8:	6a3a      	ldr	r2, [r7, #32]
200018aa:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200018ac:	687b      	ldr	r3, [r7, #4]
200018ae:	681b      	ldr	r3, [r3, #0]
200018b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200018b2:	61da      	str	r2, [r3, #28]
}
200018b4:	f107 0728 	add.w	r7, r7, #40	; 0x28
200018b8:	46bd      	mov	sp, r7
200018ba:	bd80      	pop	{r7, pc}

200018bc <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
200018bc:	b580      	push	{r7, lr}
200018be:	b084      	sub	sp, #16
200018c0:	af00      	add	r7, sp, #0
200018c2:	60f8      	str	r0, [r7, #12]
200018c4:	607a      	str	r2, [r7, #4]
200018c6:	460a      	mov	r2, r1
200018c8:	72fa      	strb	r2, [r7, #11]
200018ca:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200018cc:	68fa      	ldr	r2, [r7, #12]
200018ce:	f648 73e8 	movw	r3, #36840	; 0x8fe8
200018d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d6:	429a      	cmp	r2, r3
200018d8:	d007      	beq.n	200018ea <MSS_SPI_configure_master_mode+0x2e>
200018da:	68fa      	ldr	r2, [r7, #12]
200018dc:	f648 7364 	movw	r3, #36708	; 0x8f64
200018e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e4:	429a      	cmp	r2, r3
200018e6:	d000      	beq.n	200018ea <MSS_SPI_configure_master_mode+0x2e>
200018e8:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200018ea:	7afb      	ldrb	r3, [r7, #11]
200018ec:	2b07      	cmp	r3, #7
200018ee:	d900      	bls.n	200018f2 <MSS_SPI_configure_master_mode+0x36>
200018f0:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200018f2:	7e3b      	ldrb	r3, [r7, #24]
200018f4:	2b20      	cmp	r3, #32
200018f6:	d900      	bls.n	200018fa <MSS_SPI_configure_master_mode+0x3e>
200018f8:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200018fa:	68fb      	ldr	r3, [r7, #12]
200018fc:	889b      	ldrh	r3, [r3, #4]
200018fe:	b21b      	sxth	r3, r3
20001900:	4618      	mov	r0, r3
20001902:	f7ff fe55 	bl	200015b0 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001906:	68fb      	ldr	r3, [r7, #12]
20001908:	f04f 0200 	mov.w	r2, #0
2000190c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001910:	68fb      	ldr	r3, [r7, #12]
20001912:	681b      	ldr	r3, [r3, #0]
20001914:	68fa      	ldr	r2, [r7, #12]
20001916:	6812      	ldr	r2, [r2, #0]
20001918:	6812      	ldr	r2, [r2, #0]
2000191a:	f022 0201 	bic.w	r2, r2, #1
2000191e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001920:	68fb      	ldr	r3, [r7, #12]
20001922:	681b      	ldr	r3, [r3, #0]
20001924:	68fa      	ldr	r2, [r7, #12]
20001926:	6812      	ldr	r2, [r2, #0]
20001928:	6812      	ldr	r2, [r2, #0]
2000192a:	f042 0202 	orr.w	r2, r2, #2
2000192e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001930:	68fb      	ldr	r3, [r7, #12]
20001932:	681b      	ldr	r3, [r3, #0]
20001934:	68fa      	ldr	r2, [r7, #12]
20001936:	6812      	ldr	r2, [r2, #0]
20001938:	6812      	ldr	r2, [r2, #0]
2000193a:	f042 0201 	orr.w	r2, r2, #1
2000193e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001940:	7afb      	ldrb	r3, [r7, #11]
20001942:	2b07      	cmp	r3, #7
20001944:	d83f      	bhi.n	200019c6 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001946:	687b      	ldr	r3, [r7, #4]
20001948:	2b00      	cmp	r3, #0
2000194a:	d00b      	beq.n	20001964 <MSS_SPI_configure_master_mode+0xa8>
2000194c:	687b      	ldr	r3, [r7, #4]
2000194e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001952:	d007      	beq.n	20001964 <MSS_SPI_configure_master_mode+0xa8>
20001954:	687b      	ldr	r3, [r7, #4]
20001956:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000195a:	d003      	beq.n	20001964 <MSS_SPI_configure_master_mode+0xa8>
2000195c:	687b      	ldr	r3, [r7, #4]
2000195e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001962:	d10f      	bne.n	20001984 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001964:	7afa      	ldrb	r2, [r7, #11]
20001966:	6879      	ldr	r1, [r7, #4]
20001968:	f240 1302 	movw	r3, #258	; 0x102
2000196c:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001970:	ea41 0303 	orr.w	r3, r1, r3
20001974:	68f9      	ldr	r1, [r7, #12]
20001976:	f102 0206 	add.w	r2, r2, #6
2000197a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000197e:	440a      	add	r2, r1
20001980:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001982:	e00e      	b.n	200019a2 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001984:	7afa      	ldrb	r2, [r7, #11]
20001986:	6879      	ldr	r1, [r7, #4]
20001988:	f240 1302 	movw	r3, #258	; 0x102
2000198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001990:	ea41 0303 	orr.w	r3, r1, r3
20001994:	68f9      	ldr	r1, [r7, #12]
20001996:	f102 0206 	add.w	r2, r2, #6
2000199a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000199e:	440a      	add	r2, r1
200019a0:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200019a2:	7afb      	ldrb	r3, [r7, #11]
200019a4:	68fa      	ldr	r2, [r7, #12]
200019a6:	f103 0306 	add.w	r3, r3, #6
200019aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200019ae:	4413      	add	r3, r2
200019b0:	7e3a      	ldrb	r2, [r7, #24]
200019b2:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
200019b4:	7afb      	ldrb	r3, [r7, #11]
200019b6:	68fa      	ldr	r2, [r7, #12]
200019b8:	f103 0306 	add.w	r3, r3, #6
200019bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200019c0:	4413      	add	r3, r2
200019c2:	78fa      	ldrb	r2, [r7, #3]
200019c4:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200019c6:	68fb      	ldr	r3, [r7, #12]
200019c8:	889b      	ldrh	r3, [r3, #4]
200019ca:	b21b      	sxth	r3, r3
200019cc:	4618      	mov	r0, r3
200019ce:	f7ff fdd3 	bl	20001578 <NVIC_EnableIRQ>
}
200019d2:	f107 0710 	add.w	r7, r7, #16
200019d6:	46bd      	mov	sp, r7
200019d8:	bd80      	pop	{r7, pc}
200019da:	bf00      	nop

200019dc <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200019dc:	b580      	push	{r7, lr}
200019de:	b084      	sub	sp, #16
200019e0:	af00      	add	r7, sp, #0
200019e2:	6078      	str	r0, [r7, #4]
200019e4:	460b      	mov	r3, r1
200019e6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200019e8:	687a      	ldr	r2, [r7, #4]
200019ea:	f648 73e8 	movw	r3, #36840	; 0x8fe8
200019ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f2:	429a      	cmp	r2, r3
200019f4:	d007      	beq.n	20001a06 <MSS_SPI_set_slave_select+0x2a>
200019f6:	687a      	ldr	r2, [r7, #4]
200019f8:	f648 7364 	movw	r3, #36708	; 0x8f64
200019fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a00:	429a      	cmp	r2, r3
20001a02:	d000      	beq.n	20001a06 <MSS_SPI_set_slave_select+0x2a>
20001a04:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001a06:	687b      	ldr	r3, [r7, #4]
20001a08:	681b      	ldr	r3, [r3, #0]
20001a0a:	681b      	ldr	r3, [r3, #0]
20001a0c:	f003 0302 	and.w	r3, r3, #2
20001a10:	2b00      	cmp	r3, #0
20001a12:	d100      	bne.n	20001a16 <MSS_SPI_set_slave_select+0x3a>
20001a14:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001a16:	78fb      	ldrb	r3, [r7, #3]
20001a18:	687a      	ldr	r2, [r7, #4]
20001a1a:	f103 0306 	add.w	r3, r3, #6
20001a1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001a22:	4413      	add	r3, r2
20001a24:	685b      	ldr	r3, [r3, #4]
20001a26:	f1b3 3fff 	cmp.w	r3, #4294967295
20001a2a:	d100      	bne.n	20001a2e <MSS_SPI_set_slave_select+0x52>
20001a2c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001a2e:	687b      	ldr	r3, [r7, #4]
20001a30:	889b      	ldrh	r3, [r3, #4]
20001a32:	b21b      	sxth	r3, r3
20001a34:	4618      	mov	r0, r3
20001a36:	f7ff fdbb 	bl	200015b0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001a3a:	687b      	ldr	r3, [r7, #4]
20001a3c:	681b      	ldr	r3, [r3, #0]
20001a3e:	689b      	ldr	r3, [r3, #8]
20001a40:	f003 0304 	and.w	r3, r3, #4
20001a44:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001a46:	68fb      	ldr	r3, [r7, #12]
20001a48:	2b00      	cmp	r3, #0
20001a4a:	d002      	beq.n	20001a52 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001a4c:	6878      	ldr	r0, [r7, #4]
20001a4e:	f7ff fe85 	bl	2000175c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001a52:	687b      	ldr	r3, [r7, #4]
20001a54:	681b      	ldr	r3, [r3, #0]
20001a56:	687a      	ldr	r2, [r7, #4]
20001a58:	6812      	ldr	r2, [r2, #0]
20001a5a:	6812      	ldr	r2, [r2, #0]
20001a5c:	f022 0201 	bic.w	r2, r2, #1
20001a60:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001a62:	687b      	ldr	r3, [r7, #4]
20001a64:	681a      	ldr	r2, [r3, #0]
20001a66:	78fb      	ldrb	r3, [r7, #3]
20001a68:	6879      	ldr	r1, [r7, #4]
20001a6a:	f103 0306 	add.w	r3, r3, #6
20001a6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001a72:	440b      	add	r3, r1
20001a74:	685b      	ldr	r3, [r3, #4]
20001a76:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001a78:	687b      	ldr	r3, [r7, #4]
20001a7a:	681a      	ldr	r2, [r3, #0]
20001a7c:	78fb      	ldrb	r3, [r7, #3]
20001a7e:	6879      	ldr	r1, [r7, #4]
20001a80:	f103 0306 	add.w	r3, r3, #6
20001a84:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001a88:	440b      	add	r3, r1
20001a8a:	7a5b      	ldrb	r3, [r3, #9]
20001a8c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001a8e:	687b      	ldr	r3, [r7, #4]
20001a90:	681a      	ldr	r2, [r3, #0]
20001a92:	78fb      	ldrb	r3, [r7, #3]
20001a94:	6879      	ldr	r1, [r7, #4]
20001a96:	f103 0306 	add.w	r3, r3, #6
20001a9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001a9e:	440b      	add	r3, r1
20001aa0:	7a1b      	ldrb	r3, [r3, #8]
20001aa2:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001aa4:	687b      	ldr	r3, [r7, #4]
20001aa6:	681b      	ldr	r3, [r3, #0]
20001aa8:	687a      	ldr	r2, [r7, #4]
20001aaa:	6812      	ldr	r2, [r2, #0]
20001aac:	6812      	ldr	r2, [r2, #0]
20001aae:	f042 0201 	orr.w	r2, r2, #1
20001ab2:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	681b      	ldr	r3, [r3, #0]
20001ab8:	687a      	ldr	r2, [r7, #4]
20001aba:	6812      	ldr	r2, [r2, #0]
20001abc:	69d1      	ldr	r1, [r2, #28]
20001abe:	78fa      	ldrb	r2, [r7, #3]
20001ac0:	f04f 0001 	mov.w	r0, #1
20001ac4:	fa00 f202 	lsl.w	r2, r0, r2
20001ac8:	ea41 0202 	orr.w	r2, r1, r2
20001acc:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001ace:	687b      	ldr	r3, [r7, #4]
20001ad0:	889b      	ldrh	r3, [r3, #4]
20001ad2:	b21b      	sxth	r3, r3
20001ad4:	4618      	mov	r0, r3
20001ad6:	f7ff fd4f 	bl	20001578 <NVIC_EnableIRQ>
}
20001ada:	f107 0710 	add.w	r7, r7, #16
20001ade:	46bd      	mov	sp, r7
20001ae0:	bd80      	pop	{r7, pc}
20001ae2:	bf00      	nop

20001ae4 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001ae4:	b580      	push	{r7, lr}
20001ae6:	b084      	sub	sp, #16
20001ae8:	af00      	add	r7, sp, #0
20001aea:	6078      	str	r0, [r7, #4]
20001aec:	460b      	mov	r3, r1
20001aee:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001af0:	687a      	ldr	r2, [r7, #4]
20001af2:	f648 73e8 	movw	r3, #36840	; 0x8fe8
20001af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001afa:	429a      	cmp	r2, r3
20001afc:	d007      	beq.n	20001b0e <MSS_SPI_clear_slave_select+0x2a>
20001afe:	687a      	ldr	r2, [r7, #4]
20001b00:	f648 7364 	movw	r3, #36708	; 0x8f64
20001b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b08:	429a      	cmp	r2, r3
20001b0a:	d000      	beq.n	20001b0e <MSS_SPI_clear_slave_select+0x2a>
20001b0c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001b0e:	687b      	ldr	r3, [r7, #4]
20001b10:	681b      	ldr	r3, [r3, #0]
20001b12:	681b      	ldr	r3, [r3, #0]
20001b14:	f003 0302 	and.w	r3, r3, #2
20001b18:	2b00      	cmp	r3, #0
20001b1a:	d100      	bne.n	20001b1e <MSS_SPI_clear_slave_select+0x3a>
20001b1c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001b1e:	687b      	ldr	r3, [r7, #4]
20001b20:	889b      	ldrh	r3, [r3, #4]
20001b22:	b21b      	sxth	r3, r3
20001b24:	4618      	mov	r0, r3
20001b26:	f7ff fd43 	bl	200015b0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001b2a:	687b      	ldr	r3, [r7, #4]
20001b2c:	681b      	ldr	r3, [r3, #0]
20001b2e:	689b      	ldr	r3, [r3, #8]
20001b30:	f003 0304 	and.w	r3, r3, #4
20001b34:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001b36:	68fb      	ldr	r3, [r7, #12]
20001b38:	2b00      	cmp	r3, #0
20001b3a:	d002      	beq.n	20001b42 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001b3c:	6878      	ldr	r0, [r7, #4]
20001b3e:	f7ff fe0d 	bl	2000175c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001b42:	687b      	ldr	r3, [r7, #4]
20001b44:	681b      	ldr	r3, [r3, #0]
20001b46:	687a      	ldr	r2, [r7, #4]
20001b48:	6812      	ldr	r2, [r2, #0]
20001b4a:	69d1      	ldr	r1, [r2, #28]
20001b4c:	78fa      	ldrb	r2, [r7, #3]
20001b4e:	f04f 0001 	mov.w	r0, #1
20001b52:	fa00 f202 	lsl.w	r2, r0, r2
20001b56:	ea6f 0202 	mvn.w	r2, r2
20001b5a:	ea01 0202 	and.w	r2, r1, r2
20001b5e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001b60:	687b      	ldr	r3, [r7, #4]
20001b62:	889b      	ldrh	r3, [r3, #4]
20001b64:	b21b      	sxth	r3, r3
20001b66:	4618      	mov	r0, r3
20001b68:	f7ff fd06 	bl	20001578 <NVIC_EnableIRQ>
}
20001b6c:	f107 0710 	add.w	r7, r7, #16
20001b70:	46bd      	mov	sp, r7
20001b72:	bd80      	pop	{r7, pc}

20001b74 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001b74:	b480      	push	{r7}
20001b76:	b087      	sub	sp, #28
20001b78:	af00      	add	r7, sp, #0
20001b7a:	6078      	str	r0, [r7, #4]
20001b7c:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001b7e:	687a      	ldr	r2, [r7, #4]
20001b80:	f648 73e8 	movw	r3, #36840	; 0x8fe8
20001b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b88:	429a      	cmp	r2, r3
20001b8a:	d007      	beq.n	20001b9c <MSS_SPI_transfer_frame+0x28>
20001b8c:	687a      	ldr	r2, [r7, #4]
20001b8e:	f648 7364 	movw	r3, #36708	; 0x8f64
20001b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b96:	429a      	cmp	r2, r3
20001b98:	d000      	beq.n	20001b9c <MSS_SPI_transfer_frame+0x28>
20001b9a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001b9c:	687b      	ldr	r3, [r7, #4]
20001b9e:	681b      	ldr	r3, [r3, #0]
20001ba0:	681b      	ldr	r3, [r3, #0]
20001ba2:	f003 0302 	and.w	r3, r3, #2
20001ba6:	2b00      	cmp	r3, #0
20001ba8:	d100      	bne.n	20001bac <MSS_SPI_transfer_frame+0x38>
20001baa:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001bac:	687b      	ldr	r3, [r7, #4]
20001bae:	681a      	ldr	r2, [r3, #0]
20001bb0:	687b      	ldr	r3, [r7, #4]
20001bb2:	681b      	ldr	r3, [r3, #0]
20001bb4:	6819      	ldr	r1, [r3, #0]
20001bb6:	f240 03ff 	movw	r3, #255	; 0xff
20001bba:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001bbe:	ea01 0303 	and.w	r3, r1, r3
20001bc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001bc6:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001bc8:	687b      	ldr	r3, [r7, #4]
20001bca:	681b      	ldr	r3, [r3, #0]
20001bcc:	687a      	ldr	r2, [r7, #4]
20001bce:	6812      	ldr	r2, [r2, #0]
20001bd0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001bd2:	f042 020c 	orr.w	r2, r2, #12
20001bd6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001bd8:	687b      	ldr	r3, [r7, #4]
20001bda:	681b      	ldr	r3, [r3, #0]
20001bdc:	689b      	ldr	r3, [r3, #8]
20001bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001be2:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001be4:	e00b      	b.n	20001bfe <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001be6:	687b      	ldr	r3, [r7, #4]
20001be8:	681b      	ldr	r3, [r3, #0]
20001bea:	691b      	ldr	r3, [r3, #16]
20001bec:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001bee:	68bb      	ldr	r3, [r7, #8]
20001bf0:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001bf2:	687b      	ldr	r3, [r7, #4]
20001bf4:	681b      	ldr	r3, [r3, #0]
20001bf6:	689b      	ldr	r3, [r3, #8]
20001bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001bfc:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001bfe:	68fb      	ldr	r3, [r7, #12]
20001c00:	2b00      	cmp	r3, #0
20001c02:	d0f0      	beq.n	20001be6 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001c04:	687b      	ldr	r3, [r7, #4]
20001c06:	681b      	ldr	r3, [r3, #0]
20001c08:	683a      	ldr	r2, [r7, #0]
20001c0a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001c0c:	687b      	ldr	r3, [r7, #4]
20001c0e:	681b      	ldr	r3, [r3, #0]
20001c10:	689b      	ldr	r3, [r3, #8]
20001c12:	f003 0301 	and.w	r3, r3, #1
20001c16:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001c18:	e005      	b.n	20001c26 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001c1a:	687b      	ldr	r3, [r7, #4]
20001c1c:	681b      	ldr	r3, [r3, #0]
20001c1e:	689b      	ldr	r3, [r3, #8]
20001c20:	f003 0301 	and.w	r3, r3, #1
20001c24:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001c26:	697b      	ldr	r3, [r7, #20]
20001c28:	2b00      	cmp	r3, #0
20001c2a:	d0f6      	beq.n	20001c1a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001c2c:	687b      	ldr	r3, [r7, #4]
20001c2e:	681b      	ldr	r3, [r3, #0]
20001c30:	689b      	ldr	r3, [r3, #8]
20001c32:	f003 0302 	and.w	r3, r3, #2
20001c36:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001c38:	e005      	b.n	20001c46 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001c3a:	687b      	ldr	r3, [r7, #4]
20001c3c:	681b      	ldr	r3, [r3, #0]
20001c3e:	689b      	ldr	r3, [r3, #8]
20001c40:	f003 0302 	and.w	r3, r3, #2
20001c44:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001c46:	693b      	ldr	r3, [r7, #16]
20001c48:	2b00      	cmp	r3, #0
20001c4a:	d0f6      	beq.n	20001c3a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001c4c:	687b      	ldr	r3, [r7, #4]
20001c4e:	681b      	ldr	r3, [r3, #0]
20001c50:	691b      	ldr	r3, [r3, #16]
}
20001c52:	4618      	mov	r0, r3
20001c54:	f107 071c 	add.w	r7, r7, #28
20001c58:	46bd      	mov	sp, r7
20001c5a:	bc80      	pop	{r7}
20001c5c:	4770      	bx	lr
20001c5e:	bf00      	nop

20001c60 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001c60:	b480      	push	{r7}
20001c62:	b085      	sub	sp, #20
20001c64:	af00      	add	r7, sp, #0
20001c66:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001c68:	f04f 0300 	mov.w	r3, #0
20001c6c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001c6e:	e00e      	b.n	20001c8e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001c70:	687b      	ldr	r3, [r7, #4]
20001c72:	681b      	ldr	r3, [r3, #0]
20001c74:	687a      	ldr	r2, [r7, #4]
20001c76:	6891      	ldr	r1, [r2, #8]
20001c78:	687a      	ldr	r2, [r7, #4]
20001c7a:	6912      	ldr	r2, [r2, #16]
20001c7c:	440a      	add	r2, r1
20001c7e:	7812      	ldrb	r2, [r2, #0]
20001c80:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001c82:	687b      	ldr	r3, [r7, #4]
20001c84:	691b      	ldr	r3, [r3, #16]
20001c86:	f103 0201 	add.w	r2, r3, #1
20001c8a:	687b      	ldr	r3, [r7, #4]
20001c8c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001c8e:	687b      	ldr	r3, [r7, #4]
20001c90:	681b      	ldr	r3, [r3, #0]
20001c92:	689b      	ldr	r3, [r3, #8]
20001c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001c98:	2b00      	cmp	r3, #0
20001c9a:	d105      	bne.n	20001ca8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001c9c:	687b      	ldr	r3, [r7, #4]
20001c9e:	691a      	ldr	r2, [r3, #16]
20001ca0:	687b      	ldr	r3, [r7, #4]
20001ca2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ca4:	429a      	cmp	r2, r3
20001ca6:	d3e3      	bcc.n	20001c70 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001ca8:	687b      	ldr	r3, [r7, #4]
20001caa:	691a      	ldr	r2, [r3, #16]
20001cac:	687b      	ldr	r3, [r7, #4]
20001cae:	68db      	ldr	r3, [r3, #12]
20001cb0:	429a      	cmp	r2, r3
20001cb2:	d31c      	bcc.n	20001cee <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001cb4:	e00e      	b.n	20001cd4 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001cb6:	687b      	ldr	r3, [r7, #4]
20001cb8:	681b      	ldr	r3, [r3, #0]
20001cba:	687a      	ldr	r2, [r7, #4]
20001cbc:	6951      	ldr	r1, [r2, #20]
20001cbe:	687a      	ldr	r2, [r7, #4]
20001cc0:	69d2      	ldr	r2, [r2, #28]
20001cc2:	440a      	add	r2, r1
20001cc4:	7812      	ldrb	r2, [r2, #0]
20001cc6:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001cc8:	687b      	ldr	r3, [r7, #4]
20001cca:	69db      	ldr	r3, [r3, #28]
20001ccc:	f103 0201 	add.w	r2, r3, #1
20001cd0:	687b      	ldr	r3, [r7, #4]
20001cd2:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001cd4:	687b      	ldr	r3, [r7, #4]
20001cd6:	681b      	ldr	r3, [r3, #0]
20001cd8:	689b      	ldr	r3, [r3, #8]
20001cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001cde:	2b00      	cmp	r3, #0
20001ce0:	d105      	bne.n	20001cee <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001ce2:	687b      	ldr	r3, [r7, #4]
20001ce4:	69da      	ldr	r2, [r3, #28]
20001ce6:	687b      	ldr	r3, [r7, #4]
20001ce8:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001cea:	429a      	cmp	r2, r3
20001cec:	d3e3      	bcc.n	20001cb6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001cee:	687b      	ldr	r3, [r7, #4]
20001cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001cf2:	2b00      	cmp	r3, #0
20001cf4:	d01f      	beq.n	20001d36 <fill_slave_tx_fifo+0xd6>
20001cf6:	687b      	ldr	r3, [r7, #4]
20001cf8:	691a      	ldr	r2, [r3, #16]
20001cfa:	687b      	ldr	r3, [r7, #4]
20001cfc:	68db      	ldr	r3, [r3, #12]
20001cfe:	429a      	cmp	r2, r3
20001d00:	d319      	bcc.n	20001d36 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001d02:	687b      	ldr	r3, [r7, #4]
20001d04:	69da      	ldr	r2, [r3, #28]
20001d06:	687b      	ldr	r3, [r7, #4]
20001d08:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001d0a:	429a      	cmp	r2, r3
20001d0c:	d313      	bcc.n	20001d36 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001d0e:	e008      	b.n	20001d22 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001d10:	687b      	ldr	r3, [r7, #4]
20001d12:	681b      	ldr	r3, [r3, #0]
20001d14:	f04f 0200 	mov.w	r2, #0
20001d18:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001d1a:	68fb      	ldr	r3, [r7, #12]
20001d1c:	f103 0301 	add.w	r3, r3, #1
20001d20:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	681b      	ldr	r3, [r3, #0]
20001d26:	689b      	ldr	r3, [r3, #8]
20001d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001d2c:	2b00      	cmp	r3, #0
20001d2e:	d102      	bne.n	20001d36 <fill_slave_tx_fifo+0xd6>
20001d30:	68fb      	ldr	r3, [r7, #12]
20001d32:	2b1f      	cmp	r3, #31
20001d34:	d9ec      	bls.n	20001d10 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001d36:	f107 0714 	add.w	r7, r7, #20
20001d3a:	46bd      	mov	sp, r7
20001d3c:	bc80      	pop	{r7}
20001d3e:	4770      	bx	lr

20001d40 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001d40:	b580      	push	{r7, lr}
20001d42:	b084      	sub	sp, #16
20001d44:	af00      	add	r7, sp, #0
20001d46:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001d48:	687b      	ldr	r3, [r7, #4]
20001d4a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001d4e:	2b02      	cmp	r3, #2
20001d50:	d115      	bne.n	20001d7e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001d52:	e00c      	b.n	20001d6e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001d54:	687b      	ldr	r3, [r7, #4]
20001d56:	681b      	ldr	r3, [r3, #0]
20001d58:	691b      	ldr	r3, [r3, #16]
20001d5a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20001d5c:	687b      	ldr	r3, [r7, #4]
20001d5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001d60:	2b00      	cmp	r3, #0
20001d62:	d004      	beq.n	20001d6e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001d64:	687b      	ldr	r3, [r7, #4]
20001d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001d68:	68fa      	ldr	r2, [r7, #12]
20001d6a:	4610      	mov	r0, r2
20001d6c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001d6e:	687b      	ldr	r3, [r7, #4]
20001d70:	681b      	ldr	r3, [r3, #0]
20001d72:	689b      	ldr	r3, [r3, #8]
20001d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001d78:	2b00      	cmp	r3, #0
20001d7a:	d0eb      	beq.n	20001d54 <read_slave_rx_fifo+0x14>
20001d7c:	e032      	b.n	20001de4 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001d7e:	687b      	ldr	r3, [r7, #4]
20001d80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001d84:	2b01      	cmp	r3, #1
20001d86:	d125      	bne.n	20001dd4 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001d88:	e017      	b.n	20001dba <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001d8a:	687b      	ldr	r3, [r7, #4]
20001d8c:	681b      	ldr	r3, [r3, #0]
20001d8e:	691b      	ldr	r3, [r3, #16]
20001d90:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001d92:	687b      	ldr	r3, [r7, #4]
20001d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001d96:	687b      	ldr	r3, [r7, #4]
20001d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001d9a:	429a      	cmp	r2, r3
20001d9c:	d207      	bcs.n	20001dae <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001d9e:	687b      	ldr	r3, [r7, #4]
20001da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001da2:	687b      	ldr	r3, [r7, #4]
20001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001da6:	4413      	add	r3, r2
20001da8:	68fa      	ldr	r2, [r7, #12]
20001daa:	b2d2      	uxtb	r2, r2
20001dac:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20001dae:	687b      	ldr	r3, [r7, #4]
20001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001db2:	f103 0201 	add.w	r2, r3, #1
20001db6:	687b      	ldr	r3, [r7, #4]
20001db8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	681b      	ldr	r3, [r3, #0]
20001dbe:	689b      	ldr	r3, [r3, #8]
20001dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001dc4:	2b00      	cmp	r3, #0
20001dc6:	d0e0      	beq.n	20001d8a <read_slave_rx_fifo+0x4a>
20001dc8:	e00c      	b.n	20001de4 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001dca:	687b      	ldr	r3, [r7, #4]
20001dcc:	681b      	ldr	r3, [r3, #0]
20001dce:	691b      	ldr	r3, [r3, #16]
20001dd0:	60fb      	str	r3, [r7, #12]
20001dd2:	e000      	b.n	20001dd6 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001dd4:	bf00      	nop
20001dd6:	687b      	ldr	r3, [r7, #4]
20001dd8:	681b      	ldr	r3, [r3, #0]
20001dda:	689b      	ldr	r3, [r3, #8]
20001ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001de0:	2b00      	cmp	r3, #0
20001de2:	d0f2      	beq.n	20001dca <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001de4:	f107 0710 	add.w	r7, r7, #16
20001de8:	46bd      	mov	sp, r7
20001dea:	bd80      	pop	{r7, pc}

20001dec <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001dec:	b580      	push	{r7, lr}
20001dee:	b086      	sub	sp, #24
20001df0:	af00      	add	r7, sp, #0
20001df2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20001df4:	687b      	ldr	r3, [r7, #4]
20001df6:	681b      	ldr	r3, [r3, #0]
20001df8:	f103 0320 	add.w	r3, r3, #32
20001dfc:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001dfe:	687a      	ldr	r2, [r7, #4]
20001e00:	f648 73e8 	movw	r3, #36840	; 0x8fe8
20001e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e08:	429a      	cmp	r2, r3
20001e0a:	d007      	beq.n	20001e1c <mss_spi_isr+0x30>
20001e0c:	687a      	ldr	r2, [r7, #4]
20001e0e:	f648 7364 	movw	r3, #36708	; 0x8f64
20001e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e16:	429a      	cmp	r2, r3
20001e18:	d000      	beq.n	20001e1c <mss_spi_isr+0x30>
20001e1a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20001e1c:	693b      	ldr	r3, [r7, #16]
20001e1e:	681b      	ldr	r3, [r3, #0]
20001e20:	f003 0302 	and.w	r3, r3, #2
20001e24:	2b00      	cmp	r3, #0
20001e26:	d052      	beq.n	20001ece <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001e28:	687b      	ldr	r3, [r7, #4]
20001e2a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001e2e:	2b02      	cmp	r3, #2
20001e30:	d115      	bne.n	20001e5e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001e32:	e00c      	b.n	20001e4e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001e34:	687b      	ldr	r3, [r7, #4]
20001e36:	681b      	ldr	r3, [r3, #0]
20001e38:	691b      	ldr	r3, [r3, #16]
20001e3a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20001e3c:	687b      	ldr	r3, [r7, #4]
20001e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001e40:	2b00      	cmp	r3, #0
20001e42:	d004      	beq.n	20001e4e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20001e44:	687b      	ldr	r3, [r7, #4]
20001e46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001e48:	68fa      	ldr	r2, [r7, #12]
20001e4a:	4610      	mov	r0, r2
20001e4c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001e4e:	687b      	ldr	r3, [r7, #4]
20001e50:	681b      	ldr	r3, [r3, #0]
20001e52:	689b      	ldr	r3, [r3, #8]
20001e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e58:	2b00      	cmp	r3, #0
20001e5a:	d0eb      	beq.n	20001e34 <mss_spi_isr+0x48>
20001e5c:	e032      	b.n	20001ec4 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001e5e:	687b      	ldr	r3, [r7, #4]
20001e60:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001e64:	2b01      	cmp	r3, #1
20001e66:	d125      	bne.n	20001eb4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001e68:	e017      	b.n	20001e9a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20001e6a:	687b      	ldr	r3, [r7, #4]
20001e6c:	681b      	ldr	r3, [r3, #0]
20001e6e:	691b      	ldr	r3, [r3, #16]
20001e70:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20001e72:	687b      	ldr	r3, [r7, #4]
20001e74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001e76:	687b      	ldr	r3, [r7, #4]
20001e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001e7a:	429a      	cmp	r2, r3
20001e7c:	d207      	bcs.n	20001e8e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001e7e:	687b      	ldr	r3, [r7, #4]
20001e80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001e82:	687b      	ldr	r3, [r7, #4]
20001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001e86:	4413      	add	r3, r2
20001e88:	68fa      	ldr	r2, [r7, #12]
20001e8a:	b2d2      	uxtb	r2, r2
20001e8c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20001e8e:	687b      	ldr	r3, [r7, #4]
20001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001e92:	f103 0201 	add.w	r2, r3, #1
20001e96:	687b      	ldr	r3, [r7, #4]
20001e98:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	681b      	ldr	r3, [r3, #0]
20001e9e:	689b      	ldr	r3, [r3, #8]
20001ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001ea4:	2b00      	cmp	r3, #0
20001ea6:	d0e0      	beq.n	20001e6a <mss_spi_isr+0x7e>
20001ea8:	e00c      	b.n	20001ec4 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001eaa:	687b      	ldr	r3, [r7, #4]
20001eac:	681b      	ldr	r3, [r3, #0]
20001eae:	691b      	ldr	r3, [r3, #16]
20001eb0:	60fb      	str	r3, [r7, #12]
20001eb2:	e000      	b.n	20001eb6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001eb4:	bf00      	nop
20001eb6:	687b      	ldr	r3, [r7, #4]
20001eb8:	681b      	ldr	r3, [r3, #0]
20001eba:	689b      	ldr	r3, [r3, #8]
20001ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001ec0:	2b00      	cmp	r3, #0
20001ec2:	d0f2      	beq.n	20001eaa <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001ec4:	687b      	ldr	r3, [r7, #4]
20001ec6:	681b      	ldr	r3, [r3, #0]
20001ec8:	f04f 0202 	mov.w	r2, #2
20001ecc:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20001ece:	693b      	ldr	r3, [r7, #16]
20001ed0:	681b      	ldr	r3, [r3, #0]
20001ed2:	f003 0301 	and.w	r3, r3, #1
20001ed6:	b2db      	uxtb	r3, r3
20001ed8:	2b00      	cmp	r3, #0
20001eda:	d012      	beq.n	20001f02 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001edc:	687b      	ldr	r3, [r7, #4]
20001ede:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001ee2:	2b02      	cmp	r3, #2
20001ee4:	d105      	bne.n	20001ef2 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001ee6:	687b      	ldr	r3, [r7, #4]
20001ee8:	681b      	ldr	r3, [r3, #0]
20001eea:	687a      	ldr	r2, [r7, #4]
20001eec:	6f92      	ldr	r2, [r2, #120]	; 0x78
20001eee:	615a      	str	r2, [r3, #20]
20001ef0:	e002      	b.n	20001ef8 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001ef2:	6878      	ldr	r0, [r7, #4]
20001ef4:	f7ff feb4 	bl	20001c60 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20001ef8:	687b      	ldr	r3, [r7, #4]
20001efa:	681b      	ldr	r3, [r3, #0]
20001efc:	f04f 0201 	mov.w	r2, #1
20001f00:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20001f02:	693b      	ldr	r3, [r7, #16]
20001f04:	681b      	ldr	r3, [r3, #0]
20001f06:	f003 0310 	and.w	r3, r3, #16
20001f0a:	2b00      	cmp	r3, #0
20001f0c:	d023      	beq.n	20001f56 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20001f0e:	6878      	ldr	r0, [r7, #4]
20001f10:	f7ff ff16 	bl	20001d40 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20001f14:	687b      	ldr	r3, [r7, #4]
20001f16:	6a1b      	ldr	r3, [r3, #32]
20001f18:	2b00      	cmp	r3, #0
20001f1a:	d00b      	beq.n	20001f34 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20001f1c:	687b      	ldr	r3, [r7, #4]
20001f1e:	6a1b      	ldr	r3, [r3, #32]
20001f20:	687a      	ldr	r2, [r7, #4]
20001f22:	6a91      	ldr	r1, [r2, #40]	; 0x28
20001f24:	687a      	ldr	r2, [r7, #4]
20001f26:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001f28:	4608      	mov	r0, r1
20001f2a:	4611      	mov	r1, r2
20001f2c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20001f2e:	6878      	ldr	r0, [r7, #4]
20001f30:	f7ff fe96 	bl	20001c60 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20001f34:	687b      	ldr	r3, [r7, #4]
20001f36:	f04f 0201 	mov.w	r2, #1
20001f3a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20001f3c:	687b      	ldr	r3, [r7, #4]
20001f3e:	681b      	ldr	r3, [r3, #0]
20001f40:	687a      	ldr	r2, [r7, #4]
20001f42:	6812      	ldr	r2, [r2, #0]
20001f44:	6a92      	ldr	r2, [r2, #40]	; 0x28
20001f46:	f022 0210 	bic.w	r2, r2, #16
20001f4a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001f4c:	687b      	ldr	r3, [r7, #4]
20001f4e:	681b      	ldr	r3, [r3, #0]
20001f50:	f04f 0210 	mov.w	r2, #16
20001f54:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20001f56:	693b      	ldr	r3, [r7, #16]
20001f58:	681b      	ldr	r3, [r3, #0]
20001f5a:	f003 0304 	and.w	r3, r3, #4
20001f5e:	2b00      	cmp	r3, #0
20001f60:	d00f      	beq.n	20001f82 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20001f62:	687b      	ldr	r3, [r7, #4]
20001f64:	681b      	ldr	r3, [r3, #0]
20001f66:	687a      	ldr	r2, [r7, #4]
20001f68:	6812      	ldr	r2, [r2, #0]
20001f6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001f6c:	f042 0204 	orr.w	r2, r2, #4
20001f70:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20001f72:	6878      	ldr	r0, [r7, #4]
20001f74:	f7ff fbf2 	bl	2000175c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20001f78:	687b      	ldr	r3, [r7, #4]
20001f7a:	681b      	ldr	r3, [r3, #0]
20001f7c:	f04f 0204 	mov.w	r2, #4
20001f80:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20001f82:	693b      	ldr	r3, [r7, #16]
20001f84:	681b      	ldr	r3, [r3, #0]
20001f86:	f003 0308 	and.w	r3, r3, #8
20001f8a:	2b00      	cmp	r3, #0
20001f8c:	d031      	beq.n	20001ff2 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001f8e:	687b      	ldr	r3, [r7, #4]
20001f90:	681b      	ldr	r3, [r3, #0]
20001f92:	687a      	ldr	r2, [r7, #4]
20001f94:	6812      	ldr	r2, [r2, #0]
20001f96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001f98:	f042 0208 	orr.w	r2, r2, #8
20001f9c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001f9e:	687b      	ldr	r3, [r7, #4]
20001fa0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001fa4:	2b02      	cmp	r3, #2
20001fa6:	d113      	bne.n	20001fd0 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001fa8:	687b      	ldr	r3, [r7, #4]
20001faa:	681a      	ldr	r2, [r3, #0]
20001fac:	687b      	ldr	r3, [r7, #4]
20001fae:	681b      	ldr	r3, [r3, #0]
20001fb0:	6819      	ldr	r1, [r3, #0]
20001fb2:	f240 03ff 	movw	r3, #255	; 0xff
20001fb6:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001fba:	ea01 0303 	and.w	r3, r1, r3
20001fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001fc2:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001fc4:	687b      	ldr	r3, [r7, #4]
20001fc6:	681b      	ldr	r3, [r3, #0]
20001fc8:	687a      	ldr	r2, [r7, #4]
20001fca:	6f92      	ldr	r2, [r2, #120]	; 0x78
20001fcc:	615a      	str	r2, [r3, #20]
20001fce:	e00b      	b.n	20001fe8 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001fd0:	687b      	ldr	r3, [r7, #4]
20001fd2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001fd6:	2b01      	cmp	r3, #1
20001fd8:	d106      	bne.n	20001fe8 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001fda:	687b      	ldr	r3, [r7, #4]
20001fdc:	f04f 0200 	mov.w	r2, #0
20001fe0:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20001fe2:	6878      	ldr	r0, [r7, #4]
20001fe4:	f7ff fe3c 	bl	20001c60 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001fe8:	687b      	ldr	r3, [r7, #4]
20001fea:	681b      	ldr	r3, [r3, #0]
20001fec:	f04f 0208 	mov.w	r2, #8
20001ff0:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001ff2:	693b      	ldr	r3, [r7, #16]
20001ff4:	681b      	ldr	r3, [r3, #0]
20001ff6:	f003 0320 	and.w	r3, r3, #32
20001ffa:	2b00      	cmp	r3, #0
20001ffc:	d049      	beq.n	20002092 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001ffe:	6878      	ldr	r0, [r7, #4]
20002000:	f7ff fe9e 	bl	20001d40 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002004:	687b      	ldr	r3, [r7, #4]
20002006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002008:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000200a:	687b      	ldr	r3, [r7, #4]
2000200c:	6a1b      	ldr	r3, [r3, #32]
2000200e:	2b00      	cmp	r3, #0
20002010:	d01c      	beq.n	2000204c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002012:	687b      	ldr	r3, [r7, #4]
20002014:	f04f 0200 	mov.w	r2, #0
20002018:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000201a:	687b      	ldr	r3, [r7, #4]
2000201c:	f04f 0200 	mov.w	r2, #0
20002020:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002022:	687b      	ldr	r3, [r7, #4]
20002024:	f04f 0200 	mov.w	r2, #0
20002028:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000202a:	687b      	ldr	r3, [r7, #4]
2000202c:	f04f 0200 	mov.w	r2, #0
20002030:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002032:	687b      	ldr	r3, [r7, #4]
20002034:	681b      	ldr	r3, [r3, #0]
20002036:	f04f 0210 	mov.w	r2, #16
2000203a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000203c:	687b      	ldr	r3, [r7, #4]
2000203e:	681b      	ldr	r3, [r3, #0]
20002040:	687a      	ldr	r2, [r7, #4]
20002042:	6812      	ldr	r2, [r2, #0]
20002044:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002046:	f042 0210 	orr.w	r2, r2, #16
2000204a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000204c:	687b      	ldr	r3, [r7, #4]
2000204e:	f04f 0200 	mov.w	r2, #0
20002052:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002054:	687b      	ldr	r3, [r7, #4]
20002056:	681b      	ldr	r3, [r3, #0]
20002058:	687a      	ldr	r2, [r7, #4]
2000205a:	6812      	ldr	r2, [r2, #0]
2000205c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000205e:	f042 020c 	orr.w	r2, r2, #12
20002062:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002064:	6878      	ldr	r0, [r7, #4]
20002066:	f7ff fdfb 	bl	20001c60 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	f04f 0200 	mov.w	r2, #0
20002070:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002072:	687b      	ldr	r3, [r7, #4]
20002074:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002076:	2b00      	cmp	r3, #0
20002078:	d006      	beq.n	20002088 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000207a:	687b      	ldr	r3, [r7, #4]
2000207c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000207e:	687a      	ldr	r2, [r7, #4]
20002080:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002082:	4610      	mov	r0, r2
20002084:	6979      	ldr	r1, [r7, #20]
20002086:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002088:	687b      	ldr	r3, [r7, #4]
2000208a:	681b      	ldr	r3, [r3, #0]
2000208c:	f04f 0220 	mov.w	r2, #32
20002090:	60da      	str	r2, [r3, #12]
    }
}
20002092:	f107 0718 	add.w	r7, r7, #24
20002096:	46bd      	mov	sp, r7
20002098:	bd80      	pop	{r7, pc}
2000209a:	bf00      	nop

2000209c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000209c:	4668      	mov	r0, sp
2000209e:	f020 0107 	bic.w	r1, r0, #7
200020a2:	468d      	mov	sp, r1
200020a4:	b589      	push	{r0, r3, r7, lr}
200020a6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200020a8:	f648 70e8 	movw	r0, #36840	; 0x8fe8
200020ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020b0:	f7ff fe9c 	bl	20001dec <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200020b4:	f04f 000c 	mov.w	r0, #12
200020b8:	f7ff fa98 	bl	200015ec <NVIC_ClearPendingIRQ>
}
200020bc:	46bd      	mov	sp, r7
200020be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200020c2:	4685      	mov	sp, r0
200020c4:	4770      	bx	lr
200020c6:	bf00      	nop

200020c8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200020c8:	4668      	mov	r0, sp
200020ca:	f020 0107 	bic.w	r1, r0, #7
200020ce:	468d      	mov	sp, r1
200020d0:	b589      	push	{r0, r3, r7, lr}
200020d2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200020d4:	f648 7064 	movw	r0, #36708	; 0x8f64
200020d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020dc:	f7ff fe86 	bl	20001dec <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200020e0:	f04f 000d 	mov.w	r0, #13
200020e4:	f7ff fa82 	bl	200015ec <NVIC_ClearPendingIRQ>
}
200020e8:	46bd      	mov	sp, r7
200020ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200020ee:	4685      	mov	sp, r0
200020f0:	4770      	bx	lr
200020f2:	bf00      	nop

200020f4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200020f4:	b480      	push	{r7}
200020f6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200020f8:	46bd      	mov	sp, r7
200020fa:	bc80      	pop	{r7}
200020fc:	4770      	bx	lr
200020fe:	bf00      	nop

20002100 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002100:	b580      	push	{r7, lr}
20002102:	b08a      	sub	sp, #40	; 0x28
20002104:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002106:	f248 7330 	movw	r3, #34608	; 0x8730
2000210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000210e:	46bc      	mov	ip, r7
20002110:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002112:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002116:	f242 0300 	movw	r3, #8192	; 0x2000
2000211a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000211e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002120:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002124:	f003 0303 	and.w	r3, r3, #3
20002128:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000212c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002130:	4413      	add	r3, r2
20002132:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002136:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002138:	f242 0300 	movw	r3, #8192	; 0x2000
2000213c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002142:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002146:	f003 0303 	and.w	r3, r3, #3
2000214a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000214e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002152:	4413      	add	r3, r2
20002154:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002158:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000215a:	f242 0300 	movw	r3, #8192	; 0x2000
2000215e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002162:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002164:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002168:	f003 0303 	and.w	r3, r3, #3
2000216c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002170:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002174:	4413      	add	r3, r2
20002176:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000217a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000217c:	f242 0300 	movw	r3, #8192	; 0x2000
20002180:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002186:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000218a:	f003 031f 	and.w	r3, r3, #31
2000218e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002190:	f242 0300 	movw	r3, #8192	; 0x2000
20002194:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000219a:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000219e:	f003 0301 	and.w	r3, r3, #1
200021a2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200021a4:	6a3b      	ldr	r3, [r7, #32]
200021a6:	f103 0301 	add.w	r3, r3, #1
200021aa:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200021ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200021ae:	2b00      	cmp	r3, #0
200021b0:	d003      	beq.n	200021ba <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200021b2:	69fb      	ldr	r3, [r7, #28]
200021b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200021b8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200021ba:	f000 f849 	bl	20002250 <GetSystemClock>
200021be:	4602      	mov	r2, r0
200021c0:	f648 13b8 	movw	r3, #35256	; 0x89b8
200021c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021c8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200021ca:	f648 13b8 	movw	r3, #35256	; 0x89b8
200021ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d2:	681a      	ldr	r2, [r3, #0]
200021d4:	693b      	ldr	r3, [r7, #16]
200021d6:	fbb2 f2f3 	udiv	r2, r2, r3
200021da:	f648 13bc 	movw	r3, #35260	; 0x89bc
200021de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200021e4:	f648 13b8 	movw	r3, #35256	; 0x89b8
200021e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ec:	681a      	ldr	r2, [r3, #0]
200021ee:	697b      	ldr	r3, [r7, #20]
200021f0:	fbb2 f2f3 	udiv	r2, r2, r3
200021f4:	f648 13c0 	movw	r3, #35264	; 0x89c0
200021f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021fc:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200021fe:	f648 13b8 	movw	r3, #35256	; 0x89b8
20002202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002206:	681a      	ldr	r2, [r3, #0]
20002208:	69bb      	ldr	r3, [r7, #24]
2000220a:	fbb2 f2f3 	udiv	r2, r2, r3
2000220e:	f648 13c4 	movw	r3, #35268	; 0x89c4
20002212:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002216:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002218:	f648 13b8 	movw	r3, #35256	; 0x89b8
2000221c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002220:	681a      	ldr	r2, [r3, #0]
20002222:	69fb      	ldr	r3, [r7, #28]
20002224:	fbb2 f2f3 	udiv	r2, r2, r3
20002228:	f648 13c8 	movw	r3, #35272	; 0x89c8
2000222c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002230:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002232:	f648 13b8 	movw	r3, #35256	; 0x89b8
20002236:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000223a:	681a      	ldr	r2, [r3, #0]
2000223c:	f648 13b4 	movw	r3, #35252	; 0x89b4
20002240:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002244:	601a      	str	r2, [r3, #0]
}
20002246:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000224a:	46bd      	mov	sp, r7
2000224c:	bd80      	pop	{r7, pc}
2000224e:	bf00      	nop

20002250 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002250:	b480      	push	{r7}
20002252:	b08b      	sub	sp, #44	; 0x2c
20002254:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002256:	f04f 0300 	mov.w	r3, #0
2000225a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000225c:	f640 031c 	movw	r3, #2076	; 0x81c
20002260:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002264:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002266:	f240 2330 	movw	r3, #560	; 0x230
2000226a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000226e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002270:	68fb      	ldr	r3, [r7, #12]
20002272:	681b      	ldr	r3, [r3, #0]
20002274:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002278:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000227a:	693a      	ldr	r2, [r7, #16]
2000227c:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002280:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002284:	429a      	cmp	r2, r3
20002286:	d108      	bne.n	2000229a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002288:	f64e 732c 	movw	r3, #61228	; 0xef2c
2000228c:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002290:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20002292:	697b      	ldr	r3, [r7, #20]
20002294:	681b      	ldr	r3, [r3, #0]
20002296:	607b      	str	r3, [r7, #4]
20002298:	e03d      	b.n	20002316 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000229a:	68bb      	ldr	r3, [r7, #8]
2000229c:	681a      	ldr	r2, [r3, #0]
2000229e:	f244 3341 	movw	r3, #17217	; 0x4341
200022a2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200022a6:	429a      	cmp	r2, r3
200022a8:	d135      	bne.n	20002316 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200022aa:	f640 0340 	movw	r3, #2112	; 0x840
200022ae:	f2c6 0308 	movt	r3, #24584	; 0x6008
200022b2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200022b4:	69bb      	ldr	r3, [r7, #24]
200022b6:	681b      	ldr	r3, [r3, #0]
200022b8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200022ba:	69fb      	ldr	r3, [r7, #28]
200022bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200022c0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200022c2:	69fa      	ldr	r2, [r7, #28]
200022c4:	f240 3300 	movw	r3, #768	; 0x300
200022c8:	f2c0 0301 	movt	r3, #1
200022cc:	429a      	cmp	r2, r3
200022ce:	d922      	bls.n	20002316 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200022d0:	69fa      	ldr	r2, [r7, #28]
200022d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200022d6:	f2c0 0301 	movt	r3, #1
200022da:	429a      	cmp	r2, r3
200022dc:	d808      	bhi.n	200022f0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200022de:	f241 632c 	movw	r3, #5676	; 0x162c
200022e2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200022e6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200022e8:	6a3b      	ldr	r3, [r7, #32]
200022ea:	681b      	ldr	r3, [r3, #0]
200022ec:	607b      	str	r3, [r7, #4]
200022ee:	e012      	b.n	20002316 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200022f0:	69fa      	ldr	r2, [r7, #28]
200022f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200022f6:	f2c0 0302 	movt	r3, #2
200022fa:	429a      	cmp	r2, r3
200022fc:	d808      	bhi.n	20002310 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200022fe:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002302:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002306:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000230a:	681b      	ldr	r3, [r3, #0]
2000230c:	607b      	str	r3, [r7, #4]
2000230e:	e002      	b.n	20002316 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002310:	f04f 0300 	mov.w	r3, #0
20002314:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002316:	687b      	ldr	r3, [r7, #4]
20002318:	2b00      	cmp	r3, #0
2000231a:	d105      	bne.n	20002328 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000231c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000231e:	f647 0340 	movw	r3, #30784	; 0x7840
20002322:	f2c0 137d 	movt	r3, #381	; 0x17d
20002326:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002328:	687b      	ldr	r3, [r7, #4]
}
2000232a:	4618      	mov	r0, r3
2000232c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002330:	46bd      	mov	sp, r7
20002332:	bc80      	pop	{r7}
20002334:	4770      	bx	lr
20002336:	bf00      	nop

20002338 <clock>:
20002338:	f648 13cc 	movw	r3, #35276	; 0x89cc
2000233c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002340:	b500      	push	{lr}
20002342:	b085      	sub	sp, #20
20002344:	4669      	mov	r1, sp
20002346:	6818      	ldr	r0, [r3, #0]
20002348:	f000 fbca 	bl	20002ae0 <_times_r>
2000234c:	f1b0 3fff 	cmp.w	r0, #4294967295
20002350:	d006      	beq.n	20002360 <clock+0x28>
20002352:	9b00      	ldr	r3, [sp, #0]
20002354:	9801      	ldr	r0, [sp, #4]
20002356:	18c0      	adds	r0, r0, r3
20002358:	9b02      	ldr	r3, [sp, #8]
2000235a:	18c0      	adds	r0, r0, r3
2000235c:	9b03      	ldr	r3, [sp, #12]
2000235e:	18c0      	adds	r0, r0, r3
20002360:	b005      	add	sp, #20
20002362:	bd00      	pop	{pc}

20002364 <__libc_init_array>:
20002364:	b570      	push	{r4, r5, r6, lr}
20002366:	f648 16a0 	movw	r6, #35232	; 0x89a0
2000236a:	f648 15a0 	movw	r5, #35232	; 0x89a0
2000236e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002372:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002376:	1b76      	subs	r6, r6, r5
20002378:	10b6      	asrs	r6, r6, #2
2000237a:	d006      	beq.n	2000238a <__libc_init_array+0x26>
2000237c:	2400      	movs	r4, #0
2000237e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002382:	3401      	adds	r4, #1
20002384:	4798      	blx	r3
20002386:	42a6      	cmp	r6, r4
20002388:	d8f9      	bhi.n	2000237e <__libc_init_array+0x1a>
2000238a:	f648 15a0 	movw	r5, #35232	; 0x89a0
2000238e:	f648 16a4 	movw	r6, #35236	; 0x89a4
20002392:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002396:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000239a:	1b76      	subs	r6, r6, r5
2000239c:	f006 faf4 	bl	20008988 <_init>
200023a0:	10b6      	asrs	r6, r6, #2
200023a2:	d006      	beq.n	200023b2 <__libc_init_array+0x4e>
200023a4:	2400      	movs	r4, #0
200023a6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200023aa:	3401      	adds	r4, #1
200023ac:	4798      	blx	r3
200023ae:	42a6      	cmp	r6, r4
200023b0:	d8f9      	bhi.n	200023a6 <__libc_init_array+0x42>
200023b2:	bd70      	pop	{r4, r5, r6, pc}

200023b4 <free>:
200023b4:	f648 13cc 	movw	r3, #35276	; 0x89cc
200023b8:	4601      	mov	r1, r0
200023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023be:	6818      	ldr	r0, [r3, #0]
200023c0:	f003 ba86 	b.w	200058d0 <_free_r>

200023c4 <malloc>:
200023c4:	f648 13cc 	movw	r3, #35276	; 0x89cc
200023c8:	4601      	mov	r1, r0
200023ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ce:	6818      	ldr	r0, [r3, #0]
200023d0:	f000 b800 	b.w	200023d4 <_malloc_r>

200023d4 <_malloc_r>:
200023d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200023d8:	f101 040b 	add.w	r4, r1, #11
200023dc:	2c16      	cmp	r4, #22
200023de:	b083      	sub	sp, #12
200023e0:	4606      	mov	r6, r0
200023e2:	d82f      	bhi.n	20002444 <_malloc_r+0x70>
200023e4:	2300      	movs	r3, #0
200023e6:	2410      	movs	r4, #16
200023e8:	428c      	cmp	r4, r1
200023ea:	bf2c      	ite	cs
200023ec:	4619      	movcs	r1, r3
200023ee:	f043 0101 	orrcc.w	r1, r3, #1
200023f2:	2900      	cmp	r1, #0
200023f4:	d130      	bne.n	20002458 <_malloc_r+0x84>
200023f6:	4630      	mov	r0, r6
200023f8:	f000 fb28 	bl	20002a4c <__malloc_lock>
200023fc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20002400:	d22e      	bcs.n	20002460 <_malloc_r+0x8c>
20002402:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20002406:	f648 25c0 	movw	r5, #35520	; 0x8ac0
2000240a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000240e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20002412:	68d3      	ldr	r3, [r2, #12]
20002414:	4293      	cmp	r3, r2
20002416:	f000 8206 	beq.w	20002826 <_malloc_r+0x452>
2000241a:	685a      	ldr	r2, [r3, #4]
2000241c:	f103 0508 	add.w	r5, r3, #8
20002420:	68d9      	ldr	r1, [r3, #12]
20002422:	4630      	mov	r0, r6
20002424:	f022 0c03 	bic.w	ip, r2, #3
20002428:	689a      	ldr	r2, [r3, #8]
2000242a:	4463      	add	r3, ip
2000242c:	685c      	ldr	r4, [r3, #4]
2000242e:	608a      	str	r2, [r1, #8]
20002430:	f044 0401 	orr.w	r4, r4, #1
20002434:	60d1      	str	r1, [r2, #12]
20002436:	605c      	str	r4, [r3, #4]
20002438:	f000 fb0a 	bl	20002a50 <__malloc_unlock>
2000243c:	4628      	mov	r0, r5
2000243e:	b003      	add	sp, #12
20002440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002444:	f024 0407 	bic.w	r4, r4, #7
20002448:	0fe3      	lsrs	r3, r4, #31
2000244a:	428c      	cmp	r4, r1
2000244c:	bf2c      	ite	cs
2000244e:	4619      	movcs	r1, r3
20002450:	f043 0101 	orrcc.w	r1, r3, #1
20002454:	2900      	cmp	r1, #0
20002456:	d0ce      	beq.n	200023f6 <_malloc_r+0x22>
20002458:	230c      	movs	r3, #12
2000245a:	2500      	movs	r5, #0
2000245c:	6033      	str	r3, [r6, #0]
2000245e:	e7ed      	b.n	2000243c <_malloc_r+0x68>
20002460:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20002464:	bf04      	itt	eq
20002466:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000246a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000246e:	f040 8090 	bne.w	20002592 <_malloc_r+0x1be>
20002472:	f648 25c0 	movw	r5, #35520	; 0x8ac0
20002476:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000247a:	1828      	adds	r0, r5, r0
2000247c:	68c3      	ldr	r3, [r0, #12]
2000247e:	4298      	cmp	r0, r3
20002480:	d106      	bne.n	20002490 <_malloc_r+0xbc>
20002482:	e00d      	b.n	200024a0 <_malloc_r+0xcc>
20002484:	2a00      	cmp	r2, #0
20002486:	f280 816f 	bge.w	20002768 <_malloc_r+0x394>
2000248a:	68db      	ldr	r3, [r3, #12]
2000248c:	4298      	cmp	r0, r3
2000248e:	d007      	beq.n	200024a0 <_malloc_r+0xcc>
20002490:	6859      	ldr	r1, [r3, #4]
20002492:	f021 0103 	bic.w	r1, r1, #3
20002496:	1b0a      	subs	r2, r1, r4
20002498:	2a0f      	cmp	r2, #15
2000249a:	ddf3      	ble.n	20002484 <_malloc_r+0xb0>
2000249c:	f10e 3eff 	add.w	lr, lr, #4294967295
200024a0:	f10e 0e01 	add.w	lr, lr, #1
200024a4:	f648 27c0 	movw	r7, #35520	; 0x8ac0
200024a8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200024ac:	f107 0108 	add.w	r1, r7, #8
200024b0:	688b      	ldr	r3, [r1, #8]
200024b2:	4299      	cmp	r1, r3
200024b4:	bf08      	it	eq
200024b6:	687a      	ldreq	r2, [r7, #4]
200024b8:	d026      	beq.n	20002508 <_malloc_r+0x134>
200024ba:	685a      	ldr	r2, [r3, #4]
200024bc:	f022 0c03 	bic.w	ip, r2, #3
200024c0:	ebc4 020c 	rsb	r2, r4, ip
200024c4:	2a0f      	cmp	r2, #15
200024c6:	f300 8194 	bgt.w	200027f2 <_malloc_r+0x41e>
200024ca:	2a00      	cmp	r2, #0
200024cc:	60c9      	str	r1, [r1, #12]
200024ce:	6089      	str	r1, [r1, #8]
200024d0:	f280 8099 	bge.w	20002606 <_malloc_r+0x232>
200024d4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200024d8:	f080 8165 	bcs.w	200027a6 <_malloc_r+0x3d2>
200024dc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200024e0:	f04f 0a01 	mov.w	sl, #1
200024e4:	687a      	ldr	r2, [r7, #4]
200024e6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200024ea:	ea4f 0cac 	mov.w	ip, ip, asr #2
200024ee:	fa0a fc0c 	lsl.w	ip, sl, ip
200024f2:	60d8      	str	r0, [r3, #12]
200024f4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200024f8:	ea4c 0202 	orr.w	r2, ip, r2
200024fc:	607a      	str	r2, [r7, #4]
200024fe:	f8c3 8008 	str.w	r8, [r3, #8]
20002502:	f8c8 300c 	str.w	r3, [r8, #12]
20002506:	6083      	str	r3, [r0, #8]
20002508:	f04f 0c01 	mov.w	ip, #1
2000250c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20002510:	fa0c fc03 	lsl.w	ip, ip, r3
20002514:	4594      	cmp	ip, r2
20002516:	f200 8082 	bhi.w	2000261e <_malloc_r+0x24a>
2000251a:	ea12 0f0c 	tst.w	r2, ip
2000251e:	d108      	bne.n	20002532 <_malloc_r+0x15e>
20002520:	f02e 0e03 	bic.w	lr, lr, #3
20002524:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002528:	f10e 0e04 	add.w	lr, lr, #4
2000252c:	ea12 0f0c 	tst.w	r2, ip
20002530:	d0f8      	beq.n	20002524 <_malloc_r+0x150>
20002532:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20002536:	46f2      	mov	sl, lr
20002538:	46c8      	mov	r8, r9
2000253a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000253e:	4598      	cmp	r8, r3
20002540:	d107      	bne.n	20002552 <_malloc_r+0x17e>
20002542:	e168      	b.n	20002816 <_malloc_r+0x442>
20002544:	2a00      	cmp	r2, #0
20002546:	f280 8178 	bge.w	2000283a <_malloc_r+0x466>
2000254a:	68db      	ldr	r3, [r3, #12]
2000254c:	4598      	cmp	r8, r3
2000254e:	f000 8162 	beq.w	20002816 <_malloc_r+0x442>
20002552:	6858      	ldr	r0, [r3, #4]
20002554:	f020 0003 	bic.w	r0, r0, #3
20002558:	1b02      	subs	r2, r0, r4
2000255a:	2a0f      	cmp	r2, #15
2000255c:	ddf2      	ble.n	20002544 <_malloc_r+0x170>
2000255e:	461d      	mov	r5, r3
20002560:	191f      	adds	r7, r3, r4
20002562:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20002566:	f044 0e01 	orr.w	lr, r4, #1
2000256a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000256e:	4630      	mov	r0, r6
20002570:	50ba      	str	r2, [r7, r2]
20002572:	f042 0201 	orr.w	r2, r2, #1
20002576:	f8c3 e004 	str.w	lr, [r3, #4]
2000257a:	f8cc 4008 	str.w	r4, [ip, #8]
2000257e:	f8c4 c00c 	str.w	ip, [r4, #12]
20002582:	608f      	str	r7, [r1, #8]
20002584:	60cf      	str	r7, [r1, #12]
20002586:	607a      	str	r2, [r7, #4]
20002588:	60b9      	str	r1, [r7, #8]
2000258a:	60f9      	str	r1, [r7, #12]
2000258c:	f000 fa60 	bl	20002a50 <__malloc_unlock>
20002590:	e754      	b.n	2000243c <_malloc_r+0x68>
20002592:	f1be 0f04 	cmp.w	lr, #4
20002596:	bf9e      	ittt	ls
20002598:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000259c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200025a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200025a4:	f67f af65 	bls.w	20002472 <_malloc_r+0x9e>
200025a8:	f1be 0f14 	cmp.w	lr, #20
200025ac:	bf9c      	itt	ls
200025ae:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200025b2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200025b6:	f67f af5c 	bls.w	20002472 <_malloc_r+0x9e>
200025ba:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200025be:	bf9e      	ittt	ls
200025c0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200025c4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200025c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200025cc:	f67f af51 	bls.w	20002472 <_malloc_r+0x9e>
200025d0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200025d4:	bf9e      	ittt	ls
200025d6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200025da:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200025de:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200025e2:	f67f af46 	bls.w	20002472 <_malloc_r+0x9e>
200025e6:	f240 5354 	movw	r3, #1364	; 0x554
200025ea:	459e      	cmp	lr, r3
200025ec:	bf95      	itete	ls
200025ee:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200025f2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200025f6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200025fa:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200025fe:	bf98      	it	ls
20002600:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002604:	e735      	b.n	20002472 <_malloc_r+0x9e>
20002606:	eb03 020c 	add.w	r2, r3, ip
2000260a:	f103 0508 	add.w	r5, r3, #8
2000260e:	4630      	mov	r0, r6
20002610:	6853      	ldr	r3, [r2, #4]
20002612:	f043 0301 	orr.w	r3, r3, #1
20002616:	6053      	str	r3, [r2, #4]
20002618:	f000 fa1a 	bl	20002a50 <__malloc_unlock>
2000261c:	e70e      	b.n	2000243c <_malloc_r+0x68>
2000261e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002622:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002626:	f023 0903 	bic.w	r9, r3, #3
2000262a:	ebc4 0209 	rsb	r2, r4, r9
2000262e:	454c      	cmp	r4, r9
20002630:	bf94      	ite	ls
20002632:	2300      	movls	r3, #0
20002634:	2301      	movhi	r3, #1
20002636:	2a0f      	cmp	r2, #15
20002638:	bfd8      	it	le
2000263a:	f043 0301 	orrle.w	r3, r3, #1
2000263e:	2b00      	cmp	r3, #0
20002640:	f000 80a1 	beq.w	20002786 <_malloc_r+0x3b2>
20002644:	f648 6bdc 	movw	fp, #36572	; 0x8edc
20002648:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000264c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20002650:	f8db 3000 	ldr.w	r3, [fp]
20002654:	3310      	adds	r3, #16
20002656:	191b      	adds	r3, r3, r4
20002658:	f1b2 3fff 	cmp.w	r2, #4294967295
2000265c:	d006      	beq.n	2000266c <_malloc_r+0x298>
2000265e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20002662:	331f      	adds	r3, #31
20002664:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20002668:	f023 031f 	bic.w	r3, r3, #31
2000266c:	4619      	mov	r1, r3
2000266e:	4630      	mov	r0, r6
20002670:	9301      	str	r3, [sp, #4]
20002672:	f000 fa21 	bl	20002ab8 <_sbrk_r>
20002676:	9b01      	ldr	r3, [sp, #4]
20002678:	f1b0 3fff 	cmp.w	r0, #4294967295
2000267c:	4682      	mov	sl, r0
2000267e:	f000 80f4 	beq.w	2000286a <_malloc_r+0x496>
20002682:	eb08 0109 	add.w	r1, r8, r9
20002686:	4281      	cmp	r1, r0
20002688:	f200 80ec 	bhi.w	20002864 <_malloc_r+0x490>
2000268c:	f8db 2004 	ldr.w	r2, [fp, #4]
20002690:	189a      	adds	r2, r3, r2
20002692:	4551      	cmp	r1, sl
20002694:	f8cb 2004 	str.w	r2, [fp, #4]
20002698:	f000 8145 	beq.w	20002926 <_malloc_r+0x552>
2000269c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200026a0:	f648 20c0 	movw	r0, #35520	; 0x8ac0
200026a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200026a8:	f1b5 3fff 	cmp.w	r5, #4294967295
200026ac:	bf08      	it	eq
200026ae:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200026b2:	d003      	beq.n	200026bc <_malloc_r+0x2e8>
200026b4:	4452      	add	r2, sl
200026b6:	1a51      	subs	r1, r2, r1
200026b8:	f8cb 1004 	str.w	r1, [fp, #4]
200026bc:	f01a 0507 	ands.w	r5, sl, #7
200026c0:	4630      	mov	r0, r6
200026c2:	bf17      	itett	ne
200026c4:	f1c5 0508 	rsbne	r5, r5, #8
200026c8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200026cc:	44aa      	addne	sl, r5
200026ce:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200026d2:	4453      	add	r3, sl
200026d4:	051b      	lsls	r3, r3, #20
200026d6:	0d1b      	lsrs	r3, r3, #20
200026d8:	1aed      	subs	r5, r5, r3
200026da:	4629      	mov	r1, r5
200026dc:	f000 f9ec 	bl	20002ab8 <_sbrk_r>
200026e0:	f1b0 3fff 	cmp.w	r0, #4294967295
200026e4:	f000 812c 	beq.w	20002940 <_malloc_r+0x56c>
200026e8:	ebca 0100 	rsb	r1, sl, r0
200026ec:	1949      	adds	r1, r1, r5
200026ee:	f041 0101 	orr.w	r1, r1, #1
200026f2:	f8db 2004 	ldr.w	r2, [fp, #4]
200026f6:	f648 63dc 	movw	r3, #36572	; 0x8edc
200026fa:	f8c7 a008 	str.w	sl, [r7, #8]
200026fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002702:	18aa      	adds	r2, r5, r2
20002704:	45b8      	cmp	r8, r7
20002706:	f8cb 2004 	str.w	r2, [fp, #4]
2000270a:	f8ca 1004 	str.w	r1, [sl, #4]
2000270e:	d017      	beq.n	20002740 <_malloc_r+0x36c>
20002710:	f1b9 0f0f 	cmp.w	r9, #15
20002714:	f240 80df 	bls.w	200028d6 <_malloc_r+0x502>
20002718:	f1a9 010c 	sub.w	r1, r9, #12
2000271c:	2505      	movs	r5, #5
2000271e:	f021 0107 	bic.w	r1, r1, #7
20002722:	eb08 0001 	add.w	r0, r8, r1
20002726:	290f      	cmp	r1, #15
20002728:	6085      	str	r5, [r0, #8]
2000272a:	6045      	str	r5, [r0, #4]
2000272c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20002730:	f000 0001 	and.w	r0, r0, #1
20002734:	ea41 0000 	orr.w	r0, r1, r0
20002738:	f8c8 0004 	str.w	r0, [r8, #4]
2000273c:	f200 80ac 	bhi.w	20002898 <_malloc_r+0x4c4>
20002740:	46d0      	mov	r8, sl
20002742:	f648 63dc 	movw	r3, #36572	; 0x8edc
20002746:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000274e:	428a      	cmp	r2, r1
20002750:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20002754:	bf88      	it	hi
20002756:	62da      	strhi	r2, [r3, #44]	; 0x2c
20002758:	f648 63dc 	movw	r3, #36572	; 0x8edc
2000275c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002760:	428a      	cmp	r2, r1
20002762:	bf88      	it	hi
20002764:	631a      	strhi	r2, [r3, #48]	; 0x30
20002766:	e082      	b.n	2000286e <_malloc_r+0x49a>
20002768:	185c      	adds	r4, r3, r1
2000276a:	689a      	ldr	r2, [r3, #8]
2000276c:	68d9      	ldr	r1, [r3, #12]
2000276e:	4630      	mov	r0, r6
20002770:	6866      	ldr	r6, [r4, #4]
20002772:	f103 0508 	add.w	r5, r3, #8
20002776:	608a      	str	r2, [r1, #8]
20002778:	f046 0301 	orr.w	r3, r6, #1
2000277c:	60d1      	str	r1, [r2, #12]
2000277e:	6063      	str	r3, [r4, #4]
20002780:	f000 f966 	bl	20002a50 <__malloc_unlock>
20002784:	e65a      	b.n	2000243c <_malloc_r+0x68>
20002786:	eb08 0304 	add.w	r3, r8, r4
2000278a:	f042 0201 	orr.w	r2, r2, #1
2000278e:	f044 0401 	orr.w	r4, r4, #1
20002792:	4630      	mov	r0, r6
20002794:	f8c8 4004 	str.w	r4, [r8, #4]
20002798:	f108 0508 	add.w	r5, r8, #8
2000279c:	605a      	str	r2, [r3, #4]
2000279e:	60bb      	str	r3, [r7, #8]
200027a0:	f000 f956 	bl	20002a50 <__malloc_unlock>
200027a4:	e64a      	b.n	2000243c <_malloc_r+0x68>
200027a6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200027aa:	2a04      	cmp	r2, #4
200027ac:	d954      	bls.n	20002858 <_malloc_r+0x484>
200027ae:	2a14      	cmp	r2, #20
200027b0:	f200 8089 	bhi.w	200028c6 <_malloc_r+0x4f2>
200027b4:	325b      	adds	r2, #91	; 0x5b
200027b6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200027ba:	44a8      	add	r8, r5
200027bc:	f648 27c0 	movw	r7, #35520	; 0x8ac0
200027c0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200027c4:	f8d8 0008 	ldr.w	r0, [r8, #8]
200027c8:	4540      	cmp	r0, r8
200027ca:	d103      	bne.n	200027d4 <_malloc_r+0x400>
200027cc:	e06f      	b.n	200028ae <_malloc_r+0x4da>
200027ce:	6880      	ldr	r0, [r0, #8]
200027d0:	4580      	cmp	r8, r0
200027d2:	d004      	beq.n	200027de <_malloc_r+0x40a>
200027d4:	6842      	ldr	r2, [r0, #4]
200027d6:	f022 0203 	bic.w	r2, r2, #3
200027da:	4594      	cmp	ip, r2
200027dc:	d3f7      	bcc.n	200027ce <_malloc_r+0x3fa>
200027de:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200027e2:	f8c3 c00c 	str.w	ip, [r3, #12]
200027e6:	6098      	str	r0, [r3, #8]
200027e8:	687a      	ldr	r2, [r7, #4]
200027ea:	60c3      	str	r3, [r0, #12]
200027ec:	f8cc 3008 	str.w	r3, [ip, #8]
200027f0:	e68a      	b.n	20002508 <_malloc_r+0x134>
200027f2:	191f      	adds	r7, r3, r4
200027f4:	4630      	mov	r0, r6
200027f6:	f044 0401 	orr.w	r4, r4, #1
200027fa:	60cf      	str	r7, [r1, #12]
200027fc:	605c      	str	r4, [r3, #4]
200027fe:	f103 0508 	add.w	r5, r3, #8
20002802:	50ba      	str	r2, [r7, r2]
20002804:	f042 0201 	orr.w	r2, r2, #1
20002808:	608f      	str	r7, [r1, #8]
2000280a:	607a      	str	r2, [r7, #4]
2000280c:	60b9      	str	r1, [r7, #8]
2000280e:	60f9      	str	r1, [r7, #12]
20002810:	f000 f91e 	bl	20002a50 <__malloc_unlock>
20002814:	e612      	b.n	2000243c <_malloc_r+0x68>
20002816:	f10a 0a01 	add.w	sl, sl, #1
2000281a:	f01a 0f03 	tst.w	sl, #3
2000281e:	d05f      	beq.n	200028e0 <_malloc_r+0x50c>
20002820:	f103 0808 	add.w	r8, r3, #8
20002824:	e689      	b.n	2000253a <_malloc_r+0x166>
20002826:	f103 0208 	add.w	r2, r3, #8
2000282a:	68d3      	ldr	r3, [r2, #12]
2000282c:	429a      	cmp	r2, r3
2000282e:	bf08      	it	eq
20002830:	f10e 0e02 	addeq.w	lr, lr, #2
20002834:	f43f ae36 	beq.w	200024a4 <_malloc_r+0xd0>
20002838:	e5ef      	b.n	2000241a <_malloc_r+0x46>
2000283a:	461d      	mov	r5, r3
2000283c:	1819      	adds	r1, r3, r0
2000283e:	68da      	ldr	r2, [r3, #12]
20002840:	4630      	mov	r0, r6
20002842:	f855 3f08 	ldr.w	r3, [r5, #8]!
20002846:	684c      	ldr	r4, [r1, #4]
20002848:	6093      	str	r3, [r2, #8]
2000284a:	f044 0401 	orr.w	r4, r4, #1
2000284e:	60da      	str	r2, [r3, #12]
20002850:	604c      	str	r4, [r1, #4]
20002852:	f000 f8fd 	bl	20002a50 <__malloc_unlock>
20002856:	e5f1      	b.n	2000243c <_malloc_r+0x68>
20002858:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000285c:	3238      	adds	r2, #56	; 0x38
2000285e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002862:	e7aa      	b.n	200027ba <_malloc_r+0x3e6>
20002864:	45b8      	cmp	r8, r7
20002866:	f43f af11 	beq.w	2000268c <_malloc_r+0x2b8>
2000286a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000286e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20002872:	f022 0203 	bic.w	r2, r2, #3
20002876:	4294      	cmp	r4, r2
20002878:	bf94      	ite	ls
2000287a:	2300      	movls	r3, #0
2000287c:	2301      	movhi	r3, #1
2000287e:	1b12      	subs	r2, r2, r4
20002880:	2a0f      	cmp	r2, #15
20002882:	bfd8      	it	le
20002884:	f043 0301 	orrle.w	r3, r3, #1
20002888:	2b00      	cmp	r3, #0
2000288a:	f43f af7c 	beq.w	20002786 <_malloc_r+0x3b2>
2000288e:	4630      	mov	r0, r6
20002890:	2500      	movs	r5, #0
20002892:	f000 f8dd 	bl	20002a50 <__malloc_unlock>
20002896:	e5d1      	b.n	2000243c <_malloc_r+0x68>
20002898:	f108 0108 	add.w	r1, r8, #8
2000289c:	4630      	mov	r0, r6
2000289e:	9301      	str	r3, [sp, #4]
200028a0:	f003 f816 	bl	200058d0 <_free_r>
200028a4:	9b01      	ldr	r3, [sp, #4]
200028a6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200028aa:	685a      	ldr	r2, [r3, #4]
200028ac:	e749      	b.n	20002742 <_malloc_r+0x36e>
200028ae:	f04f 0a01 	mov.w	sl, #1
200028b2:	f8d7 8004 	ldr.w	r8, [r7, #4]
200028b6:	1092      	asrs	r2, r2, #2
200028b8:	4684      	mov	ip, r0
200028ba:	fa0a f202 	lsl.w	r2, sl, r2
200028be:	ea48 0202 	orr.w	r2, r8, r2
200028c2:	607a      	str	r2, [r7, #4]
200028c4:	e78d      	b.n	200027e2 <_malloc_r+0x40e>
200028c6:	2a54      	cmp	r2, #84	; 0x54
200028c8:	d824      	bhi.n	20002914 <_malloc_r+0x540>
200028ca:	ea4f 321c 	mov.w	r2, ip, lsr #12
200028ce:	326e      	adds	r2, #110	; 0x6e
200028d0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200028d4:	e771      	b.n	200027ba <_malloc_r+0x3e6>
200028d6:	2301      	movs	r3, #1
200028d8:	46d0      	mov	r8, sl
200028da:	f8ca 3004 	str.w	r3, [sl, #4]
200028de:	e7c6      	b.n	2000286e <_malloc_r+0x49a>
200028e0:	464a      	mov	r2, r9
200028e2:	f01e 0f03 	tst.w	lr, #3
200028e6:	4613      	mov	r3, r2
200028e8:	f10e 3eff 	add.w	lr, lr, #4294967295
200028ec:	d033      	beq.n	20002956 <_malloc_r+0x582>
200028ee:	f853 2908 	ldr.w	r2, [r3], #-8
200028f2:	429a      	cmp	r2, r3
200028f4:	d0f5      	beq.n	200028e2 <_malloc_r+0x50e>
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200028fc:	459c      	cmp	ip, r3
200028fe:	f63f ae8e 	bhi.w	2000261e <_malloc_r+0x24a>
20002902:	f1bc 0f00 	cmp.w	ip, #0
20002906:	f43f ae8a 	beq.w	2000261e <_malloc_r+0x24a>
2000290a:	ea1c 0f03 	tst.w	ip, r3
2000290e:	d027      	beq.n	20002960 <_malloc_r+0x58c>
20002910:	46d6      	mov	lr, sl
20002912:	e60e      	b.n	20002532 <_malloc_r+0x15e>
20002914:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002918:	d815      	bhi.n	20002946 <_malloc_r+0x572>
2000291a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000291e:	3277      	adds	r2, #119	; 0x77
20002920:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002924:	e749      	b.n	200027ba <_malloc_r+0x3e6>
20002926:	0508      	lsls	r0, r1, #20
20002928:	0d00      	lsrs	r0, r0, #20
2000292a:	2800      	cmp	r0, #0
2000292c:	f47f aeb6 	bne.w	2000269c <_malloc_r+0x2c8>
20002930:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002934:	444b      	add	r3, r9
20002936:	f043 0301 	orr.w	r3, r3, #1
2000293a:	f8c8 3004 	str.w	r3, [r8, #4]
2000293e:	e700      	b.n	20002742 <_malloc_r+0x36e>
20002940:	2101      	movs	r1, #1
20002942:	2500      	movs	r5, #0
20002944:	e6d5      	b.n	200026f2 <_malloc_r+0x31e>
20002946:	f240 5054 	movw	r0, #1364	; 0x554
2000294a:	4282      	cmp	r2, r0
2000294c:	d90d      	bls.n	2000296a <_malloc_r+0x596>
2000294e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20002952:	227e      	movs	r2, #126	; 0x7e
20002954:	e731      	b.n	200027ba <_malloc_r+0x3e6>
20002956:	687b      	ldr	r3, [r7, #4]
20002958:	ea23 030c 	bic.w	r3, r3, ip
2000295c:	607b      	str	r3, [r7, #4]
2000295e:	e7cb      	b.n	200028f8 <_malloc_r+0x524>
20002960:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002964:	f10a 0a04 	add.w	sl, sl, #4
20002968:	e7cf      	b.n	2000290a <_malloc_r+0x536>
2000296a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000296e:	327c      	adds	r2, #124	; 0x7c
20002970:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002974:	e721      	b.n	200027ba <_malloc_r+0x3e6>
20002976:	bf00      	nop

20002978 <memset>:
20002978:	2a03      	cmp	r2, #3
2000297a:	b2c9      	uxtb	r1, r1
2000297c:	b430      	push	{r4, r5}
2000297e:	d807      	bhi.n	20002990 <memset+0x18>
20002980:	b122      	cbz	r2, 2000298c <memset+0x14>
20002982:	2300      	movs	r3, #0
20002984:	54c1      	strb	r1, [r0, r3]
20002986:	3301      	adds	r3, #1
20002988:	4293      	cmp	r3, r2
2000298a:	d1fb      	bne.n	20002984 <memset+0xc>
2000298c:	bc30      	pop	{r4, r5}
2000298e:	4770      	bx	lr
20002990:	eb00 0c02 	add.w	ip, r0, r2
20002994:	4603      	mov	r3, r0
20002996:	e001      	b.n	2000299c <memset+0x24>
20002998:	f803 1c01 	strb.w	r1, [r3, #-1]
2000299c:	f003 0403 	and.w	r4, r3, #3
200029a0:	461a      	mov	r2, r3
200029a2:	3301      	adds	r3, #1
200029a4:	2c00      	cmp	r4, #0
200029a6:	d1f7      	bne.n	20002998 <memset+0x20>
200029a8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200029ac:	ebc2 040c 	rsb	r4, r2, ip
200029b0:	fb03 f301 	mul.w	r3, r3, r1
200029b4:	e01f      	b.n	200029f6 <memset+0x7e>
200029b6:	f842 3c40 	str.w	r3, [r2, #-64]
200029ba:	f842 3c3c 	str.w	r3, [r2, #-60]
200029be:	f842 3c38 	str.w	r3, [r2, #-56]
200029c2:	f842 3c34 	str.w	r3, [r2, #-52]
200029c6:	f842 3c30 	str.w	r3, [r2, #-48]
200029ca:	f842 3c2c 	str.w	r3, [r2, #-44]
200029ce:	f842 3c28 	str.w	r3, [r2, #-40]
200029d2:	f842 3c24 	str.w	r3, [r2, #-36]
200029d6:	f842 3c20 	str.w	r3, [r2, #-32]
200029da:	f842 3c1c 	str.w	r3, [r2, #-28]
200029de:	f842 3c18 	str.w	r3, [r2, #-24]
200029e2:	f842 3c14 	str.w	r3, [r2, #-20]
200029e6:	f842 3c10 	str.w	r3, [r2, #-16]
200029ea:	f842 3c0c 	str.w	r3, [r2, #-12]
200029ee:	f842 3c08 	str.w	r3, [r2, #-8]
200029f2:	f842 3c04 	str.w	r3, [r2, #-4]
200029f6:	4615      	mov	r5, r2
200029f8:	3240      	adds	r2, #64	; 0x40
200029fa:	2c3f      	cmp	r4, #63	; 0x3f
200029fc:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002a00:	dcd9      	bgt.n	200029b6 <memset+0x3e>
20002a02:	462a      	mov	r2, r5
20002a04:	ebc5 040c 	rsb	r4, r5, ip
20002a08:	e007      	b.n	20002a1a <memset+0xa2>
20002a0a:	f842 3c10 	str.w	r3, [r2, #-16]
20002a0e:	f842 3c0c 	str.w	r3, [r2, #-12]
20002a12:	f842 3c08 	str.w	r3, [r2, #-8]
20002a16:	f842 3c04 	str.w	r3, [r2, #-4]
20002a1a:	4615      	mov	r5, r2
20002a1c:	3210      	adds	r2, #16
20002a1e:	2c0f      	cmp	r4, #15
20002a20:	f1a4 0410 	sub.w	r4, r4, #16
20002a24:	dcf1      	bgt.n	20002a0a <memset+0x92>
20002a26:	462a      	mov	r2, r5
20002a28:	ebc5 050c 	rsb	r5, r5, ip
20002a2c:	e001      	b.n	20002a32 <memset+0xba>
20002a2e:	f842 3c04 	str.w	r3, [r2, #-4]
20002a32:	4614      	mov	r4, r2
20002a34:	3204      	adds	r2, #4
20002a36:	2d03      	cmp	r5, #3
20002a38:	f1a5 0504 	sub.w	r5, r5, #4
20002a3c:	dcf7      	bgt.n	20002a2e <memset+0xb6>
20002a3e:	e001      	b.n	20002a44 <memset+0xcc>
20002a40:	f804 1b01 	strb.w	r1, [r4], #1
20002a44:	4564      	cmp	r4, ip
20002a46:	d3fb      	bcc.n	20002a40 <memset+0xc8>
20002a48:	e7a0      	b.n	2000298c <memset+0x14>
20002a4a:	bf00      	nop

20002a4c <__malloc_lock>:
20002a4c:	4770      	bx	lr
20002a4e:	bf00      	nop

20002a50 <__malloc_unlock>:
20002a50:	4770      	bx	lr
20002a52:	bf00      	nop

20002a54 <printf>:
20002a54:	b40f      	push	{r0, r1, r2, r3}
20002a56:	f648 13cc 	movw	r3, #35276	; 0x89cc
20002a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a5e:	b510      	push	{r4, lr}
20002a60:	681c      	ldr	r4, [r3, #0]
20002a62:	b082      	sub	sp, #8
20002a64:	b124      	cbz	r4, 20002a70 <printf+0x1c>
20002a66:	69a3      	ldr	r3, [r4, #24]
20002a68:	b913      	cbnz	r3, 20002a70 <printf+0x1c>
20002a6a:	4620      	mov	r0, r4
20002a6c:	f002 feac 	bl	200057c8 <__sinit>
20002a70:	4620      	mov	r0, r4
20002a72:	ac05      	add	r4, sp, #20
20002a74:	9a04      	ldr	r2, [sp, #16]
20002a76:	4623      	mov	r3, r4
20002a78:	6881      	ldr	r1, [r0, #8]
20002a7a:	9401      	str	r4, [sp, #4]
20002a7c:	f000 f842 	bl	20002b04 <_vfprintf_r>
20002a80:	b002      	add	sp, #8
20002a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002a86:	b004      	add	sp, #16
20002a88:	4770      	bx	lr
20002a8a:	bf00      	nop

20002a8c <_printf_r>:
20002a8c:	b40e      	push	{r1, r2, r3}
20002a8e:	b510      	push	{r4, lr}
20002a90:	4604      	mov	r4, r0
20002a92:	b083      	sub	sp, #12
20002a94:	b118      	cbz	r0, 20002a9e <_printf_r+0x12>
20002a96:	6983      	ldr	r3, [r0, #24]
20002a98:	b90b      	cbnz	r3, 20002a9e <_printf_r+0x12>
20002a9a:	f002 fe95 	bl	200057c8 <__sinit>
20002a9e:	4620      	mov	r0, r4
20002aa0:	ac06      	add	r4, sp, #24
20002aa2:	9a05      	ldr	r2, [sp, #20]
20002aa4:	4623      	mov	r3, r4
20002aa6:	6881      	ldr	r1, [r0, #8]
20002aa8:	9401      	str	r4, [sp, #4]
20002aaa:	f000 f82b 	bl	20002b04 <_vfprintf_r>
20002aae:	b003      	add	sp, #12
20002ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002ab4:	b003      	add	sp, #12
20002ab6:	4770      	bx	lr

20002ab8 <_sbrk_r>:
20002ab8:	b538      	push	{r3, r4, r5, lr}
20002aba:	f249 046c 	movw	r4, #36972	; 0x906c
20002abe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002ac2:	4605      	mov	r5, r0
20002ac4:	4608      	mov	r0, r1
20002ac6:	2300      	movs	r3, #0
20002ac8:	6023      	str	r3, [r4, #0]
20002aca:	f7fe fa2f 	bl	20000f2c <_sbrk>
20002ace:	f1b0 3fff 	cmp.w	r0, #4294967295
20002ad2:	d000      	beq.n	20002ad6 <_sbrk_r+0x1e>
20002ad4:	bd38      	pop	{r3, r4, r5, pc}
20002ad6:	6823      	ldr	r3, [r4, #0]
20002ad8:	2b00      	cmp	r3, #0
20002ada:	d0fb      	beq.n	20002ad4 <_sbrk_r+0x1c>
20002adc:	602b      	str	r3, [r5, #0]
20002ade:	bd38      	pop	{r3, r4, r5, pc}

20002ae0 <_times_r>:
20002ae0:	4608      	mov	r0, r1
20002ae2:	f7fe ba6d 	b.w	20000fc0 <_times>
20002ae6:	bf00      	nop

20002ae8 <__sprint_r>:
20002ae8:	6893      	ldr	r3, [r2, #8]
20002aea:	b510      	push	{r4, lr}
20002aec:	4614      	mov	r4, r2
20002aee:	b913      	cbnz	r3, 20002af6 <__sprint_r+0xe>
20002af0:	6053      	str	r3, [r2, #4]
20002af2:	4618      	mov	r0, r3
20002af4:	bd10      	pop	{r4, pc}
20002af6:	f002 ffcb 	bl	20005a90 <__sfvwrite_r>
20002afa:	2300      	movs	r3, #0
20002afc:	6063      	str	r3, [r4, #4]
20002afe:	60a3      	str	r3, [r4, #8]
20002b00:	bd10      	pop	{r4, pc}
20002b02:	bf00      	nop

20002b04 <_vfprintf_r>:
20002b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002b08:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002b0c:	b083      	sub	sp, #12
20002b0e:	460e      	mov	r6, r1
20002b10:	4615      	mov	r5, r2
20002b12:	469a      	mov	sl, r3
20002b14:	4681      	mov	r9, r0
20002b16:	f003 f9ab 	bl	20005e70 <_localeconv_r>
20002b1a:	6800      	ldr	r0, [r0, #0]
20002b1c:	901d      	str	r0, [sp, #116]	; 0x74
20002b1e:	f1b9 0f00 	cmp.w	r9, #0
20002b22:	d004      	beq.n	20002b2e <_vfprintf_r+0x2a>
20002b24:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002b28:	2b00      	cmp	r3, #0
20002b2a:	f000 815a 	beq.w	20002de2 <_vfprintf_r+0x2de>
20002b2e:	f248 73bc 	movw	r3, #34748	; 0x87bc
20002b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b36:	429e      	cmp	r6, r3
20002b38:	bf08      	it	eq
20002b3a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002b3e:	d010      	beq.n	20002b62 <_vfprintf_r+0x5e>
20002b40:	f248 73dc 	movw	r3, #34780	; 0x87dc
20002b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b48:	429e      	cmp	r6, r3
20002b4a:	bf08      	it	eq
20002b4c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002b50:	d007      	beq.n	20002b62 <_vfprintf_r+0x5e>
20002b52:	f248 73fc 	movw	r3, #34812	; 0x87fc
20002b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5a:	429e      	cmp	r6, r3
20002b5c:	bf08      	it	eq
20002b5e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002b62:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002b66:	fa1f f38c 	uxth.w	r3, ip
20002b6a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002b6e:	d109      	bne.n	20002b84 <_vfprintf_r+0x80>
20002b70:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002b74:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002b76:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002b7a:	fa1f f38c 	uxth.w	r3, ip
20002b7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002b82:	6672      	str	r2, [r6, #100]	; 0x64
20002b84:	f013 0f08 	tst.w	r3, #8
20002b88:	f001 8301 	beq.w	2000418e <_vfprintf_r+0x168a>
20002b8c:	6932      	ldr	r2, [r6, #16]
20002b8e:	2a00      	cmp	r2, #0
20002b90:	f001 82fd 	beq.w	2000418e <_vfprintf_r+0x168a>
20002b94:	f003 031a 	and.w	r3, r3, #26
20002b98:	2b0a      	cmp	r3, #10
20002b9a:	f000 80e0 	beq.w	20002d5e <_vfprintf_r+0x25a>
20002b9e:	2200      	movs	r2, #0
20002ba0:	9212      	str	r2, [sp, #72]	; 0x48
20002ba2:	921a      	str	r2, [sp, #104]	; 0x68
20002ba4:	2300      	movs	r3, #0
20002ba6:	921c      	str	r2, [sp, #112]	; 0x70
20002ba8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002bac:	9211      	str	r2, [sp, #68]	; 0x44
20002bae:	3404      	adds	r4, #4
20002bb0:	9219      	str	r2, [sp, #100]	; 0x64
20002bb2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002bb6:	931b      	str	r3, [sp, #108]	; 0x6c
20002bb8:	3204      	adds	r2, #4
20002bba:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002bbe:	3228      	adds	r2, #40	; 0x28
20002bc0:	3303      	adds	r3, #3
20002bc2:	9218      	str	r2, [sp, #96]	; 0x60
20002bc4:	9307      	str	r3, [sp, #28]
20002bc6:	2300      	movs	r3, #0
20002bc8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002bcc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002bd0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002bd4:	782b      	ldrb	r3, [r5, #0]
20002bd6:	1e1a      	subs	r2, r3, #0
20002bd8:	bf18      	it	ne
20002bda:	2201      	movne	r2, #1
20002bdc:	2b25      	cmp	r3, #37	; 0x25
20002bde:	bf0c      	ite	eq
20002be0:	2200      	moveq	r2, #0
20002be2:	f002 0201 	andne.w	r2, r2, #1
20002be6:	b332      	cbz	r2, 20002c36 <_vfprintf_r+0x132>
20002be8:	462f      	mov	r7, r5
20002bea:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002bee:	1e1a      	subs	r2, r3, #0
20002bf0:	bf18      	it	ne
20002bf2:	2201      	movne	r2, #1
20002bf4:	2b25      	cmp	r3, #37	; 0x25
20002bf6:	bf0c      	ite	eq
20002bf8:	2200      	moveq	r2, #0
20002bfa:	f002 0201 	andne.w	r2, r2, #1
20002bfe:	2a00      	cmp	r2, #0
20002c00:	d1f3      	bne.n	20002bea <_vfprintf_r+0xe6>
20002c02:	ebb7 0805 	subs.w	r8, r7, r5
20002c06:	bf08      	it	eq
20002c08:	463d      	moveq	r5, r7
20002c0a:	d014      	beq.n	20002c36 <_vfprintf_r+0x132>
20002c0c:	f8c4 8004 	str.w	r8, [r4, #4]
20002c10:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002c14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002c18:	3301      	adds	r3, #1
20002c1a:	6025      	str	r5, [r4, #0]
20002c1c:	2b07      	cmp	r3, #7
20002c1e:	4442      	add	r2, r8
20002c20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002c24:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002c28:	dc78      	bgt.n	20002d1c <_vfprintf_r+0x218>
20002c2a:	3408      	adds	r4, #8
20002c2c:	9811      	ldr	r0, [sp, #68]	; 0x44
20002c2e:	463d      	mov	r5, r7
20002c30:	4440      	add	r0, r8
20002c32:	9011      	str	r0, [sp, #68]	; 0x44
20002c34:	783b      	ldrb	r3, [r7, #0]
20002c36:	2b00      	cmp	r3, #0
20002c38:	d07c      	beq.n	20002d34 <_vfprintf_r+0x230>
20002c3a:	1c6b      	adds	r3, r5, #1
20002c3c:	f04f 37ff 	mov.w	r7, #4294967295
20002c40:	202b      	movs	r0, #43	; 0x2b
20002c42:	f04f 0c20 	mov.w	ip, #32
20002c46:	2100      	movs	r1, #0
20002c48:	f04f 0200 	mov.w	r2, #0
20002c4c:	910f      	str	r1, [sp, #60]	; 0x3c
20002c4e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002c52:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20002c56:	786a      	ldrb	r2, [r5, #1]
20002c58:	910a      	str	r1, [sp, #40]	; 0x28
20002c5a:	1c5d      	adds	r5, r3, #1
20002c5c:	f1a2 0320 	sub.w	r3, r2, #32
20002c60:	2b58      	cmp	r3, #88	; 0x58
20002c62:	f200 8286 	bhi.w	20003172 <_vfprintf_r+0x66e>
20002c66:	e8df f013 	tbh	[pc, r3, lsl #1]
20002c6a:	0298      	.short	0x0298
20002c6c:	02840284 	.word	0x02840284
20002c70:	028402a4 	.word	0x028402a4
20002c74:	02840284 	.word	0x02840284
20002c78:	02840284 	.word	0x02840284
20002c7c:	02ad0284 	.word	0x02ad0284
20002c80:	028402ba 	.word	0x028402ba
20002c84:	02ca02c1 	.word	0x02ca02c1
20002c88:	02e70284 	.word	0x02e70284
20002c8c:	02f002f0 	.word	0x02f002f0
20002c90:	02f002f0 	.word	0x02f002f0
20002c94:	02f002f0 	.word	0x02f002f0
20002c98:	02f002f0 	.word	0x02f002f0
20002c9c:	028402f0 	.word	0x028402f0
20002ca0:	02840284 	.word	0x02840284
20002ca4:	02840284 	.word	0x02840284
20002ca8:	02840284 	.word	0x02840284
20002cac:	02840284 	.word	0x02840284
20002cb0:	03040284 	.word	0x03040284
20002cb4:	02840326 	.word	0x02840326
20002cb8:	02840326 	.word	0x02840326
20002cbc:	02840284 	.word	0x02840284
20002cc0:	036a0284 	.word	0x036a0284
20002cc4:	02840284 	.word	0x02840284
20002cc8:	02840481 	.word	0x02840481
20002ccc:	02840284 	.word	0x02840284
20002cd0:	02840284 	.word	0x02840284
20002cd4:	02840414 	.word	0x02840414
20002cd8:	042f0284 	.word	0x042f0284
20002cdc:	02840284 	.word	0x02840284
20002ce0:	02840284 	.word	0x02840284
20002ce4:	02840284 	.word	0x02840284
20002ce8:	02840284 	.word	0x02840284
20002cec:	02840284 	.word	0x02840284
20002cf0:	0465044f 	.word	0x0465044f
20002cf4:	03260326 	.word	0x03260326
20002cf8:	03730326 	.word	0x03730326
20002cfc:	02840465 	.word	0x02840465
20002d00:	03790284 	.word	0x03790284
20002d04:	03850284 	.word	0x03850284
20002d08:	03ad0396 	.word	0x03ad0396
20002d0c:	0284040a 	.word	0x0284040a
20002d10:	028403cc 	.word	0x028403cc
20002d14:	028403f4 	.word	0x028403f4
20002d18:	00c00284 	.word	0x00c00284
20002d1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002d20:	4648      	mov	r0, r9
20002d22:	4631      	mov	r1, r6
20002d24:	320c      	adds	r2, #12
20002d26:	f7ff fedf 	bl	20002ae8 <__sprint_r>
20002d2a:	b958      	cbnz	r0, 20002d44 <_vfprintf_r+0x240>
20002d2c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002d30:	3404      	adds	r4, #4
20002d32:	e77b      	b.n	20002c2c <_vfprintf_r+0x128>
20002d34:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002d38:	2b00      	cmp	r3, #0
20002d3a:	f041 8192 	bne.w	20004062 <_vfprintf_r+0x155e>
20002d3e:	2300      	movs	r3, #0
20002d40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d44:	89b3      	ldrh	r3, [r6, #12]
20002d46:	f013 0f40 	tst.w	r3, #64	; 0x40
20002d4a:	d002      	beq.n	20002d52 <_vfprintf_r+0x24e>
20002d4c:	f04f 30ff 	mov.w	r0, #4294967295
20002d50:	9011      	str	r0, [sp, #68]	; 0x44
20002d52:	9811      	ldr	r0, [sp, #68]	; 0x44
20002d54:	b05f      	add	sp, #380	; 0x17c
20002d56:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20002d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002d5e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20002d62:	2b00      	cmp	r3, #0
20002d64:	f6ff af1b 	blt.w	20002b9e <_vfprintf_r+0x9a>
20002d68:	6a37      	ldr	r7, [r6, #32]
20002d6a:	f02c 0c02 	bic.w	ip, ip, #2
20002d6e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20002d72:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20002d76:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20002d7a:	340c      	adds	r4, #12
20002d7c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20002d80:	462a      	mov	r2, r5
20002d82:	4653      	mov	r3, sl
20002d84:	4648      	mov	r0, r9
20002d86:	4621      	mov	r1, r4
20002d88:	ad1f      	add	r5, sp, #124	; 0x7c
20002d8a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20002d8e:	2700      	movs	r7, #0
20002d90:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20002d94:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20002d98:	f44f 6580 	mov.w	r5, #1024	; 0x400
20002d9c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20002da0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20002da4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20002da8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20002dac:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20002db0:	f7ff fea8 	bl	20002b04 <_vfprintf_r>
20002db4:	2800      	cmp	r0, #0
20002db6:	9011      	str	r0, [sp, #68]	; 0x44
20002db8:	db09      	blt.n	20002dce <_vfprintf_r+0x2ca>
20002dba:	4621      	mov	r1, r4
20002dbc:	4648      	mov	r0, r9
20002dbe:	f002 fb93 	bl	200054e8 <_fflush_r>
20002dc2:	9911      	ldr	r1, [sp, #68]	; 0x44
20002dc4:	42b8      	cmp	r0, r7
20002dc6:	bf18      	it	ne
20002dc8:	f04f 31ff 	movne.w	r1, #4294967295
20002dcc:	9111      	str	r1, [sp, #68]	; 0x44
20002dce:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20002dd2:	f013 0f40 	tst.w	r3, #64	; 0x40
20002dd6:	d0bc      	beq.n	20002d52 <_vfprintf_r+0x24e>
20002dd8:	89b3      	ldrh	r3, [r6, #12]
20002dda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002dde:	81b3      	strh	r3, [r6, #12]
20002de0:	e7b7      	b.n	20002d52 <_vfprintf_r+0x24e>
20002de2:	4648      	mov	r0, r9
20002de4:	f002 fcf0 	bl	200057c8 <__sinit>
20002de8:	e6a1      	b.n	20002b2e <_vfprintf_r+0x2a>
20002dea:	980a      	ldr	r0, [sp, #40]	; 0x28
20002dec:	f248 7c8c 	movw	ip, #34700	; 0x878c
20002df0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002df4:	9216      	str	r2, [sp, #88]	; 0x58
20002df6:	f010 0f20 	tst.w	r0, #32
20002dfa:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20002dfe:	f000 836e 	beq.w	200034de <_vfprintf_r+0x9da>
20002e02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002e04:	1dcb      	adds	r3, r1, #7
20002e06:	f023 0307 	bic.w	r3, r3, #7
20002e0a:	f103 0208 	add.w	r2, r3, #8
20002e0e:	920b      	str	r2, [sp, #44]	; 0x2c
20002e10:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002e14:	ea5a 020b 	orrs.w	r2, sl, fp
20002e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002e1a:	bf0c      	ite	eq
20002e1c:	2200      	moveq	r2, #0
20002e1e:	2201      	movne	r2, #1
20002e20:	4213      	tst	r3, r2
20002e22:	f040 866b 	bne.w	20003afc <_vfprintf_r+0xff8>
20002e26:	2302      	movs	r3, #2
20002e28:	f04f 0100 	mov.w	r1, #0
20002e2c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20002e30:	2f00      	cmp	r7, #0
20002e32:	bfa2      	ittt	ge
20002e34:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002e38:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002e3c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20002e40:	2f00      	cmp	r7, #0
20002e42:	bf18      	it	ne
20002e44:	f042 0201 	orrne.w	r2, r2, #1
20002e48:	2a00      	cmp	r2, #0
20002e4a:	f000 841e 	beq.w	2000368a <_vfprintf_r+0xb86>
20002e4e:	2b01      	cmp	r3, #1
20002e50:	f000 85de 	beq.w	20003a10 <_vfprintf_r+0xf0c>
20002e54:	2b02      	cmp	r3, #2
20002e56:	f000 85c1 	beq.w	200039dc <_vfprintf_r+0xed8>
20002e5a:	9918      	ldr	r1, [sp, #96]	; 0x60
20002e5c:	9113      	str	r1, [sp, #76]	; 0x4c
20002e5e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002e62:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002e66:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002e6a:	f00a 0007 	and.w	r0, sl, #7
20002e6e:	46e3      	mov	fp, ip
20002e70:	46c2      	mov	sl, r8
20002e72:	3030      	adds	r0, #48	; 0x30
20002e74:	ea5a 020b 	orrs.w	r2, sl, fp
20002e78:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002e7c:	d1ef      	bne.n	20002e5e <_vfprintf_r+0x35a>
20002e7e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002e82:	9113      	str	r1, [sp, #76]	; 0x4c
20002e84:	f01c 0f01 	tst.w	ip, #1
20002e88:	f040 868c 	bne.w	20003ba4 <_vfprintf_r+0x10a0>
20002e8c:	9818      	ldr	r0, [sp, #96]	; 0x60
20002e8e:	1a40      	subs	r0, r0, r1
20002e90:	9010      	str	r0, [sp, #64]	; 0x40
20002e92:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002e96:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002e98:	9717      	str	r7, [sp, #92]	; 0x5c
20002e9a:	42ba      	cmp	r2, r7
20002e9c:	bfb8      	it	lt
20002e9e:	463a      	movlt	r2, r7
20002ea0:	920c      	str	r2, [sp, #48]	; 0x30
20002ea2:	b113      	cbz	r3, 20002eaa <_vfprintf_r+0x3a6>
20002ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002ea6:	3201      	adds	r2, #1
20002ea8:	920c      	str	r2, [sp, #48]	; 0x30
20002eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002eac:	980a      	ldr	r0, [sp, #40]	; 0x28
20002eae:	f013 0302 	ands.w	r3, r3, #2
20002eb2:	9315      	str	r3, [sp, #84]	; 0x54
20002eb4:	bf1e      	ittt	ne
20002eb6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20002eba:	f10c 0c02 	addne.w	ip, ip, #2
20002ebe:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20002ec2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20002ec6:	9014      	str	r0, [sp, #80]	; 0x50
20002ec8:	d14d      	bne.n	20002f66 <_vfprintf_r+0x462>
20002eca:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002ecc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002ece:	1a8f      	subs	r7, r1, r2
20002ed0:	2f00      	cmp	r7, #0
20002ed2:	dd48      	ble.n	20002f66 <_vfprintf_r+0x462>
20002ed4:	2f10      	cmp	r7, #16
20002ed6:	f248 7848 	movw	r8, #34632	; 0x8748
20002eda:	bfd8      	it	le
20002edc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002ee0:	dd30      	ble.n	20002f44 <_vfprintf_r+0x440>
20002ee2:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002ee6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002eea:	4643      	mov	r3, r8
20002eec:	f04f 0a10 	mov.w	sl, #16
20002ef0:	46a8      	mov	r8, r5
20002ef2:	f10b 0b0c 	add.w	fp, fp, #12
20002ef6:	461d      	mov	r5, r3
20002ef8:	e002      	b.n	20002f00 <_vfprintf_r+0x3fc>
20002efa:	3f10      	subs	r7, #16
20002efc:	2f10      	cmp	r7, #16
20002efe:	dd1e      	ble.n	20002f3e <_vfprintf_r+0x43a>
20002f00:	f8c4 a004 	str.w	sl, [r4, #4]
20002f04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002f08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002f0c:	3301      	adds	r3, #1
20002f0e:	6025      	str	r5, [r4, #0]
20002f10:	3210      	adds	r2, #16
20002f12:	2b07      	cmp	r3, #7
20002f14:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002f18:	f104 0408 	add.w	r4, r4, #8
20002f1c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002f20:	ddeb      	ble.n	20002efa <_vfprintf_r+0x3f6>
20002f22:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002f26:	4648      	mov	r0, r9
20002f28:	4631      	mov	r1, r6
20002f2a:	465a      	mov	r2, fp
20002f2c:	3404      	adds	r4, #4
20002f2e:	f7ff fddb 	bl	20002ae8 <__sprint_r>
20002f32:	2800      	cmp	r0, #0
20002f34:	f47f af06 	bne.w	20002d44 <_vfprintf_r+0x240>
20002f38:	3f10      	subs	r7, #16
20002f3a:	2f10      	cmp	r7, #16
20002f3c:	dce0      	bgt.n	20002f00 <_vfprintf_r+0x3fc>
20002f3e:	462b      	mov	r3, r5
20002f40:	4645      	mov	r5, r8
20002f42:	4698      	mov	r8, r3
20002f44:	6067      	str	r7, [r4, #4]
20002f46:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002f4a:	f8c4 8000 	str.w	r8, [r4]
20002f4e:	1c5a      	adds	r2, r3, #1
20002f50:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002f54:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002f58:	19db      	adds	r3, r3, r7
20002f5a:	2a07      	cmp	r2, #7
20002f5c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002f60:	f300 858a 	bgt.w	20003a78 <_vfprintf_r+0xf74>
20002f64:	3408      	adds	r4, #8
20002f66:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002f6a:	b19b      	cbz	r3, 20002f94 <_vfprintf_r+0x490>
20002f6c:	2301      	movs	r3, #1
20002f6e:	6063      	str	r3, [r4, #4]
20002f70:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002f74:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20002f78:	3207      	adds	r2, #7
20002f7a:	6022      	str	r2, [r4, #0]
20002f7c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002f80:	3301      	adds	r3, #1
20002f82:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002f86:	3201      	adds	r2, #1
20002f88:	2b07      	cmp	r3, #7
20002f8a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002f8e:	f300 84b6 	bgt.w	200038fe <_vfprintf_r+0xdfa>
20002f92:	3408      	adds	r4, #8
20002f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
20002f96:	b19b      	cbz	r3, 20002fc0 <_vfprintf_r+0x4bc>
20002f98:	2302      	movs	r3, #2
20002f9a:	6063      	str	r3, [r4, #4]
20002f9c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002fa0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20002fa4:	3204      	adds	r2, #4
20002fa6:	6022      	str	r2, [r4, #0]
20002fa8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002fac:	3301      	adds	r3, #1
20002fae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002fb2:	3202      	adds	r2, #2
20002fb4:	2b07      	cmp	r3, #7
20002fb6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002fba:	f300 84af 	bgt.w	2000391c <_vfprintf_r+0xe18>
20002fbe:	3408      	adds	r4, #8
20002fc0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20002fc4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20002fc8:	f000 8376 	beq.w	200036b8 <_vfprintf_r+0xbb4>
20002fcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20002fce:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002fd0:	1a9f      	subs	r7, r3, r2
20002fd2:	2f00      	cmp	r7, #0
20002fd4:	dd43      	ble.n	2000305e <_vfprintf_r+0x55a>
20002fd6:	2f10      	cmp	r7, #16
20002fd8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20003b68 <_vfprintf_r+0x1064>
20002fdc:	dd2e      	ble.n	2000303c <_vfprintf_r+0x538>
20002fde:	4643      	mov	r3, r8
20002fe0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002fe4:	46a8      	mov	r8, r5
20002fe6:	f04f 0a10 	mov.w	sl, #16
20002fea:	f10b 0b0c 	add.w	fp, fp, #12
20002fee:	461d      	mov	r5, r3
20002ff0:	e002      	b.n	20002ff8 <_vfprintf_r+0x4f4>
20002ff2:	3f10      	subs	r7, #16
20002ff4:	2f10      	cmp	r7, #16
20002ff6:	dd1e      	ble.n	20003036 <_vfprintf_r+0x532>
20002ff8:	f8c4 a004 	str.w	sl, [r4, #4]
20002ffc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003000:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003004:	3301      	adds	r3, #1
20003006:	6025      	str	r5, [r4, #0]
20003008:	3210      	adds	r2, #16
2000300a:	2b07      	cmp	r3, #7
2000300c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003010:	f104 0408 	add.w	r4, r4, #8
20003014:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003018:	ddeb      	ble.n	20002ff2 <_vfprintf_r+0x4ee>
2000301a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000301e:	4648      	mov	r0, r9
20003020:	4631      	mov	r1, r6
20003022:	465a      	mov	r2, fp
20003024:	3404      	adds	r4, #4
20003026:	f7ff fd5f 	bl	20002ae8 <__sprint_r>
2000302a:	2800      	cmp	r0, #0
2000302c:	f47f ae8a 	bne.w	20002d44 <_vfprintf_r+0x240>
20003030:	3f10      	subs	r7, #16
20003032:	2f10      	cmp	r7, #16
20003034:	dce0      	bgt.n	20002ff8 <_vfprintf_r+0x4f4>
20003036:	462b      	mov	r3, r5
20003038:	4645      	mov	r5, r8
2000303a:	4698      	mov	r8, r3
2000303c:	6067      	str	r7, [r4, #4]
2000303e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003042:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003046:	3301      	adds	r3, #1
20003048:	f8c4 8000 	str.w	r8, [r4]
2000304c:	19d2      	adds	r2, r2, r7
2000304e:	2b07      	cmp	r3, #7
20003050:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003054:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003058:	f300 8442 	bgt.w	200038e0 <_vfprintf_r+0xddc>
2000305c:	3408      	adds	r4, #8
2000305e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003062:	f41c 7f80 	tst.w	ip, #256	; 0x100
20003066:	f040 829d 	bne.w	200035a4 <_vfprintf_r+0xaa0>
2000306a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000306c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000306e:	6060      	str	r0, [r4, #4]
20003070:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003074:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003078:	3301      	adds	r3, #1
2000307a:	6021      	str	r1, [r4, #0]
2000307c:	1812      	adds	r2, r2, r0
2000307e:	2b07      	cmp	r3, #7
20003080:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003084:	bfd8      	it	le
20003086:	f104 0308 	addle.w	r3, r4, #8
2000308a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000308e:	f300 839b 	bgt.w	200037c8 <_vfprintf_r+0xcc4>
20003092:	990a      	ldr	r1, [sp, #40]	; 0x28
20003094:	f011 0f04 	tst.w	r1, #4
20003098:	d055      	beq.n	20003146 <_vfprintf_r+0x642>
2000309a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000309c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200030a0:	ebcc 0702 	rsb	r7, ip, r2
200030a4:	2f00      	cmp	r7, #0
200030a6:	dd4e      	ble.n	20003146 <_vfprintf_r+0x642>
200030a8:	2f10      	cmp	r7, #16
200030aa:	f248 7848 	movw	r8, #34632	; 0x8748
200030ae:	bfd8      	it	le
200030b0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200030b4:	dd2e      	ble.n	20003114 <_vfprintf_r+0x610>
200030b6:	f2c2 0800 	movt	r8, #8192	; 0x2000
200030ba:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200030be:	4642      	mov	r2, r8
200030c0:	2410      	movs	r4, #16
200030c2:	46a8      	mov	r8, r5
200030c4:	f10a 0a0c 	add.w	sl, sl, #12
200030c8:	4615      	mov	r5, r2
200030ca:	e002      	b.n	200030d2 <_vfprintf_r+0x5ce>
200030cc:	3f10      	subs	r7, #16
200030ce:	2f10      	cmp	r7, #16
200030d0:	dd1d      	ble.n	2000310e <_vfprintf_r+0x60a>
200030d2:	605c      	str	r4, [r3, #4]
200030d4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200030d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200030dc:	3201      	adds	r2, #1
200030de:	601d      	str	r5, [r3, #0]
200030e0:	3110      	adds	r1, #16
200030e2:	2a07      	cmp	r2, #7
200030e4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200030e8:	f103 0308 	add.w	r3, r3, #8
200030ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200030f0:	ddec      	ble.n	200030cc <_vfprintf_r+0x5c8>
200030f2:	4648      	mov	r0, r9
200030f4:	4631      	mov	r1, r6
200030f6:	4652      	mov	r2, sl
200030f8:	f7ff fcf6 	bl	20002ae8 <__sprint_r>
200030fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003100:	3304      	adds	r3, #4
20003102:	2800      	cmp	r0, #0
20003104:	f47f ae1e 	bne.w	20002d44 <_vfprintf_r+0x240>
20003108:	3f10      	subs	r7, #16
2000310a:	2f10      	cmp	r7, #16
2000310c:	dce1      	bgt.n	200030d2 <_vfprintf_r+0x5ce>
2000310e:	462a      	mov	r2, r5
20003110:	4645      	mov	r5, r8
20003112:	4690      	mov	r8, r2
20003114:	605f      	str	r7, [r3, #4]
20003116:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000311a:	f8c3 8000 	str.w	r8, [r3]
2000311e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003122:	3201      	adds	r2, #1
20003124:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003128:	18fb      	adds	r3, r7, r3
2000312a:	2a07      	cmp	r2, #7
2000312c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003130:	dd0b      	ble.n	2000314a <_vfprintf_r+0x646>
20003132:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003136:	4648      	mov	r0, r9
20003138:	4631      	mov	r1, r6
2000313a:	320c      	adds	r2, #12
2000313c:	f7ff fcd4 	bl	20002ae8 <__sprint_r>
20003140:	2800      	cmp	r0, #0
20003142:	f47f adff 	bne.w	20002d44 <_vfprintf_r+0x240>
20003146:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000314a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000314c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000314e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003150:	428a      	cmp	r2, r1
20003152:	bfac      	ite	ge
20003154:	1880      	addge	r0, r0, r2
20003156:	1840      	addlt	r0, r0, r1
20003158:	9011      	str	r0, [sp, #68]	; 0x44
2000315a:	2b00      	cmp	r3, #0
2000315c:	f040 8342 	bne.w	200037e4 <_vfprintf_r+0xce0>
20003160:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003164:	2300      	movs	r3, #0
20003166:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000316a:	3404      	adds	r4, #4
2000316c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003170:	e530      	b.n	20002bd4 <_vfprintf_r+0xd0>
20003172:	9216      	str	r2, [sp, #88]	; 0x58
20003174:	2a00      	cmp	r2, #0
20003176:	f43f addd 	beq.w	20002d34 <_vfprintf_r+0x230>
2000317a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
2000317e:	2301      	movs	r3, #1
20003180:	f04f 0c00 	mov.w	ip, #0
20003184:	3004      	adds	r0, #4
20003186:	930c      	str	r3, [sp, #48]	; 0x30
20003188:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
2000318c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003190:	9013      	str	r0, [sp, #76]	; 0x4c
20003192:	9310      	str	r3, [sp, #64]	; 0x40
20003194:	2100      	movs	r1, #0
20003196:	9117      	str	r1, [sp, #92]	; 0x5c
20003198:	e687      	b.n	20002eaa <_vfprintf_r+0x3a6>
2000319a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000319e:	2b00      	cmp	r3, #0
200031a0:	f040 852b 	bne.w	20003bfa <_vfprintf_r+0x10f6>
200031a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031a6:	462b      	mov	r3, r5
200031a8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200031ac:	782a      	ldrb	r2, [r5, #0]
200031ae:	910b      	str	r1, [sp, #44]	; 0x2c
200031b0:	e553      	b.n	20002c5a <_vfprintf_r+0x156>
200031b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200031b6:	f043 0301 	orr.w	r3, r3, #1
200031ba:	930a      	str	r3, [sp, #40]	; 0x28
200031bc:	462b      	mov	r3, r5
200031be:	782a      	ldrb	r2, [r5, #0]
200031c0:	910b      	str	r1, [sp, #44]	; 0x2c
200031c2:	e54a      	b.n	20002c5a <_vfprintf_r+0x156>
200031c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200031c8:	6809      	ldr	r1, [r1, #0]
200031ca:	910f      	str	r1, [sp, #60]	; 0x3c
200031cc:	1d11      	adds	r1, r2, #4
200031ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200031d0:	2b00      	cmp	r3, #0
200031d2:	f2c0 8780 	blt.w	200040d6 <_vfprintf_r+0x15d2>
200031d6:	782a      	ldrb	r2, [r5, #0]
200031d8:	462b      	mov	r3, r5
200031da:	910b      	str	r1, [sp, #44]	; 0x2c
200031dc:	e53d      	b.n	20002c5a <_vfprintf_r+0x156>
200031de:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031e0:	462b      	mov	r3, r5
200031e2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200031e6:	782a      	ldrb	r2, [r5, #0]
200031e8:	910b      	str	r1, [sp, #44]	; 0x2c
200031ea:	e536      	b.n	20002c5a <_vfprintf_r+0x156>
200031ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200031ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200031f0:	f043 0304 	orr.w	r3, r3, #4
200031f4:	930a      	str	r3, [sp, #40]	; 0x28
200031f6:	462b      	mov	r3, r5
200031f8:	782a      	ldrb	r2, [r5, #0]
200031fa:	910b      	str	r1, [sp, #44]	; 0x2c
200031fc:	e52d      	b.n	20002c5a <_vfprintf_r+0x156>
200031fe:	462b      	mov	r3, r5
20003200:	f813 2b01 	ldrb.w	r2, [r3], #1
20003204:	2a2a      	cmp	r2, #42	; 0x2a
20003206:	f001 80cd 	beq.w	200043a4 <_vfprintf_r+0x18a0>
2000320a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000320e:	2909      	cmp	r1, #9
20003210:	f201 8037 	bhi.w	20004282 <_vfprintf_r+0x177e>
20003214:	3502      	adds	r5, #2
20003216:	2700      	movs	r7, #0
20003218:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000321c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003220:	462b      	mov	r3, r5
20003222:	3501      	adds	r5, #1
20003224:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20003228:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000322c:	2909      	cmp	r1, #9
2000322e:	d9f3      	bls.n	20003218 <_vfprintf_r+0x714>
20003230:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20003234:	461d      	mov	r5, r3
20003236:	e511      	b.n	20002c5c <_vfprintf_r+0x158>
20003238:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000323a:	462b      	mov	r3, r5
2000323c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000323e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003242:	920a      	str	r2, [sp, #40]	; 0x28
20003244:	782a      	ldrb	r2, [r5, #0]
20003246:	910b      	str	r1, [sp, #44]	; 0x2c
20003248:	e507      	b.n	20002c5a <_vfprintf_r+0x156>
2000324a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000324e:	f04f 0800 	mov.w	r8, #0
20003252:	462b      	mov	r3, r5
20003254:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20003258:	f813 2b01 	ldrb.w	r2, [r3], #1
2000325c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003260:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003264:	461d      	mov	r5, r3
20003266:	2909      	cmp	r1, #9
20003268:	d9f3      	bls.n	20003252 <_vfprintf_r+0x74e>
2000326a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000326e:	461d      	mov	r5, r3
20003270:	e4f4      	b.n	20002c5c <_vfprintf_r+0x158>
20003272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003274:	9216      	str	r2, [sp, #88]	; 0x58
20003276:	f043 0310 	orr.w	r3, r3, #16
2000327a:	930a      	str	r3, [sp, #40]	; 0x28
2000327c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003280:	f01c 0f20 	tst.w	ip, #32
20003284:	f000 815d 	beq.w	20003542 <_vfprintf_r+0xa3e>
20003288:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000328a:	1dc3      	adds	r3, r0, #7
2000328c:	f023 0307 	bic.w	r3, r3, #7
20003290:	f103 0108 	add.w	r1, r3, #8
20003294:	910b      	str	r1, [sp, #44]	; 0x2c
20003296:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000329a:	f1ba 0f00 	cmp.w	sl, #0
2000329e:	f17b 0200 	sbcs.w	r2, fp, #0
200032a2:	f2c0 849b 	blt.w	20003bdc <_vfprintf_r+0x10d8>
200032a6:	ea5a 030b 	orrs.w	r3, sl, fp
200032aa:	f04f 0301 	mov.w	r3, #1
200032ae:	bf0c      	ite	eq
200032b0:	2200      	moveq	r2, #0
200032b2:	2201      	movne	r2, #1
200032b4:	e5bc      	b.n	20002e30 <_vfprintf_r+0x32c>
200032b6:	980a      	ldr	r0, [sp, #40]	; 0x28
200032b8:	9216      	str	r2, [sp, #88]	; 0x58
200032ba:	f010 0f08 	tst.w	r0, #8
200032be:	f000 84ed 	beq.w	20003c9c <_vfprintf_r+0x1198>
200032c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200032c4:	1dcb      	adds	r3, r1, #7
200032c6:	f023 0307 	bic.w	r3, r3, #7
200032ca:	f103 0208 	add.w	r2, r3, #8
200032ce:	920b      	str	r2, [sp, #44]	; 0x2c
200032d0:	f8d3 8004 	ldr.w	r8, [r3, #4]
200032d4:	f8d3 a000 	ldr.w	sl, [r3]
200032d8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200032dc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200032e0:	4650      	mov	r0, sl
200032e2:	4641      	mov	r1, r8
200032e4:	f003 fe4a 	bl	20006f7c <__isinfd>
200032e8:	4683      	mov	fp, r0
200032ea:	2800      	cmp	r0, #0
200032ec:	f000 8599 	beq.w	20003e22 <_vfprintf_r+0x131e>
200032f0:	4650      	mov	r0, sl
200032f2:	2200      	movs	r2, #0
200032f4:	2300      	movs	r3, #0
200032f6:	4641      	mov	r1, r8
200032f8:	f004 fe2e 	bl	20007f58 <__aeabi_dcmplt>
200032fc:	2800      	cmp	r0, #0
200032fe:	f040 850b 	bne.w	20003d18 <_vfprintf_r+0x1214>
20003302:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003306:	f248 7180 	movw	r1, #34688	; 0x8780
2000330a:	f248 727c 	movw	r2, #34684	; 0x877c
2000330e:	9816      	ldr	r0, [sp, #88]	; 0x58
20003310:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003314:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003318:	f04f 0c03 	mov.w	ip, #3
2000331c:	2847      	cmp	r0, #71	; 0x47
2000331e:	bfd8      	it	le
20003320:	4611      	movle	r1, r2
20003322:	9113      	str	r1, [sp, #76]	; 0x4c
20003324:	990a      	ldr	r1, [sp, #40]	; 0x28
20003326:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000332a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000332e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003332:	910a      	str	r1, [sp, #40]	; 0x28
20003334:	f04f 0c00 	mov.w	ip, #0
20003338:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000333c:	e5b1      	b.n	20002ea2 <_vfprintf_r+0x39e>
2000333e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003342:	f043 0308 	orr.w	r3, r3, #8
20003346:	930a      	str	r3, [sp, #40]	; 0x28
20003348:	462b      	mov	r3, r5
2000334a:	782a      	ldrb	r2, [r5, #0]
2000334c:	910b      	str	r1, [sp, #44]	; 0x2c
2000334e:	e484      	b.n	20002c5a <_vfprintf_r+0x156>
20003350:	990a      	ldr	r1, [sp, #40]	; 0x28
20003352:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20003356:	910a      	str	r1, [sp, #40]	; 0x28
20003358:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000335a:	e73c      	b.n	200031d6 <_vfprintf_r+0x6d2>
2000335c:	782a      	ldrb	r2, [r5, #0]
2000335e:	2a6c      	cmp	r2, #108	; 0x6c
20003360:	f000 8555 	beq.w	20003e0e <_vfprintf_r+0x130a>
20003364:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003368:	910b      	str	r1, [sp, #44]	; 0x2c
2000336a:	f043 0310 	orr.w	r3, r3, #16
2000336e:	930a      	str	r3, [sp, #40]	; 0x28
20003370:	462b      	mov	r3, r5
20003372:	e472      	b.n	20002c5a <_vfprintf_r+0x156>
20003374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003376:	f012 0f20 	tst.w	r2, #32
2000337a:	f000 8482 	beq.w	20003c82 <_vfprintf_r+0x117e>
2000337e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003380:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003382:	6803      	ldr	r3, [r0, #0]
20003384:	4610      	mov	r0, r2
20003386:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000338a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000338c:	e9c3 0100 	strd	r0, r1, [r3]
20003390:	f102 0a04 	add.w	sl, r2, #4
20003394:	e41e      	b.n	20002bd4 <_vfprintf_r+0xd0>
20003396:	9216      	str	r2, [sp, #88]	; 0x58
20003398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000339a:	f012 0320 	ands.w	r3, r2, #32
2000339e:	f000 80ef 	beq.w	20003580 <_vfprintf_r+0xa7c>
200033a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200033a4:	1dda      	adds	r2, r3, #7
200033a6:	2300      	movs	r3, #0
200033a8:	f022 0207 	bic.w	r2, r2, #7
200033ac:	f102 0c08 	add.w	ip, r2, #8
200033b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200033b4:	e9d2 ab00 	ldrd	sl, fp, [r2]
200033b8:	ea5a 000b 	orrs.w	r0, sl, fp
200033bc:	bf0c      	ite	eq
200033be:	2200      	moveq	r2, #0
200033c0:	2201      	movne	r2, #1
200033c2:	e531      	b.n	20002e28 <_vfprintf_r+0x324>
200033c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200033c6:	2178      	movs	r1, #120	; 0x78
200033c8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200033cc:	9116      	str	r1, [sp, #88]	; 0x58
200033ce:	6803      	ldr	r3, [r0, #0]
200033d0:	f248 708c 	movw	r0, #34700	; 0x878c
200033d4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200033d8:	2130      	movs	r1, #48	; 0x30
200033da:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200033de:	f04c 0c02 	orr.w	ip, ip, #2
200033e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200033e4:	1e1a      	subs	r2, r3, #0
200033e6:	bf18      	it	ne
200033e8:	2201      	movne	r2, #1
200033ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200033ee:	469a      	mov	sl, r3
200033f0:	f04f 0b00 	mov.w	fp, #0
200033f4:	3104      	adds	r1, #4
200033f6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200033fa:	9019      	str	r0, [sp, #100]	; 0x64
200033fc:	2302      	movs	r3, #2
200033fe:	910b      	str	r1, [sp, #44]	; 0x2c
20003400:	e512      	b.n	20002e28 <_vfprintf_r+0x324>
20003402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003404:	9216      	str	r2, [sp, #88]	; 0x58
20003406:	f04f 0200 	mov.w	r2, #0
2000340a:	1d18      	adds	r0, r3, #4
2000340c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003410:	681b      	ldr	r3, [r3, #0]
20003412:	900b      	str	r0, [sp, #44]	; 0x2c
20003414:	9313      	str	r3, [sp, #76]	; 0x4c
20003416:	2b00      	cmp	r3, #0
20003418:	f000 86c6 	beq.w	200041a8 <_vfprintf_r+0x16a4>
2000341c:	2f00      	cmp	r7, #0
2000341e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003420:	f2c0 868f 	blt.w	20004142 <_vfprintf_r+0x163e>
20003424:	2100      	movs	r1, #0
20003426:	463a      	mov	r2, r7
20003428:	f002 fdc4 	bl	20005fb4 <memchr>
2000342c:	4603      	mov	r3, r0
2000342e:	2800      	cmp	r0, #0
20003430:	f000 86f5 	beq.w	2000421e <_vfprintf_r+0x171a>
20003434:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003436:	1a1b      	subs	r3, r3, r0
20003438:	9310      	str	r3, [sp, #64]	; 0x40
2000343a:	42bb      	cmp	r3, r7
2000343c:	f340 85be 	ble.w	20003fbc <_vfprintf_r+0x14b8>
20003440:	9710      	str	r7, [sp, #64]	; 0x40
20003442:	2100      	movs	r1, #0
20003444:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003448:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000344c:	970c      	str	r7, [sp, #48]	; 0x30
2000344e:	9117      	str	r1, [sp, #92]	; 0x5c
20003450:	e527      	b.n	20002ea2 <_vfprintf_r+0x39e>
20003452:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003456:	9216      	str	r2, [sp, #88]	; 0x58
20003458:	f01c 0f20 	tst.w	ip, #32
2000345c:	d023      	beq.n	200034a6 <_vfprintf_r+0x9a2>
2000345e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003460:	2301      	movs	r3, #1
20003462:	1dc2      	adds	r2, r0, #7
20003464:	f022 0207 	bic.w	r2, r2, #7
20003468:	f102 0108 	add.w	r1, r2, #8
2000346c:	910b      	str	r1, [sp, #44]	; 0x2c
2000346e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003472:	ea5a 020b 	orrs.w	r2, sl, fp
20003476:	bf0c      	ite	eq
20003478:	2200      	moveq	r2, #0
2000347a:	2201      	movne	r2, #1
2000347c:	e4d4      	b.n	20002e28 <_vfprintf_r+0x324>
2000347e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003480:	462b      	mov	r3, r5
20003482:	f041 0120 	orr.w	r1, r1, #32
20003486:	910a      	str	r1, [sp, #40]	; 0x28
20003488:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000348a:	782a      	ldrb	r2, [r5, #0]
2000348c:	910b      	str	r1, [sp, #44]	; 0x2c
2000348e:	f7ff bbe4 	b.w	20002c5a <_vfprintf_r+0x156>
20003492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003494:	9216      	str	r2, [sp, #88]	; 0x58
20003496:	f043 0310 	orr.w	r3, r3, #16
2000349a:	930a      	str	r3, [sp, #40]	; 0x28
2000349c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200034a0:	f01c 0f20 	tst.w	ip, #32
200034a4:	d1db      	bne.n	2000345e <_vfprintf_r+0x95a>
200034a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034a8:	f013 0f10 	tst.w	r3, #16
200034ac:	f000 83d5 	beq.w	20003c5a <_vfprintf_r+0x1156>
200034b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200034b2:	2301      	movs	r3, #1
200034b4:	1d02      	adds	r2, r0, #4
200034b6:	920b      	str	r2, [sp, #44]	; 0x2c
200034b8:	6801      	ldr	r1, [r0, #0]
200034ba:	1e0a      	subs	r2, r1, #0
200034bc:	bf18      	it	ne
200034be:	2201      	movne	r2, #1
200034c0:	468a      	mov	sl, r1
200034c2:	f04f 0b00 	mov.w	fp, #0
200034c6:	e4af      	b.n	20002e28 <_vfprintf_r+0x324>
200034c8:	980a      	ldr	r0, [sp, #40]	; 0x28
200034ca:	9216      	str	r2, [sp, #88]	; 0x58
200034cc:	f248 7268 	movw	r2, #34664	; 0x8768
200034d0:	f010 0f20 	tst.w	r0, #32
200034d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200034d8:	9219      	str	r2, [sp, #100]	; 0x64
200034da:	f47f ac92 	bne.w	20002e02 <_vfprintf_r+0x2fe>
200034de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034e0:	f013 0f10 	tst.w	r3, #16
200034e4:	f040 831a 	bne.w	20003b1c <_vfprintf_r+0x1018>
200034e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200034ea:	f012 0f40 	tst.w	r2, #64	; 0x40
200034ee:	f000 8315 	beq.w	20003b1c <_vfprintf_r+0x1018>
200034f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200034f4:	f103 0c04 	add.w	ip, r3, #4
200034f8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200034fc:	f8b3 a000 	ldrh.w	sl, [r3]
20003500:	46d2      	mov	sl, sl
20003502:	f04f 0b00 	mov.w	fp, #0
20003506:	e485      	b.n	20002e14 <_vfprintf_r+0x310>
20003508:	9216      	str	r2, [sp, #88]	; 0x58
2000350a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000350e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003510:	f04f 0c01 	mov.w	ip, #1
20003514:	f04f 0000 	mov.w	r0, #0
20003518:	3104      	adds	r1, #4
2000351a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000351e:	6813      	ldr	r3, [r2, #0]
20003520:	3204      	adds	r2, #4
20003522:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20003526:	920b      	str	r2, [sp, #44]	; 0x2c
20003528:	9113      	str	r1, [sp, #76]	; 0x4c
2000352a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000352e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20003532:	e62f      	b.n	20003194 <_vfprintf_r+0x690>
20003534:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003538:	9216      	str	r2, [sp, #88]	; 0x58
2000353a:	f01c 0f20 	tst.w	ip, #32
2000353e:	f47f aea3 	bne.w	20003288 <_vfprintf_r+0x784>
20003542:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003544:	f012 0f10 	tst.w	r2, #16
20003548:	f040 82f1 	bne.w	20003b2e <_vfprintf_r+0x102a>
2000354c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000354e:	f012 0f40 	tst.w	r2, #64	; 0x40
20003552:	f000 82ec 	beq.w	20003b2e <_vfprintf_r+0x102a>
20003556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003558:	f103 0c04 	add.w	ip, r3, #4
2000355c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003560:	f9b3 a000 	ldrsh.w	sl, [r3]
20003564:	46d2      	mov	sl, sl
20003566:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000356a:	e696      	b.n	2000329a <_vfprintf_r+0x796>
2000356c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000356e:	9216      	str	r2, [sp, #88]	; 0x58
20003570:	f041 0110 	orr.w	r1, r1, #16
20003574:	910a      	str	r1, [sp, #40]	; 0x28
20003576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003578:	f012 0320 	ands.w	r3, r2, #32
2000357c:	f47f af11 	bne.w	200033a2 <_vfprintf_r+0x89e>
20003580:	990a      	ldr	r1, [sp, #40]	; 0x28
20003582:	f011 0210 	ands.w	r2, r1, #16
20003586:	f000 8354 	beq.w	20003c32 <_vfprintf_r+0x112e>
2000358a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000358c:	f102 0c04 	add.w	ip, r2, #4
20003590:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003594:	6811      	ldr	r1, [r2, #0]
20003596:	1e0a      	subs	r2, r1, #0
20003598:	bf18      	it	ne
2000359a:	2201      	movne	r2, #1
2000359c:	468a      	mov	sl, r1
2000359e:	f04f 0b00 	mov.w	fp, #0
200035a2:	e441      	b.n	20002e28 <_vfprintf_r+0x324>
200035a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200035a6:	2a65      	cmp	r2, #101	; 0x65
200035a8:	f340 8128 	ble.w	200037fc <_vfprintf_r+0xcf8>
200035ac:	9812      	ldr	r0, [sp, #72]	; 0x48
200035ae:	2200      	movs	r2, #0
200035b0:	2300      	movs	r3, #0
200035b2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200035b4:	f004 fcc6 	bl	20007f44 <__aeabi_dcmpeq>
200035b8:	2800      	cmp	r0, #0
200035ba:	f000 81be 	beq.w	2000393a <_vfprintf_r+0xe36>
200035be:	2301      	movs	r3, #1
200035c0:	6063      	str	r3, [r4, #4]
200035c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200035c6:	f248 73a8 	movw	r3, #34728	; 0x87a8
200035ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ce:	6023      	str	r3, [r4, #0]
200035d0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200035d4:	3201      	adds	r2, #1
200035d6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200035da:	3301      	adds	r3, #1
200035dc:	2a07      	cmp	r2, #7
200035de:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200035e2:	bfd8      	it	le
200035e4:	f104 0308 	addle.w	r3, r4, #8
200035e8:	f300 839b 	bgt.w	20003d22 <_vfprintf_r+0x121e>
200035ec:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200035f0:	981a      	ldr	r0, [sp, #104]	; 0x68
200035f2:	4282      	cmp	r2, r0
200035f4:	db04      	blt.n	20003600 <_vfprintf_r+0xafc>
200035f6:	990a      	ldr	r1, [sp, #40]	; 0x28
200035f8:	f011 0f01 	tst.w	r1, #1
200035fc:	f43f ad49 	beq.w	20003092 <_vfprintf_r+0x58e>
20003600:	2201      	movs	r2, #1
20003602:	605a      	str	r2, [r3, #4]
20003604:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003608:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000360c:	3201      	adds	r2, #1
2000360e:	981d      	ldr	r0, [sp, #116]	; 0x74
20003610:	3101      	adds	r1, #1
20003612:	2a07      	cmp	r2, #7
20003614:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003618:	6018      	str	r0, [r3, #0]
2000361a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000361e:	f300 855f 	bgt.w	200040e0 <_vfprintf_r+0x15dc>
20003622:	3308      	adds	r3, #8
20003624:	991a      	ldr	r1, [sp, #104]	; 0x68
20003626:	1e4f      	subs	r7, r1, #1
20003628:	2f00      	cmp	r7, #0
2000362a:	f77f ad32 	ble.w	20003092 <_vfprintf_r+0x58e>
2000362e:	2f10      	cmp	r7, #16
20003630:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20003b68 <_vfprintf_r+0x1064>
20003634:	f340 82ea 	ble.w	20003c0c <_vfprintf_r+0x1108>
20003638:	4642      	mov	r2, r8
2000363a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000363e:	46a8      	mov	r8, r5
20003640:	2410      	movs	r4, #16
20003642:	f10a 0a0c 	add.w	sl, sl, #12
20003646:	4615      	mov	r5, r2
20003648:	e003      	b.n	20003652 <_vfprintf_r+0xb4e>
2000364a:	3f10      	subs	r7, #16
2000364c:	2f10      	cmp	r7, #16
2000364e:	f340 82da 	ble.w	20003c06 <_vfprintf_r+0x1102>
20003652:	605c      	str	r4, [r3, #4]
20003654:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003658:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000365c:	3201      	adds	r2, #1
2000365e:	601d      	str	r5, [r3, #0]
20003660:	3110      	adds	r1, #16
20003662:	2a07      	cmp	r2, #7
20003664:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003668:	f103 0308 	add.w	r3, r3, #8
2000366c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003670:	ddeb      	ble.n	2000364a <_vfprintf_r+0xb46>
20003672:	4648      	mov	r0, r9
20003674:	4631      	mov	r1, r6
20003676:	4652      	mov	r2, sl
20003678:	f7ff fa36 	bl	20002ae8 <__sprint_r>
2000367c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003680:	3304      	adds	r3, #4
20003682:	2800      	cmp	r0, #0
20003684:	d0e1      	beq.n	2000364a <_vfprintf_r+0xb46>
20003686:	f7ff bb5d 	b.w	20002d44 <_vfprintf_r+0x240>
2000368a:	b97b      	cbnz	r3, 200036ac <_vfprintf_r+0xba8>
2000368c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000368e:	f011 0f01 	tst.w	r1, #1
20003692:	d00b      	beq.n	200036ac <_vfprintf_r+0xba8>
20003694:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003698:	2330      	movs	r3, #48	; 0x30
2000369a:	3204      	adds	r2, #4
2000369c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200036a0:	3227      	adds	r2, #39	; 0x27
200036a2:	2301      	movs	r3, #1
200036a4:	9213      	str	r2, [sp, #76]	; 0x4c
200036a6:	9310      	str	r3, [sp, #64]	; 0x40
200036a8:	f7ff bbf3 	b.w	20002e92 <_vfprintf_r+0x38e>
200036ac:	9818      	ldr	r0, [sp, #96]	; 0x60
200036ae:	2100      	movs	r1, #0
200036b0:	9110      	str	r1, [sp, #64]	; 0x40
200036b2:	9013      	str	r0, [sp, #76]	; 0x4c
200036b4:	f7ff bbed 	b.w	20002e92 <_vfprintf_r+0x38e>
200036b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200036ba:	990c      	ldr	r1, [sp, #48]	; 0x30
200036bc:	1a47      	subs	r7, r0, r1
200036be:	2f00      	cmp	r7, #0
200036c0:	f77f ac84 	ble.w	20002fcc <_vfprintf_r+0x4c8>
200036c4:	2f10      	cmp	r7, #16
200036c6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20003b68 <_vfprintf_r+0x1064>
200036ca:	dd2e      	ble.n	2000372a <_vfprintf_r+0xc26>
200036cc:	4643      	mov	r3, r8
200036ce:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200036d2:	46a8      	mov	r8, r5
200036d4:	f04f 0a10 	mov.w	sl, #16
200036d8:	f10b 0b0c 	add.w	fp, fp, #12
200036dc:	461d      	mov	r5, r3
200036de:	e002      	b.n	200036e6 <_vfprintf_r+0xbe2>
200036e0:	3f10      	subs	r7, #16
200036e2:	2f10      	cmp	r7, #16
200036e4:	dd1e      	ble.n	20003724 <_vfprintf_r+0xc20>
200036e6:	f8c4 a004 	str.w	sl, [r4, #4]
200036ea:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200036ee:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200036f2:	3301      	adds	r3, #1
200036f4:	6025      	str	r5, [r4, #0]
200036f6:	3210      	adds	r2, #16
200036f8:	2b07      	cmp	r3, #7
200036fa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200036fe:	f104 0408 	add.w	r4, r4, #8
20003702:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003706:	ddeb      	ble.n	200036e0 <_vfprintf_r+0xbdc>
20003708:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000370c:	4648      	mov	r0, r9
2000370e:	4631      	mov	r1, r6
20003710:	465a      	mov	r2, fp
20003712:	3404      	adds	r4, #4
20003714:	f7ff f9e8 	bl	20002ae8 <__sprint_r>
20003718:	2800      	cmp	r0, #0
2000371a:	f47f ab13 	bne.w	20002d44 <_vfprintf_r+0x240>
2000371e:	3f10      	subs	r7, #16
20003720:	2f10      	cmp	r7, #16
20003722:	dce0      	bgt.n	200036e6 <_vfprintf_r+0xbe2>
20003724:	462b      	mov	r3, r5
20003726:	4645      	mov	r5, r8
20003728:	4698      	mov	r8, r3
2000372a:	6067      	str	r7, [r4, #4]
2000372c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003730:	f8c4 8000 	str.w	r8, [r4]
20003734:	1c5a      	adds	r2, r3, #1
20003736:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000373a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000373e:	19db      	adds	r3, r3, r7
20003740:	2a07      	cmp	r2, #7
20003742:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003746:	f300 823a 	bgt.w	20003bbe <_vfprintf_r+0x10ba>
2000374a:	3408      	adds	r4, #8
2000374c:	e43e      	b.n	20002fcc <_vfprintf_r+0x4c8>
2000374e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003750:	6063      	str	r3, [r4, #4]
20003752:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003756:	6021      	str	r1, [r4, #0]
20003758:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000375c:	3201      	adds	r2, #1
2000375e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003762:	18cb      	adds	r3, r1, r3
20003764:	2a07      	cmp	r2, #7
20003766:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000376a:	f300 8549 	bgt.w	20004200 <_vfprintf_r+0x16fc>
2000376e:	3408      	adds	r4, #8
20003770:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20003772:	2301      	movs	r3, #1
20003774:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003778:	6063      	str	r3, [r4, #4]
2000377a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000377e:	6022      	str	r2, [r4, #0]
20003780:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003784:	3301      	adds	r3, #1
20003786:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000378a:	3201      	adds	r2, #1
2000378c:	2b07      	cmp	r3, #7
2000378e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003792:	bfd8      	it	le
20003794:	f104 0308 	addle.w	r3, r4, #8
20003798:	f300 8523 	bgt.w	200041e2 <_vfprintf_r+0x16de>
2000379c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000379e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200037a2:	19c7      	adds	r7, r0, r7
200037a4:	981a      	ldr	r0, [sp, #104]	; 0x68
200037a6:	601f      	str	r7, [r3, #0]
200037a8:	1a81      	subs	r1, r0, r2
200037aa:	6059      	str	r1, [r3, #4]
200037ac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200037b0:	1a8a      	subs	r2, r1, r2
200037b2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200037b6:	1812      	adds	r2, r2, r0
200037b8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200037bc:	3101      	adds	r1, #1
200037be:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200037c2:	2907      	cmp	r1, #7
200037c4:	f340 8232 	ble.w	20003c2c <_vfprintf_r+0x1128>
200037c8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200037cc:	4648      	mov	r0, r9
200037ce:	4631      	mov	r1, r6
200037d0:	320c      	adds	r2, #12
200037d2:	f7ff f989 	bl	20002ae8 <__sprint_r>
200037d6:	2800      	cmp	r0, #0
200037d8:	f47f aab4 	bne.w	20002d44 <_vfprintf_r+0x240>
200037dc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200037e0:	3304      	adds	r3, #4
200037e2:	e456      	b.n	20003092 <_vfprintf_r+0x58e>
200037e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200037e8:	4648      	mov	r0, r9
200037ea:	4631      	mov	r1, r6
200037ec:	320c      	adds	r2, #12
200037ee:	f7ff f97b 	bl	20002ae8 <__sprint_r>
200037f2:	2800      	cmp	r0, #0
200037f4:	f43f acb4 	beq.w	20003160 <_vfprintf_r+0x65c>
200037f8:	f7ff baa4 	b.w	20002d44 <_vfprintf_r+0x240>
200037fc:	991a      	ldr	r1, [sp, #104]	; 0x68
200037fe:	2901      	cmp	r1, #1
20003800:	dd4c      	ble.n	2000389c <_vfprintf_r+0xd98>
20003802:	2301      	movs	r3, #1
20003804:	6063      	str	r3, [r4, #4]
20003806:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000380a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000380e:	3301      	adds	r3, #1
20003810:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003812:	3201      	adds	r2, #1
20003814:	2b07      	cmp	r3, #7
20003816:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000381a:	6020      	str	r0, [r4, #0]
2000381c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003820:	f300 81b2 	bgt.w	20003b88 <_vfprintf_r+0x1084>
20003824:	3408      	adds	r4, #8
20003826:	2301      	movs	r3, #1
20003828:	6063      	str	r3, [r4, #4]
2000382a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000382e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003832:	3301      	adds	r3, #1
20003834:	991d      	ldr	r1, [sp, #116]	; 0x74
20003836:	3201      	adds	r2, #1
20003838:	2b07      	cmp	r3, #7
2000383a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000383e:	6021      	str	r1, [r4, #0]
20003840:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003844:	f300 8192 	bgt.w	20003b6c <_vfprintf_r+0x1068>
20003848:	3408      	adds	r4, #8
2000384a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000384c:	2200      	movs	r2, #0
2000384e:	2300      	movs	r3, #0
20003850:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003852:	f004 fb77 	bl	20007f44 <__aeabi_dcmpeq>
20003856:	2800      	cmp	r0, #0
20003858:	f040 811d 	bne.w	20003a96 <_vfprintf_r+0xf92>
2000385c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000385e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003860:	1e5a      	subs	r2, r3, #1
20003862:	6062      	str	r2, [r4, #4]
20003864:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003868:	1c41      	adds	r1, r0, #1
2000386a:	6021      	str	r1, [r4, #0]
2000386c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003870:	3301      	adds	r3, #1
20003872:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003876:	188a      	adds	r2, r1, r2
20003878:	2b07      	cmp	r3, #7
2000387a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000387e:	dc21      	bgt.n	200038c4 <_vfprintf_r+0xdc0>
20003880:	3408      	adds	r4, #8
20003882:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20003884:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003888:	981c      	ldr	r0, [sp, #112]	; 0x70
2000388a:	6022      	str	r2, [r4, #0]
2000388c:	6063      	str	r3, [r4, #4]
2000388e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003892:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003896:	3301      	adds	r3, #1
20003898:	f7ff bbf0 	b.w	2000307c <_vfprintf_r+0x578>
2000389c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000389e:	f012 0f01 	tst.w	r2, #1
200038a2:	d1ae      	bne.n	20003802 <_vfprintf_r+0xcfe>
200038a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200038a6:	2301      	movs	r3, #1
200038a8:	6063      	str	r3, [r4, #4]
200038aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200038ae:	6022      	str	r2, [r4, #0]
200038b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200038b4:	3301      	adds	r3, #1
200038b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200038ba:	3201      	adds	r2, #1
200038bc:	2b07      	cmp	r3, #7
200038be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200038c2:	dddd      	ble.n	20003880 <_vfprintf_r+0xd7c>
200038c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200038c8:	4648      	mov	r0, r9
200038ca:	4631      	mov	r1, r6
200038cc:	320c      	adds	r2, #12
200038ce:	f7ff f90b 	bl	20002ae8 <__sprint_r>
200038d2:	2800      	cmp	r0, #0
200038d4:	f47f aa36 	bne.w	20002d44 <_vfprintf_r+0x240>
200038d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200038dc:	3404      	adds	r4, #4
200038de:	e7d0      	b.n	20003882 <_vfprintf_r+0xd7e>
200038e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200038e4:	4648      	mov	r0, r9
200038e6:	4631      	mov	r1, r6
200038e8:	320c      	adds	r2, #12
200038ea:	f7ff f8fd 	bl	20002ae8 <__sprint_r>
200038ee:	2800      	cmp	r0, #0
200038f0:	f47f aa28 	bne.w	20002d44 <_vfprintf_r+0x240>
200038f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200038f8:	3404      	adds	r4, #4
200038fa:	f7ff bbb0 	b.w	2000305e <_vfprintf_r+0x55a>
200038fe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003902:	4648      	mov	r0, r9
20003904:	4631      	mov	r1, r6
20003906:	320c      	adds	r2, #12
20003908:	f7ff f8ee 	bl	20002ae8 <__sprint_r>
2000390c:	2800      	cmp	r0, #0
2000390e:	f47f aa19 	bne.w	20002d44 <_vfprintf_r+0x240>
20003912:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003916:	3404      	adds	r4, #4
20003918:	f7ff bb3c 	b.w	20002f94 <_vfprintf_r+0x490>
2000391c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003920:	4648      	mov	r0, r9
20003922:	4631      	mov	r1, r6
20003924:	320c      	adds	r2, #12
20003926:	f7ff f8df 	bl	20002ae8 <__sprint_r>
2000392a:	2800      	cmp	r0, #0
2000392c:	f47f aa0a 	bne.w	20002d44 <_vfprintf_r+0x240>
20003930:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003934:	3404      	adds	r4, #4
20003936:	f7ff bb43 	b.w	20002fc0 <_vfprintf_r+0x4bc>
2000393a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000393e:	2b00      	cmp	r3, #0
20003940:	f340 81fd 	ble.w	20003d3e <_vfprintf_r+0x123a>
20003944:	991a      	ldr	r1, [sp, #104]	; 0x68
20003946:	428b      	cmp	r3, r1
20003948:	f6ff af01 	blt.w	2000374e <_vfprintf_r+0xc4a>
2000394c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000394e:	6061      	str	r1, [r4, #4]
20003950:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003954:	6022      	str	r2, [r4, #0]
20003956:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000395a:	3301      	adds	r3, #1
2000395c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003960:	1852      	adds	r2, r2, r1
20003962:	2b07      	cmp	r3, #7
20003964:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003968:	bfd8      	it	le
2000396a:	f104 0308 	addle.w	r3, r4, #8
2000396e:	f300 8429 	bgt.w	200041c4 <_vfprintf_r+0x16c0>
20003972:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20003976:	981a      	ldr	r0, [sp, #104]	; 0x68
20003978:	1a24      	subs	r4, r4, r0
2000397a:	2c00      	cmp	r4, #0
2000397c:	f340 81b3 	ble.w	20003ce6 <_vfprintf_r+0x11e2>
20003980:	2c10      	cmp	r4, #16
20003982:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20003b68 <_vfprintf_r+0x1064>
20003986:	f340 819d 	ble.w	20003cc4 <_vfprintf_r+0x11c0>
2000398a:	4642      	mov	r2, r8
2000398c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003990:	46a8      	mov	r8, r5
20003992:	2710      	movs	r7, #16
20003994:	f10a 0a0c 	add.w	sl, sl, #12
20003998:	4615      	mov	r5, r2
2000399a:	e003      	b.n	200039a4 <_vfprintf_r+0xea0>
2000399c:	3c10      	subs	r4, #16
2000399e:	2c10      	cmp	r4, #16
200039a0:	f340 818d 	ble.w	20003cbe <_vfprintf_r+0x11ba>
200039a4:	605f      	str	r7, [r3, #4]
200039a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200039aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039ae:	3201      	adds	r2, #1
200039b0:	601d      	str	r5, [r3, #0]
200039b2:	3110      	adds	r1, #16
200039b4:	2a07      	cmp	r2, #7
200039b6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200039ba:	f103 0308 	add.w	r3, r3, #8
200039be:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200039c2:	ddeb      	ble.n	2000399c <_vfprintf_r+0xe98>
200039c4:	4648      	mov	r0, r9
200039c6:	4631      	mov	r1, r6
200039c8:	4652      	mov	r2, sl
200039ca:	f7ff f88d 	bl	20002ae8 <__sprint_r>
200039ce:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200039d2:	3304      	adds	r3, #4
200039d4:	2800      	cmp	r0, #0
200039d6:	d0e1      	beq.n	2000399c <_vfprintf_r+0xe98>
200039d8:	f7ff b9b4 	b.w	20002d44 <_vfprintf_r+0x240>
200039dc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200039de:	9819      	ldr	r0, [sp, #100]	; 0x64
200039e0:	4613      	mov	r3, r2
200039e2:	9213      	str	r2, [sp, #76]	; 0x4c
200039e4:	f00a 020f 	and.w	r2, sl, #15
200039e8:	ea4f 111a 	mov.w	r1, sl, lsr #4
200039ec:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200039f0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200039f4:	5c82      	ldrb	r2, [r0, r2]
200039f6:	468a      	mov	sl, r1
200039f8:	46e3      	mov	fp, ip
200039fa:	ea5a 0c0b 	orrs.w	ip, sl, fp
200039fe:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003a02:	d1ef      	bne.n	200039e4 <_vfprintf_r+0xee0>
20003a04:	9818      	ldr	r0, [sp, #96]	; 0x60
20003a06:	9313      	str	r3, [sp, #76]	; 0x4c
20003a08:	1ac0      	subs	r0, r0, r3
20003a0a:	9010      	str	r0, [sp, #64]	; 0x40
20003a0c:	f7ff ba41 	b.w	20002e92 <_vfprintf_r+0x38e>
20003a10:	2209      	movs	r2, #9
20003a12:	2300      	movs	r3, #0
20003a14:	4552      	cmp	r2, sl
20003a16:	eb73 000b 	sbcs.w	r0, r3, fp
20003a1a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003a1e:	d21f      	bcs.n	20003a60 <_vfprintf_r+0xf5c>
20003a20:	4623      	mov	r3, r4
20003a22:	4644      	mov	r4, r8
20003a24:	46b8      	mov	r8, r7
20003a26:	461f      	mov	r7, r3
20003a28:	4650      	mov	r0, sl
20003a2a:	4659      	mov	r1, fp
20003a2c:	220a      	movs	r2, #10
20003a2e:	2300      	movs	r3, #0
20003a30:	f004 fae2 	bl	20007ff8 <__aeabi_uldivmod>
20003a34:	2300      	movs	r3, #0
20003a36:	4650      	mov	r0, sl
20003a38:	4659      	mov	r1, fp
20003a3a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003a3e:	220a      	movs	r2, #10
20003a40:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003a44:	f004 fad8 	bl	20007ff8 <__aeabi_uldivmod>
20003a48:	2209      	movs	r2, #9
20003a4a:	2300      	movs	r3, #0
20003a4c:	4682      	mov	sl, r0
20003a4e:	468b      	mov	fp, r1
20003a50:	4552      	cmp	r2, sl
20003a52:	eb73 030b 	sbcs.w	r3, r3, fp
20003a56:	d3e7      	bcc.n	20003a28 <_vfprintf_r+0xf24>
20003a58:	463b      	mov	r3, r7
20003a5a:	4647      	mov	r7, r8
20003a5c:	46a0      	mov	r8, r4
20003a5e:	461c      	mov	r4, r3
20003a60:	f108 30ff 	add.w	r0, r8, #4294967295
20003a64:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003a68:	9013      	str	r0, [sp, #76]	; 0x4c
20003a6a:	f808 ac01 	strb.w	sl, [r8, #-1]
20003a6e:	9918      	ldr	r1, [sp, #96]	; 0x60
20003a70:	1a09      	subs	r1, r1, r0
20003a72:	9110      	str	r1, [sp, #64]	; 0x40
20003a74:	f7ff ba0d 	b.w	20002e92 <_vfprintf_r+0x38e>
20003a78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a7c:	4648      	mov	r0, r9
20003a7e:	4631      	mov	r1, r6
20003a80:	320c      	adds	r2, #12
20003a82:	f7ff f831 	bl	20002ae8 <__sprint_r>
20003a86:	2800      	cmp	r0, #0
20003a88:	f47f a95c 	bne.w	20002d44 <_vfprintf_r+0x240>
20003a8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a90:	3404      	adds	r4, #4
20003a92:	f7ff ba68 	b.w	20002f66 <_vfprintf_r+0x462>
20003a96:	991a      	ldr	r1, [sp, #104]	; 0x68
20003a98:	1e4f      	subs	r7, r1, #1
20003a9a:	2f00      	cmp	r7, #0
20003a9c:	f77f aef1 	ble.w	20003882 <_vfprintf_r+0xd7e>
20003aa0:	2f10      	cmp	r7, #16
20003aa2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20003b68 <_vfprintf_r+0x1064>
20003aa6:	dd4e      	ble.n	20003b46 <_vfprintf_r+0x1042>
20003aa8:	4643      	mov	r3, r8
20003aaa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003aae:	46a8      	mov	r8, r5
20003ab0:	f04f 0a10 	mov.w	sl, #16
20003ab4:	f10b 0b0c 	add.w	fp, fp, #12
20003ab8:	461d      	mov	r5, r3
20003aba:	e002      	b.n	20003ac2 <_vfprintf_r+0xfbe>
20003abc:	3f10      	subs	r7, #16
20003abe:	2f10      	cmp	r7, #16
20003ac0:	dd3e      	ble.n	20003b40 <_vfprintf_r+0x103c>
20003ac2:	f8c4 a004 	str.w	sl, [r4, #4]
20003ac6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003aca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003ace:	3301      	adds	r3, #1
20003ad0:	6025      	str	r5, [r4, #0]
20003ad2:	3210      	adds	r2, #16
20003ad4:	2b07      	cmp	r3, #7
20003ad6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003ada:	f104 0408 	add.w	r4, r4, #8
20003ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003ae2:	ddeb      	ble.n	20003abc <_vfprintf_r+0xfb8>
20003ae4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003ae8:	4648      	mov	r0, r9
20003aea:	4631      	mov	r1, r6
20003aec:	465a      	mov	r2, fp
20003aee:	3404      	adds	r4, #4
20003af0:	f7fe fffa 	bl	20002ae8 <__sprint_r>
20003af4:	2800      	cmp	r0, #0
20003af6:	d0e1      	beq.n	20003abc <_vfprintf_r+0xfb8>
20003af8:	f7ff b924 	b.w	20002d44 <_vfprintf_r+0x240>
20003afc:	9816      	ldr	r0, [sp, #88]	; 0x58
20003afe:	2130      	movs	r1, #48	; 0x30
20003b00:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003b04:	2201      	movs	r2, #1
20003b06:	2302      	movs	r3, #2
20003b08:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003b0c:	f04c 0c02 	orr.w	ip, ip, #2
20003b10:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003b14:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003b18:	f7ff b986 	b.w	20002e28 <_vfprintf_r+0x324>
20003b1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003b1e:	1d01      	adds	r1, r0, #4
20003b20:	6803      	ldr	r3, [r0, #0]
20003b22:	910b      	str	r1, [sp, #44]	; 0x2c
20003b24:	469a      	mov	sl, r3
20003b26:	f04f 0b00 	mov.w	fp, #0
20003b2a:	f7ff b973 	b.w	20002e14 <_vfprintf_r+0x310>
20003b2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003b30:	1d01      	adds	r1, r0, #4
20003b32:	6803      	ldr	r3, [r0, #0]
20003b34:	910b      	str	r1, [sp, #44]	; 0x2c
20003b36:	469a      	mov	sl, r3
20003b38:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003b3c:	f7ff bbad 	b.w	2000329a <_vfprintf_r+0x796>
20003b40:	462b      	mov	r3, r5
20003b42:	4645      	mov	r5, r8
20003b44:	4698      	mov	r8, r3
20003b46:	6067      	str	r7, [r4, #4]
20003b48:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b4c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b50:	3301      	adds	r3, #1
20003b52:	f8c4 8000 	str.w	r8, [r4]
20003b56:	19d2      	adds	r2, r2, r7
20003b58:	2b07      	cmp	r3, #7
20003b5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b62:	f77f ae8d 	ble.w	20003880 <_vfprintf_r+0xd7c>
20003b66:	e6ad      	b.n	200038c4 <_vfprintf_r+0xdc0>
20003b68:	20008758 	.word	0x20008758
20003b6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b70:	4648      	mov	r0, r9
20003b72:	4631      	mov	r1, r6
20003b74:	320c      	adds	r2, #12
20003b76:	f7fe ffb7 	bl	20002ae8 <__sprint_r>
20003b7a:	2800      	cmp	r0, #0
20003b7c:	f47f a8e2 	bne.w	20002d44 <_vfprintf_r+0x240>
20003b80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003b84:	3404      	adds	r4, #4
20003b86:	e660      	b.n	2000384a <_vfprintf_r+0xd46>
20003b88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b8c:	4648      	mov	r0, r9
20003b8e:	4631      	mov	r1, r6
20003b90:	320c      	adds	r2, #12
20003b92:	f7fe ffa9 	bl	20002ae8 <__sprint_r>
20003b96:	2800      	cmp	r0, #0
20003b98:	f47f a8d4 	bne.w	20002d44 <_vfprintf_r+0x240>
20003b9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003ba0:	3404      	adds	r4, #4
20003ba2:	e640      	b.n	20003826 <_vfprintf_r+0xd22>
20003ba4:	2830      	cmp	r0, #48	; 0x30
20003ba6:	f000 82ec 	beq.w	20004182 <_vfprintf_r+0x167e>
20003baa:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003bac:	2330      	movs	r3, #48	; 0x30
20003bae:	f800 3d01 	strb.w	r3, [r0, #-1]!
20003bb2:	9918      	ldr	r1, [sp, #96]	; 0x60
20003bb4:	9013      	str	r0, [sp, #76]	; 0x4c
20003bb6:	1a09      	subs	r1, r1, r0
20003bb8:	9110      	str	r1, [sp, #64]	; 0x40
20003bba:	f7ff b96a 	b.w	20002e92 <_vfprintf_r+0x38e>
20003bbe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003bc2:	4648      	mov	r0, r9
20003bc4:	4631      	mov	r1, r6
20003bc6:	320c      	adds	r2, #12
20003bc8:	f7fe ff8e 	bl	20002ae8 <__sprint_r>
20003bcc:	2800      	cmp	r0, #0
20003bce:	f47f a8b9 	bne.w	20002d44 <_vfprintf_r+0x240>
20003bd2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003bd6:	3404      	adds	r4, #4
20003bd8:	f7ff b9f8 	b.w	20002fcc <_vfprintf_r+0x4c8>
20003bdc:	f1da 0a00 	rsbs	sl, sl, #0
20003be0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003be4:	232d      	movs	r3, #45	; 0x2d
20003be6:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003bea:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003bee:	bf0c      	ite	eq
20003bf0:	2200      	moveq	r2, #0
20003bf2:	2201      	movne	r2, #1
20003bf4:	2301      	movs	r3, #1
20003bf6:	f7ff b91b 	b.w	20002e30 <_vfprintf_r+0x32c>
20003bfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003bfc:	462b      	mov	r3, r5
20003bfe:	782a      	ldrb	r2, [r5, #0]
20003c00:	910b      	str	r1, [sp, #44]	; 0x2c
20003c02:	f7ff b82a 	b.w	20002c5a <_vfprintf_r+0x156>
20003c06:	462a      	mov	r2, r5
20003c08:	4645      	mov	r5, r8
20003c0a:	4690      	mov	r8, r2
20003c0c:	605f      	str	r7, [r3, #4]
20003c0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003c12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003c16:	3201      	adds	r2, #1
20003c18:	f8c3 8000 	str.w	r8, [r3]
20003c1c:	19c9      	adds	r1, r1, r7
20003c1e:	2a07      	cmp	r2, #7
20003c20:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003c24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003c28:	f73f adce 	bgt.w	200037c8 <_vfprintf_r+0xcc4>
20003c2c:	3308      	adds	r3, #8
20003c2e:	f7ff ba30 	b.w	20003092 <_vfprintf_r+0x58e>
20003c32:	980a      	ldr	r0, [sp, #40]	; 0x28
20003c34:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003c38:	f000 81ed 	beq.w	20004016 <_vfprintf_r+0x1512>
20003c3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003c3e:	4613      	mov	r3, r2
20003c40:	1d0a      	adds	r2, r1, #4
20003c42:	920b      	str	r2, [sp, #44]	; 0x2c
20003c44:	f8b1 a000 	ldrh.w	sl, [r1]
20003c48:	f1ba 0200 	subs.w	r2, sl, #0
20003c4c:	bf18      	it	ne
20003c4e:	2201      	movne	r2, #1
20003c50:	46d2      	mov	sl, sl
20003c52:	f04f 0b00 	mov.w	fp, #0
20003c56:	f7ff b8e7 	b.w	20002e28 <_vfprintf_r+0x324>
20003c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003c5c:	f013 0f40 	tst.w	r3, #64	; 0x40
20003c60:	f000 81cc 	beq.w	20003ffc <_vfprintf_r+0x14f8>
20003c64:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c66:	2301      	movs	r3, #1
20003c68:	1d01      	adds	r1, r0, #4
20003c6a:	910b      	str	r1, [sp, #44]	; 0x2c
20003c6c:	f8b0 a000 	ldrh.w	sl, [r0]
20003c70:	f1ba 0200 	subs.w	r2, sl, #0
20003c74:	bf18      	it	ne
20003c76:	2201      	movne	r2, #1
20003c78:	46d2      	mov	sl, sl
20003c7a:	f04f 0b00 	mov.w	fp, #0
20003c7e:	f7ff b8d3 	b.w	20002e28 <_vfprintf_r+0x324>
20003c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003c84:	f013 0f10 	tst.w	r3, #16
20003c88:	f000 81a4 	beq.w	20003fd4 <_vfprintf_r+0x14d0>
20003c8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c8e:	9911      	ldr	r1, [sp, #68]	; 0x44
20003c90:	f100 0a04 	add.w	sl, r0, #4
20003c94:	6803      	ldr	r3, [r0, #0]
20003c96:	6019      	str	r1, [r3, #0]
20003c98:	f7fe bf9c 	b.w	20002bd4 <_vfprintf_r+0xd0>
20003c9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c9e:	1dc3      	adds	r3, r0, #7
20003ca0:	f023 0307 	bic.w	r3, r3, #7
20003ca4:	f103 0108 	add.w	r1, r3, #8
20003ca8:	910b      	str	r1, [sp, #44]	; 0x2c
20003caa:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003cae:	f8d3 a000 	ldr.w	sl, [r3]
20003cb2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003cb6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003cba:	f7ff bb11 	b.w	200032e0 <_vfprintf_r+0x7dc>
20003cbe:	462a      	mov	r2, r5
20003cc0:	4645      	mov	r5, r8
20003cc2:	4690      	mov	r8, r2
20003cc4:	605c      	str	r4, [r3, #4]
20003cc6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003cca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003cce:	3201      	adds	r2, #1
20003cd0:	f8c3 8000 	str.w	r8, [r3]
20003cd4:	1909      	adds	r1, r1, r4
20003cd6:	2a07      	cmp	r2, #7
20003cd8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003cdc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ce0:	f300 82ea 	bgt.w	200042b8 <_vfprintf_r+0x17b4>
20003ce4:	3308      	adds	r3, #8
20003ce6:	990a      	ldr	r1, [sp, #40]	; 0x28
20003ce8:	f011 0f01 	tst.w	r1, #1
20003cec:	f43f a9d1 	beq.w	20003092 <_vfprintf_r+0x58e>
20003cf0:	2201      	movs	r2, #1
20003cf2:	605a      	str	r2, [r3, #4]
20003cf4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003cf8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003cfc:	3201      	adds	r2, #1
20003cfe:	981d      	ldr	r0, [sp, #116]	; 0x74
20003d00:	3101      	adds	r1, #1
20003d02:	2a07      	cmp	r2, #7
20003d04:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003d08:	6018      	str	r0, [r3, #0]
20003d0a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003d0e:	f73f ad5b 	bgt.w	200037c8 <_vfprintf_r+0xcc4>
20003d12:	3308      	adds	r3, #8
20003d14:	f7ff b9bd 	b.w	20003092 <_vfprintf_r+0x58e>
20003d18:	232d      	movs	r3, #45	; 0x2d
20003d1a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003d1e:	f7ff baf2 	b.w	20003306 <_vfprintf_r+0x802>
20003d22:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d26:	4648      	mov	r0, r9
20003d28:	4631      	mov	r1, r6
20003d2a:	320c      	adds	r2, #12
20003d2c:	f7fe fedc 	bl	20002ae8 <__sprint_r>
20003d30:	2800      	cmp	r0, #0
20003d32:	f47f a807 	bne.w	20002d44 <_vfprintf_r+0x240>
20003d36:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003d3a:	3304      	adds	r3, #4
20003d3c:	e456      	b.n	200035ec <_vfprintf_r+0xae8>
20003d3e:	2301      	movs	r3, #1
20003d40:	6063      	str	r3, [r4, #4]
20003d42:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003d46:	f248 73a8 	movw	r3, #34728	; 0x87a8
20003d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d4e:	6023      	str	r3, [r4, #0]
20003d50:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003d54:	3201      	adds	r2, #1
20003d56:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003d5a:	3301      	adds	r3, #1
20003d5c:	2a07      	cmp	r2, #7
20003d5e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003d62:	bfd8      	it	le
20003d64:	f104 0308 	addle.w	r3, r4, #8
20003d68:	f300 8187 	bgt.w	2000407a <_vfprintf_r+0x1576>
20003d6c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003d70:	b93a      	cbnz	r2, 20003d82 <_vfprintf_r+0x127e>
20003d72:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20003d74:	b92a      	cbnz	r2, 20003d82 <_vfprintf_r+0x127e>
20003d76:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003d7a:	f01c 0f01 	tst.w	ip, #1
20003d7e:	f43f a988 	beq.w	20003092 <_vfprintf_r+0x58e>
20003d82:	2201      	movs	r2, #1
20003d84:	605a      	str	r2, [r3, #4]
20003d86:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003d8a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003d8e:	3201      	adds	r2, #1
20003d90:	981d      	ldr	r0, [sp, #116]	; 0x74
20003d92:	3101      	adds	r1, #1
20003d94:	2a07      	cmp	r2, #7
20003d96:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003d9a:	6018      	str	r0, [r3, #0]
20003d9c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003da0:	f300 8179 	bgt.w	20004096 <_vfprintf_r+0x1592>
20003da4:	3308      	adds	r3, #8
20003da6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003daa:	427f      	negs	r7, r7
20003dac:	2f00      	cmp	r7, #0
20003dae:	f340 81b3 	ble.w	20004118 <_vfprintf_r+0x1614>
20003db2:	2f10      	cmp	r7, #16
20003db4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20004408 <_vfprintf_r+0x1904>
20003db8:	f340 81d2 	ble.w	20004160 <_vfprintf_r+0x165c>
20003dbc:	4642      	mov	r2, r8
20003dbe:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003dc2:	46a8      	mov	r8, r5
20003dc4:	2410      	movs	r4, #16
20003dc6:	f10a 0a0c 	add.w	sl, sl, #12
20003dca:	4615      	mov	r5, r2
20003dcc:	e003      	b.n	20003dd6 <_vfprintf_r+0x12d2>
20003dce:	3f10      	subs	r7, #16
20003dd0:	2f10      	cmp	r7, #16
20003dd2:	f340 81c2 	ble.w	2000415a <_vfprintf_r+0x1656>
20003dd6:	605c      	str	r4, [r3, #4]
20003dd8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ddc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003de0:	3201      	adds	r2, #1
20003de2:	601d      	str	r5, [r3, #0]
20003de4:	3110      	adds	r1, #16
20003de6:	2a07      	cmp	r2, #7
20003de8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003dec:	f103 0308 	add.w	r3, r3, #8
20003df0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003df4:	ddeb      	ble.n	20003dce <_vfprintf_r+0x12ca>
20003df6:	4648      	mov	r0, r9
20003df8:	4631      	mov	r1, r6
20003dfa:	4652      	mov	r2, sl
20003dfc:	f7fe fe74 	bl	20002ae8 <__sprint_r>
20003e00:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003e04:	3304      	adds	r3, #4
20003e06:	2800      	cmp	r0, #0
20003e08:	d0e1      	beq.n	20003dce <_vfprintf_r+0x12ca>
20003e0a:	f7fe bf9b 	b.w	20002d44 <_vfprintf_r+0x240>
20003e0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003e10:	1c6b      	adds	r3, r5, #1
20003e12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003e14:	f042 0220 	orr.w	r2, r2, #32
20003e18:	920a      	str	r2, [sp, #40]	; 0x28
20003e1a:	786a      	ldrb	r2, [r5, #1]
20003e1c:	910b      	str	r1, [sp, #44]	; 0x2c
20003e1e:	f7fe bf1c 	b.w	20002c5a <_vfprintf_r+0x156>
20003e22:	4650      	mov	r0, sl
20003e24:	4641      	mov	r1, r8
20003e26:	f003 f8bb 	bl	20006fa0 <__isnand>
20003e2a:	2800      	cmp	r0, #0
20003e2c:	f040 80ff 	bne.w	2000402e <_vfprintf_r+0x152a>
20003e30:	f1b7 3fff 	cmp.w	r7, #4294967295
20003e34:	f000 8251 	beq.w	200042da <_vfprintf_r+0x17d6>
20003e38:	9816      	ldr	r0, [sp, #88]	; 0x58
20003e3a:	2867      	cmp	r0, #103	; 0x67
20003e3c:	bf14      	ite	ne
20003e3e:	2300      	movne	r3, #0
20003e40:	2301      	moveq	r3, #1
20003e42:	2847      	cmp	r0, #71	; 0x47
20003e44:	bf08      	it	eq
20003e46:	f043 0301 	orreq.w	r3, r3, #1
20003e4a:	b113      	cbz	r3, 20003e52 <_vfprintf_r+0x134e>
20003e4c:	2f00      	cmp	r7, #0
20003e4e:	bf08      	it	eq
20003e50:	2701      	moveq	r7, #1
20003e52:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20003e56:	4643      	mov	r3, r8
20003e58:	4652      	mov	r2, sl
20003e5a:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e5c:	e9c0 2300 	strd	r2, r3, [r0]
20003e60:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20003e64:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20003e68:	910a      	str	r1, [sp, #40]	; 0x28
20003e6a:	2b00      	cmp	r3, #0
20003e6c:	f2c0 8264 	blt.w	20004338 <_vfprintf_r+0x1834>
20003e70:	2100      	movs	r1, #0
20003e72:	9117      	str	r1, [sp, #92]	; 0x5c
20003e74:	9816      	ldr	r0, [sp, #88]	; 0x58
20003e76:	2866      	cmp	r0, #102	; 0x66
20003e78:	bf14      	ite	ne
20003e7a:	2300      	movne	r3, #0
20003e7c:	2301      	moveq	r3, #1
20003e7e:	2846      	cmp	r0, #70	; 0x46
20003e80:	bf08      	it	eq
20003e82:	f043 0301 	orreq.w	r3, r3, #1
20003e86:	9310      	str	r3, [sp, #64]	; 0x40
20003e88:	2b00      	cmp	r3, #0
20003e8a:	f000 81d1 	beq.w	20004230 <_vfprintf_r+0x172c>
20003e8e:	46bc      	mov	ip, r7
20003e90:	2303      	movs	r3, #3
20003e92:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20003e96:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20003e9a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20003e9e:	4648      	mov	r0, r9
20003ea0:	9300      	str	r3, [sp, #0]
20003ea2:	9102      	str	r1, [sp, #8]
20003ea4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20003ea8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003eac:	310c      	adds	r1, #12
20003eae:	f8cd c004 	str.w	ip, [sp, #4]
20003eb2:	9103      	str	r1, [sp, #12]
20003eb4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20003eb8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003ebc:	9104      	str	r1, [sp, #16]
20003ebe:	f000 fbc7 	bl	20004650 <_dtoa_r>
20003ec2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003ec4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003ec8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20003ecc:	bf18      	it	ne
20003ece:	2301      	movne	r3, #1
20003ed0:	2a47      	cmp	r2, #71	; 0x47
20003ed2:	bf0c      	ite	eq
20003ed4:	2300      	moveq	r3, #0
20003ed6:	f003 0301 	andne.w	r3, r3, #1
20003eda:	9013      	str	r0, [sp, #76]	; 0x4c
20003edc:	b933      	cbnz	r3, 20003eec <_vfprintf_r+0x13e8>
20003ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003ee0:	f013 0f01 	tst.w	r3, #1
20003ee4:	bf08      	it	eq
20003ee6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20003eea:	d016      	beq.n	20003f1a <_vfprintf_r+0x1416>
20003eec:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003eee:	9910      	ldr	r1, [sp, #64]	; 0x40
20003ef0:	eb00 0b0c 	add.w	fp, r0, ip
20003ef4:	b131      	cbz	r1, 20003f04 <_vfprintf_r+0x1400>
20003ef6:	7803      	ldrb	r3, [r0, #0]
20003ef8:	2b30      	cmp	r3, #48	; 0x30
20003efa:	f000 80da 	beq.w	200040b2 <_vfprintf_r+0x15ae>
20003efe:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003f02:	449b      	add	fp, r3
20003f04:	4650      	mov	r0, sl
20003f06:	2200      	movs	r2, #0
20003f08:	2300      	movs	r3, #0
20003f0a:	4641      	mov	r1, r8
20003f0c:	f004 f81a 	bl	20007f44 <__aeabi_dcmpeq>
20003f10:	2800      	cmp	r0, #0
20003f12:	f000 81c2 	beq.w	2000429a <_vfprintf_r+0x1796>
20003f16:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20003f1a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003f1c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003f1e:	2a67      	cmp	r2, #103	; 0x67
20003f20:	bf14      	ite	ne
20003f22:	2300      	movne	r3, #0
20003f24:	2301      	moveq	r3, #1
20003f26:	2a47      	cmp	r2, #71	; 0x47
20003f28:	bf08      	it	eq
20003f2a:	f043 0301 	orreq.w	r3, r3, #1
20003f2e:	ebc0 000b 	rsb	r0, r0, fp
20003f32:	901a      	str	r0, [sp, #104]	; 0x68
20003f34:	2b00      	cmp	r3, #0
20003f36:	f000 818a 	beq.w	2000424e <_vfprintf_r+0x174a>
20003f3a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20003f3e:	f111 0f03 	cmn.w	r1, #3
20003f42:	9110      	str	r1, [sp, #64]	; 0x40
20003f44:	db02      	blt.n	20003f4c <_vfprintf_r+0x1448>
20003f46:	428f      	cmp	r7, r1
20003f48:	f280 818c 	bge.w	20004264 <_vfprintf_r+0x1760>
20003f4c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003f4e:	3a02      	subs	r2, #2
20003f50:	9216      	str	r2, [sp, #88]	; 0x58
20003f52:	9910      	ldr	r1, [sp, #64]	; 0x40
20003f54:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003f56:	1e4b      	subs	r3, r1, #1
20003f58:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20003f5c:	2b00      	cmp	r3, #0
20003f5e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20003f62:	f2c0 8234 	blt.w	200043ce <_vfprintf_r+0x18ca>
20003f66:	222b      	movs	r2, #43	; 0x2b
20003f68:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20003f6c:	2b09      	cmp	r3, #9
20003f6e:	f300 81b6 	bgt.w	200042de <_vfprintf_r+0x17da>
20003f72:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003f76:	3330      	adds	r3, #48	; 0x30
20003f78:	3204      	adds	r2, #4
20003f7a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20003f7e:	2330      	movs	r3, #48	; 0x30
20003f80:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20003f84:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20003f88:	981a      	ldr	r0, [sp, #104]	; 0x68
20003f8a:	991a      	ldr	r1, [sp, #104]	; 0x68
20003f8c:	1ad3      	subs	r3, r2, r3
20003f8e:	1818      	adds	r0, r3, r0
20003f90:	931c      	str	r3, [sp, #112]	; 0x70
20003f92:	2901      	cmp	r1, #1
20003f94:	9010      	str	r0, [sp, #64]	; 0x40
20003f96:	f340 8210 	ble.w	200043ba <_vfprintf_r+0x18b6>
20003f9a:	9810      	ldr	r0, [sp, #64]	; 0x40
20003f9c:	3001      	adds	r0, #1
20003f9e:	9010      	str	r0, [sp, #64]	; 0x40
20003fa0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20003fa4:	910c      	str	r1, [sp, #48]	; 0x30
20003fa6:	9817      	ldr	r0, [sp, #92]	; 0x5c
20003fa8:	2800      	cmp	r0, #0
20003faa:	f000 816e 	beq.w	2000428a <_vfprintf_r+0x1786>
20003fae:	232d      	movs	r3, #45	; 0x2d
20003fb0:	2100      	movs	r1, #0
20003fb2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003fb6:	9117      	str	r1, [sp, #92]	; 0x5c
20003fb8:	f7fe bf74 	b.w	20002ea4 <_vfprintf_r+0x3a0>
20003fbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003fbe:	f04f 0c00 	mov.w	ip, #0
20003fc2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003fc6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20003fca:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003fce:	920c      	str	r2, [sp, #48]	; 0x30
20003fd0:	f7fe bf67 	b.w	20002ea2 <_vfprintf_r+0x39e>
20003fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003fd6:	f012 0f40 	tst.w	r2, #64	; 0x40
20003fda:	bf17      	itett	ne
20003fdc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20003fde:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20003fe0:	9911      	ldrne	r1, [sp, #68]	; 0x44
20003fe2:	f100 0a04 	addne.w	sl, r0, #4
20003fe6:	bf11      	iteee	ne
20003fe8:	6803      	ldrne	r3, [r0, #0]
20003fea:	f102 0a04 	addeq.w	sl, r2, #4
20003fee:	6813      	ldreq	r3, [r2, #0]
20003ff0:	9811      	ldreq	r0, [sp, #68]	; 0x44
20003ff2:	bf14      	ite	ne
20003ff4:	8019      	strhne	r1, [r3, #0]
20003ff6:	6018      	streq	r0, [r3, #0]
20003ff8:	f7fe bdec 	b.w	20002bd4 <_vfprintf_r+0xd0>
20003ffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003ffe:	1d13      	adds	r3, r2, #4
20004000:	930b      	str	r3, [sp, #44]	; 0x2c
20004002:	6811      	ldr	r1, [r2, #0]
20004004:	2301      	movs	r3, #1
20004006:	1e0a      	subs	r2, r1, #0
20004008:	bf18      	it	ne
2000400a:	2201      	movne	r2, #1
2000400c:	468a      	mov	sl, r1
2000400e:	f04f 0b00 	mov.w	fp, #0
20004012:	f7fe bf09 	b.w	20002e28 <_vfprintf_r+0x324>
20004016:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004018:	1d02      	adds	r2, r0, #4
2000401a:	920b      	str	r2, [sp, #44]	; 0x2c
2000401c:	6801      	ldr	r1, [r0, #0]
2000401e:	1e0a      	subs	r2, r1, #0
20004020:	bf18      	it	ne
20004022:	2201      	movne	r2, #1
20004024:	468a      	mov	sl, r1
20004026:	f04f 0b00 	mov.w	fp, #0
2000402a:	f7fe befd 	b.w	20002e28 <_vfprintf_r+0x324>
2000402e:	f248 7288 	movw	r2, #34696	; 0x8788
20004032:	f248 7384 	movw	r3, #34692	; 0x8784
20004036:	9916      	ldr	r1, [sp, #88]	; 0x58
20004038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000403c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004040:	2003      	movs	r0, #3
20004042:	2947      	cmp	r1, #71	; 0x47
20004044:	bfd8      	it	le
20004046:	461a      	movle	r2, r3
20004048:	9213      	str	r2, [sp, #76]	; 0x4c
2000404a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000404c:	900c      	str	r0, [sp, #48]	; 0x30
2000404e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20004052:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20004056:	920a      	str	r2, [sp, #40]	; 0x28
20004058:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000405c:	9010      	str	r0, [sp, #64]	; 0x40
2000405e:	f7fe bf20 	b.w	20002ea2 <_vfprintf_r+0x39e>
20004062:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004066:	4648      	mov	r0, r9
20004068:	4631      	mov	r1, r6
2000406a:	320c      	adds	r2, #12
2000406c:	f7fe fd3c 	bl	20002ae8 <__sprint_r>
20004070:	2800      	cmp	r0, #0
20004072:	f47e ae67 	bne.w	20002d44 <_vfprintf_r+0x240>
20004076:	f7fe be62 	b.w	20002d3e <_vfprintf_r+0x23a>
2000407a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000407e:	4648      	mov	r0, r9
20004080:	4631      	mov	r1, r6
20004082:	320c      	adds	r2, #12
20004084:	f7fe fd30 	bl	20002ae8 <__sprint_r>
20004088:	2800      	cmp	r0, #0
2000408a:	f47e ae5b 	bne.w	20002d44 <_vfprintf_r+0x240>
2000408e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004092:	3304      	adds	r3, #4
20004094:	e66a      	b.n	20003d6c <_vfprintf_r+0x1268>
20004096:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000409a:	4648      	mov	r0, r9
2000409c:	4631      	mov	r1, r6
2000409e:	320c      	adds	r2, #12
200040a0:	f7fe fd22 	bl	20002ae8 <__sprint_r>
200040a4:	2800      	cmp	r0, #0
200040a6:	f47e ae4d 	bne.w	20002d44 <_vfprintf_r+0x240>
200040aa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200040ae:	3304      	adds	r3, #4
200040b0:	e679      	b.n	20003da6 <_vfprintf_r+0x12a2>
200040b2:	4650      	mov	r0, sl
200040b4:	2200      	movs	r2, #0
200040b6:	2300      	movs	r3, #0
200040b8:	4641      	mov	r1, r8
200040ba:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200040be:	f003 ff41 	bl	20007f44 <__aeabi_dcmpeq>
200040c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200040c6:	2800      	cmp	r0, #0
200040c8:	f47f af19 	bne.w	20003efe <_vfprintf_r+0x13fa>
200040cc:	f1cc 0301 	rsb	r3, ip, #1
200040d0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200040d4:	e715      	b.n	20003f02 <_vfprintf_r+0x13fe>
200040d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200040d8:	4252      	negs	r2, r2
200040da:	920f      	str	r2, [sp, #60]	; 0x3c
200040dc:	f7ff b887 	b.w	200031ee <_vfprintf_r+0x6ea>
200040e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200040e4:	4648      	mov	r0, r9
200040e6:	4631      	mov	r1, r6
200040e8:	320c      	adds	r2, #12
200040ea:	f7fe fcfd 	bl	20002ae8 <__sprint_r>
200040ee:	2800      	cmp	r0, #0
200040f0:	f47e ae28 	bne.w	20002d44 <_vfprintf_r+0x240>
200040f4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200040f8:	3304      	adds	r3, #4
200040fa:	f7ff ba93 	b.w	20003624 <_vfprintf_r+0xb20>
200040fe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004102:	4648      	mov	r0, r9
20004104:	4631      	mov	r1, r6
20004106:	320c      	adds	r2, #12
20004108:	f7fe fcee 	bl	20002ae8 <__sprint_r>
2000410c:	2800      	cmp	r0, #0
2000410e:	f47e ae19 	bne.w	20002d44 <_vfprintf_r+0x240>
20004112:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004116:	3304      	adds	r3, #4
20004118:	991a      	ldr	r1, [sp, #104]	; 0x68
2000411a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000411c:	6059      	str	r1, [r3, #4]
2000411e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004122:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004126:	6018      	str	r0, [r3, #0]
20004128:	3201      	adds	r2, #1
2000412a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000412c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004130:	1809      	adds	r1, r1, r0
20004132:	2a07      	cmp	r2, #7
20004134:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004138:	f73f ab46 	bgt.w	200037c8 <_vfprintf_r+0xcc4>
2000413c:	3308      	adds	r3, #8
2000413e:	f7fe bfa8 	b.w	20003092 <_vfprintf_r+0x58e>
20004142:	2100      	movs	r1, #0
20004144:	9117      	str	r1, [sp, #92]	; 0x5c
20004146:	f003 f86f 	bl	20007228 <strlen>
2000414a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000414e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004152:	9010      	str	r0, [sp, #64]	; 0x40
20004154:	920c      	str	r2, [sp, #48]	; 0x30
20004156:	f7fe bea4 	b.w	20002ea2 <_vfprintf_r+0x39e>
2000415a:	462a      	mov	r2, r5
2000415c:	4645      	mov	r5, r8
2000415e:	4690      	mov	r8, r2
20004160:	605f      	str	r7, [r3, #4]
20004162:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004166:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000416a:	3201      	adds	r2, #1
2000416c:	f8c3 8000 	str.w	r8, [r3]
20004170:	19c9      	adds	r1, r1, r7
20004172:	2a07      	cmp	r2, #7
20004174:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004178:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000417c:	dcbf      	bgt.n	200040fe <_vfprintf_r+0x15fa>
2000417e:	3308      	adds	r3, #8
20004180:	e7ca      	b.n	20004118 <_vfprintf_r+0x1614>
20004182:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004184:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004186:	1a51      	subs	r1, r2, r1
20004188:	9110      	str	r1, [sp, #64]	; 0x40
2000418a:	f7fe be82 	b.w	20002e92 <_vfprintf_r+0x38e>
2000418e:	4648      	mov	r0, r9
20004190:	4631      	mov	r1, r6
20004192:	f000 f949 	bl	20004428 <__swsetup_r>
20004196:	2800      	cmp	r0, #0
20004198:	f47e add8 	bne.w	20002d4c <_vfprintf_r+0x248>
2000419c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200041a0:	fa1f f38c 	uxth.w	r3, ip
200041a4:	f7fe bcf6 	b.w	20002b94 <_vfprintf_r+0x90>
200041a8:	2f06      	cmp	r7, #6
200041aa:	bf28      	it	cs
200041ac:	2706      	movcs	r7, #6
200041ae:	f248 71a0 	movw	r1, #34720	; 0x87a0
200041b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200041b6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200041ba:	9710      	str	r7, [sp, #64]	; 0x40
200041bc:	9113      	str	r1, [sp, #76]	; 0x4c
200041be:	920c      	str	r2, [sp, #48]	; 0x30
200041c0:	f7fe bfe8 	b.w	20003194 <_vfprintf_r+0x690>
200041c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041c8:	4648      	mov	r0, r9
200041ca:	4631      	mov	r1, r6
200041cc:	320c      	adds	r2, #12
200041ce:	f7fe fc8b 	bl	20002ae8 <__sprint_r>
200041d2:	2800      	cmp	r0, #0
200041d4:	f47e adb6 	bne.w	20002d44 <_vfprintf_r+0x240>
200041d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200041dc:	3304      	adds	r3, #4
200041de:	f7ff bbc8 	b.w	20003972 <_vfprintf_r+0xe6e>
200041e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041e6:	4648      	mov	r0, r9
200041e8:	4631      	mov	r1, r6
200041ea:	320c      	adds	r2, #12
200041ec:	f7fe fc7c 	bl	20002ae8 <__sprint_r>
200041f0:	2800      	cmp	r0, #0
200041f2:	f47e ada7 	bne.w	20002d44 <_vfprintf_r+0x240>
200041f6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200041fa:	3304      	adds	r3, #4
200041fc:	f7ff bace 	b.w	2000379c <_vfprintf_r+0xc98>
20004200:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004204:	4648      	mov	r0, r9
20004206:	4631      	mov	r1, r6
20004208:	320c      	adds	r2, #12
2000420a:	f7fe fc6d 	bl	20002ae8 <__sprint_r>
2000420e:	2800      	cmp	r0, #0
20004210:	f47e ad98 	bne.w	20002d44 <_vfprintf_r+0x240>
20004214:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004218:	3404      	adds	r4, #4
2000421a:	f7ff baa9 	b.w	20003770 <_vfprintf_r+0xc6c>
2000421e:	9710      	str	r7, [sp, #64]	; 0x40
20004220:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004224:	9017      	str	r0, [sp, #92]	; 0x5c
20004226:	970c      	str	r7, [sp, #48]	; 0x30
20004228:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000422c:	f7fe be39 	b.w	20002ea2 <_vfprintf_r+0x39e>
20004230:	9916      	ldr	r1, [sp, #88]	; 0x58
20004232:	2965      	cmp	r1, #101	; 0x65
20004234:	bf14      	ite	ne
20004236:	2300      	movne	r3, #0
20004238:	2301      	moveq	r3, #1
2000423a:	2945      	cmp	r1, #69	; 0x45
2000423c:	bf08      	it	eq
2000423e:	f043 0301 	orreq.w	r3, r3, #1
20004242:	2b00      	cmp	r3, #0
20004244:	d046      	beq.n	200042d4 <_vfprintf_r+0x17d0>
20004246:	f107 0c01 	add.w	ip, r7, #1
2000424a:	2302      	movs	r3, #2
2000424c:	e621      	b.n	20003e92 <_vfprintf_r+0x138e>
2000424e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004250:	2b65      	cmp	r3, #101	; 0x65
20004252:	dd76      	ble.n	20004342 <_vfprintf_r+0x183e>
20004254:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004256:	2a66      	cmp	r2, #102	; 0x66
20004258:	bf1c      	itt	ne
2000425a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000425e:	9310      	strne	r3, [sp, #64]	; 0x40
20004260:	f000 8083 	beq.w	2000436a <_vfprintf_r+0x1866>
20004264:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004266:	9810      	ldr	r0, [sp, #64]	; 0x40
20004268:	4283      	cmp	r3, r0
2000426a:	dc6e      	bgt.n	2000434a <_vfprintf_r+0x1846>
2000426c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000426e:	f011 0f01 	tst.w	r1, #1
20004272:	f040 808e 	bne.w	20004392 <_vfprintf_r+0x188e>
20004276:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000427a:	2367      	movs	r3, #103	; 0x67
2000427c:	920c      	str	r2, [sp, #48]	; 0x30
2000427e:	9316      	str	r3, [sp, #88]	; 0x58
20004280:	e691      	b.n	20003fa6 <_vfprintf_r+0x14a2>
20004282:	2700      	movs	r7, #0
20004284:	461d      	mov	r5, r3
20004286:	f7fe bce9 	b.w	20002c5c <_vfprintf_r+0x158>
2000428a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000428c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004290:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20004294:	910c      	str	r1, [sp, #48]	; 0x30
20004296:	f7fe be04 	b.w	20002ea2 <_vfprintf_r+0x39e>
2000429a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000429e:	459b      	cmp	fp, r3
200042a0:	bf98      	it	ls
200042a2:	469b      	movls	fp, r3
200042a4:	f67f ae39 	bls.w	20003f1a <_vfprintf_r+0x1416>
200042a8:	2230      	movs	r2, #48	; 0x30
200042aa:	f803 2b01 	strb.w	r2, [r3], #1
200042ae:	459b      	cmp	fp, r3
200042b0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200042b4:	d8f9      	bhi.n	200042aa <_vfprintf_r+0x17a6>
200042b6:	e630      	b.n	20003f1a <_vfprintf_r+0x1416>
200042b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200042bc:	4648      	mov	r0, r9
200042be:	4631      	mov	r1, r6
200042c0:	320c      	adds	r2, #12
200042c2:	f7fe fc11 	bl	20002ae8 <__sprint_r>
200042c6:	2800      	cmp	r0, #0
200042c8:	f47e ad3c 	bne.w	20002d44 <_vfprintf_r+0x240>
200042cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200042d0:	3304      	adds	r3, #4
200042d2:	e508      	b.n	20003ce6 <_vfprintf_r+0x11e2>
200042d4:	46bc      	mov	ip, r7
200042d6:	3302      	adds	r3, #2
200042d8:	e5db      	b.n	20003e92 <_vfprintf_r+0x138e>
200042da:	3707      	adds	r7, #7
200042dc:	e5b9      	b.n	20003e52 <_vfprintf_r+0x134e>
200042de:	f246 6c67 	movw	ip, #26215	; 0x6667
200042e2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200042e6:	3103      	adds	r1, #3
200042e8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200042ec:	fb8c 2003 	smull	r2, r0, ip, r3
200042f0:	17da      	asrs	r2, r3, #31
200042f2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200042f6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200042fa:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200042fe:	4613      	mov	r3, r2
20004300:	3030      	adds	r0, #48	; 0x30
20004302:	2a09      	cmp	r2, #9
20004304:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004308:	dcf0      	bgt.n	200042ec <_vfprintf_r+0x17e8>
2000430a:	3330      	adds	r3, #48	; 0x30
2000430c:	1e48      	subs	r0, r1, #1
2000430e:	b2da      	uxtb	r2, r3
20004310:	f801 2c01 	strb.w	r2, [r1, #-1]
20004314:	9b07      	ldr	r3, [sp, #28]
20004316:	4283      	cmp	r3, r0
20004318:	d96a      	bls.n	200043f0 <_vfprintf_r+0x18ec>
2000431a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000431e:	3303      	adds	r3, #3
20004320:	e001      	b.n	20004326 <_vfprintf_r+0x1822>
20004322:	f811 2b01 	ldrb.w	r2, [r1], #1
20004326:	f803 2c01 	strb.w	r2, [r3, #-1]
2000432a:	461a      	mov	r2, r3
2000432c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004330:	3301      	adds	r3, #1
20004332:	458c      	cmp	ip, r1
20004334:	d8f5      	bhi.n	20004322 <_vfprintf_r+0x181e>
20004336:	e625      	b.n	20003f84 <_vfprintf_r+0x1480>
20004338:	222d      	movs	r2, #45	; 0x2d
2000433a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000433e:	9217      	str	r2, [sp, #92]	; 0x5c
20004340:	e598      	b.n	20003e74 <_vfprintf_r+0x1370>
20004342:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004346:	9010      	str	r0, [sp, #64]	; 0x40
20004348:	e603      	b.n	20003f52 <_vfprintf_r+0x144e>
2000434a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000434c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000434e:	2b00      	cmp	r3, #0
20004350:	bfda      	itte	le
20004352:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004354:	f1c0 0302 	rsble	r3, r0, #2
20004358:	2301      	movgt	r3, #1
2000435a:	185b      	adds	r3, r3, r1
2000435c:	2267      	movs	r2, #103	; 0x67
2000435e:	9310      	str	r3, [sp, #64]	; 0x40
20004360:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004364:	9216      	str	r2, [sp, #88]	; 0x58
20004366:	930c      	str	r3, [sp, #48]	; 0x30
20004368:	e61d      	b.n	20003fa6 <_vfprintf_r+0x14a2>
2000436a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000436e:	2800      	cmp	r0, #0
20004370:	9010      	str	r0, [sp, #64]	; 0x40
20004372:	dd31      	ble.n	200043d8 <_vfprintf_r+0x18d4>
20004374:	b91f      	cbnz	r7, 2000437e <_vfprintf_r+0x187a>
20004376:	990a      	ldr	r1, [sp, #40]	; 0x28
20004378:	f011 0f01 	tst.w	r1, #1
2000437c:	d00e      	beq.n	2000439c <_vfprintf_r+0x1898>
2000437e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004380:	2166      	movs	r1, #102	; 0x66
20004382:	9116      	str	r1, [sp, #88]	; 0x58
20004384:	1c43      	adds	r3, r0, #1
20004386:	19db      	adds	r3, r3, r7
20004388:	9310      	str	r3, [sp, #64]	; 0x40
2000438a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000438e:	920c      	str	r2, [sp, #48]	; 0x30
20004390:	e609      	b.n	20003fa6 <_vfprintf_r+0x14a2>
20004392:	9810      	ldr	r0, [sp, #64]	; 0x40
20004394:	2167      	movs	r1, #103	; 0x67
20004396:	9116      	str	r1, [sp, #88]	; 0x58
20004398:	3001      	adds	r0, #1
2000439a:	9010      	str	r0, [sp, #64]	; 0x40
2000439c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200043a0:	920c      	str	r2, [sp, #48]	; 0x30
200043a2:	e600      	b.n	20003fa6 <_vfprintf_r+0x14a2>
200043a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043a6:	781a      	ldrb	r2, [r3, #0]
200043a8:	680f      	ldr	r7, [r1, #0]
200043aa:	3104      	adds	r1, #4
200043ac:	910b      	str	r1, [sp, #44]	; 0x2c
200043ae:	2f00      	cmp	r7, #0
200043b0:	bfb8      	it	lt
200043b2:	f04f 37ff 	movlt.w	r7, #4294967295
200043b6:	f7fe bc50 	b.w	20002c5a <_vfprintf_r+0x156>
200043ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200043bc:	f012 0f01 	tst.w	r2, #1
200043c0:	bf04      	itt	eq
200043c2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200043c6:	930c      	streq	r3, [sp, #48]	; 0x30
200043c8:	f43f aded 	beq.w	20003fa6 <_vfprintf_r+0x14a2>
200043cc:	e5e5      	b.n	20003f9a <_vfprintf_r+0x1496>
200043ce:	222d      	movs	r2, #45	; 0x2d
200043d0:	425b      	negs	r3, r3
200043d2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200043d6:	e5c9      	b.n	20003f6c <_vfprintf_r+0x1468>
200043d8:	b977      	cbnz	r7, 200043f8 <_vfprintf_r+0x18f4>
200043da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200043dc:	f013 0f01 	tst.w	r3, #1
200043e0:	d10a      	bne.n	200043f8 <_vfprintf_r+0x18f4>
200043e2:	f04f 0c01 	mov.w	ip, #1
200043e6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200043ea:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200043ee:	e5da      	b.n	20003fa6 <_vfprintf_r+0x14a2>
200043f0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200043f4:	3202      	adds	r2, #2
200043f6:	e5c5      	b.n	20003f84 <_vfprintf_r+0x1480>
200043f8:	3702      	adds	r7, #2
200043fa:	2166      	movs	r1, #102	; 0x66
200043fc:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004400:	9710      	str	r7, [sp, #64]	; 0x40
20004402:	9116      	str	r1, [sp, #88]	; 0x58
20004404:	920c      	str	r2, [sp, #48]	; 0x30
20004406:	e5ce      	b.n	20003fa6 <_vfprintf_r+0x14a2>
20004408:	20008758 	.word	0x20008758

2000440c <vfprintf>:
2000440c:	b410      	push	{r4}
2000440e:	f648 14cc 	movw	r4, #35276	; 0x89cc
20004412:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004416:	468c      	mov	ip, r1
20004418:	4613      	mov	r3, r2
2000441a:	4601      	mov	r1, r0
2000441c:	4662      	mov	r2, ip
2000441e:	6820      	ldr	r0, [r4, #0]
20004420:	bc10      	pop	{r4}
20004422:	f7fe bb6f 	b.w	20002b04 <_vfprintf_r>
20004426:	bf00      	nop

20004428 <__swsetup_r>:
20004428:	b570      	push	{r4, r5, r6, lr}
2000442a:	f648 15cc 	movw	r5, #35276	; 0x89cc
2000442e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004432:	4606      	mov	r6, r0
20004434:	460c      	mov	r4, r1
20004436:	6828      	ldr	r0, [r5, #0]
20004438:	b110      	cbz	r0, 20004440 <__swsetup_r+0x18>
2000443a:	6983      	ldr	r3, [r0, #24]
2000443c:	2b00      	cmp	r3, #0
2000443e:	d036      	beq.n	200044ae <__swsetup_r+0x86>
20004440:	f248 73bc 	movw	r3, #34748	; 0x87bc
20004444:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004448:	429c      	cmp	r4, r3
2000444a:	d038      	beq.n	200044be <__swsetup_r+0x96>
2000444c:	f248 73dc 	movw	r3, #34780	; 0x87dc
20004450:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004454:	429c      	cmp	r4, r3
20004456:	d041      	beq.n	200044dc <__swsetup_r+0xb4>
20004458:	f248 73fc 	movw	r3, #34812	; 0x87fc
2000445c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004460:	429c      	cmp	r4, r3
20004462:	bf04      	itt	eq
20004464:	682b      	ldreq	r3, [r5, #0]
20004466:	68dc      	ldreq	r4, [r3, #12]
20004468:	89a2      	ldrh	r2, [r4, #12]
2000446a:	4611      	mov	r1, r2
2000446c:	b293      	uxth	r3, r2
2000446e:	f013 0f08 	tst.w	r3, #8
20004472:	4618      	mov	r0, r3
20004474:	bf18      	it	ne
20004476:	6922      	ldrne	r2, [r4, #16]
20004478:	d033      	beq.n	200044e2 <__swsetup_r+0xba>
2000447a:	b31a      	cbz	r2, 200044c4 <__swsetup_r+0x9c>
2000447c:	f013 0101 	ands.w	r1, r3, #1
20004480:	d007      	beq.n	20004492 <__swsetup_r+0x6a>
20004482:	6963      	ldr	r3, [r4, #20]
20004484:	2100      	movs	r1, #0
20004486:	60a1      	str	r1, [r4, #8]
20004488:	425b      	negs	r3, r3
2000448a:	61a3      	str	r3, [r4, #24]
2000448c:	b142      	cbz	r2, 200044a0 <__swsetup_r+0x78>
2000448e:	2000      	movs	r0, #0
20004490:	bd70      	pop	{r4, r5, r6, pc}
20004492:	f013 0f02 	tst.w	r3, #2
20004496:	bf08      	it	eq
20004498:	6961      	ldreq	r1, [r4, #20]
2000449a:	60a1      	str	r1, [r4, #8]
2000449c:	2a00      	cmp	r2, #0
2000449e:	d1f6      	bne.n	2000448e <__swsetup_r+0x66>
200044a0:	89a3      	ldrh	r3, [r4, #12]
200044a2:	f013 0f80 	tst.w	r3, #128	; 0x80
200044a6:	d0f2      	beq.n	2000448e <__swsetup_r+0x66>
200044a8:	f04f 30ff 	mov.w	r0, #4294967295
200044ac:	bd70      	pop	{r4, r5, r6, pc}
200044ae:	f001 f98b 	bl	200057c8 <__sinit>
200044b2:	f248 73bc 	movw	r3, #34748	; 0x87bc
200044b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044ba:	429c      	cmp	r4, r3
200044bc:	d1c6      	bne.n	2000444c <__swsetup_r+0x24>
200044be:	682b      	ldr	r3, [r5, #0]
200044c0:	685c      	ldr	r4, [r3, #4]
200044c2:	e7d1      	b.n	20004468 <__swsetup_r+0x40>
200044c4:	f403 7120 	and.w	r1, r3, #640	; 0x280
200044c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200044cc:	d0d6      	beq.n	2000447c <__swsetup_r+0x54>
200044ce:	4630      	mov	r0, r6
200044d0:	4621      	mov	r1, r4
200044d2:	f001 fd01 	bl	20005ed8 <__smakebuf_r>
200044d6:	89a3      	ldrh	r3, [r4, #12]
200044d8:	6922      	ldr	r2, [r4, #16]
200044da:	e7cf      	b.n	2000447c <__swsetup_r+0x54>
200044dc:	682b      	ldr	r3, [r5, #0]
200044de:	689c      	ldr	r4, [r3, #8]
200044e0:	e7c2      	b.n	20004468 <__swsetup_r+0x40>
200044e2:	f013 0f10 	tst.w	r3, #16
200044e6:	d0df      	beq.n	200044a8 <__swsetup_r+0x80>
200044e8:	f013 0f04 	tst.w	r3, #4
200044ec:	bf08      	it	eq
200044ee:	6922      	ldreq	r2, [r4, #16]
200044f0:	d017      	beq.n	20004522 <__swsetup_r+0xfa>
200044f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
200044f4:	b151      	cbz	r1, 2000450c <__swsetup_r+0xe4>
200044f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
200044fa:	4299      	cmp	r1, r3
200044fc:	d003      	beq.n	20004506 <__swsetup_r+0xde>
200044fe:	4630      	mov	r0, r6
20004500:	f001 f9e6 	bl	200058d0 <_free_r>
20004504:	89a2      	ldrh	r2, [r4, #12]
20004506:	b290      	uxth	r0, r2
20004508:	2300      	movs	r3, #0
2000450a:	6363      	str	r3, [r4, #52]	; 0x34
2000450c:	6922      	ldr	r2, [r4, #16]
2000450e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20004512:	f2c0 0100 	movt	r1, #0
20004516:	2300      	movs	r3, #0
20004518:	ea00 0101 	and.w	r1, r0, r1
2000451c:	6063      	str	r3, [r4, #4]
2000451e:	81a1      	strh	r1, [r4, #12]
20004520:	6022      	str	r2, [r4, #0]
20004522:	f041 0308 	orr.w	r3, r1, #8
20004526:	81a3      	strh	r3, [r4, #12]
20004528:	b29b      	uxth	r3, r3
2000452a:	e7a6      	b.n	2000447a <__swsetup_r+0x52>
2000452c:	0000      	lsls	r0, r0, #0
	...

20004530 <quorem>:
20004530:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004534:	6903      	ldr	r3, [r0, #16]
20004536:	690e      	ldr	r6, [r1, #16]
20004538:	4682      	mov	sl, r0
2000453a:	4689      	mov	r9, r1
2000453c:	429e      	cmp	r6, r3
2000453e:	f300 8083 	bgt.w	20004648 <quorem+0x118>
20004542:	1cf2      	adds	r2, r6, #3
20004544:	f101 0514 	add.w	r5, r1, #20
20004548:	f100 0414 	add.w	r4, r0, #20
2000454c:	3e01      	subs	r6, #1
2000454e:	0092      	lsls	r2, r2, #2
20004550:	188b      	adds	r3, r1, r2
20004552:	1812      	adds	r2, r2, r0
20004554:	f103 0804 	add.w	r8, r3, #4
20004558:	6859      	ldr	r1, [r3, #4]
2000455a:	6850      	ldr	r0, [r2, #4]
2000455c:	3101      	adds	r1, #1
2000455e:	f002 ff93 	bl	20007488 <__aeabi_uidiv>
20004562:	4607      	mov	r7, r0
20004564:	2800      	cmp	r0, #0
20004566:	d039      	beq.n	200045dc <quorem+0xac>
20004568:	2300      	movs	r3, #0
2000456a:	469c      	mov	ip, r3
2000456c:	461a      	mov	r2, r3
2000456e:	58e9      	ldr	r1, [r5, r3]
20004570:	58e0      	ldr	r0, [r4, r3]
20004572:	fa1f fe81 	uxth.w	lr, r1
20004576:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000457a:	b281      	uxth	r1, r0
2000457c:	fb0e ce07 	mla	lr, lr, r7, ip
20004580:	1851      	adds	r1, r2, r1
20004582:	fb0b fc07 	mul.w	ip, fp, r7
20004586:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000458a:	fa1f fe8e 	uxth.w	lr, lr
2000458e:	ebce 0101 	rsb	r1, lr, r1
20004592:	fa1f f28c 	uxth.w	r2, ip
20004596:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000459a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000459e:	fa1f fe81 	uxth.w	lr, r1
200045a2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200045a6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200045aa:	50e1      	str	r1, [r4, r3]
200045ac:	3304      	adds	r3, #4
200045ae:	1412      	asrs	r2, r2, #16
200045b0:	1959      	adds	r1, r3, r5
200045b2:	4588      	cmp	r8, r1
200045b4:	d2db      	bcs.n	2000456e <quorem+0x3e>
200045b6:	1d32      	adds	r2, r6, #4
200045b8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200045bc:	6859      	ldr	r1, [r3, #4]
200045be:	b969      	cbnz	r1, 200045dc <quorem+0xac>
200045c0:	429c      	cmp	r4, r3
200045c2:	d209      	bcs.n	200045d8 <quorem+0xa8>
200045c4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200045c8:	b112      	cbz	r2, 200045d0 <quorem+0xa0>
200045ca:	e005      	b.n	200045d8 <quorem+0xa8>
200045cc:	681a      	ldr	r2, [r3, #0]
200045ce:	b91a      	cbnz	r2, 200045d8 <quorem+0xa8>
200045d0:	3b04      	subs	r3, #4
200045d2:	3e01      	subs	r6, #1
200045d4:	429c      	cmp	r4, r3
200045d6:	d3f9      	bcc.n	200045cc <quorem+0x9c>
200045d8:	f8ca 6010 	str.w	r6, [sl, #16]
200045dc:	4649      	mov	r1, r9
200045de:	4650      	mov	r0, sl
200045e0:	f001 fe98 	bl	20006314 <__mcmp>
200045e4:	2800      	cmp	r0, #0
200045e6:	db2c      	blt.n	20004642 <quorem+0x112>
200045e8:	2300      	movs	r3, #0
200045ea:	3701      	adds	r7, #1
200045ec:	469c      	mov	ip, r3
200045ee:	58ea      	ldr	r2, [r5, r3]
200045f0:	58e0      	ldr	r0, [r4, r3]
200045f2:	b291      	uxth	r1, r2
200045f4:	0c12      	lsrs	r2, r2, #16
200045f6:	fa1f f980 	uxth.w	r9, r0
200045fa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200045fe:	ebc1 0109 	rsb	r1, r1, r9
20004602:	4461      	add	r1, ip
20004604:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004608:	b289      	uxth	r1, r1
2000460a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000460e:	50e1      	str	r1, [r4, r3]
20004610:	3304      	adds	r3, #4
20004612:	ea4f 4c22 	mov.w	ip, r2, asr #16
20004616:	195a      	adds	r2, r3, r5
20004618:	4590      	cmp	r8, r2
2000461a:	d2e8      	bcs.n	200045ee <quorem+0xbe>
2000461c:	1d32      	adds	r2, r6, #4
2000461e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004622:	6859      	ldr	r1, [r3, #4]
20004624:	b969      	cbnz	r1, 20004642 <quorem+0x112>
20004626:	429c      	cmp	r4, r3
20004628:	d209      	bcs.n	2000463e <quorem+0x10e>
2000462a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000462e:	b112      	cbz	r2, 20004636 <quorem+0x106>
20004630:	e005      	b.n	2000463e <quorem+0x10e>
20004632:	681a      	ldr	r2, [r3, #0]
20004634:	b91a      	cbnz	r2, 2000463e <quorem+0x10e>
20004636:	3b04      	subs	r3, #4
20004638:	3e01      	subs	r6, #1
2000463a:	429c      	cmp	r4, r3
2000463c:	d3f9      	bcc.n	20004632 <quorem+0x102>
2000463e:	f8ca 6010 	str.w	r6, [sl, #16]
20004642:	4638      	mov	r0, r7
20004644:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004648:	2000      	movs	r0, #0
2000464a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000464e:	bf00      	nop

20004650 <_dtoa_r>:
20004650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004654:	6a46      	ldr	r6, [r0, #36]	; 0x24
20004656:	b0a1      	sub	sp, #132	; 0x84
20004658:	4604      	mov	r4, r0
2000465a:	4690      	mov	r8, r2
2000465c:	4699      	mov	r9, r3
2000465e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004660:	2e00      	cmp	r6, #0
20004662:	f000 8423 	beq.w	20004eac <_dtoa_r+0x85c>
20004666:	6832      	ldr	r2, [r6, #0]
20004668:	b182      	cbz	r2, 2000468c <_dtoa_r+0x3c>
2000466a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000466c:	f04f 0c01 	mov.w	ip, #1
20004670:	6876      	ldr	r6, [r6, #4]
20004672:	4620      	mov	r0, r4
20004674:	680b      	ldr	r3, [r1, #0]
20004676:	6056      	str	r6, [r2, #4]
20004678:	684a      	ldr	r2, [r1, #4]
2000467a:	4619      	mov	r1, r3
2000467c:	fa0c f202 	lsl.w	r2, ip, r2
20004680:	609a      	str	r2, [r3, #8]
20004682:	f001 ff81 	bl	20006588 <_Bfree>
20004686:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004688:	2200      	movs	r2, #0
2000468a:	601a      	str	r2, [r3, #0]
2000468c:	f1b9 0600 	subs.w	r6, r9, #0
20004690:	db38      	blt.n	20004704 <_dtoa_r+0xb4>
20004692:	2300      	movs	r3, #0
20004694:	602b      	str	r3, [r5, #0]
20004696:	f240 0300 	movw	r3, #0
2000469a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000469e:	461a      	mov	r2, r3
200046a0:	ea06 0303 	and.w	r3, r6, r3
200046a4:	4293      	cmp	r3, r2
200046a6:	d017      	beq.n	200046d8 <_dtoa_r+0x88>
200046a8:	2200      	movs	r2, #0
200046aa:	2300      	movs	r3, #0
200046ac:	4640      	mov	r0, r8
200046ae:	4649      	mov	r1, r9
200046b0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200046b4:	f003 fc46 	bl	20007f44 <__aeabi_dcmpeq>
200046b8:	2800      	cmp	r0, #0
200046ba:	d029      	beq.n	20004710 <_dtoa_r+0xc0>
200046bc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200046be:	2301      	movs	r3, #1
200046c0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200046c2:	6003      	str	r3, [r0, #0]
200046c4:	2900      	cmp	r1, #0
200046c6:	f000 80d0 	beq.w	2000486a <_dtoa_r+0x21a>
200046ca:	4b79      	ldr	r3, [pc, #484]	; (200048b0 <_dtoa_r+0x260>)
200046cc:	1e58      	subs	r0, r3, #1
200046ce:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200046d0:	6013      	str	r3, [r2, #0]
200046d2:	b021      	add	sp, #132	; 0x84
200046d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200046d8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200046da:	f242 730f 	movw	r3, #9999	; 0x270f
200046de:	6003      	str	r3, [r0, #0]
200046e0:	f1b8 0f00 	cmp.w	r8, #0
200046e4:	f000 8095 	beq.w	20004812 <_dtoa_r+0x1c2>
200046e8:	f248 70b8 	movw	r0, #34744	; 0x87b8
200046ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200046f0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200046f2:	2900      	cmp	r1, #0
200046f4:	d0ed      	beq.n	200046d2 <_dtoa_r+0x82>
200046f6:	78c2      	ldrb	r2, [r0, #3]
200046f8:	1cc3      	adds	r3, r0, #3
200046fa:	2a00      	cmp	r2, #0
200046fc:	d0e7      	beq.n	200046ce <_dtoa_r+0x7e>
200046fe:	f100 0308 	add.w	r3, r0, #8
20004702:	e7e4      	b.n	200046ce <_dtoa_r+0x7e>
20004704:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004708:	2301      	movs	r3, #1
2000470a:	46b1      	mov	r9, r6
2000470c:	602b      	str	r3, [r5, #0]
2000470e:	e7c2      	b.n	20004696 <_dtoa_r+0x46>
20004710:	4620      	mov	r0, r4
20004712:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004716:	a91e      	add	r1, sp, #120	; 0x78
20004718:	9100      	str	r1, [sp, #0]
2000471a:	a91f      	add	r1, sp, #124	; 0x7c
2000471c:	9101      	str	r1, [sp, #4]
2000471e:	f001 ff85 	bl	2000662c <__d2b>
20004722:	f3c6 550a 	ubfx	r5, r6, #20, #11
20004726:	4683      	mov	fp, r0
20004728:	2d00      	cmp	r5, #0
2000472a:	d07e      	beq.n	2000482a <_dtoa_r+0x1da>
2000472c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004730:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20004734:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004736:	3d07      	subs	r5, #7
20004738:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000473c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004740:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20004744:	2300      	movs	r3, #0
20004746:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000474a:	9319      	str	r3, [sp, #100]	; 0x64
2000474c:	f240 0300 	movw	r3, #0
20004750:	2200      	movs	r2, #0
20004752:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20004756:	f002 ffd9 	bl	2000770c <__aeabi_dsub>
2000475a:	a34f      	add	r3, pc, #316	; (adr r3, 20004898 <_dtoa_r+0x248>)
2000475c:	e9d3 2300 	ldrd	r2, r3, [r3]
20004760:	f003 f988 	bl	20007a74 <__aeabi_dmul>
20004764:	a34e      	add	r3, pc, #312	; (adr r3, 200048a0 <_dtoa_r+0x250>)
20004766:	e9d3 2300 	ldrd	r2, r3, [r3]
2000476a:	f002 ffd1 	bl	20007710 <__adddf3>
2000476e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004772:	4628      	mov	r0, r5
20004774:	f003 f918 	bl	200079a8 <__aeabi_i2d>
20004778:	a34b      	add	r3, pc, #300	; (adr r3, 200048a8 <_dtoa_r+0x258>)
2000477a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000477e:	f003 f979 	bl	20007a74 <__aeabi_dmul>
20004782:	4602      	mov	r2, r0
20004784:	460b      	mov	r3, r1
20004786:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000478a:	f002 ffc1 	bl	20007710 <__adddf3>
2000478e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004792:	f003 fc09 	bl	20007fa8 <__aeabi_d2iz>
20004796:	2200      	movs	r2, #0
20004798:	2300      	movs	r3, #0
2000479a:	4606      	mov	r6, r0
2000479c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200047a0:	f003 fbda 	bl	20007f58 <__aeabi_dcmplt>
200047a4:	b140      	cbz	r0, 200047b8 <_dtoa_r+0x168>
200047a6:	4630      	mov	r0, r6
200047a8:	f003 f8fe 	bl	200079a8 <__aeabi_i2d>
200047ac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200047b0:	f003 fbc8 	bl	20007f44 <__aeabi_dcmpeq>
200047b4:	b900      	cbnz	r0, 200047b8 <_dtoa_r+0x168>
200047b6:	3e01      	subs	r6, #1
200047b8:	2e16      	cmp	r6, #22
200047ba:	d95b      	bls.n	20004874 <_dtoa_r+0x224>
200047bc:	2301      	movs	r3, #1
200047be:	9318      	str	r3, [sp, #96]	; 0x60
200047c0:	3f01      	subs	r7, #1
200047c2:	ebb7 0a05 	subs.w	sl, r7, r5
200047c6:	bf42      	ittt	mi
200047c8:	f1ca 0a00 	rsbmi	sl, sl, #0
200047cc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200047d0:	f04f 0a00 	movmi.w	sl, #0
200047d4:	d401      	bmi.n	200047da <_dtoa_r+0x18a>
200047d6:	2200      	movs	r2, #0
200047d8:	920f      	str	r2, [sp, #60]	; 0x3c
200047da:	2e00      	cmp	r6, #0
200047dc:	f2c0 8371 	blt.w	20004ec2 <_dtoa_r+0x872>
200047e0:	44b2      	add	sl, r6
200047e2:	2300      	movs	r3, #0
200047e4:	9617      	str	r6, [sp, #92]	; 0x5c
200047e6:	9315      	str	r3, [sp, #84]	; 0x54
200047e8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200047ea:	2b09      	cmp	r3, #9
200047ec:	d862      	bhi.n	200048b4 <_dtoa_r+0x264>
200047ee:	2b05      	cmp	r3, #5
200047f0:	f340 8677 	ble.w	200054e2 <_dtoa_r+0xe92>
200047f4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200047f6:	2700      	movs	r7, #0
200047f8:	3804      	subs	r0, #4
200047fa:	902a      	str	r0, [sp, #168]	; 0xa8
200047fc:	992a      	ldr	r1, [sp, #168]	; 0xa8
200047fe:	1e8b      	subs	r3, r1, #2
20004800:	2b03      	cmp	r3, #3
20004802:	f200 83dd 	bhi.w	20004fc0 <_dtoa_r+0x970>
20004806:	e8df f013 	tbh	[pc, r3, lsl #1]
2000480a:	03a5      	.short	0x03a5
2000480c:	03d503d8 	.word	0x03d503d8
20004810:	03c4      	.short	0x03c4
20004812:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20004816:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000481a:	2e00      	cmp	r6, #0
2000481c:	f47f af64 	bne.w	200046e8 <_dtoa_r+0x98>
20004820:	f248 70ac 	movw	r0, #34732	; 0x87ac
20004824:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004828:	e762      	b.n	200046f0 <_dtoa_r+0xa0>
2000482a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000482c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000482e:	18fb      	adds	r3, r7, r3
20004830:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004834:	1c9d      	adds	r5, r3, #2
20004836:	2d20      	cmp	r5, #32
20004838:	bfdc      	itt	le
2000483a:	f1c5 0020 	rsble	r0, r5, #32
2000483e:	fa08 f000 	lslle.w	r0, r8, r0
20004842:	dd08      	ble.n	20004856 <_dtoa_r+0x206>
20004844:	3b1e      	subs	r3, #30
20004846:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000484a:	fa16 f202 	lsls.w	r2, r6, r2
2000484e:	fa28 f303 	lsr.w	r3, r8, r3
20004852:	ea42 0003 	orr.w	r0, r2, r3
20004856:	f003 f897 	bl	20007988 <__aeabi_ui2d>
2000485a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000485e:	2201      	movs	r2, #1
20004860:	3d03      	subs	r5, #3
20004862:	9219      	str	r2, [sp, #100]	; 0x64
20004864:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20004868:	e770      	b.n	2000474c <_dtoa_r+0xfc>
2000486a:	f248 70a8 	movw	r0, #34728	; 0x87a8
2000486e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004872:	e72e      	b.n	200046d2 <_dtoa_r+0x82>
20004874:	f648 0360 	movw	r3, #34912	; 0x8860
20004878:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000487c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004880:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004884:	e9d3 2300 	ldrd	r2, r3, [r3]
20004888:	f003 fb66 	bl	20007f58 <__aeabi_dcmplt>
2000488c:	2800      	cmp	r0, #0
2000488e:	f040 8320 	bne.w	20004ed2 <_dtoa_r+0x882>
20004892:	9018      	str	r0, [sp, #96]	; 0x60
20004894:	e794      	b.n	200047c0 <_dtoa_r+0x170>
20004896:	bf00      	nop
20004898:	636f4361 	.word	0x636f4361
2000489c:	3fd287a7 	.word	0x3fd287a7
200048a0:	8b60c8b3 	.word	0x8b60c8b3
200048a4:	3fc68a28 	.word	0x3fc68a28
200048a8:	509f79fb 	.word	0x509f79fb
200048ac:	3fd34413 	.word	0x3fd34413
200048b0:	200087a9 	.word	0x200087a9
200048b4:	2300      	movs	r3, #0
200048b6:	f04f 30ff 	mov.w	r0, #4294967295
200048ba:	461f      	mov	r7, r3
200048bc:	2101      	movs	r1, #1
200048be:	932a      	str	r3, [sp, #168]	; 0xa8
200048c0:	9011      	str	r0, [sp, #68]	; 0x44
200048c2:	9116      	str	r1, [sp, #88]	; 0x58
200048c4:	9008      	str	r0, [sp, #32]
200048c6:	932b      	str	r3, [sp, #172]	; 0xac
200048c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200048ca:	2300      	movs	r3, #0
200048cc:	606b      	str	r3, [r5, #4]
200048ce:	4620      	mov	r0, r4
200048d0:	6869      	ldr	r1, [r5, #4]
200048d2:	f001 fe75 	bl	200065c0 <_Balloc>
200048d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200048d8:	6028      	str	r0, [r5, #0]
200048da:	681b      	ldr	r3, [r3, #0]
200048dc:	9310      	str	r3, [sp, #64]	; 0x40
200048de:	2f00      	cmp	r7, #0
200048e0:	f000 815b 	beq.w	20004b9a <_dtoa_r+0x54a>
200048e4:	2e00      	cmp	r6, #0
200048e6:	f340 842a 	ble.w	2000513e <_dtoa_r+0xaee>
200048ea:	f648 0360 	movw	r3, #34912	; 0x8860
200048ee:	f006 020f 	and.w	r2, r6, #15
200048f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048f6:	1135      	asrs	r5, r6, #4
200048f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200048fc:	f015 0f10 	tst.w	r5, #16
20004900:	e9d3 0100 	ldrd	r0, r1, [r3]
20004904:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004908:	f000 82e7 	beq.w	20004eda <_dtoa_r+0x88a>
2000490c:	f648 1338 	movw	r3, #35128	; 0x8938
20004910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004918:	f005 050f 	and.w	r5, r5, #15
2000491c:	f04f 0803 	mov.w	r8, #3
20004920:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004924:	f003 f9d0 	bl	20007cc8 <__aeabi_ddiv>
20004928:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000492c:	b1bd      	cbz	r5, 2000495e <_dtoa_r+0x30e>
2000492e:	f648 1738 	movw	r7, #35128	; 0x8938
20004932:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004936:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000493a:	f015 0f01 	tst.w	r5, #1
2000493e:	4610      	mov	r0, r2
20004940:	4619      	mov	r1, r3
20004942:	d007      	beq.n	20004954 <_dtoa_r+0x304>
20004944:	e9d7 2300 	ldrd	r2, r3, [r7]
20004948:	f108 0801 	add.w	r8, r8, #1
2000494c:	f003 f892 	bl	20007a74 <__aeabi_dmul>
20004950:	4602      	mov	r2, r0
20004952:	460b      	mov	r3, r1
20004954:	3708      	adds	r7, #8
20004956:	106d      	asrs	r5, r5, #1
20004958:	d1ef      	bne.n	2000493a <_dtoa_r+0x2ea>
2000495a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000495e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004962:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004966:	f003 f9af 	bl	20007cc8 <__aeabi_ddiv>
2000496a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000496e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004970:	2900      	cmp	r1, #0
20004972:	f000 80de 	beq.w	20004b32 <_dtoa_r+0x4e2>
20004976:	f240 0300 	movw	r3, #0
2000497a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000497e:	2200      	movs	r2, #0
20004980:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004984:	f04f 0500 	mov.w	r5, #0
20004988:	f003 fae6 	bl	20007f58 <__aeabi_dcmplt>
2000498c:	b108      	cbz	r0, 20004992 <_dtoa_r+0x342>
2000498e:	f04f 0501 	mov.w	r5, #1
20004992:	9a08      	ldr	r2, [sp, #32]
20004994:	2a00      	cmp	r2, #0
20004996:	bfd4      	ite	le
20004998:	2500      	movle	r5, #0
2000499a:	f005 0501 	andgt.w	r5, r5, #1
2000499e:	2d00      	cmp	r5, #0
200049a0:	f000 80c7 	beq.w	20004b32 <_dtoa_r+0x4e2>
200049a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200049a6:	2b00      	cmp	r3, #0
200049a8:	f340 80f5 	ble.w	20004b96 <_dtoa_r+0x546>
200049ac:	f240 0300 	movw	r3, #0
200049b0:	2200      	movs	r2, #0
200049b2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200049b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200049ba:	f003 f85b 	bl	20007a74 <__aeabi_dmul>
200049be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200049c2:	f108 0001 	add.w	r0, r8, #1
200049c6:	1e71      	subs	r1, r6, #1
200049c8:	9112      	str	r1, [sp, #72]	; 0x48
200049ca:	f002 ffed 	bl	200079a8 <__aeabi_i2d>
200049ce:	4602      	mov	r2, r0
200049d0:	460b      	mov	r3, r1
200049d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200049d6:	f003 f84d 	bl	20007a74 <__aeabi_dmul>
200049da:	f240 0300 	movw	r3, #0
200049de:	2200      	movs	r2, #0
200049e0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200049e4:	f002 fe94 	bl	20007710 <__adddf3>
200049e8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200049ec:	4680      	mov	r8, r0
200049ee:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200049f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200049f4:	2b00      	cmp	r3, #0
200049f6:	f000 83ad 	beq.w	20005154 <_dtoa_r+0xb04>
200049fa:	f648 0360 	movw	r3, #34912	; 0x8860
200049fe:	f240 0100 	movw	r1, #0
20004a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a06:	2000      	movs	r0, #0
20004a08:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004a0c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004a10:	f8cd c00c 	str.w	ip, [sp, #12]
20004a14:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004a18:	f003 f956 	bl	20007cc8 <__aeabi_ddiv>
20004a1c:	4642      	mov	r2, r8
20004a1e:	464b      	mov	r3, r9
20004a20:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004a22:	f002 fe73 	bl	2000770c <__aeabi_dsub>
20004a26:	4680      	mov	r8, r0
20004a28:	4689      	mov	r9, r1
20004a2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004a2e:	f003 fabb 	bl	20007fa8 <__aeabi_d2iz>
20004a32:	4607      	mov	r7, r0
20004a34:	f002 ffb8 	bl	200079a8 <__aeabi_i2d>
20004a38:	4602      	mov	r2, r0
20004a3a:	460b      	mov	r3, r1
20004a3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004a40:	f002 fe64 	bl	2000770c <__aeabi_dsub>
20004a44:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004a48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004a4c:	4640      	mov	r0, r8
20004a4e:	f805 3b01 	strb.w	r3, [r5], #1
20004a52:	4649      	mov	r1, r9
20004a54:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004a58:	f003 fa9c 	bl	20007f94 <__aeabi_dcmpgt>
20004a5c:	2800      	cmp	r0, #0
20004a5e:	f040 8213 	bne.w	20004e88 <_dtoa_r+0x838>
20004a62:	f240 0100 	movw	r1, #0
20004a66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004a6a:	2000      	movs	r0, #0
20004a6c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004a70:	f002 fe4c 	bl	2000770c <__aeabi_dsub>
20004a74:	4602      	mov	r2, r0
20004a76:	460b      	mov	r3, r1
20004a78:	4640      	mov	r0, r8
20004a7a:	4649      	mov	r1, r9
20004a7c:	f003 fa8a 	bl	20007f94 <__aeabi_dcmpgt>
20004a80:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004a84:	2800      	cmp	r0, #0
20004a86:	f040 83e7 	bne.w	20005258 <_dtoa_r+0xc08>
20004a8a:	f1bc 0f01 	cmp.w	ip, #1
20004a8e:	f340 8082 	ble.w	20004b96 <_dtoa_r+0x546>
20004a92:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004a96:	2701      	movs	r7, #1
20004a98:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20004a9c:	961d      	str	r6, [sp, #116]	; 0x74
20004a9e:	4666      	mov	r6, ip
20004aa0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004aa4:	940c      	str	r4, [sp, #48]	; 0x30
20004aa6:	e010      	b.n	20004aca <_dtoa_r+0x47a>
20004aa8:	f240 0100 	movw	r1, #0
20004aac:	2000      	movs	r0, #0
20004aae:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004ab2:	f002 fe2b 	bl	2000770c <__aeabi_dsub>
20004ab6:	4642      	mov	r2, r8
20004ab8:	464b      	mov	r3, r9
20004aba:	f003 fa4d 	bl	20007f58 <__aeabi_dcmplt>
20004abe:	2800      	cmp	r0, #0
20004ac0:	f040 83c7 	bne.w	20005252 <_dtoa_r+0xc02>
20004ac4:	42b7      	cmp	r7, r6
20004ac6:	f280 848b 	bge.w	200053e0 <_dtoa_r+0xd90>
20004aca:	f240 0300 	movw	r3, #0
20004ace:	4640      	mov	r0, r8
20004ad0:	4649      	mov	r1, r9
20004ad2:	2200      	movs	r2, #0
20004ad4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004ad8:	3501      	adds	r5, #1
20004ada:	f002 ffcb 	bl	20007a74 <__aeabi_dmul>
20004ade:	f240 0300 	movw	r3, #0
20004ae2:	2200      	movs	r2, #0
20004ae4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004ae8:	4680      	mov	r8, r0
20004aea:	4689      	mov	r9, r1
20004aec:	4650      	mov	r0, sl
20004aee:	4659      	mov	r1, fp
20004af0:	f002 ffc0 	bl	20007a74 <__aeabi_dmul>
20004af4:	468b      	mov	fp, r1
20004af6:	4682      	mov	sl, r0
20004af8:	f003 fa56 	bl	20007fa8 <__aeabi_d2iz>
20004afc:	4604      	mov	r4, r0
20004afe:	f002 ff53 	bl	200079a8 <__aeabi_i2d>
20004b02:	3430      	adds	r4, #48	; 0x30
20004b04:	4602      	mov	r2, r0
20004b06:	460b      	mov	r3, r1
20004b08:	4650      	mov	r0, sl
20004b0a:	4659      	mov	r1, fp
20004b0c:	f002 fdfe 	bl	2000770c <__aeabi_dsub>
20004b10:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004b12:	464b      	mov	r3, r9
20004b14:	55d4      	strb	r4, [r2, r7]
20004b16:	4642      	mov	r2, r8
20004b18:	3701      	adds	r7, #1
20004b1a:	4682      	mov	sl, r0
20004b1c:	468b      	mov	fp, r1
20004b1e:	f003 fa1b 	bl	20007f58 <__aeabi_dcmplt>
20004b22:	4652      	mov	r2, sl
20004b24:	465b      	mov	r3, fp
20004b26:	2800      	cmp	r0, #0
20004b28:	d0be      	beq.n	20004aa8 <_dtoa_r+0x458>
20004b2a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004b2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004b30:	e1aa      	b.n	20004e88 <_dtoa_r+0x838>
20004b32:	4640      	mov	r0, r8
20004b34:	f002 ff38 	bl	200079a8 <__aeabi_i2d>
20004b38:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004b3c:	f002 ff9a 	bl	20007a74 <__aeabi_dmul>
20004b40:	f240 0300 	movw	r3, #0
20004b44:	2200      	movs	r2, #0
20004b46:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004b4a:	f002 fde1 	bl	20007710 <__adddf3>
20004b4e:	9a08      	ldr	r2, [sp, #32]
20004b50:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004b54:	4680      	mov	r8, r0
20004b56:	46a9      	mov	r9, r5
20004b58:	2a00      	cmp	r2, #0
20004b5a:	f040 82ec 	bne.w	20005136 <_dtoa_r+0xae6>
20004b5e:	f240 0300 	movw	r3, #0
20004b62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b66:	2200      	movs	r2, #0
20004b68:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004b6c:	f002 fdce 	bl	2000770c <__aeabi_dsub>
20004b70:	4642      	mov	r2, r8
20004b72:	462b      	mov	r3, r5
20004b74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b78:	f003 fa0c 	bl	20007f94 <__aeabi_dcmpgt>
20004b7c:	2800      	cmp	r0, #0
20004b7e:	f040 824a 	bne.w	20005016 <_dtoa_r+0x9c6>
20004b82:	4642      	mov	r2, r8
20004b84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b88:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004b8c:	f003 f9e4 	bl	20007f58 <__aeabi_dcmplt>
20004b90:	2800      	cmp	r0, #0
20004b92:	f040 81d5 	bne.w	20004f40 <_dtoa_r+0x8f0>
20004b96:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004b9c:	ea6f 0703 	mvn.w	r7, r3
20004ba0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004ba4:	2e0e      	cmp	r6, #14
20004ba6:	bfcc      	ite	gt
20004ba8:	2700      	movgt	r7, #0
20004baa:	f007 0701 	andle.w	r7, r7, #1
20004bae:	2f00      	cmp	r7, #0
20004bb0:	f000 80b7 	beq.w	20004d22 <_dtoa_r+0x6d2>
20004bb4:	982b      	ldr	r0, [sp, #172]	; 0xac
20004bb6:	f648 0360 	movw	r3, #34912	; 0x8860
20004bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004bbe:	9908      	ldr	r1, [sp, #32]
20004bc0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004bc4:	0fc2      	lsrs	r2, r0, #31
20004bc6:	2900      	cmp	r1, #0
20004bc8:	bfcc      	ite	gt
20004bca:	2200      	movgt	r2, #0
20004bcc:	f002 0201 	andle.w	r2, r2, #1
20004bd0:	e9d3 0100 	ldrd	r0, r1, [r3]
20004bd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004bd8:	2a00      	cmp	r2, #0
20004bda:	f040 81a0 	bne.w	20004f1e <_dtoa_r+0x8ce>
20004bde:	4602      	mov	r2, r0
20004be0:	460b      	mov	r3, r1
20004be2:	4640      	mov	r0, r8
20004be4:	4649      	mov	r1, r9
20004be6:	f003 f86f 	bl	20007cc8 <__aeabi_ddiv>
20004bea:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004bec:	f003 f9dc 	bl	20007fa8 <__aeabi_d2iz>
20004bf0:	4682      	mov	sl, r0
20004bf2:	f002 fed9 	bl	200079a8 <__aeabi_i2d>
20004bf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004bfa:	f002 ff3b 	bl	20007a74 <__aeabi_dmul>
20004bfe:	4602      	mov	r2, r0
20004c00:	460b      	mov	r3, r1
20004c02:	4640      	mov	r0, r8
20004c04:	4649      	mov	r1, r9
20004c06:	f002 fd81 	bl	2000770c <__aeabi_dsub>
20004c0a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004c0e:	f805 3b01 	strb.w	r3, [r5], #1
20004c12:	9a08      	ldr	r2, [sp, #32]
20004c14:	2a01      	cmp	r2, #1
20004c16:	4680      	mov	r8, r0
20004c18:	4689      	mov	r9, r1
20004c1a:	d052      	beq.n	20004cc2 <_dtoa_r+0x672>
20004c1c:	f240 0300 	movw	r3, #0
20004c20:	2200      	movs	r2, #0
20004c22:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004c26:	f002 ff25 	bl	20007a74 <__aeabi_dmul>
20004c2a:	2200      	movs	r2, #0
20004c2c:	2300      	movs	r3, #0
20004c2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004c32:	f003 f987 	bl	20007f44 <__aeabi_dcmpeq>
20004c36:	2800      	cmp	r0, #0
20004c38:	f040 81eb 	bne.w	20005012 <_dtoa_r+0x9c2>
20004c3c:	9810      	ldr	r0, [sp, #64]	; 0x40
20004c3e:	f04f 0801 	mov.w	r8, #1
20004c42:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004c46:	46a3      	mov	fp, r4
20004c48:	1c87      	adds	r7, r0, #2
20004c4a:	960f      	str	r6, [sp, #60]	; 0x3c
20004c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004c50:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20004c54:	e00a      	b.n	20004c6c <_dtoa_r+0x61c>
20004c56:	f002 ff0d 	bl	20007a74 <__aeabi_dmul>
20004c5a:	2200      	movs	r2, #0
20004c5c:	2300      	movs	r3, #0
20004c5e:	4604      	mov	r4, r0
20004c60:	460d      	mov	r5, r1
20004c62:	f003 f96f 	bl	20007f44 <__aeabi_dcmpeq>
20004c66:	2800      	cmp	r0, #0
20004c68:	f040 81ce 	bne.w	20005008 <_dtoa_r+0x9b8>
20004c6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004c70:	4620      	mov	r0, r4
20004c72:	4629      	mov	r1, r5
20004c74:	f108 0801 	add.w	r8, r8, #1
20004c78:	f003 f826 	bl	20007cc8 <__aeabi_ddiv>
20004c7c:	463e      	mov	r6, r7
20004c7e:	f003 f993 	bl	20007fa8 <__aeabi_d2iz>
20004c82:	4682      	mov	sl, r0
20004c84:	f002 fe90 	bl	200079a8 <__aeabi_i2d>
20004c88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004c8c:	f002 fef2 	bl	20007a74 <__aeabi_dmul>
20004c90:	4602      	mov	r2, r0
20004c92:	460b      	mov	r3, r1
20004c94:	4620      	mov	r0, r4
20004c96:	4629      	mov	r1, r5
20004c98:	f002 fd38 	bl	2000770c <__aeabi_dsub>
20004c9c:	2200      	movs	r2, #0
20004c9e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20004ca2:	f807 cc01 	strb.w	ip, [r7, #-1]
20004ca6:	3701      	adds	r7, #1
20004ca8:	45c1      	cmp	r9, r8
20004caa:	f240 0300 	movw	r3, #0
20004cae:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004cb2:	d1d0      	bne.n	20004c56 <_dtoa_r+0x606>
20004cb4:	4635      	mov	r5, r6
20004cb6:	465c      	mov	r4, fp
20004cb8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004cba:	4680      	mov	r8, r0
20004cbc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004cc0:	4689      	mov	r9, r1
20004cc2:	4642      	mov	r2, r8
20004cc4:	464b      	mov	r3, r9
20004cc6:	4640      	mov	r0, r8
20004cc8:	4649      	mov	r1, r9
20004cca:	f002 fd21 	bl	20007710 <__adddf3>
20004cce:	4680      	mov	r8, r0
20004cd0:	4689      	mov	r9, r1
20004cd2:	4642      	mov	r2, r8
20004cd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004cd8:	464b      	mov	r3, r9
20004cda:	f003 f93d 	bl	20007f58 <__aeabi_dcmplt>
20004cde:	b960      	cbnz	r0, 20004cfa <_dtoa_r+0x6aa>
20004ce0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004ce4:	4642      	mov	r2, r8
20004ce6:	464b      	mov	r3, r9
20004ce8:	f003 f92c 	bl	20007f44 <__aeabi_dcmpeq>
20004cec:	2800      	cmp	r0, #0
20004cee:	f000 8190 	beq.w	20005012 <_dtoa_r+0x9c2>
20004cf2:	f01a 0f01 	tst.w	sl, #1
20004cf6:	f000 818c 	beq.w	20005012 <_dtoa_r+0x9c2>
20004cfa:	9910      	ldr	r1, [sp, #64]	; 0x40
20004cfc:	e000      	b.n	20004d00 <_dtoa_r+0x6b0>
20004cfe:	461d      	mov	r5, r3
20004d00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004d04:	1e6b      	subs	r3, r5, #1
20004d06:	2a39      	cmp	r2, #57	; 0x39
20004d08:	f040 8367 	bne.w	200053da <_dtoa_r+0xd8a>
20004d0c:	428b      	cmp	r3, r1
20004d0e:	d1f6      	bne.n	20004cfe <_dtoa_r+0x6ae>
20004d10:	9910      	ldr	r1, [sp, #64]	; 0x40
20004d12:	2330      	movs	r3, #48	; 0x30
20004d14:	3601      	adds	r6, #1
20004d16:	2231      	movs	r2, #49	; 0x31
20004d18:	700b      	strb	r3, [r1, #0]
20004d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004d1c:	701a      	strb	r2, [r3, #0]
20004d1e:	9612      	str	r6, [sp, #72]	; 0x48
20004d20:	e0b2      	b.n	20004e88 <_dtoa_r+0x838>
20004d22:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004d24:	2a00      	cmp	r2, #0
20004d26:	f040 80df 	bne.w	20004ee8 <_dtoa_r+0x898>
20004d2a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004d2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004d2e:	920c      	str	r2, [sp, #48]	; 0x30
20004d30:	2d00      	cmp	r5, #0
20004d32:	bfd4      	ite	le
20004d34:	2300      	movle	r3, #0
20004d36:	2301      	movgt	r3, #1
20004d38:	f1ba 0f00 	cmp.w	sl, #0
20004d3c:	bfd4      	ite	le
20004d3e:	2300      	movle	r3, #0
20004d40:	f003 0301 	andgt.w	r3, r3, #1
20004d44:	b14b      	cbz	r3, 20004d5a <_dtoa_r+0x70a>
20004d46:	45aa      	cmp	sl, r5
20004d48:	bfb4      	ite	lt
20004d4a:	4653      	movlt	r3, sl
20004d4c:	462b      	movge	r3, r5
20004d4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004d50:	ebc3 0a0a 	rsb	sl, r3, sl
20004d54:	1aed      	subs	r5, r5, r3
20004d56:	1ac0      	subs	r0, r0, r3
20004d58:	900f      	str	r0, [sp, #60]	; 0x3c
20004d5a:	9915      	ldr	r1, [sp, #84]	; 0x54
20004d5c:	2900      	cmp	r1, #0
20004d5e:	dd1c      	ble.n	20004d9a <_dtoa_r+0x74a>
20004d60:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004d62:	2a00      	cmp	r2, #0
20004d64:	f000 82e9 	beq.w	2000533a <_dtoa_r+0xcea>
20004d68:	2f00      	cmp	r7, #0
20004d6a:	dd12      	ble.n	20004d92 <_dtoa_r+0x742>
20004d6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20004d6e:	463a      	mov	r2, r7
20004d70:	4620      	mov	r0, r4
20004d72:	f001 fe85 	bl	20006a80 <__pow5mult>
20004d76:	465a      	mov	r2, fp
20004d78:	900c      	str	r0, [sp, #48]	; 0x30
20004d7a:	4620      	mov	r0, r4
20004d7c:	990c      	ldr	r1, [sp, #48]	; 0x30
20004d7e:	f001 fd97 	bl	200068b0 <__multiply>
20004d82:	4659      	mov	r1, fp
20004d84:	4603      	mov	r3, r0
20004d86:	4620      	mov	r0, r4
20004d88:	9303      	str	r3, [sp, #12]
20004d8a:	f001 fbfd 	bl	20006588 <_Bfree>
20004d8e:	9b03      	ldr	r3, [sp, #12]
20004d90:	469b      	mov	fp, r3
20004d92:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004d94:	1bda      	subs	r2, r3, r7
20004d96:	f040 8311 	bne.w	200053bc <_dtoa_r+0xd6c>
20004d9a:	2101      	movs	r1, #1
20004d9c:	4620      	mov	r0, r4
20004d9e:	f001 fe21 	bl	200069e4 <__i2b>
20004da2:	9006      	str	r0, [sp, #24]
20004da4:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004da6:	2800      	cmp	r0, #0
20004da8:	dd05      	ble.n	20004db6 <_dtoa_r+0x766>
20004daa:	9906      	ldr	r1, [sp, #24]
20004dac:	4620      	mov	r0, r4
20004dae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004db0:	f001 fe66 	bl	20006a80 <__pow5mult>
20004db4:	9006      	str	r0, [sp, #24]
20004db6:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004db8:	2901      	cmp	r1, #1
20004dba:	f340 810a 	ble.w	20004fd2 <_dtoa_r+0x982>
20004dbe:	2700      	movs	r7, #0
20004dc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004dc2:	2b00      	cmp	r3, #0
20004dc4:	f040 8261 	bne.w	2000528a <_dtoa_r+0xc3a>
20004dc8:	2301      	movs	r3, #1
20004dca:	4453      	add	r3, sl
20004dcc:	f013 031f 	ands.w	r3, r3, #31
20004dd0:	f040 812a 	bne.w	20005028 <_dtoa_r+0x9d8>
20004dd4:	231c      	movs	r3, #28
20004dd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004dd8:	449a      	add	sl, r3
20004dda:	18ed      	adds	r5, r5, r3
20004ddc:	18d2      	adds	r2, r2, r3
20004dde:	920f      	str	r2, [sp, #60]	; 0x3c
20004de0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004de2:	2b00      	cmp	r3, #0
20004de4:	dd05      	ble.n	20004df2 <_dtoa_r+0x7a2>
20004de6:	4659      	mov	r1, fp
20004de8:	461a      	mov	r2, r3
20004dea:	4620      	mov	r0, r4
20004dec:	f001 fd02 	bl	200067f4 <__lshift>
20004df0:	4683      	mov	fp, r0
20004df2:	f1ba 0f00 	cmp.w	sl, #0
20004df6:	dd05      	ble.n	20004e04 <_dtoa_r+0x7b4>
20004df8:	9906      	ldr	r1, [sp, #24]
20004dfa:	4652      	mov	r2, sl
20004dfc:	4620      	mov	r0, r4
20004dfe:	f001 fcf9 	bl	200067f4 <__lshift>
20004e02:	9006      	str	r0, [sp, #24]
20004e04:	9818      	ldr	r0, [sp, #96]	; 0x60
20004e06:	2800      	cmp	r0, #0
20004e08:	f040 8229 	bne.w	2000525e <_dtoa_r+0xc0e>
20004e0c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004e0e:	9908      	ldr	r1, [sp, #32]
20004e10:	2802      	cmp	r0, #2
20004e12:	bfd4      	ite	le
20004e14:	2300      	movle	r3, #0
20004e16:	2301      	movgt	r3, #1
20004e18:	2900      	cmp	r1, #0
20004e1a:	bfcc      	ite	gt
20004e1c:	2300      	movgt	r3, #0
20004e1e:	f003 0301 	andle.w	r3, r3, #1
20004e22:	2b00      	cmp	r3, #0
20004e24:	f000 810c 	beq.w	20005040 <_dtoa_r+0x9f0>
20004e28:	2900      	cmp	r1, #0
20004e2a:	f040 808c 	bne.w	20004f46 <_dtoa_r+0x8f6>
20004e2e:	2205      	movs	r2, #5
20004e30:	9906      	ldr	r1, [sp, #24]
20004e32:	9b08      	ldr	r3, [sp, #32]
20004e34:	4620      	mov	r0, r4
20004e36:	f001 fddf 	bl	200069f8 <__multadd>
20004e3a:	9006      	str	r0, [sp, #24]
20004e3c:	4658      	mov	r0, fp
20004e3e:	9906      	ldr	r1, [sp, #24]
20004e40:	f001 fa68 	bl	20006314 <__mcmp>
20004e44:	2800      	cmp	r0, #0
20004e46:	dd7e      	ble.n	20004f46 <_dtoa_r+0x8f6>
20004e48:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004e4a:	3601      	adds	r6, #1
20004e4c:	2700      	movs	r7, #0
20004e4e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004e52:	2331      	movs	r3, #49	; 0x31
20004e54:	f805 3b01 	strb.w	r3, [r5], #1
20004e58:	9906      	ldr	r1, [sp, #24]
20004e5a:	4620      	mov	r0, r4
20004e5c:	f001 fb94 	bl	20006588 <_Bfree>
20004e60:	f1ba 0f00 	cmp.w	sl, #0
20004e64:	f000 80d5 	beq.w	20005012 <_dtoa_r+0x9c2>
20004e68:	1e3b      	subs	r3, r7, #0
20004e6a:	bf18      	it	ne
20004e6c:	2301      	movne	r3, #1
20004e6e:	4557      	cmp	r7, sl
20004e70:	bf0c      	ite	eq
20004e72:	2300      	moveq	r3, #0
20004e74:	f003 0301 	andne.w	r3, r3, #1
20004e78:	2b00      	cmp	r3, #0
20004e7a:	f040 80d0 	bne.w	2000501e <_dtoa_r+0x9ce>
20004e7e:	4651      	mov	r1, sl
20004e80:	4620      	mov	r0, r4
20004e82:	f001 fb81 	bl	20006588 <_Bfree>
20004e86:	9612      	str	r6, [sp, #72]	; 0x48
20004e88:	4620      	mov	r0, r4
20004e8a:	4659      	mov	r1, fp
20004e8c:	f001 fb7c 	bl	20006588 <_Bfree>
20004e90:	9a12      	ldr	r2, [sp, #72]	; 0x48
20004e92:	1c53      	adds	r3, r2, #1
20004e94:	2200      	movs	r2, #0
20004e96:	702a      	strb	r2, [r5, #0]
20004e98:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004e9a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004e9c:	6003      	str	r3, [r0, #0]
20004e9e:	2900      	cmp	r1, #0
20004ea0:	f000 81d4 	beq.w	2000524c <_dtoa_r+0xbfc>
20004ea4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004ea6:	9810      	ldr	r0, [sp, #64]	; 0x40
20004ea8:	6015      	str	r5, [r2, #0]
20004eaa:	e412      	b.n	200046d2 <_dtoa_r+0x82>
20004eac:	2010      	movs	r0, #16
20004eae:	f7fd fa89 	bl	200023c4 <malloc>
20004eb2:	60c6      	str	r6, [r0, #12]
20004eb4:	6046      	str	r6, [r0, #4]
20004eb6:	6086      	str	r6, [r0, #8]
20004eb8:	6006      	str	r6, [r0, #0]
20004eba:	4606      	mov	r6, r0
20004ebc:	6260      	str	r0, [r4, #36]	; 0x24
20004ebe:	f7ff bbd2 	b.w	20004666 <_dtoa_r+0x16>
20004ec2:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004ec4:	4271      	negs	r1, r6
20004ec6:	2200      	movs	r2, #0
20004ec8:	9115      	str	r1, [sp, #84]	; 0x54
20004eca:	1b80      	subs	r0, r0, r6
20004ecc:	9217      	str	r2, [sp, #92]	; 0x5c
20004ece:	900f      	str	r0, [sp, #60]	; 0x3c
20004ed0:	e48a      	b.n	200047e8 <_dtoa_r+0x198>
20004ed2:	2100      	movs	r1, #0
20004ed4:	3e01      	subs	r6, #1
20004ed6:	9118      	str	r1, [sp, #96]	; 0x60
20004ed8:	e472      	b.n	200047c0 <_dtoa_r+0x170>
20004eda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004ede:	f04f 0802 	mov.w	r8, #2
20004ee2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20004ee6:	e521      	b.n	2000492c <_dtoa_r+0x2dc>
20004ee8:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004eea:	2801      	cmp	r0, #1
20004eec:	f340 826c 	ble.w	200053c8 <_dtoa_r+0xd78>
20004ef0:	9a08      	ldr	r2, [sp, #32]
20004ef2:	9815      	ldr	r0, [sp, #84]	; 0x54
20004ef4:	1e53      	subs	r3, r2, #1
20004ef6:	4298      	cmp	r0, r3
20004ef8:	f2c0 8258 	blt.w	200053ac <_dtoa_r+0xd5c>
20004efc:	1ac7      	subs	r7, r0, r3
20004efe:	9b08      	ldr	r3, [sp, #32]
20004f00:	2b00      	cmp	r3, #0
20004f02:	bfa8      	it	ge
20004f04:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20004f06:	f2c0 8273 	blt.w	200053f0 <_dtoa_r+0xda0>
20004f0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004f0c:	4620      	mov	r0, r4
20004f0e:	2101      	movs	r1, #1
20004f10:	449a      	add	sl, r3
20004f12:	18d2      	adds	r2, r2, r3
20004f14:	920f      	str	r2, [sp, #60]	; 0x3c
20004f16:	f001 fd65 	bl	200069e4 <__i2b>
20004f1a:	900c      	str	r0, [sp, #48]	; 0x30
20004f1c:	e708      	b.n	20004d30 <_dtoa_r+0x6e0>
20004f1e:	9b08      	ldr	r3, [sp, #32]
20004f20:	b973      	cbnz	r3, 20004f40 <_dtoa_r+0x8f0>
20004f22:	f240 0300 	movw	r3, #0
20004f26:	2200      	movs	r2, #0
20004f28:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004f2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004f30:	f002 fda0 	bl	20007a74 <__aeabi_dmul>
20004f34:	4642      	mov	r2, r8
20004f36:	464b      	mov	r3, r9
20004f38:	f003 f822 	bl	20007f80 <__aeabi_dcmpge>
20004f3c:	2800      	cmp	r0, #0
20004f3e:	d06a      	beq.n	20005016 <_dtoa_r+0x9c6>
20004f40:	2200      	movs	r2, #0
20004f42:	9206      	str	r2, [sp, #24]
20004f44:	920c      	str	r2, [sp, #48]	; 0x30
20004f46:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004f48:	2700      	movs	r7, #0
20004f4a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004f4e:	43de      	mvns	r6, r3
20004f50:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004f52:	e781      	b.n	20004e58 <_dtoa_r+0x808>
20004f54:	2100      	movs	r1, #0
20004f56:	9116      	str	r1, [sp, #88]	; 0x58
20004f58:	982b      	ldr	r0, [sp, #172]	; 0xac
20004f5a:	2800      	cmp	r0, #0
20004f5c:	f340 819f 	ble.w	2000529e <_dtoa_r+0xc4e>
20004f60:	982b      	ldr	r0, [sp, #172]	; 0xac
20004f62:	4601      	mov	r1, r0
20004f64:	9011      	str	r0, [sp, #68]	; 0x44
20004f66:	9008      	str	r0, [sp, #32]
20004f68:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004f6a:	2200      	movs	r2, #0
20004f6c:	2917      	cmp	r1, #23
20004f6e:	606a      	str	r2, [r5, #4]
20004f70:	f240 82ab 	bls.w	200054ca <_dtoa_r+0xe7a>
20004f74:	2304      	movs	r3, #4
20004f76:	005b      	lsls	r3, r3, #1
20004f78:	3201      	adds	r2, #1
20004f7a:	f103 0014 	add.w	r0, r3, #20
20004f7e:	4288      	cmp	r0, r1
20004f80:	d9f9      	bls.n	20004f76 <_dtoa_r+0x926>
20004f82:	9b08      	ldr	r3, [sp, #32]
20004f84:	606a      	str	r2, [r5, #4]
20004f86:	2b0e      	cmp	r3, #14
20004f88:	bf8c      	ite	hi
20004f8a:	2700      	movhi	r7, #0
20004f8c:	f007 0701 	andls.w	r7, r7, #1
20004f90:	e49d      	b.n	200048ce <_dtoa_r+0x27e>
20004f92:	2201      	movs	r2, #1
20004f94:	9216      	str	r2, [sp, #88]	; 0x58
20004f96:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004f98:	18f3      	adds	r3, r6, r3
20004f9a:	9311      	str	r3, [sp, #68]	; 0x44
20004f9c:	1c59      	adds	r1, r3, #1
20004f9e:	2900      	cmp	r1, #0
20004fa0:	bfc8      	it	gt
20004fa2:	9108      	strgt	r1, [sp, #32]
20004fa4:	dce0      	bgt.n	20004f68 <_dtoa_r+0x918>
20004fa6:	290e      	cmp	r1, #14
20004fa8:	bf8c      	ite	hi
20004faa:	2700      	movhi	r7, #0
20004fac:	f007 0701 	andls.w	r7, r7, #1
20004fb0:	9108      	str	r1, [sp, #32]
20004fb2:	e489      	b.n	200048c8 <_dtoa_r+0x278>
20004fb4:	2301      	movs	r3, #1
20004fb6:	9316      	str	r3, [sp, #88]	; 0x58
20004fb8:	e7ce      	b.n	20004f58 <_dtoa_r+0x908>
20004fba:	2200      	movs	r2, #0
20004fbc:	9216      	str	r2, [sp, #88]	; 0x58
20004fbe:	e7ea      	b.n	20004f96 <_dtoa_r+0x946>
20004fc0:	f04f 33ff 	mov.w	r3, #4294967295
20004fc4:	2700      	movs	r7, #0
20004fc6:	2001      	movs	r0, #1
20004fc8:	9311      	str	r3, [sp, #68]	; 0x44
20004fca:	9016      	str	r0, [sp, #88]	; 0x58
20004fcc:	9308      	str	r3, [sp, #32]
20004fce:	972b      	str	r7, [sp, #172]	; 0xac
20004fd0:	e47a      	b.n	200048c8 <_dtoa_r+0x278>
20004fd2:	f1b8 0f00 	cmp.w	r8, #0
20004fd6:	f47f aef2 	bne.w	20004dbe <_dtoa_r+0x76e>
20004fda:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20004fde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004fe2:	2b00      	cmp	r3, #0
20004fe4:	f47f aeeb 	bne.w	20004dbe <_dtoa_r+0x76e>
20004fe8:	f240 0300 	movw	r3, #0
20004fec:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004ff0:	ea09 0303 	and.w	r3, r9, r3
20004ff4:	2b00      	cmp	r3, #0
20004ff6:	f43f aee2 	beq.w	20004dbe <_dtoa_r+0x76e>
20004ffa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004ffc:	f10a 0a01 	add.w	sl, sl, #1
20005000:	2701      	movs	r7, #1
20005002:	3201      	adds	r2, #1
20005004:	920f      	str	r2, [sp, #60]	; 0x3c
20005006:	e6db      	b.n	20004dc0 <_dtoa_r+0x770>
20005008:	4635      	mov	r5, r6
2000500a:	465c      	mov	r4, fp
2000500c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000500e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005012:	9612      	str	r6, [sp, #72]	; 0x48
20005014:	e738      	b.n	20004e88 <_dtoa_r+0x838>
20005016:	2000      	movs	r0, #0
20005018:	9006      	str	r0, [sp, #24]
2000501a:	900c      	str	r0, [sp, #48]	; 0x30
2000501c:	e714      	b.n	20004e48 <_dtoa_r+0x7f8>
2000501e:	4639      	mov	r1, r7
20005020:	4620      	mov	r0, r4
20005022:	f001 fab1 	bl	20006588 <_Bfree>
20005026:	e72a      	b.n	20004e7e <_dtoa_r+0x82e>
20005028:	f1c3 0320 	rsb	r3, r3, #32
2000502c:	2b04      	cmp	r3, #4
2000502e:	f340 8254 	ble.w	200054da <_dtoa_r+0xe8a>
20005032:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005034:	3b04      	subs	r3, #4
20005036:	449a      	add	sl, r3
20005038:	18ed      	adds	r5, r5, r3
2000503a:	18c9      	adds	r1, r1, r3
2000503c:	910f      	str	r1, [sp, #60]	; 0x3c
2000503e:	e6cf      	b.n	20004de0 <_dtoa_r+0x790>
20005040:	9916      	ldr	r1, [sp, #88]	; 0x58
20005042:	2900      	cmp	r1, #0
20005044:	f000 8131 	beq.w	200052aa <_dtoa_r+0xc5a>
20005048:	2d00      	cmp	r5, #0
2000504a:	dd05      	ble.n	20005058 <_dtoa_r+0xa08>
2000504c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000504e:	462a      	mov	r2, r5
20005050:	4620      	mov	r0, r4
20005052:	f001 fbcf 	bl	200067f4 <__lshift>
20005056:	900c      	str	r0, [sp, #48]	; 0x30
20005058:	2f00      	cmp	r7, #0
2000505a:	f040 81ea 	bne.w	20005432 <_dtoa_r+0xde2>
2000505e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005062:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005064:	2301      	movs	r3, #1
20005066:	f008 0001 	and.w	r0, r8, #1
2000506a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000506c:	9011      	str	r0, [sp, #68]	; 0x44
2000506e:	950f      	str	r5, [sp, #60]	; 0x3c
20005070:	461d      	mov	r5, r3
20005072:	960c      	str	r6, [sp, #48]	; 0x30
20005074:	9906      	ldr	r1, [sp, #24]
20005076:	4658      	mov	r0, fp
20005078:	f7ff fa5a 	bl	20004530 <quorem>
2000507c:	4639      	mov	r1, r7
2000507e:	3030      	adds	r0, #48	; 0x30
20005080:	900b      	str	r0, [sp, #44]	; 0x2c
20005082:	4658      	mov	r0, fp
20005084:	f001 f946 	bl	20006314 <__mcmp>
20005088:	9906      	ldr	r1, [sp, #24]
2000508a:	4652      	mov	r2, sl
2000508c:	4606      	mov	r6, r0
2000508e:	4620      	mov	r0, r4
20005090:	f001 fb34 	bl	200066fc <__mdiff>
20005094:	68c3      	ldr	r3, [r0, #12]
20005096:	4680      	mov	r8, r0
20005098:	2b00      	cmp	r3, #0
2000509a:	d03d      	beq.n	20005118 <_dtoa_r+0xac8>
2000509c:	f04f 0901 	mov.w	r9, #1
200050a0:	4641      	mov	r1, r8
200050a2:	4620      	mov	r0, r4
200050a4:	f001 fa70 	bl	20006588 <_Bfree>
200050a8:	992a      	ldr	r1, [sp, #168]	; 0xa8
200050aa:	ea59 0101 	orrs.w	r1, r9, r1
200050ae:	d103      	bne.n	200050b8 <_dtoa_r+0xa68>
200050b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200050b2:	2a00      	cmp	r2, #0
200050b4:	f000 81eb 	beq.w	2000548e <_dtoa_r+0xe3e>
200050b8:	2e00      	cmp	r6, #0
200050ba:	f2c0 819e 	blt.w	200053fa <_dtoa_r+0xdaa>
200050be:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200050c0:	4332      	orrs	r2, r6
200050c2:	d103      	bne.n	200050cc <_dtoa_r+0xa7c>
200050c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200050c6:	2b00      	cmp	r3, #0
200050c8:	f000 8197 	beq.w	200053fa <_dtoa_r+0xdaa>
200050cc:	f1b9 0f00 	cmp.w	r9, #0
200050d0:	f300 81ce 	bgt.w	20005470 <_dtoa_r+0xe20>
200050d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
200050d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200050d8:	f801 2b01 	strb.w	r2, [r1], #1
200050dc:	9b08      	ldr	r3, [sp, #32]
200050de:	910f      	str	r1, [sp, #60]	; 0x3c
200050e0:	429d      	cmp	r5, r3
200050e2:	f000 81c2 	beq.w	2000546a <_dtoa_r+0xe1a>
200050e6:	4659      	mov	r1, fp
200050e8:	220a      	movs	r2, #10
200050ea:	2300      	movs	r3, #0
200050ec:	4620      	mov	r0, r4
200050ee:	f001 fc83 	bl	200069f8 <__multadd>
200050f2:	4557      	cmp	r7, sl
200050f4:	4639      	mov	r1, r7
200050f6:	4683      	mov	fp, r0
200050f8:	d014      	beq.n	20005124 <_dtoa_r+0xad4>
200050fa:	220a      	movs	r2, #10
200050fc:	2300      	movs	r3, #0
200050fe:	4620      	mov	r0, r4
20005100:	3501      	adds	r5, #1
20005102:	f001 fc79 	bl	200069f8 <__multadd>
20005106:	4651      	mov	r1, sl
20005108:	220a      	movs	r2, #10
2000510a:	2300      	movs	r3, #0
2000510c:	4607      	mov	r7, r0
2000510e:	4620      	mov	r0, r4
20005110:	f001 fc72 	bl	200069f8 <__multadd>
20005114:	4682      	mov	sl, r0
20005116:	e7ad      	b.n	20005074 <_dtoa_r+0xa24>
20005118:	4658      	mov	r0, fp
2000511a:	4641      	mov	r1, r8
2000511c:	f001 f8fa 	bl	20006314 <__mcmp>
20005120:	4681      	mov	r9, r0
20005122:	e7bd      	b.n	200050a0 <_dtoa_r+0xa50>
20005124:	4620      	mov	r0, r4
20005126:	220a      	movs	r2, #10
20005128:	2300      	movs	r3, #0
2000512a:	3501      	adds	r5, #1
2000512c:	f001 fc64 	bl	200069f8 <__multadd>
20005130:	4607      	mov	r7, r0
20005132:	4682      	mov	sl, r0
20005134:	e79e      	b.n	20005074 <_dtoa_r+0xa24>
20005136:	9612      	str	r6, [sp, #72]	; 0x48
20005138:	f8dd c020 	ldr.w	ip, [sp, #32]
2000513c:	e459      	b.n	200049f2 <_dtoa_r+0x3a2>
2000513e:	4275      	negs	r5, r6
20005140:	2d00      	cmp	r5, #0
20005142:	f040 8101 	bne.w	20005348 <_dtoa_r+0xcf8>
20005146:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000514a:	f04f 0802 	mov.w	r8, #2
2000514e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005152:	e40c      	b.n	2000496e <_dtoa_r+0x31e>
20005154:	f648 0160 	movw	r1, #34912	; 0x8860
20005158:	4642      	mov	r2, r8
2000515a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000515e:	464b      	mov	r3, r9
20005160:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20005164:	f8cd c00c 	str.w	ip, [sp, #12]
20005168:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000516a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000516e:	f002 fc81 	bl	20007a74 <__aeabi_dmul>
20005172:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20005176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000517a:	f002 ff15 	bl	20007fa8 <__aeabi_d2iz>
2000517e:	4607      	mov	r7, r0
20005180:	f002 fc12 	bl	200079a8 <__aeabi_i2d>
20005184:	460b      	mov	r3, r1
20005186:	4602      	mov	r2, r0
20005188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000518c:	f002 fabe 	bl	2000770c <__aeabi_dsub>
20005190:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005194:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005198:	f805 3b01 	strb.w	r3, [r5], #1
2000519c:	f8dd c00c 	ldr.w	ip, [sp, #12]
200051a0:	f1bc 0f01 	cmp.w	ip, #1
200051a4:	d029      	beq.n	200051fa <_dtoa_r+0xbaa>
200051a6:	46d1      	mov	r9, sl
200051a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200051ac:	46b2      	mov	sl, r6
200051ae:	9e10      	ldr	r6, [sp, #64]	; 0x40
200051b0:	951c      	str	r5, [sp, #112]	; 0x70
200051b2:	2701      	movs	r7, #1
200051b4:	4665      	mov	r5, ip
200051b6:	46a0      	mov	r8, r4
200051b8:	f240 0300 	movw	r3, #0
200051bc:	2200      	movs	r2, #0
200051be:	f2c4 0324 	movt	r3, #16420	; 0x4024
200051c2:	f002 fc57 	bl	20007a74 <__aeabi_dmul>
200051c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200051ca:	f002 feed 	bl	20007fa8 <__aeabi_d2iz>
200051ce:	4604      	mov	r4, r0
200051d0:	f002 fbea 	bl	200079a8 <__aeabi_i2d>
200051d4:	3430      	adds	r4, #48	; 0x30
200051d6:	4602      	mov	r2, r0
200051d8:	460b      	mov	r3, r1
200051da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200051de:	f002 fa95 	bl	2000770c <__aeabi_dsub>
200051e2:	55f4      	strb	r4, [r6, r7]
200051e4:	3701      	adds	r7, #1
200051e6:	42af      	cmp	r7, r5
200051e8:	d1e6      	bne.n	200051b8 <_dtoa_r+0xb68>
200051ea:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200051ec:	3f01      	subs	r7, #1
200051ee:	4656      	mov	r6, sl
200051f0:	4644      	mov	r4, r8
200051f2:	46ca      	mov	sl, r9
200051f4:	19ed      	adds	r5, r5, r7
200051f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200051fa:	f240 0300 	movw	r3, #0
200051fe:	2200      	movs	r2, #0
20005200:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20005204:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005208:	f002 fa82 	bl	20007710 <__adddf3>
2000520c:	4602      	mov	r2, r0
2000520e:	460b      	mov	r3, r1
20005210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005214:	f002 febe 	bl	20007f94 <__aeabi_dcmpgt>
20005218:	b9f0      	cbnz	r0, 20005258 <_dtoa_r+0xc08>
2000521a:	f240 0100 	movw	r1, #0
2000521e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20005222:	2000      	movs	r0, #0
20005224:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005228:	f002 fa70 	bl	2000770c <__aeabi_dsub>
2000522c:	4602      	mov	r2, r0
2000522e:	460b      	mov	r3, r1
20005230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005234:	f002 fe90 	bl	20007f58 <__aeabi_dcmplt>
20005238:	2800      	cmp	r0, #0
2000523a:	f43f acac 	beq.w	20004b96 <_dtoa_r+0x546>
2000523e:	462b      	mov	r3, r5
20005240:	461d      	mov	r5, r3
20005242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005246:	2a30      	cmp	r2, #48	; 0x30
20005248:	d0fa      	beq.n	20005240 <_dtoa_r+0xbf0>
2000524a:	e61d      	b.n	20004e88 <_dtoa_r+0x838>
2000524c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000524e:	f7ff ba40 	b.w	200046d2 <_dtoa_r+0x82>
20005252:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005256:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005258:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000525a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000525c:	e550      	b.n	20004d00 <_dtoa_r+0x6b0>
2000525e:	4658      	mov	r0, fp
20005260:	9906      	ldr	r1, [sp, #24]
20005262:	f001 f857 	bl	20006314 <__mcmp>
20005266:	2800      	cmp	r0, #0
20005268:	f6bf add0 	bge.w	20004e0c <_dtoa_r+0x7bc>
2000526c:	4659      	mov	r1, fp
2000526e:	4620      	mov	r0, r4
20005270:	220a      	movs	r2, #10
20005272:	2300      	movs	r3, #0
20005274:	f001 fbc0 	bl	200069f8 <__multadd>
20005278:	9916      	ldr	r1, [sp, #88]	; 0x58
2000527a:	3e01      	subs	r6, #1
2000527c:	4683      	mov	fp, r0
2000527e:	2900      	cmp	r1, #0
20005280:	f040 8119 	bne.w	200054b6 <_dtoa_r+0xe66>
20005284:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005286:	9208      	str	r2, [sp, #32]
20005288:	e5c0      	b.n	20004e0c <_dtoa_r+0x7bc>
2000528a:	9806      	ldr	r0, [sp, #24]
2000528c:	6903      	ldr	r3, [r0, #16]
2000528e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20005292:	6918      	ldr	r0, [r3, #16]
20005294:	f000 ffec 	bl	20006270 <__hi0bits>
20005298:	f1c0 0320 	rsb	r3, r0, #32
2000529c:	e595      	b.n	20004dca <_dtoa_r+0x77a>
2000529e:	2101      	movs	r1, #1
200052a0:	9111      	str	r1, [sp, #68]	; 0x44
200052a2:	9108      	str	r1, [sp, #32]
200052a4:	912b      	str	r1, [sp, #172]	; 0xac
200052a6:	f7ff bb0f 	b.w	200048c8 <_dtoa_r+0x278>
200052aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
200052ac:	46b1      	mov	r9, r6
200052ae:	9f16      	ldr	r7, [sp, #88]	; 0x58
200052b0:	46aa      	mov	sl, r5
200052b2:	f8dd 8018 	ldr.w	r8, [sp, #24]
200052b6:	9e08      	ldr	r6, [sp, #32]
200052b8:	e002      	b.n	200052c0 <_dtoa_r+0xc70>
200052ba:	f001 fb9d 	bl	200069f8 <__multadd>
200052be:	4683      	mov	fp, r0
200052c0:	4641      	mov	r1, r8
200052c2:	4658      	mov	r0, fp
200052c4:	f7ff f934 	bl	20004530 <quorem>
200052c8:	3501      	adds	r5, #1
200052ca:	220a      	movs	r2, #10
200052cc:	2300      	movs	r3, #0
200052ce:	4659      	mov	r1, fp
200052d0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200052d4:	f80a c007 	strb.w	ip, [sl, r7]
200052d8:	3701      	adds	r7, #1
200052da:	4620      	mov	r0, r4
200052dc:	42be      	cmp	r6, r7
200052de:	dcec      	bgt.n	200052ba <_dtoa_r+0xc6a>
200052e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200052e4:	464e      	mov	r6, r9
200052e6:	2700      	movs	r7, #0
200052e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200052ec:	4659      	mov	r1, fp
200052ee:	2201      	movs	r2, #1
200052f0:	4620      	mov	r0, r4
200052f2:	f001 fa7f 	bl	200067f4 <__lshift>
200052f6:	9906      	ldr	r1, [sp, #24]
200052f8:	4683      	mov	fp, r0
200052fa:	f001 f80b 	bl	20006314 <__mcmp>
200052fe:	2800      	cmp	r0, #0
20005300:	dd0f      	ble.n	20005322 <_dtoa_r+0xcd2>
20005302:	9910      	ldr	r1, [sp, #64]	; 0x40
20005304:	e000      	b.n	20005308 <_dtoa_r+0xcb8>
20005306:	461d      	mov	r5, r3
20005308:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000530c:	1e6b      	subs	r3, r5, #1
2000530e:	2a39      	cmp	r2, #57	; 0x39
20005310:	f040 808c 	bne.w	2000542c <_dtoa_r+0xddc>
20005314:	428b      	cmp	r3, r1
20005316:	d1f6      	bne.n	20005306 <_dtoa_r+0xcb6>
20005318:	9910      	ldr	r1, [sp, #64]	; 0x40
2000531a:	2331      	movs	r3, #49	; 0x31
2000531c:	3601      	adds	r6, #1
2000531e:	700b      	strb	r3, [r1, #0]
20005320:	e59a      	b.n	20004e58 <_dtoa_r+0x808>
20005322:	d103      	bne.n	2000532c <_dtoa_r+0xcdc>
20005324:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005326:	f010 0f01 	tst.w	r0, #1
2000532a:	d1ea      	bne.n	20005302 <_dtoa_r+0xcb2>
2000532c:	462b      	mov	r3, r5
2000532e:	461d      	mov	r5, r3
20005330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005334:	2a30      	cmp	r2, #48	; 0x30
20005336:	d0fa      	beq.n	2000532e <_dtoa_r+0xcde>
20005338:	e58e      	b.n	20004e58 <_dtoa_r+0x808>
2000533a:	4659      	mov	r1, fp
2000533c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000533e:	4620      	mov	r0, r4
20005340:	f001 fb9e 	bl	20006a80 <__pow5mult>
20005344:	4683      	mov	fp, r0
20005346:	e528      	b.n	20004d9a <_dtoa_r+0x74a>
20005348:	f005 030f 	and.w	r3, r5, #15
2000534c:	f648 0260 	movw	r2, #34912	; 0x8860
20005350:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005358:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000535c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005360:	f002 fb88 	bl	20007a74 <__aeabi_dmul>
20005364:	112d      	asrs	r5, r5, #4
20005366:	bf08      	it	eq
20005368:	f04f 0802 	moveq.w	r8, #2
2000536c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005370:	f43f aafd 	beq.w	2000496e <_dtoa_r+0x31e>
20005374:	f648 1738 	movw	r7, #35128	; 0x8938
20005378:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000537c:	f04f 0802 	mov.w	r8, #2
20005380:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005384:	f015 0f01 	tst.w	r5, #1
20005388:	4610      	mov	r0, r2
2000538a:	4619      	mov	r1, r3
2000538c:	d007      	beq.n	2000539e <_dtoa_r+0xd4e>
2000538e:	e9d7 2300 	ldrd	r2, r3, [r7]
20005392:	f108 0801 	add.w	r8, r8, #1
20005396:	f002 fb6d 	bl	20007a74 <__aeabi_dmul>
2000539a:	4602      	mov	r2, r0
2000539c:	460b      	mov	r3, r1
2000539e:	3708      	adds	r7, #8
200053a0:	106d      	asrs	r5, r5, #1
200053a2:	d1ef      	bne.n	20005384 <_dtoa_r+0xd34>
200053a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200053a8:	f7ff bae1 	b.w	2000496e <_dtoa_r+0x31e>
200053ac:	9915      	ldr	r1, [sp, #84]	; 0x54
200053ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200053b0:	1a5b      	subs	r3, r3, r1
200053b2:	18c9      	adds	r1, r1, r3
200053b4:	18d2      	adds	r2, r2, r3
200053b6:	9115      	str	r1, [sp, #84]	; 0x54
200053b8:	9217      	str	r2, [sp, #92]	; 0x5c
200053ba:	e5a0      	b.n	20004efe <_dtoa_r+0x8ae>
200053bc:	4659      	mov	r1, fp
200053be:	4620      	mov	r0, r4
200053c0:	f001 fb5e 	bl	20006a80 <__pow5mult>
200053c4:	4683      	mov	fp, r0
200053c6:	e4e8      	b.n	20004d9a <_dtoa_r+0x74a>
200053c8:	9919      	ldr	r1, [sp, #100]	; 0x64
200053ca:	2900      	cmp	r1, #0
200053cc:	d047      	beq.n	2000545e <_dtoa_r+0xe0e>
200053ce:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200053d2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200053d4:	3303      	adds	r3, #3
200053d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200053d8:	e597      	b.n	20004f0a <_dtoa_r+0x8ba>
200053da:	3201      	adds	r2, #1
200053dc:	b2d2      	uxtb	r2, r2
200053de:	e49d      	b.n	20004d1c <_dtoa_r+0x6cc>
200053e0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200053e4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200053e8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200053ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200053ec:	f7ff bbd3 	b.w	20004b96 <_dtoa_r+0x546>
200053f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200053f2:	2300      	movs	r3, #0
200053f4:	9808      	ldr	r0, [sp, #32]
200053f6:	1a0d      	subs	r5, r1, r0
200053f8:	e587      	b.n	20004f0a <_dtoa_r+0x8ba>
200053fa:	f1b9 0f00 	cmp.w	r9, #0
200053fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005400:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005402:	dd0f      	ble.n	20005424 <_dtoa_r+0xdd4>
20005404:	4659      	mov	r1, fp
20005406:	2201      	movs	r2, #1
20005408:	4620      	mov	r0, r4
2000540a:	f001 f9f3 	bl	200067f4 <__lshift>
2000540e:	9906      	ldr	r1, [sp, #24]
20005410:	4683      	mov	fp, r0
20005412:	f000 ff7f 	bl	20006314 <__mcmp>
20005416:	2800      	cmp	r0, #0
20005418:	dd47      	ble.n	200054aa <_dtoa_r+0xe5a>
2000541a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000541c:	2939      	cmp	r1, #57	; 0x39
2000541e:	d031      	beq.n	20005484 <_dtoa_r+0xe34>
20005420:	3101      	adds	r1, #1
20005422:	910b      	str	r1, [sp, #44]	; 0x2c
20005424:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005426:	f805 2b01 	strb.w	r2, [r5], #1
2000542a:	e515      	b.n	20004e58 <_dtoa_r+0x808>
2000542c:	3201      	adds	r2, #1
2000542e:	701a      	strb	r2, [r3, #0]
20005430:	e512      	b.n	20004e58 <_dtoa_r+0x808>
20005432:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005434:	4620      	mov	r0, r4
20005436:	6851      	ldr	r1, [r2, #4]
20005438:	f001 f8c2 	bl	200065c0 <_Balloc>
2000543c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000543e:	f103 010c 	add.w	r1, r3, #12
20005442:	691a      	ldr	r2, [r3, #16]
20005444:	3202      	adds	r2, #2
20005446:	0092      	lsls	r2, r2, #2
20005448:	4605      	mov	r5, r0
2000544a:	300c      	adds	r0, #12
2000544c:	f000 fdec 	bl	20006028 <memcpy>
20005450:	4620      	mov	r0, r4
20005452:	4629      	mov	r1, r5
20005454:	2201      	movs	r2, #1
20005456:	f001 f9cd 	bl	200067f4 <__lshift>
2000545a:	4682      	mov	sl, r0
2000545c:	e601      	b.n	20005062 <_dtoa_r+0xa12>
2000545e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005460:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005462:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005464:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005468:	e54f      	b.n	20004f0a <_dtoa_r+0x8ba>
2000546a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000546c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000546e:	e73d      	b.n	200052ec <_dtoa_r+0xc9c>
20005470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005472:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005474:	2b39      	cmp	r3, #57	; 0x39
20005476:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005478:	d004      	beq.n	20005484 <_dtoa_r+0xe34>
2000547a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000547c:	1c43      	adds	r3, r0, #1
2000547e:	f805 3b01 	strb.w	r3, [r5], #1
20005482:	e4e9      	b.n	20004e58 <_dtoa_r+0x808>
20005484:	2339      	movs	r3, #57	; 0x39
20005486:	f805 3b01 	strb.w	r3, [r5], #1
2000548a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000548c:	e73c      	b.n	20005308 <_dtoa_r+0xcb8>
2000548e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005490:	4633      	mov	r3, r6
20005492:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005494:	2839      	cmp	r0, #57	; 0x39
20005496:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005498:	d0f4      	beq.n	20005484 <_dtoa_r+0xe34>
2000549a:	2b00      	cmp	r3, #0
2000549c:	dd01      	ble.n	200054a2 <_dtoa_r+0xe52>
2000549e:	3001      	adds	r0, #1
200054a0:	900b      	str	r0, [sp, #44]	; 0x2c
200054a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054a4:	f805 1b01 	strb.w	r1, [r5], #1
200054a8:	e4d6      	b.n	20004e58 <_dtoa_r+0x808>
200054aa:	d1bb      	bne.n	20005424 <_dtoa_r+0xdd4>
200054ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200054ae:	f010 0f01 	tst.w	r0, #1
200054b2:	d0b7      	beq.n	20005424 <_dtoa_r+0xdd4>
200054b4:	e7b1      	b.n	2000541a <_dtoa_r+0xdca>
200054b6:	2300      	movs	r3, #0
200054b8:	990c      	ldr	r1, [sp, #48]	; 0x30
200054ba:	4620      	mov	r0, r4
200054bc:	220a      	movs	r2, #10
200054be:	f001 fa9b 	bl	200069f8 <__multadd>
200054c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200054c4:	9308      	str	r3, [sp, #32]
200054c6:	900c      	str	r0, [sp, #48]	; 0x30
200054c8:	e4a0      	b.n	20004e0c <_dtoa_r+0x7bc>
200054ca:	9908      	ldr	r1, [sp, #32]
200054cc:	290e      	cmp	r1, #14
200054ce:	bf8c      	ite	hi
200054d0:	2700      	movhi	r7, #0
200054d2:	f007 0701 	andls.w	r7, r7, #1
200054d6:	f7ff b9fa 	b.w	200048ce <_dtoa_r+0x27e>
200054da:	f43f ac81 	beq.w	20004de0 <_dtoa_r+0x790>
200054de:	331c      	adds	r3, #28
200054e0:	e479      	b.n	20004dd6 <_dtoa_r+0x786>
200054e2:	2701      	movs	r7, #1
200054e4:	f7ff b98a 	b.w	200047fc <_dtoa_r+0x1ac>

200054e8 <_fflush_r>:
200054e8:	690b      	ldr	r3, [r1, #16]
200054ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200054ee:	460c      	mov	r4, r1
200054f0:	4680      	mov	r8, r0
200054f2:	2b00      	cmp	r3, #0
200054f4:	d071      	beq.n	200055da <_fflush_r+0xf2>
200054f6:	b110      	cbz	r0, 200054fe <_fflush_r+0x16>
200054f8:	6983      	ldr	r3, [r0, #24]
200054fa:	2b00      	cmp	r3, #0
200054fc:	d078      	beq.n	200055f0 <_fflush_r+0x108>
200054fe:	f248 73bc 	movw	r3, #34748	; 0x87bc
20005502:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005506:	429c      	cmp	r4, r3
20005508:	bf08      	it	eq
2000550a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000550e:	d010      	beq.n	20005532 <_fflush_r+0x4a>
20005510:	f248 73dc 	movw	r3, #34780	; 0x87dc
20005514:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005518:	429c      	cmp	r4, r3
2000551a:	bf08      	it	eq
2000551c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20005520:	d007      	beq.n	20005532 <_fflush_r+0x4a>
20005522:	f248 73fc 	movw	r3, #34812	; 0x87fc
20005526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000552a:	429c      	cmp	r4, r3
2000552c:	bf08      	it	eq
2000552e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20005532:	89a3      	ldrh	r3, [r4, #12]
20005534:	b21a      	sxth	r2, r3
20005536:	f012 0f08 	tst.w	r2, #8
2000553a:	d135      	bne.n	200055a8 <_fflush_r+0xc0>
2000553c:	6862      	ldr	r2, [r4, #4]
2000553e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005542:	81a3      	strh	r3, [r4, #12]
20005544:	2a00      	cmp	r2, #0
20005546:	dd5e      	ble.n	20005606 <_fflush_r+0x11e>
20005548:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000554a:	2e00      	cmp	r6, #0
2000554c:	d045      	beq.n	200055da <_fflush_r+0xf2>
2000554e:	b29b      	uxth	r3, r3
20005550:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20005554:	bf18      	it	ne
20005556:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005558:	d059      	beq.n	2000560e <_fflush_r+0x126>
2000555a:	f013 0f04 	tst.w	r3, #4
2000555e:	d14a      	bne.n	200055f6 <_fflush_r+0x10e>
20005560:	2300      	movs	r3, #0
20005562:	4640      	mov	r0, r8
20005564:	6a21      	ldr	r1, [r4, #32]
20005566:	462a      	mov	r2, r5
20005568:	47b0      	blx	r6
2000556a:	4285      	cmp	r5, r0
2000556c:	d138      	bne.n	200055e0 <_fflush_r+0xf8>
2000556e:	89a1      	ldrh	r1, [r4, #12]
20005570:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005574:	6922      	ldr	r2, [r4, #16]
20005576:	f2c0 0300 	movt	r3, #0
2000557a:	ea01 0303 	and.w	r3, r1, r3
2000557e:	2100      	movs	r1, #0
20005580:	6061      	str	r1, [r4, #4]
20005582:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005586:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005588:	81a3      	strh	r3, [r4, #12]
2000558a:	6022      	str	r2, [r4, #0]
2000558c:	bf18      	it	ne
2000558e:	6565      	strne	r5, [r4, #84]	; 0x54
20005590:	b319      	cbz	r1, 200055da <_fflush_r+0xf2>
20005592:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005596:	4299      	cmp	r1, r3
20005598:	d002      	beq.n	200055a0 <_fflush_r+0xb8>
2000559a:	4640      	mov	r0, r8
2000559c:	f000 f998 	bl	200058d0 <_free_r>
200055a0:	2000      	movs	r0, #0
200055a2:	6360      	str	r0, [r4, #52]	; 0x34
200055a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200055a8:	6926      	ldr	r6, [r4, #16]
200055aa:	b1b6      	cbz	r6, 200055da <_fflush_r+0xf2>
200055ac:	6825      	ldr	r5, [r4, #0]
200055ae:	6026      	str	r6, [r4, #0]
200055b0:	1bad      	subs	r5, r5, r6
200055b2:	f012 0f03 	tst.w	r2, #3
200055b6:	bf0c      	ite	eq
200055b8:	6963      	ldreq	r3, [r4, #20]
200055ba:	2300      	movne	r3, #0
200055bc:	60a3      	str	r3, [r4, #8]
200055be:	e00a      	b.n	200055d6 <_fflush_r+0xee>
200055c0:	4632      	mov	r2, r6
200055c2:	462b      	mov	r3, r5
200055c4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200055c6:	4640      	mov	r0, r8
200055c8:	6a21      	ldr	r1, [r4, #32]
200055ca:	47b8      	blx	r7
200055cc:	2800      	cmp	r0, #0
200055ce:	ebc0 0505 	rsb	r5, r0, r5
200055d2:	4406      	add	r6, r0
200055d4:	dd04      	ble.n	200055e0 <_fflush_r+0xf8>
200055d6:	2d00      	cmp	r5, #0
200055d8:	dcf2      	bgt.n	200055c0 <_fflush_r+0xd8>
200055da:	2000      	movs	r0, #0
200055dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200055e0:	89a3      	ldrh	r3, [r4, #12]
200055e2:	f04f 30ff 	mov.w	r0, #4294967295
200055e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200055ea:	81a3      	strh	r3, [r4, #12]
200055ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200055f0:	f000 f8ea 	bl	200057c8 <__sinit>
200055f4:	e783      	b.n	200054fe <_fflush_r+0x16>
200055f6:	6862      	ldr	r2, [r4, #4]
200055f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200055fa:	1aad      	subs	r5, r5, r2
200055fc:	2b00      	cmp	r3, #0
200055fe:	d0af      	beq.n	20005560 <_fflush_r+0x78>
20005600:	6c23      	ldr	r3, [r4, #64]	; 0x40
20005602:	1aed      	subs	r5, r5, r3
20005604:	e7ac      	b.n	20005560 <_fflush_r+0x78>
20005606:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005608:	2a00      	cmp	r2, #0
2000560a:	dc9d      	bgt.n	20005548 <_fflush_r+0x60>
2000560c:	e7e5      	b.n	200055da <_fflush_r+0xf2>
2000560e:	2301      	movs	r3, #1
20005610:	4640      	mov	r0, r8
20005612:	6a21      	ldr	r1, [r4, #32]
20005614:	47b0      	blx	r6
20005616:	f1b0 3fff 	cmp.w	r0, #4294967295
2000561a:	4605      	mov	r5, r0
2000561c:	d002      	beq.n	20005624 <_fflush_r+0x13c>
2000561e:	89a3      	ldrh	r3, [r4, #12]
20005620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005622:	e79a      	b.n	2000555a <_fflush_r+0x72>
20005624:	f8d8 3000 	ldr.w	r3, [r8]
20005628:	2b1d      	cmp	r3, #29
2000562a:	d0d6      	beq.n	200055da <_fflush_r+0xf2>
2000562c:	89a3      	ldrh	r3, [r4, #12]
2000562e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005632:	81a3      	strh	r3, [r4, #12]
20005634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20005638 <fflush>:
20005638:	4601      	mov	r1, r0
2000563a:	b128      	cbz	r0, 20005648 <fflush+0x10>
2000563c:	f648 13cc 	movw	r3, #35276	; 0x89cc
20005640:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005644:	6818      	ldr	r0, [r3, #0]
20005646:	e74f      	b.n	200054e8 <_fflush_r>
20005648:	f248 7340 	movw	r3, #34624	; 0x8740
2000564c:	f245 41e9 	movw	r1, #21737	; 0x54e9
20005650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005654:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005658:	6818      	ldr	r0, [r3, #0]
2000565a:	f000 bbb3 	b.w	20005dc4 <_fwalk_reent>
2000565e:	bf00      	nop

20005660 <__sfp_lock_acquire>:
20005660:	4770      	bx	lr
20005662:	bf00      	nop

20005664 <__sfp_lock_release>:
20005664:	4770      	bx	lr
20005666:	bf00      	nop

20005668 <__sinit_lock_acquire>:
20005668:	4770      	bx	lr
2000566a:	bf00      	nop

2000566c <__sinit_lock_release>:
2000566c:	4770      	bx	lr
2000566e:	bf00      	nop

20005670 <__fp_lock>:
20005670:	2000      	movs	r0, #0
20005672:	4770      	bx	lr

20005674 <__fp_unlock>:
20005674:	2000      	movs	r0, #0
20005676:	4770      	bx	lr

20005678 <__fp_unlock_all>:
20005678:	f648 13cc 	movw	r3, #35276	; 0x89cc
2000567c:	f245 6175 	movw	r1, #22133	; 0x5675
20005680:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005684:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005688:	6818      	ldr	r0, [r3, #0]
2000568a:	f000 bbc5 	b.w	20005e18 <_fwalk>
2000568e:	bf00      	nop

20005690 <__fp_lock_all>:
20005690:	f648 13cc 	movw	r3, #35276	; 0x89cc
20005694:	f245 6171 	movw	r1, #22129	; 0x5671
20005698:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000569c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200056a0:	6818      	ldr	r0, [r3, #0]
200056a2:	f000 bbb9 	b.w	20005e18 <_fwalk>
200056a6:	bf00      	nop

200056a8 <_cleanup_r>:
200056a8:	f247 31c9 	movw	r1, #29641	; 0x73c9
200056ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200056b0:	f000 bbb2 	b.w	20005e18 <_fwalk>

200056b4 <_cleanup>:
200056b4:	f248 7340 	movw	r3, #34624	; 0x8740
200056b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056bc:	6818      	ldr	r0, [r3, #0]
200056be:	e7f3      	b.n	200056a8 <_cleanup_r>

200056c0 <std>:
200056c0:	b510      	push	{r4, lr}
200056c2:	4604      	mov	r4, r0
200056c4:	2300      	movs	r3, #0
200056c6:	305c      	adds	r0, #92	; 0x5c
200056c8:	81a1      	strh	r1, [r4, #12]
200056ca:	4619      	mov	r1, r3
200056cc:	81e2      	strh	r2, [r4, #14]
200056ce:	2208      	movs	r2, #8
200056d0:	6023      	str	r3, [r4, #0]
200056d2:	6063      	str	r3, [r4, #4]
200056d4:	60a3      	str	r3, [r4, #8]
200056d6:	6663      	str	r3, [r4, #100]	; 0x64
200056d8:	6123      	str	r3, [r4, #16]
200056da:	6163      	str	r3, [r4, #20]
200056dc:	61a3      	str	r3, [r4, #24]
200056de:	f7fd f94b 	bl	20002978 <memset>
200056e2:	f247 0029 	movw	r0, #28713	; 0x7029
200056e6:	f646 71ed 	movw	r1, #28653	; 0x6fed
200056ea:	f646 72c5 	movw	r2, #28613	; 0x6fc5
200056ee:	f646 73bd 	movw	r3, #28605	; 0x6fbd
200056f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200056f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200056fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200056fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005702:	6260      	str	r0, [r4, #36]	; 0x24
20005704:	62a1      	str	r1, [r4, #40]	; 0x28
20005706:	62e2      	str	r2, [r4, #44]	; 0x2c
20005708:	6323      	str	r3, [r4, #48]	; 0x30
2000570a:	6224      	str	r4, [r4, #32]
2000570c:	bd10      	pop	{r4, pc}
2000570e:	bf00      	nop

20005710 <__sfmoreglue>:
20005710:	b570      	push	{r4, r5, r6, lr}
20005712:	2568      	movs	r5, #104	; 0x68
20005714:	460e      	mov	r6, r1
20005716:	fb05 f501 	mul.w	r5, r5, r1
2000571a:	f105 010c 	add.w	r1, r5, #12
2000571e:	f7fc fe59 	bl	200023d4 <_malloc_r>
20005722:	4604      	mov	r4, r0
20005724:	b148      	cbz	r0, 2000573a <__sfmoreglue+0x2a>
20005726:	f100 030c 	add.w	r3, r0, #12
2000572a:	2100      	movs	r1, #0
2000572c:	6046      	str	r6, [r0, #4]
2000572e:	462a      	mov	r2, r5
20005730:	4618      	mov	r0, r3
20005732:	6021      	str	r1, [r4, #0]
20005734:	60a3      	str	r3, [r4, #8]
20005736:	f7fd f91f 	bl	20002978 <memset>
2000573a:	4620      	mov	r0, r4
2000573c:	bd70      	pop	{r4, r5, r6, pc}
2000573e:	bf00      	nop

20005740 <__sfp>:
20005740:	f248 7340 	movw	r3, #34624	; 0x8740
20005744:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005748:	b570      	push	{r4, r5, r6, lr}
2000574a:	681d      	ldr	r5, [r3, #0]
2000574c:	4606      	mov	r6, r0
2000574e:	69ab      	ldr	r3, [r5, #24]
20005750:	2b00      	cmp	r3, #0
20005752:	d02a      	beq.n	200057aa <__sfp+0x6a>
20005754:	35d8      	adds	r5, #216	; 0xd8
20005756:	686b      	ldr	r3, [r5, #4]
20005758:	68ac      	ldr	r4, [r5, #8]
2000575a:	3b01      	subs	r3, #1
2000575c:	d503      	bpl.n	20005766 <__sfp+0x26>
2000575e:	e020      	b.n	200057a2 <__sfp+0x62>
20005760:	3468      	adds	r4, #104	; 0x68
20005762:	3b01      	subs	r3, #1
20005764:	d41d      	bmi.n	200057a2 <__sfp+0x62>
20005766:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000576a:	2a00      	cmp	r2, #0
2000576c:	d1f8      	bne.n	20005760 <__sfp+0x20>
2000576e:	2500      	movs	r5, #0
20005770:	f04f 33ff 	mov.w	r3, #4294967295
20005774:	6665      	str	r5, [r4, #100]	; 0x64
20005776:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000577a:	81e3      	strh	r3, [r4, #14]
2000577c:	4629      	mov	r1, r5
2000577e:	f04f 0301 	mov.w	r3, #1
20005782:	6025      	str	r5, [r4, #0]
20005784:	81a3      	strh	r3, [r4, #12]
20005786:	2208      	movs	r2, #8
20005788:	60a5      	str	r5, [r4, #8]
2000578a:	6065      	str	r5, [r4, #4]
2000578c:	6125      	str	r5, [r4, #16]
2000578e:	6165      	str	r5, [r4, #20]
20005790:	61a5      	str	r5, [r4, #24]
20005792:	f7fd f8f1 	bl	20002978 <memset>
20005796:	64e5      	str	r5, [r4, #76]	; 0x4c
20005798:	6365      	str	r5, [r4, #52]	; 0x34
2000579a:	63a5      	str	r5, [r4, #56]	; 0x38
2000579c:	64a5      	str	r5, [r4, #72]	; 0x48
2000579e:	4620      	mov	r0, r4
200057a0:	bd70      	pop	{r4, r5, r6, pc}
200057a2:	6828      	ldr	r0, [r5, #0]
200057a4:	b128      	cbz	r0, 200057b2 <__sfp+0x72>
200057a6:	4605      	mov	r5, r0
200057a8:	e7d5      	b.n	20005756 <__sfp+0x16>
200057aa:	4628      	mov	r0, r5
200057ac:	f000 f80c 	bl	200057c8 <__sinit>
200057b0:	e7d0      	b.n	20005754 <__sfp+0x14>
200057b2:	4630      	mov	r0, r6
200057b4:	2104      	movs	r1, #4
200057b6:	f7ff ffab 	bl	20005710 <__sfmoreglue>
200057ba:	6028      	str	r0, [r5, #0]
200057bc:	2800      	cmp	r0, #0
200057be:	d1f2      	bne.n	200057a6 <__sfp+0x66>
200057c0:	230c      	movs	r3, #12
200057c2:	4604      	mov	r4, r0
200057c4:	6033      	str	r3, [r6, #0]
200057c6:	e7ea      	b.n	2000579e <__sfp+0x5e>

200057c8 <__sinit>:
200057c8:	b570      	push	{r4, r5, r6, lr}
200057ca:	6986      	ldr	r6, [r0, #24]
200057cc:	4604      	mov	r4, r0
200057ce:	b106      	cbz	r6, 200057d2 <__sinit+0xa>
200057d0:	bd70      	pop	{r4, r5, r6, pc}
200057d2:	f245 63a9 	movw	r3, #22185	; 0x56a9
200057d6:	2501      	movs	r5, #1
200057d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057dc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200057e0:	6283      	str	r3, [r0, #40]	; 0x28
200057e2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200057e6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200057ea:	6185      	str	r5, [r0, #24]
200057ec:	f7ff ffa8 	bl	20005740 <__sfp>
200057f0:	6060      	str	r0, [r4, #4]
200057f2:	4620      	mov	r0, r4
200057f4:	f7ff ffa4 	bl	20005740 <__sfp>
200057f8:	60a0      	str	r0, [r4, #8]
200057fa:	4620      	mov	r0, r4
200057fc:	f7ff ffa0 	bl	20005740 <__sfp>
20005800:	4632      	mov	r2, r6
20005802:	2104      	movs	r1, #4
20005804:	4623      	mov	r3, r4
20005806:	60e0      	str	r0, [r4, #12]
20005808:	6860      	ldr	r0, [r4, #4]
2000580a:	f7ff ff59 	bl	200056c0 <std>
2000580e:	462a      	mov	r2, r5
20005810:	68a0      	ldr	r0, [r4, #8]
20005812:	2109      	movs	r1, #9
20005814:	4623      	mov	r3, r4
20005816:	f7ff ff53 	bl	200056c0 <std>
2000581a:	4623      	mov	r3, r4
2000581c:	68e0      	ldr	r0, [r4, #12]
2000581e:	2112      	movs	r1, #18
20005820:	2202      	movs	r2, #2
20005822:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005826:	e74b      	b.n	200056c0 <std>

20005828 <_malloc_trim_r>:
20005828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000582a:	f648 24c0 	movw	r4, #35520	; 0x8ac0
2000582e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005832:	460f      	mov	r7, r1
20005834:	4605      	mov	r5, r0
20005836:	f7fd f909 	bl	20002a4c <__malloc_lock>
2000583a:	68a3      	ldr	r3, [r4, #8]
2000583c:	685e      	ldr	r6, [r3, #4]
2000583e:	f026 0603 	bic.w	r6, r6, #3
20005842:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20005846:	330f      	adds	r3, #15
20005848:	1bdf      	subs	r7, r3, r7
2000584a:	0b3f      	lsrs	r7, r7, #12
2000584c:	3f01      	subs	r7, #1
2000584e:	033f      	lsls	r7, r7, #12
20005850:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20005854:	db07      	blt.n	20005866 <_malloc_trim_r+0x3e>
20005856:	2100      	movs	r1, #0
20005858:	4628      	mov	r0, r5
2000585a:	f7fd f92d 	bl	20002ab8 <_sbrk_r>
2000585e:	68a3      	ldr	r3, [r4, #8]
20005860:	18f3      	adds	r3, r6, r3
20005862:	4283      	cmp	r3, r0
20005864:	d004      	beq.n	20005870 <_malloc_trim_r+0x48>
20005866:	4628      	mov	r0, r5
20005868:	f7fd f8f2 	bl	20002a50 <__malloc_unlock>
2000586c:	2000      	movs	r0, #0
2000586e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005870:	4279      	negs	r1, r7
20005872:	4628      	mov	r0, r5
20005874:	f7fd f920 	bl	20002ab8 <_sbrk_r>
20005878:	f1b0 3fff 	cmp.w	r0, #4294967295
2000587c:	d010      	beq.n	200058a0 <_malloc_trim_r+0x78>
2000587e:	68a2      	ldr	r2, [r4, #8]
20005880:	f648 63e0 	movw	r3, #36576	; 0x8ee0
20005884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005888:	1bf6      	subs	r6, r6, r7
2000588a:	f046 0601 	orr.w	r6, r6, #1
2000588e:	4628      	mov	r0, r5
20005890:	6056      	str	r6, [r2, #4]
20005892:	681a      	ldr	r2, [r3, #0]
20005894:	1bd7      	subs	r7, r2, r7
20005896:	601f      	str	r7, [r3, #0]
20005898:	f7fd f8da 	bl	20002a50 <__malloc_unlock>
2000589c:	2001      	movs	r0, #1
2000589e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200058a0:	2100      	movs	r1, #0
200058a2:	4628      	mov	r0, r5
200058a4:	f7fd f908 	bl	20002ab8 <_sbrk_r>
200058a8:	68a3      	ldr	r3, [r4, #8]
200058aa:	1ac2      	subs	r2, r0, r3
200058ac:	2a0f      	cmp	r2, #15
200058ae:	ddda      	ble.n	20005866 <_malloc_trim_r+0x3e>
200058b0:	f648 64c8 	movw	r4, #36552	; 0x8ec8
200058b4:	f648 61e0 	movw	r1, #36576	; 0x8ee0
200058b8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200058bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200058c0:	f042 0201 	orr.w	r2, r2, #1
200058c4:	6824      	ldr	r4, [r4, #0]
200058c6:	1b00      	subs	r0, r0, r4
200058c8:	6008      	str	r0, [r1, #0]
200058ca:	605a      	str	r2, [r3, #4]
200058cc:	e7cb      	b.n	20005866 <_malloc_trim_r+0x3e>
200058ce:	bf00      	nop

200058d0 <_free_r>:
200058d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200058d4:	4605      	mov	r5, r0
200058d6:	460c      	mov	r4, r1
200058d8:	2900      	cmp	r1, #0
200058da:	f000 8088 	beq.w	200059ee <_free_r+0x11e>
200058de:	f7fd f8b5 	bl	20002a4c <__malloc_lock>
200058e2:	f1a4 0208 	sub.w	r2, r4, #8
200058e6:	f648 20c0 	movw	r0, #35520	; 0x8ac0
200058ea:	6856      	ldr	r6, [r2, #4]
200058ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058f0:	f026 0301 	bic.w	r3, r6, #1
200058f4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200058f8:	18d1      	adds	r1, r2, r3
200058fa:	458c      	cmp	ip, r1
200058fc:	684f      	ldr	r7, [r1, #4]
200058fe:	f027 0703 	bic.w	r7, r7, #3
20005902:	f000 8095 	beq.w	20005a30 <_free_r+0x160>
20005906:	f016 0601 	ands.w	r6, r6, #1
2000590a:	604f      	str	r7, [r1, #4]
2000590c:	d05f      	beq.n	200059ce <_free_r+0xfe>
2000590e:	2600      	movs	r6, #0
20005910:	19cc      	adds	r4, r1, r7
20005912:	6864      	ldr	r4, [r4, #4]
20005914:	f014 0f01 	tst.w	r4, #1
20005918:	d106      	bne.n	20005928 <_free_r+0x58>
2000591a:	19db      	adds	r3, r3, r7
2000591c:	2e00      	cmp	r6, #0
2000591e:	d07a      	beq.n	20005a16 <_free_r+0x146>
20005920:	688c      	ldr	r4, [r1, #8]
20005922:	68c9      	ldr	r1, [r1, #12]
20005924:	608c      	str	r4, [r1, #8]
20005926:	60e1      	str	r1, [r4, #12]
20005928:	f043 0101 	orr.w	r1, r3, #1
2000592c:	50d3      	str	r3, [r2, r3]
2000592e:	6051      	str	r1, [r2, #4]
20005930:	2e00      	cmp	r6, #0
20005932:	d147      	bne.n	200059c4 <_free_r+0xf4>
20005934:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005938:	d35b      	bcc.n	200059f2 <_free_r+0x122>
2000593a:	0a59      	lsrs	r1, r3, #9
2000593c:	2904      	cmp	r1, #4
2000593e:	bf9e      	ittt	ls
20005940:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005944:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005948:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000594c:	d928      	bls.n	200059a0 <_free_r+0xd0>
2000594e:	2914      	cmp	r1, #20
20005950:	bf9c      	itt	ls
20005952:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005956:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000595a:	d921      	bls.n	200059a0 <_free_r+0xd0>
2000595c:	2954      	cmp	r1, #84	; 0x54
2000595e:	bf9e      	ittt	ls
20005960:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005964:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005968:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000596c:	d918      	bls.n	200059a0 <_free_r+0xd0>
2000596e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005972:	bf9e      	ittt	ls
20005974:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005978:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000597c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005980:	d90e      	bls.n	200059a0 <_free_r+0xd0>
20005982:	f240 5c54 	movw	ip, #1364	; 0x554
20005986:	4561      	cmp	r1, ip
20005988:	bf95      	itete	ls
2000598a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000598e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005992:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005996:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000599a:	bf98      	it	ls
2000599c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200059a0:	1904      	adds	r4, r0, r4
200059a2:	68a1      	ldr	r1, [r4, #8]
200059a4:	42a1      	cmp	r1, r4
200059a6:	d103      	bne.n	200059b0 <_free_r+0xe0>
200059a8:	e064      	b.n	20005a74 <_free_r+0x1a4>
200059aa:	6889      	ldr	r1, [r1, #8]
200059ac:	428c      	cmp	r4, r1
200059ae:	d004      	beq.n	200059ba <_free_r+0xea>
200059b0:	6848      	ldr	r0, [r1, #4]
200059b2:	f020 0003 	bic.w	r0, r0, #3
200059b6:	4283      	cmp	r3, r0
200059b8:	d3f7      	bcc.n	200059aa <_free_r+0xda>
200059ba:	68cb      	ldr	r3, [r1, #12]
200059bc:	60d3      	str	r3, [r2, #12]
200059be:	6091      	str	r1, [r2, #8]
200059c0:	60ca      	str	r2, [r1, #12]
200059c2:	609a      	str	r2, [r3, #8]
200059c4:	4628      	mov	r0, r5
200059c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200059ca:	f7fd b841 	b.w	20002a50 <__malloc_unlock>
200059ce:	f854 4c08 	ldr.w	r4, [r4, #-8]
200059d2:	f100 0c08 	add.w	ip, r0, #8
200059d6:	1b12      	subs	r2, r2, r4
200059d8:	191b      	adds	r3, r3, r4
200059da:	6894      	ldr	r4, [r2, #8]
200059dc:	4564      	cmp	r4, ip
200059de:	d047      	beq.n	20005a70 <_free_r+0x1a0>
200059e0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200059e4:	f8cc 4008 	str.w	r4, [ip, #8]
200059e8:	f8c4 c00c 	str.w	ip, [r4, #12]
200059ec:	e790      	b.n	20005910 <_free_r+0x40>
200059ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200059f2:	08db      	lsrs	r3, r3, #3
200059f4:	f04f 0c01 	mov.w	ip, #1
200059f8:	6846      	ldr	r6, [r0, #4]
200059fa:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200059fe:	109b      	asrs	r3, r3, #2
20005a00:	fa0c f303 	lsl.w	r3, ip, r3
20005a04:	60d1      	str	r1, [r2, #12]
20005a06:	688c      	ldr	r4, [r1, #8]
20005a08:	ea46 0303 	orr.w	r3, r6, r3
20005a0c:	6043      	str	r3, [r0, #4]
20005a0e:	6094      	str	r4, [r2, #8]
20005a10:	60e2      	str	r2, [r4, #12]
20005a12:	608a      	str	r2, [r1, #8]
20005a14:	e7d6      	b.n	200059c4 <_free_r+0xf4>
20005a16:	688c      	ldr	r4, [r1, #8]
20005a18:	4f1c      	ldr	r7, [pc, #112]	; (20005a8c <_free_r+0x1bc>)
20005a1a:	42bc      	cmp	r4, r7
20005a1c:	d181      	bne.n	20005922 <_free_r+0x52>
20005a1e:	50d3      	str	r3, [r2, r3]
20005a20:	f043 0301 	orr.w	r3, r3, #1
20005a24:	60e2      	str	r2, [r4, #12]
20005a26:	60a2      	str	r2, [r4, #8]
20005a28:	6053      	str	r3, [r2, #4]
20005a2a:	6094      	str	r4, [r2, #8]
20005a2c:	60d4      	str	r4, [r2, #12]
20005a2e:	e7c9      	b.n	200059c4 <_free_r+0xf4>
20005a30:	18fb      	adds	r3, r7, r3
20005a32:	f016 0f01 	tst.w	r6, #1
20005a36:	d107      	bne.n	20005a48 <_free_r+0x178>
20005a38:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005a3c:	1a52      	subs	r2, r2, r1
20005a3e:	185b      	adds	r3, r3, r1
20005a40:	68d4      	ldr	r4, [r2, #12]
20005a42:	6891      	ldr	r1, [r2, #8]
20005a44:	60a1      	str	r1, [r4, #8]
20005a46:	60cc      	str	r4, [r1, #12]
20005a48:	f648 61cc 	movw	r1, #36556	; 0x8ecc
20005a4c:	6082      	str	r2, [r0, #8]
20005a4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a52:	f043 0001 	orr.w	r0, r3, #1
20005a56:	6050      	str	r0, [r2, #4]
20005a58:	680a      	ldr	r2, [r1, #0]
20005a5a:	4293      	cmp	r3, r2
20005a5c:	d3b2      	bcc.n	200059c4 <_free_r+0xf4>
20005a5e:	f648 63dc 	movw	r3, #36572	; 0x8edc
20005a62:	4628      	mov	r0, r5
20005a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a68:	6819      	ldr	r1, [r3, #0]
20005a6a:	f7ff fedd 	bl	20005828 <_malloc_trim_r>
20005a6e:	e7a9      	b.n	200059c4 <_free_r+0xf4>
20005a70:	2601      	movs	r6, #1
20005a72:	e74d      	b.n	20005910 <_free_r+0x40>
20005a74:	2601      	movs	r6, #1
20005a76:	6844      	ldr	r4, [r0, #4]
20005a78:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005a7c:	460b      	mov	r3, r1
20005a7e:	fa06 fc0c 	lsl.w	ip, r6, ip
20005a82:	ea44 040c 	orr.w	r4, r4, ip
20005a86:	6044      	str	r4, [r0, #4]
20005a88:	e798      	b.n	200059bc <_free_r+0xec>
20005a8a:	bf00      	nop
20005a8c:	20008ac8 	.word	0x20008ac8

20005a90 <__sfvwrite_r>:
20005a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005a94:	6893      	ldr	r3, [r2, #8]
20005a96:	b085      	sub	sp, #20
20005a98:	4690      	mov	r8, r2
20005a9a:	460c      	mov	r4, r1
20005a9c:	9003      	str	r0, [sp, #12]
20005a9e:	2b00      	cmp	r3, #0
20005aa0:	d064      	beq.n	20005b6c <__sfvwrite_r+0xdc>
20005aa2:	8988      	ldrh	r0, [r1, #12]
20005aa4:	fa1f fa80 	uxth.w	sl, r0
20005aa8:	f01a 0f08 	tst.w	sl, #8
20005aac:	f000 80a0 	beq.w	20005bf0 <__sfvwrite_r+0x160>
20005ab0:	690b      	ldr	r3, [r1, #16]
20005ab2:	2b00      	cmp	r3, #0
20005ab4:	f000 809c 	beq.w	20005bf0 <__sfvwrite_r+0x160>
20005ab8:	f01a 0b02 	ands.w	fp, sl, #2
20005abc:	f8d8 5000 	ldr.w	r5, [r8]
20005ac0:	bf1c      	itt	ne
20005ac2:	f04f 0a00 	movne.w	sl, #0
20005ac6:	4657      	movne	r7, sl
20005ac8:	d136      	bne.n	20005b38 <__sfvwrite_r+0xa8>
20005aca:	f01a 0a01 	ands.w	sl, sl, #1
20005ace:	bf1d      	ittte	ne
20005ad0:	46dc      	movne	ip, fp
20005ad2:	46d9      	movne	r9, fp
20005ad4:	465f      	movne	r7, fp
20005ad6:	4656      	moveq	r6, sl
20005ad8:	d152      	bne.n	20005b80 <__sfvwrite_r+0xf0>
20005ada:	b326      	cbz	r6, 20005b26 <__sfvwrite_r+0x96>
20005adc:	b280      	uxth	r0, r0
20005ade:	68a7      	ldr	r7, [r4, #8]
20005ae0:	f410 7f00 	tst.w	r0, #512	; 0x200
20005ae4:	f000 808f 	beq.w	20005c06 <__sfvwrite_r+0x176>
20005ae8:	42be      	cmp	r6, r7
20005aea:	46bb      	mov	fp, r7
20005aec:	f080 80a7 	bcs.w	20005c3e <__sfvwrite_r+0x1ae>
20005af0:	6820      	ldr	r0, [r4, #0]
20005af2:	4637      	mov	r7, r6
20005af4:	46b3      	mov	fp, r6
20005af6:	465a      	mov	r2, fp
20005af8:	4651      	mov	r1, sl
20005afa:	f000 fb5d 	bl	200061b8 <memmove>
20005afe:	68a2      	ldr	r2, [r4, #8]
20005b00:	6823      	ldr	r3, [r4, #0]
20005b02:	46b1      	mov	r9, r6
20005b04:	1bd7      	subs	r7, r2, r7
20005b06:	60a7      	str	r7, [r4, #8]
20005b08:	4637      	mov	r7, r6
20005b0a:	445b      	add	r3, fp
20005b0c:	6023      	str	r3, [r4, #0]
20005b0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005b12:	ebc9 0606 	rsb	r6, r9, r6
20005b16:	44ca      	add	sl, r9
20005b18:	1bdf      	subs	r7, r3, r7
20005b1a:	f8c8 7008 	str.w	r7, [r8, #8]
20005b1e:	b32f      	cbz	r7, 20005b6c <__sfvwrite_r+0xdc>
20005b20:	89a0      	ldrh	r0, [r4, #12]
20005b22:	2e00      	cmp	r6, #0
20005b24:	d1da      	bne.n	20005adc <__sfvwrite_r+0x4c>
20005b26:	f8d5 a000 	ldr.w	sl, [r5]
20005b2a:	686e      	ldr	r6, [r5, #4]
20005b2c:	3508      	adds	r5, #8
20005b2e:	e7d4      	b.n	20005ada <__sfvwrite_r+0x4a>
20005b30:	f8d5 a000 	ldr.w	sl, [r5]
20005b34:	686f      	ldr	r7, [r5, #4]
20005b36:	3508      	adds	r5, #8
20005b38:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005b3c:	bf34      	ite	cc
20005b3e:	463b      	movcc	r3, r7
20005b40:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005b44:	4652      	mov	r2, sl
20005b46:	9803      	ldr	r0, [sp, #12]
20005b48:	2f00      	cmp	r7, #0
20005b4a:	d0f1      	beq.n	20005b30 <__sfvwrite_r+0xa0>
20005b4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005b4e:	6a21      	ldr	r1, [r4, #32]
20005b50:	47b0      	blx	r6
20005b52:	2800      	cmp	r0, #0
20005b54:	4482      	add	sl, r0
20005b56:	ebc0 0707 	rsb	r7, r0, r7
20005b5a:	f340 80ec 	ble.w	20005d36 <__sfvwrite_r+0x2a6>
20005b5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005b62:	1a18      	subs	r0, r3, r0
20005b64:	f8c8 0008 	str.w	r0, [r8, #8]
20005b68:	2800      	cmp	r0, #0
20005b6a:	d1e5      	bne.n	20005b38 <__sfvwrite_r+0xa8>
20005b6c:	2000      	movs	r0, #0
20005b6e:	b005      	add	sp, #20
20005b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005b74:	f8d5 9000 	ldr.w	r9, [r5]
20005b78:	f04f 0c00 	mov.w	ip, #0
20005b7c:	686f      	ldr	r7, [r5, #4]
20005b7e:	3508      	adds	r5, #8
20005b80:	2f00      	cmp	r7, #0
20005b82:	d0f7      	beq.n	20005b74 <__sfvwrite_r+0xe4>
20005b84:	f1bc 0f00 	cmp.w	ip, #0
20005b88:	f000 80b5 	beq.w	20005cf6 <__sfvwrite_r+0x266>
20005b8c:	6963      	ldr	r3, [r4, #20]
20005b8e:	45bb      	cmp	fp, r7
20005b90:	bf34      	ite	cc
20005b92:	46da      	movcc	sl, fp
20005b94:	46ba      	movcs	sl, r7
20005b96:	68a6      	ldr	r6, [r4, #8]
20005b98:	6820      	ldr	r0, [r4, #0]
20005b9a:	6922      	ldr	r2, [r4, #16]
20005b9c:	199e      	adds	r6, r3, r6
20005b9e:	4290      	cmp	r0, r2
20005ba0:	bf94      	ite	ls
20005ba2:	2200      	movls	r2, #0
20005ba4:	2201      	movhi	r2, #1
20005ba6:	45b2      	cmp	sl, r6
20005ba8:	bfd4      	ite	le
20005baa:	2200      	movle	r2, #0
20005bac:	f002 0201 	andgt.w	r2, r2, #1
20005bb0:	2a00      	cmp	r2, #0
20005bb2:	f040 80ae 	bne.w	20005d12 <__sfvwrite_r+0x282>
20005bb6:	459a      	cmp	sl, r3
20005bb8:	f2c0 8082 	blt.w	20005cc0 <__sfvwrite_r+0x230>
20005bbc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005bbe:	464a      	mov	r2, r9
20005bc0:	f8cd c004 	str.w	ip, [sp, #4]
20005bc4:	9803      	ldr	r0, [sp, #12]
20005bc6:	6a21      	ldr	r1, [r4, #32]
20005bc8:	47b0      	blx	r6
20005bca:	f8dd c004 	ldr.w	ip, [sp, #4]
20005bce:	1e06      	subs	r6, r0, #0
20005bd0:	f340 80b1 	ble.w	20005d36 <__sfvwrite_r+0x2a6>
20005bd4:	ebbb 0b06 	subs.w	fp, fp, r6
20005bd8:	f000 8086 	beq.w	20005ce8 <__sfvwrite_r+0x258>
20005bdc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005be0:	44b1      	add	r9, r6
20005be2:	1bbf      	subs	r7, r7, r6
20005be4:	1b9e      	subs	r6, r3, r6
20005be6:	f8c8 6008 	str.w	r6, [r8, #8]
20005bea:	2e00      	cmp	r6, #0
20005bec:	d1c8      	bne.n	20005b80 <__sfvwrite_r+0xf0>
20005bee:	e7bd      	b.n	20005b6c <__sfvwrite_r+0xdc>
20005bf0:	9803      	ldr	r0, [sp, #12]
20005bf2:	4621      	mov	r1, r4
20005bf4:	f7fe fc18 	bl	20004428 <__swsetup_r>
20005bf8:	2800      	cmp	r0, #0
20005bfa:	f040 80d4 	bne.w	20005da6 <__sfvwrite_r+0x316>
20005bfe:	89a0      	ldrh	r0, [r4, #12]
20005c00:	fa1f fa80 	uxth.w	sl, r0
20005c04:	e758      	b.n	20005ab8 <__sfvwrite_r+0x28>
20005c06:	6820      	ldr	r0, [r4, #0]
20005c08:	46b9      	mov	r9, r7
20005c0a:	6923      	ldr	r3, [r4, #16]
20005c0c:	4298      	cmp	r0, r3
20005c0e:	bf94      	ite	ls
20005c10:	2300      	movls	r3, #0
20005c12:	2301      	movhi	r3, #1
20005c14:	42b7      	cmp	r7, r6
20005c16:	bf2c      	ite	cs
20005c18:	2300      	movcs	r3, #0
20005c1a:	f003 0301 	andcc.w	r3, r3, #1
20005c1e:	2b00      	cmp	r3, #0
20005c20:	f040 809d 	bne.w	20005d5e <__sfvwrite_r+0x2ce>
20005c24:	6963      	ldr	r3, [r4, #20]
20005c26:	429e      	cmp	r6, r3
20005c28:	f0c0 808c 	bcc.w	20005d44 <__sfvwrite_r+0x2b4>
20005c2c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005c2e:	4652      	mov	r2, sl
20005c30:	9803      	ldr	r0, [sp, #12]
20005c32:	6a21      	ldr	r1, [r4, #32]
20005c34:	47b8      	blx	r7
20005c36:	1e07      	subs	r7, r0, #0
20005c38:	dd7d      	ble.n	20005d36 <__sfvwrite_r+0x2a6>
20005c3a:	46b9      	mov	r9, r7
20005c3c:	e767      	b.n	20005b0e <__sfvwrite_r+0x7e>
20005c3e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005c42:	bf08      	it	eq
20005c44:	6820      	ldreq	r0, [r4, #0]
20005c46:	f43f af56 	beq.w	20005af6 <__sfvwrite_r+0x66>
20005c4a:	6962      	ldr	r2, [r4, #20]
20005c4c:	6921      	ldr	r1, [r4, #16]
20005c4e:	6823      	ldr	r3, [r4, #0]
20005c50:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20005c54:	1a5b      	subs	r3, r3, r1
20005c56:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20005c5a:	f103 0c01 	add.w	ip, r3, #1
20005c5e:	44b4      	add	ip, r6
20005c60:	ea4f 0969 	mov.w	r9, r9, asr #1
20005c64:	45e1      	cmp	r9, ip
20005c66:	464a      	mov	r2, r9
20005c68:	bf3c      	itt	cc
20005c6a:	46e1      	movcc	r9, ip
20005c6c:	464a      	movcc	r2, r9
20005c6e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005c72:	f000 8083 	beq.w	20005d7c <__sfvwrite_r+0x2ec>
20005c76:	4611      	mov	r1, r2
20005c78:	9803      	ldr	r0, [sp, #12]
20005c7a:	9302      	str	r3, [sp, #8]
20005c7c:	f7fc fbaa 	bl	200023d4 <_malloc_r>
20005c80:	9b02      	ldr	r3, [sp, #8]
20005c82:	2800      	cmp	r0, #0
20005c84:	f000 8099 	beq.w	20005dba <__sfvwrite_r+0x32a>
20005c88:	461a      	mov	r2, r3
20005c8a:	6921      	ldr	r1, [r4, #16]
20005c8c:	9302      	str	r3, [sp, #8]
20005c8e:	9001      	str	r0, [sp, #4]
20005c90:	f000 f9ca 	bl	20006028 <memcpy>
20005c94:	89a2      	ldrh	r2, [r4, #12]
20005c96:	9b02      	ldr	r3, [sp, #8]
20005c98:	f8dd c004 	ldr.w	ip, [sp, #4]
20005c9c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005ca0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005ca4:	81a2      	strh	r2, [r4, #12]
20005ca6:	ebc3 0209 	rsb	r2, r3, r9
20005caa:	eb0c 0003 	add.w	r0, ip, r3
20005cae:	4637      	mov	r7, r6
20005cb0:	46b3      	mov	fp, r6
20005cb2:	60a2      	str	r2, [r4, #8]
20005cb4:	f8c4 c010 	str.w	ip, [r4, #16]
20005cb8:	6020      	str	r0, [r4, #0]
20005cba:	f8c4 9014 	str.w	r9, [r4, #20]
20005cbe:	e71a      	b.n	20005af6 <__sfvwrite_r+0x66>
20005cc0:	4652      	mov	r2, sl
20005cc2:	4649      	mov	r1, r9
20005cc4:	4656      	mov	r6, sl
20005cc6:	f8cd c004 	str.w	ip, [sp, #4]
20005cca:	f000 fa75 	bl	200061b8 <memmove>
20005cce:	68a2      	ldr	r2, [r4, #8]
20005cd0:	6823      	ldr	r3, [r4, #0]
20005cd2:	ebbb 0b06 	subs.w	fp, fp, r6
20005cd6:	ebca 0202 	rsb	r2, sl, r2
20005cda:	f8dd c004 	ldr.w	ip, [sp, #4]
20005cde:	4453      	add	r3, sl
20005ce0:	60a2      	str	r2, [r4, #8]
20005ce2:	6023      	str	r3, [r4, #0]
20005ce4:	f47f af7a 	bne.w	20005bdc <__sfvwrite_r+0x14c>
20005ce8:	9803      	ldr	r0, [sp, #12]
20005cea:	4621      	mov	r1, r4
20005cec:	f7ff fbfc 	bl	200054e8 <_fflush_r>
20005cf0:	bb08      	cbnz	r0, 20005d36 <__sfvwrite_r+0x2a6>
20005cf2:	46dc      	mov	ip, fp
20005cf4:	e772      	b.n	20005bdc <__sfvwrite_r+0x14c>
20005cf6:	4648      	mov	r0, r9
20005cf8:	210a      	movs	r1, #10
20005cfa:	463a      	mov	r2, r7
20005cfc:	f000 f95a 	bl	20005fb4 <memchr>
20005d00:	2800      	cmp	r0, #0
20005d02:	d04b      	beq.n	20005d9c <__sfvwrite_r+0x30c>
20005d04:	f100 0b01 	add.w	fp, r0, #1
20005d08:	f04f 0c01 	mov.w	ip, #1
20005d0c:	ebc9 0b0b 	rsb	fp, r9, fp
20005d10:	e73c      	b.n	20005b8c <__sfvwrite_r+0xfc>
20005d12:	4649      	mov	r1, r9
20005d14:	4632      	mov	r2, r6
20005d16:	f8cd c004 	str.w	ip, [sp, #4]
20005d1a:	f000 fa4d 	bl	200061b8 <memmove>
20005d1e:	6823      	ldr	r3, [r4, #0]
20005d20:	4621      	mov	r1, r4
20005d22:	9803      	ldr	r0, [sp, #12]
20005d24:	199b      	adds	r3, r3, r6
20005d26:	6023      	str	r3, [r4, #0]
20005d28:	f7ff fbde 	bl	200054e8 <_fflush_r>
20005d2c:	f8dd c004 	ldr.w	ip, [sp, #4]
20005d30:	2800      	cmp	r0, #0
20005d32:	f43f af4f 	beq.w	20005bd4 <__sfvwrite_r+0x144>
20005d36:	89a3      	ldrh	r3, [r4, #12]
20005d38:	f04f 30ff 	mov.w	r0, #4294967295
20005d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005d40:	81a3      	strh	r3, [r4, #12]
20005d42:	e714      	b.n	20005b6e <__sfvwrite_r+0xde>
20005d44:	4632      	mov	r2, r6
20005d46:	4651      	mov	r1, sl
20005d48:	f000 fa36 	bl	200061b8 <memmove>
20005d4c:	68a2      	ldr	r2, [r4, #8]
20005d4e:	6823      	ldr	r3, [r4, #0]
20005d50:	4637      	mov	r7, r6
20005d52:	1b92      	subs	r2, r2, r6
20005d54:	46b1      	mov	r9, r6
20005d56:	199b      	adds	r3, r3, r6
20005d58:	60a2      	str	r2, [r4, #8]
20005d5a:	6023      	str	r3, [r4, #0]
20005d5c:	e6d7      	b.n	20005b0e <__sfvwrite_r+0x7e>
20005d5e:	4651      	mov	r1, sl
20005d60:	463a      	mov	r2, r7
20005d62:	f000 fa29 	bl	200061b8 <memmove>
20005d66:	6823      	ldr	r3, [r4, #0]
20005d68:	9803      	ldr	r0, [sp, #12]
20005d6a:	4621      	mov	r1, r4
20005d6c:	19db      	adds	r3, r3, r7
20005d6e:	6023      	str	r3, [r4, #0]
20005d70:	f7ff fbba 	bl	200054e8 <_fflush_r>
20005d74:	2800      	cmp	r0, #0
20005d76:	f43f aeca 	beq.w	20005b0e <__sfvwrite_r+0x7e>
20005d7a:	e7dc      	b.n	20005d36 <__sfvwrite_r+0x2a6>
20005d7c:	9803      	ldr	r0, [sp, #12]
20005d7e:	9302      	str	r3, [sp, #8]
20005d80:	f000 ff22 	bl	20006bc8 <_realloc_r>
20005d84:	9b02      	ldr	r3, [sp, #8]
20005d86:	4684      	mov	ip, r0
20005d88:	2800      	cmp	r0, #0
20005d8a:	d18c      	bne.n	20005ca6 <__sfvwrite_r+0x216>
20005d8c:	6921      	ldr	r1, [r4, #16]
20005d8e:	9803      	ldr	r0, [sp, #12]
20005d90:	f7ff fd9e 	bl	200058d0 <_free_r>
20005d94:	9903      	ldr	r1, [sp, #12]
20005d96:	230c      	movs	r3, #12
20005d98:	600b      	str	r3, [r1, #0]
20005d9a:	e7cc      	b.n	20005d36 <__sfvwrite_r+0x2a6>
20005d9c:	f107 0b01 	add.w	fp, r7, #1
20005da0:	f04f 0c01 	mov.w	ip, #1
20005da4:	e6f2      	b.n	20005b8c <__sfvwrite_r+0xfc>
20005da6:	9903      	ldr	r1, [sp, #12]
20005da8:	2209      	movs	r2, #9
20005daa:	89a3      	ldrh	r3, [r4, #12]
20005dac:	f04f 30ff 	mov.w	r0, #4294967295
20005db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005db4:	600a      	str	r2, [r1, #0]
20005db6:	81a3      	strh	r3, [r4, #12]
20005db8:	e6d9      	b.n	20005b6e <__sfvwrite_r+0xde>
20005dba:	9a03      	ldr	r2, [sp, #12]
20005dbc:	230c      	movs	r3, #12
20005dbe:	6013      	str	r3, [r2, #0]
20005dc0:	e7b9      	b.n	20005d36 <__sfvwrite_r+0x2a6>
20005dc2:	bf00      	nop

20005dc4 <_fwalk_reent>:
20005dc4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005dc8:	4607      	mov	r7, r0
20005dca:	468a      	mov	sl, r1
20005dcc:	f7ff fc48 	bl	20005660 <__sfp_lock_acquire>
20005dd0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20005dd4:	bf08      	it	eq
20005dd6:	46b0      	moveq	r8, r6
20005dd8:	d018      	beq.n	20005e0c <_fwalk_reent+0x48>
20005dda:	f04f 0800 	mov.w	r8, #0
20005dde:	6875      	ldr	r5, [r6, #4]
20005de0:	68b4      	ldr	r4, [r6, #8]
20005de2:	3d01      	subs	r5, #1
20005de4:	d40f      	bmi.n	20005e06 <_fwalk_reent+0x42>
20005de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005dea:	b14b      	cbz	r3, 20005e00 <_fwalk_reent+0x3c>
20005dec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005df0:	4621      	mov	r1, r4
20005df2:	4638      	mov	r0, r7
20005df4:	f1b3 3fff 	cmp.w	r3, #4294967295
20005df8:	d002      	beq.n	20005e00 <_fwalk_reent+0x3c>
20005dfa:	47d0      	blx	sl
20005dfc:	ea48 0800 	orr.w	r8, r8, r0
20005e00:	3468      	adds	r4, #104	; 0x68
20005e02:	3d01      	subs	r5, #1
20005e04:	d5ef      	bpl.n	20005de6 <_fwalk_reent+0x22>
20005e06:	6836      	ldr	r6, [r6, #0]
20005e08:	2e00      	cmp	r6, #0
20005e0a:	d1e8      	bne.n	20005dde <_fwalk_reent+0x1a>
20005e0c:	f7ff fc2a 	bl	20005664 <__sfp_lock_release>
20005e10:	4640      	mov	r0, r8
20005e12:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005e16:	bf00      	nop

20005e18 <_fwalk>:
20005e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005e1c:	4606      	mov	r6, r0
20005e1e:	4688      	mov	r8, r1
20005e20:	f7ff fc1e 	bl	20005660 <__sfp_lock_acquire>
20005e24:	36d8      	adds	r6, #216	; 0xd8
20005e26:	bf08      	it	eq
20005e28:	4637      	moveq	r7, r6
20005e2a:	d015      	beq.n	20005e58 <_fwalk+0x40>
20005e2c:	2700      	movs	r7, #0
20005e2e:	6875      	ldr	r5, [r6, #4]
20005e30:	68b4      	ldr	r4, [r6, #8]
20005e32:	3d01      	subs	r5, #1
20005e34:	d40d      	bmi.n	20005e52 <_fwalk+0x3a>
20005e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005e3a:	b13b      	cbz	r3, 20005e4c <_fwalk+0x34>
20005e3c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005e40:	4620      	mov	r0, r4
20005e42:	f1b3 3fff 	cmp.w	r3, #4294967295
20005e46:	d001      	beq.n	20005e4c <_fwalk+0x34>
20005e48:	47c0      	blx	r8
20005e4a:	4307      	orrs	r7, r0
20005e4c:	3468      	adds	r4, #104	; 0x68
20005e4e:	3d01      	subs	r5, #1
20005e50:	d5f1      	bpl.n	20005e36 <_fwalk+0x1e>
20005e52:	6836      	ldr	r6, [r6, #0]
20005e54:	2e00      	cmp	r6, #0
20005e56:	d1ea      	bne.n	20005e2e <_fwalk+0x16>
20005e58:	f7ff fc04 	bl	20005664 <__sfp_lock_release>
20005e5c:	4638      	mov	r0, r7
20005e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005e62:	bf00      	nop

20005e64 <__locale_charset>:
20005e64:	f648 031c 	movw	r3, #34844	; 0x881c
20005e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e6c:	6818      	ldr	r0, [r3, #0]
20005e6e:	4770      	bx	lr

20005e70 <_localeconv_r>:
20005e70:	4800      	ldr	r0, [pc, #0]	; (20005e74 <_localeconv_r+0x4>)
20005e72:	4770      	bx	lr
20005e74:	20008820 	.word	0x20008820

20005e78 <localeconv>:
20005e78:	4800      	ldr	r0, [pc, #0]	; (20005e7c <localeconv+0x4>)
20005e7a:	4770      	bx	lr
20005e7c:	20008820 	.word	0x20008820

20005e80 <_setlocale_r>:
20005e80:	b570      	push	{r4, r5, r6, lr}
20005e82:	4605      	mov	r5, r0
20005e84:	460e      	mov	r6, r1
20005e86:	4614      	mov	r4, r2
20005e88:	b172      	cbz	r2, 20005ea8 <_setlocale_r+0x28>
20005e8a:	f248 7144 	movw	r1, #34628	; 0x8744
20005e8e:	4610      	mov	r0, r2
20005e90:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005e94:	f001 f8da 	bl	2000704c <strcmp>
20005e98:	b958      	cbnz	r0, 20005eb2 <_setlocale_r+0x32>
20005e9a:	f248 7044 	movw	r0, #34628	; 0x8744
20005e9e:	622c      	str	r4, [r5, #32]
20005ea0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005ea4:	61ee      	str	r6, [r5, #28]
20005ea6:	bd70      	pop	{r4, r5, r6, pc}
20005ea8:	f248 7044 	movw	r0, #34628	; 0x8744
20005eac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005eb0:	bd70      	pop	{r4, r5, r6, pc}
20005eb2:	f248 7178 	movw	r1, #34680	; 0x8778
20005eb6:	4620      	mov	r0, r4
20005eb8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005ebc:	f001 f8c6 	bl	2000704c <strcmp>
20005ec0:	2800      	cmp	r0, #0
20005ec2:	d0ea      	beq.n	20005e9a <_setlocale_r+0x1a>
20005ec4:	2000      	movs	r0, #0
20005ec6:	bd70      	pop	{r4, r5, r6, pc}

20005ec8 <setlocale>:
20005ec8:	f648 13cc 	movw	r3, #35276	; 0x89cc
20005ecc:	460a      	mov	r2, r1
20005ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ed2:	4601      	mov	r1, r0
20005ed4:	6818      	ldr	r0, [r3, #0]
20005ed6:	e7d3      	b.n	20005e80 <_setlocale_r>

20005ed8 <__smakebuf_r>:
20005ed8:	898b      	ldrh	r3, [r1, #12]
20005eda:	b5f0      	push	{r4, r5, r6, r7, lr}
20005edc:	460c      	mov	r4, r1
20005ede:	b29a      	uxth	r2, r3
20005ee0:	b091      	sub	sp, #68	; 0x44
20005ee2:	f012 0f02 	tst.w	r2, #2
20005ee6:	4605      	mov	r5, r0
20005ee8:	d141      	bne.n	20005f6e <__smakebuf_r+0x96>
20005eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005eee:	2900      	cmp	r1, #0
20005ef0:	db18      	blt.n	20005f24 <__smakebuf_r+0x4c>
20005ef2:	aa01      	add	r2, sp, #4
20005ef4:	f001 fa70 	bl	200073d8 <_fstat_r>
20005ef8:	2800      	cmp	r0, #0
20005efa:	db11      	blt.n	20005f20 <__smakebuf_r+0x48>
20005efc:	9b02      	ldr	r3, [sp, #8]
20005efe:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20005f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20005f06:	bf14      	ite	ne
20005f08:	2700      	movne	r7, #0
20005f0a:	2701      	moveq	r7, #1
20005f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20005f10:	d040      	beq.n	20005f94 <__smakebuf_r+0xbc>
20005f12:	89a3      	ldrh	r3, [r4, #12]
20005f14:	f44f 6680 	mov.w	r6, #1024	; 0x400
20005f18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005f1c:	81a3      	strh	r3, [r4, #12]
20005f1e:	e00b      	b.n	20005f38 <__smakebuf_r+0x60>
20005f20:	89a3      	ldrh	r3, [r4, #12]
20005f22:	b29a      	uxth	r2, r3
20005f24:	f012 0f80 	tst.w	r2, #128	; 0x80
20005f28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005f2c:	bf0c      	ite	eq
20005f2e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20005f32:	2640      	movne	r6, #64	; 0x40
20005f34:	2700      	movs	r7, #0
20005f36:	81a3      	strh	r3, [r4, #12]
20005f38:	4628      	mov	r0, r5
20005f3a:	4631      	mov	r1, r6
20005f3c:	f7fc fa4a 	bl	200023d4 <_malloc_r>
20005f40:	b170      	cbz	r0, 20005f60 <__smakebuf_r+0x88>
20005f42:	89a1      	ldrh	r1, [r4, #12]
20005f44:	f245 62a9 	movw	r2, #22185	; 0x56a9
20005f48:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005f4c:	6120      	str	r0, [r4, #16]
20005f4e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20005f52:	6166      	str	r6, [r4, #20]
20005f54:	62aa      	str	r2, [r5, #40]	; 0x28
20005f56:	81a1      	strh	r1, [r4, #12]
20005f58:	6020      	str	r0, [r4, #0]
20005f5a:	b97f      	cbnz	r7, 20005f7c <__smakebuf_r+0xa4>
20005f5c:	b011      	add	sp, #68	; 0x44
20005f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20005f60:	89a3      	ldrh	r3, [r4, #12]
20005f62:	f413 7f00 	tst.w	r3, #512	; 0x200
20005f66:	d1f9      	bne.n	20005f5c <__smakebuf_r+0x84>
20005f68:	f043 0302 	orr.w	r3, r3, #2
20005f6c:	81a3      	strh	r3, [r4, #12]
20005f6e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20005f72:	6123      	str	r3, [r4, #16]
20005f74:	6023      	str	r3, [r4, #0]
20005f76:	2301      	movs	r3, #1
20005f78:	6163      	str	r3, [r4, #20]
20005f7a:	e7ef      	b.n	20005f5c <__smakebuf_r+0x84>
20005f7c:	4628      	mov	r0, r5
20005f7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20005f82:	f001 fa3f 	bl	20007404 <_isatty_r>
20005f86:	2800      	cmp	r0, #0
20005f88:	d0e8      	beq.n	20005f5c <__smakebuf_r+0x84>
20005f8a:	89a3      	ldrh	r3, [r4, #12]
20005f8c:	f043 0301 	orr.w	r3, r3, #1
20005f90:	81a3      	strh	r3, [r4, #12]
20005f92:	e7e3      	b.n	20005f5c <__smakebuf_r+0x84>
20005f94:	f646 73c5 	movw	r3, #28613	; 0x6fc5
20005f98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20005f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f9e:	429a      	cmp	r2, r3
20005fa0:	d1b7      	bne.n	20005f12 <__smakebuf_r+0x3a>
20005fa2:	89a2      	ldrh	r2, [r4, #12]
20005fa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
20005fa8:	461e      	mov	r6, r3
20005faa:	6523      	str	r3, [r4, #80]	; 0x50
20005fac:	ea42 0303 	orr.w	r3, r2, r3
20005fb0:	81a3      	strh	r3, [r4, #12]
20005fb2:	e7c1      	b.n	20005f38 <__smakebuf_r+0x60>

20005fb4 <memchr>:
20005fb4:	f010 0f03 	tst.w	r0, #3
20005fb8:	b2c9      	uxtb	r1, r1
20005fba:	b410      	push	{r4}
20005fbc:	d010      	beq.n	20005fe0 <memchr+0x2c>
20005fbe:	2a00      	cmp	r2, #0
20005fc0:	d02f      	beq.n	20006022 <memchr+0x6e>
20005fc2:	7803      	ldrb	r3, [r0, #0]
20005fc4:	428b      	cmp	r3, r1
20005fc6:	d02a      	beq.n	2000601e <memchr+0x6a>
20005fc8:	3a01      	subs	r2, #1
20005fca:	e005      	b.n	20005fd8 <memchr+0x24>
20005fcc:	2a00      	cmp	r2, #0
20005fce:	d028      	beq.n	20006022 <memchr+0x6e>
20005fd0:	7803      	ldrb	r3, [r0, #0]
20005fd2:	3a01      	subs	r2, #1
20005fd4:	428b      	cmp	r3, r1
20005fd6:	d022      	beq.n	2000601e <memchr+0x6a>
20005fd8:	3001      	adds	r0, #1
20005fda:	f010 0f03 	tst.w	r0, #3
20005fde:	d1f5      	bne.n	20005fcc <memchr+0x18>
20005fe0:	2a03      	cmp	r2, #3
20005fe2:	d911      	bls.n	20006008 <memchr+0x54>
20005fe4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20005fe8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20005fec:	6803      	ldr	r3, [r0, #0]
20005fee:	ea84 0303 	eor.w	r3, r4, r3
20005ff2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20005ff6:	ea2c 0303 	bic.w	r3, ip, r3
20005ffa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20005ffe:	d103      	bne.n	20006008 <memchr+0x54>
20006000:	3a04      	subs	r2, #4
20006002:	3004      	adds	r0, #4
20006004:	2a03      	cmp	r2, #3
20006006:	d8f1      	bhi.n	20005fec <memchr+0x38>
20006008:	b15a      	cbz	r2, 20006022 <memchr+0x6e>
2000600a:	7803      	ldrb	r3, [r0, #0]
2000600c:	428b      	cmp	r3, r1
2000600e:	d006      	beq.n	2000601e <memchr+0x6a>
20006010:	3a01      	subs	r2, #1
20006012:	b132      	cbz	r2, 20006022 <memchr+0x6e>
20006014:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20006018:	3a01      	subs	r2, #1
2000601a:	428b      	cmp	r3, r1
2000601c:	d1f9      	bne.n	20006012 <memchr+0x5e>
2000601e:	bc10      	pop	{r4}
20006020:	4770      	bx	lr
20006022:	2000      	movs	r0, #0
20006024:	e7fb      	b.n	2000601e <memchr+0x6a>
20006026:	bf00      	nop

20006028 <memcpy>:
20006028:	2a03      	cmp	r2, #3
2000602a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000602e:	d80b      	bhi.n	20006048 <memcpy+0x20>
20006030:	b13a      	cbz	r2, 20006042 <memcpy+0x1a>
20006032:	2300      	movs	r3, #0
20006034:	f811 c003 	ldrb.w	ip, [r1, r3]
20006038:	f800 c003 	strb.w	ip, [r0, r3]
2000603c:	3301      	adds	r3, #1
2000603e:	4293      	cmp	r3, r2
20006040:	d1f8      	bne.n	20006034 <memcpy+0xc>
20006042:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20006046:	4770      	bx	lr
20006048:	1882      	adds	r2, r0, r2
2000604a:	460c      	mov	r4, r1
2000604c:	4603      	mov	r3, r0
2000604e:	e003      	b.n	20006058 <memcpy+0x30>
20006050:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20006054:	f803 1c01 	strb.w	r1, [r3, #-1]
20006058:	f003 0603 	and.w	r6, r3, #3
2000605c:	4619      	mov	r1, r3
2000605e:	46a4      	mov	ip, r4
20006060:	3301      	adds	r3, #1
20006062:	3401      	adds	r4, #1
20006064:	2e00      	cmp	r6, #0
20006066:	d1f3      	bne.n	20006050 <memcpy+0x28>
20006068:	f01c 0403 	ands.w	r4, ip, #3
2000606c:	4663      	mov	r3, ip
2000606e:	bf08      	it	eq
20006070:	ebc1 0c02 	rsbeq	ip, r1, r2
20006074:	d068      	beq.n	20006148 <memcpy+0x120>
20006076:	4265      	negs	r5, r4
20006078:	f1c4 0a04 	rsb	sl, r4, #4
2000607c:	eb0c 0705 	add.w	r7, ip, r5
20006080:	4633      	mov	r3, r6
20006082:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20006086:	f85c 6005 	ldr.w	r6, [ip, r5]
2000608a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000608e:	1a55      	subs	r5, r2, r1
20006090:	e008      	b.n	200060a4 <memcpy+0x7c>
20006092:	f857 4f04 	ldr.w	r4, [r7, #4]!
20006096:	4626      	mov	r6, r4
20006098:	fa04 f40a 	lsl.w	r4, r4, sl
2000609c:	ea49 0404 	orr.w	r4, r9, r4
200060a0:	50cc      	str	r4, [r1, r3]
200060a2:	3304      	adds	r3, #4
200060a4:	185c      	adds	r4, r3, r1
200060a6:	2d03      	cmp	r5, #3
200060a8:	fa26 f908 	lsr.w	r9, r6, r8
200060ac:	f1a5 0504 	sub.w	r5, r5, #4
200060b0:	eb0c 0603 	add.w	r6, ip, r3
200060b4:	dced      	bgt.n	20006092 <memcpy+0x6a>
200060b6:	2300      	movs	r3, #0
200060b8:	e002      	b.n	200060c0 <memcpy+0x98>
200060ba:	5cf1      	ldrb	r1, [r6, r3]
200060bc:	54e1      	strb	r1, [r4, r3]
200060be:	3301      	adds	r3, #1
200060c0:	1919      	adds	r1, r3, r4
200060c2:	4291      	cmp	r1, r2
200060c4:	d3f9      	bcc.n	200060ba <memcpy+0x92>
200060c6:	e7bc      	b.n	20006042 <memcpy+0x1a>
200060c8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200060cc:	f841 4c40 	str.w	r4, [r1, #-64]
200060d0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200060d4:	f841 4c3c 	str.w	r4, [r1, #-60]
200060d8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200060dc:	f841 4c38 	str.w	r4, [r1, #-56]
200060e0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200060e4:	f841 4c34 	str.w	r4, [r1, #-52]
200060e8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200060ec:	f841 4c30 	str.w	r4, [r1, #-48]
200060f0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200060f4:	f841 4c2c 	str.w	r4, [r1, #-44]
200060f8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200060fc:	f841 4c28 	str.w	r4, [r1, #-40]
20006100:	f853 4c24 	ldr.w	r4, [r3, #-36]
20006104:	f841 4c24 	str.w	r4, [r1, #-36]
20006108:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000610c:	f841 4c20 	str.w	r4, [r1, #-32]
20006110:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20006114:	f841 4c1c 	str.w	r4, [r1, #-28]
20006118:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000611c:	f841 4c18 	str.w	r4, [r1, #-24]
20006120:	f853 4c14 	ldr.w	r4, [r3, #-20]
20006124:	f841 4c14 	str.w	r4, [r1, #-20]
20006128:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000612c:	f841 4c10 	str.w	r4, [r1, #-16]
20006130:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20006134:	f841 4c0c 	str.w	r4, [r1, #-12]
20006138:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000613c:	f841 4c08 	str.w	r4, [r1, #-8]
20006140:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006144:	f841 4c04 	str.w	r4, [r1, #-4]
20006148:	461c      	mov	r4, r3
2000614a:	460d      	mov	r5, r1
2000614c:	3340      	adds	r3, #64	; 0x40
2000614e:	3140      	adds	r1, #64	; 0x40
20006150:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20006154:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20006158:	dcb6      	bgt.n	200060c8 <memcpy+0xa0>
2000615a:	4621      	mov	r1, r4
2000615c:	462b      	mov	r3, r5
2000615e:	1b54      	subs	r4, r2, r5
20006160:	e00f      	b.n	20006182 <memcpy+0x15a>
20006162:	f851 5c10 	ldr.w	r5, [r1, #-16]
20006166:	f843 5c10 	str.w	r5, [r3, #-16]
2000616a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000616e:	f843 5c0c 	str.w	r5, [r3, #-12]
20006172:	f851 5c08 	ldr.w	r5, [r1, #-8]
20006176:	f843 5c08 	str.w	r5, [r3, #-8]
2000617a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000617e:	f843 5c04 	str.w	r5, [r3, #-4]
20006182:	2c0f      	cmp	r4, #15
20006184:	460d      	mov	r5, r1
20006186:	469c      	mov	ip, r3
20006188:	f101 0110 	add.w	r1, r1, #16
2000618c:	f103 0310 	add.w	r3, r3, #16
20006190:	f1a4 0410 	sub.w	r4, r4, #16
20006194:	dce5      	bgt.n	20006162 <memcpy+0x13a>
20006196:	ebcc 0102 	rsb	r1, ip, r2
2000619a:	2300      	movs	r3, #0
2000619c:	e003      	b.n	200061a6 <memcpy+0x17e>
2000619e:	58ec      	ldr	r4, [r5, r3]
200061a0:	f84c 4003 	str.w	r4, [ip, r3]
200061a4:	3304      	adds	r3, #4
200061a6:	195e      	adds	r6, r3, r5
200061a8:	2903      	cmp	r1, #3
200061aa:	eb03 040c 	add.w	r4, r3, ip
200061ae:	f1a1 0104 	sub.w	r1, r1, #4
200061b2:	dcf4      	bgt.n	2000619e <memcpy+0x176>
200061b4:	e77f      	b.n	200060b6 <memcpy+0x8e>
200061b6:	bf00      	nop

200061b8 <memmove>:
200061b8:	4288      	cmp	r0, r1
200061ba:	468c      	mov	ip, r1
200061bc:	b470      	push	{r4, r5, r6}
200061be:	4605      	mov	r5, r0
200061c0:	4614      	mov	r4, r2
200061c2:	d90e      	bls.n	200061e2 <memmove+0x2a>
200061c4:	188b      	adds	r3, r1, r2
200061c6:	4298      	cmp	r0, r3
200061c8:	d20b      	bcs.n	200061e2 <memmove+0x2a>
200061ca:	b142      	cbz	r2, 200061de <memmove+0x26>
200061cc:	ebc2 0c03 	rsb	ip, r2, r3
200061d0:	4601      	mov	r1, r0
200061d2:	1e53      	subs	r3, r2, #1
200061d4:	f81c 2003 	ldrb.w	r2, [ip, r3]
200061d8:	54ca      	strb	r2, [r1, r3]
200061da:	3b01      	subs	r3, #1
200061dc:	d2fa      	bcs.n	200061d4 <memmove+0x1c>
200061de:	bc70      	pop	{r4, r5, r6}
200061e0:	4770      	bx	lr
200061e2:	2a0f      	cmp	r2, #15
200061e4:	d809      	bhi.n	200061fa <memmove+0x42>
200061e6:	2c00      	cmp	r4, #0
200061e8:	d0f9      	beq.n	200061de <memmove+0x26>
200061ea:	2300      	movs	r3, #0
200061ec:	f81c 2003 	ldrb.w	r2, [ip, r3]
200061f0:	54ea      	strb	r2, [r5, r3]
200061f2:	3301      	adds	r3, #1
200061f4:	42a3      	cmp	r3, r4
200061f6:	d1f9      	bne.n	200061ec <memmove+0x34>
200061f8:	e7f1      	b.n	200061de <memmove+0x26>
200061fa:	ea41 0300 	orr.w	r3, r1, r0
200061fe:	f013 0f03 	tst.w	r3, #3
20006202:	d1f0      	bne.n	200061e6 <memmove+0x2e>
20006204:	4694      	mov	ip, r2
20006206:	460c      	mov	r4, r1
20006208:	4603      	mov	r3, r0
2000620a:	6825      	ldr	r5, [r4, #0]
2000620c:	f1ac 0c10 	sub.w	ip, ip, #16
20006210:	601d      	str	r5, [r3, #0]
20006212:	6865      	ldr	r5, [r4, #4]
20006214:	605d      	str	r5, [r3, #4]
20006216:	68a5      	ldr	r5, [r4, #8]
20006218:	609d      	str	r5, [r3, #8]
2000621a:	68e5      	ldr	r5, [r4, #12]
2000621c:	3410      	adds	r4, #16
2000621e:	60dd      	str	r5, [r3, #12]
20006220:	3310      	adds	r3, #16
20006222:	f1bc 0f0f 	cmp.w	ip, #15
20006226:	d8f0      	bhi.n	2000620a <memmove+0x52>
20006228:	3a10      	subs	r2, #16
2000622a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000622e:	f10c 0501 	add.w	r5, ip, #1
20006232:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20006236:	012d      	lsls	r5, r5, #4
20006238:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000623c:	eb01 0c05 	add.w	ip, r1, r5
20006240:	1945      	adds	r5, r0, r5
20006242:	2e03      	cmp	r6, #3
20006244:	4634      	mov	r4, r6
20006246:	d9ce      	bls.n	200061e6 <memmove+0x2e>
20006248:	2300      	movs	r3, #0
2000624a:	f85c 2003 	ldr.w	r2, [ip, r3]
2000624e:	50ea      	str	r2, [r5, r3]
20006250:	3304      	adds	r3, #4
20006252:	1af2      	subs	r2, r6, r3
20006254:	2a03      	cmp	r2, #3
20006256:	d8f8      	bhi.n	2000624a <memmove+0x92>
20006258:	3e04      	subs	r6, #4
2000625a:	08b3      	lsrs	r3, r6, #2
2000625c:	1c5a      	adds	r2, r3, #1
2000625e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20006262:	0092      	lsls	r2, r2, #2
20006264:	4494      	add	ip, r2
20006266:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000626a:	18ad      	adds	r5, r5, r2
2000626c:	e7bb      	b.n	200061e6 <memmove+0x2e>
2000626e:	bf00      	nop

20006270 <__hi0bits>:
20006270:	0c02      	lsrs	r2, r0, #16
20006272:	4603      	mov	r3, r0
20006274:	0412      	lsls	r2, r2, #16
20006276:	b1b2      	cbz	r2, 200062a6 <__hi0bits+0x36>
20006278:	2000      	movs	r0, #0
2000627a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000627e:	d101      	bne.n	20006284 <__hi0bits+0x14>
20006280:	3008      	adds	r0, #8
20006282:	021b      	lsls	r3, r3, #8
20006284:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20006288:	d101      	bne.n	2000628e <__hi0bits+0x1e>
2000628a:	3004      	adds	r0, #4
2000628c:	011b      	lsls	r3, r3, #4
2000628e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20006292:	d101      	bne.n	20006298 <__hi0bits+0x28>
20006294:	3002      	adds	r0, #2
20006296:	009b      	lsls	r3, r3, #2
20006298:	2b00      	cmp	r3, #0
2000629a:	db03      	blt.n	200062a4 <__hi0bits+0x34>
2000629c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200062a0:	d004      	beq.n	200062ac <__hi0bits+0x3c>
200062a2:	3001      	adds	r0, #1
200062a4:	4770      	bx	lr
200062a6:	0403      	lsls	r3, r0, #16
200062a8:	2010      	movs	r0, #16
200062aa:	e7e6      	b.n	2000627a <__hi0bits+0xa>
200062ac:	2020      	movs	r0, #32
200062ae:	4770      	bx	lr

200062b0 <__lo0bits>:
200062b0:	6803      	ldr	r3, [r0, #0]
200062b2:	4602      	mov	r2, r0
200062b4:	f013 0007 	ands.w	r0, r3, #7
200062b8:	d009      	beq.n	200062ce <__lo0bits+0x1e>
200062ba:	f013 0f01 	tst.w	r3, #1
200062be:	d121      	bne.n	20006304 <__lo0bits+0x54>
200062c0:	f013 0f02 	tst.w	r3, #2
200062c4:	d122      	bne.n	2000630c <__lo0bits+0x5c>
200062c6:	089b      	lsrs	r3, r3, #2
200062c8:	2002      	movs	r0, #2
200062ca:	6013      	str	r3, [r2, #0]
200062cc:	4770      	bx	lr
200062ce:	b299      	uxth	r1, r3
200062d0:	b909      	cbnz	r1, 200062d6 <__lo0bits+0x26>
200062d2:	0c1b      	lsrs	r3, r3, #16
200062d4:	2010      	movs	r0, #16
200062d6:	f013 0fff 	tst.w	r3, #255	; 0xff
200062da:	d101      	bne.n	200062e0 <__lo0bits+0x30>
200062dc:	3008      	adds	r0, #8
200062de:	0a1b      	lsrs	r3, r3, #8
200062e0:	f013 0f0f 	tst.w	r3, #15
200062e4:	d101      	bne.n	200062ea <__lo0bits+0x3a>
200062e6:	3004      	adds	r0, #4
200062e8:	091b      	lsrs	r3, r3, #4
200062ea:	f013 0f03 	tst.w	r3, #3
200062ee:	d101      	bne.n	200062f4 <__lo0bits+0x44>
200062f0:	3002      	adds	r0, #2
200062f2:	089b      	lsrs	r3, r3, #2
200062f4:	f013 0f01 	tst.w	r3, #1
200062f8:	d102      	bne.n	20006300 <__lo0bits+0x50>
200062fa:	085b      	lsrs	r3, r3, #1
200062fc:	d004      	beq.n	20006308 <__lo0bits+0x58>
200062fe:	3001      	adds	r0, #1
20006300:	6013      	str	r3, [r2, #0]
20006302:	4770      	bx	lr
20006304:	2000      	movs	r0, #0
20006306:	4770      	bx	lr
20006308:	2020      	movs	r0, #32
2000630a:	4770      	bx	lr
2000630c:	085b      	lsrs	r3, r3, #1
2000630e:	2001      	movs	r0, #1
20006310:	6013      	str	r3, [r2, #0]
20006312:	4770      	bx	lr

20006314 <__mcmp>:
20006314:	4603      	mov	r3, r0
20006316:	690a      	ldr	r2, [r1, #16]
20006318:	6900      	ldr	r0, [r0, #16]
2000631a:	b410      	push	{r4}
2000631c:	1a80      	subs	r0, r0, r2
2000631e:	d111      	bne.n	20006344 <__mcmp+0x30>
20006320:	3204      	adds	r2, #4
20006322:	f103 0c14 	add.w	ip, r3, #20
20006326:	0092      	lsls	r2, r2, #2
20006328:	189b      	adds	r3, r3, r2
2000632a:	1889      	adds	r1, r1, r2
2000632c:	3104      	adds	r1, #4
2000632e:	3304      	adds	r3, #4
20006330:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006334:	3b04      	subs	r3, #4
20006336:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000633a:	3904      	subs	r1, #4
2000633c:	4294      	cmp	r4, r2
2000633e:	d103      	bne.n	20006348 <__mcmp+0x34>
20006340:	459c      	cmp	ip, r3
20006342:	d3f5      	bcc.n	20006330 <__mcmp+0x1c>
20006344:	bc10      	pop	{r4}
20006346:	4770      	bx	lr
20006348:	bf38      	it	cc
2000634a:	f04f 30ff 	movcc.w	r0, #4294967295
2000634e:	d3f9      	bcc.n	20006344 <__mcmp+0x30>
20006350:	2001      	movs	r0, #1
20006352:	e7f7      	b.n	20006344 <__mcmp+0x30>

20006354 <__ulp>:
20006354:	f240 0300 	movw	r3, #0
20006358:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000635c:	ea01 0303 	and.w	r3, r1, r3
20006360:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20006364:	2b00      	cmp	r3, #0
20006366:	dd02      	ble.n	2000636e <__ulp+0x1a>
20006368:	4619      	mov	r1, r3
2000636a:	2000      	movs	r0, #0
2000636c:	4770      	bx	lr
2000636e:	425b      	negs	r3, r3
20006370:	151b      	asrs	r3, r3, #20
20006372:	2b13      	cmp	r3, #19
20006374:	dd0e      	ble.n	20006394 <__ulp+0x40>
20006376:	3b14      	subs	r3, #20
20006378:	2b1e      	cmp	r3, #30
2000637a:	dd03      	ble.n	20006384 <__ulp+0x30>
2000637c:	2301      	movs	r3, #1
2000637e:	2100      	movs	r1, #0
20006380:	4618      	mov	r0, r3
20006382:	4770      	bx	lr
20006384:	2201      	movs	r2, #1
20006386:	f1c3 031f 	rsb	r3, r3, #31
2000638a:	2100      	movs	r1, #0
2000638c:	fa12 f303 	lsls.w	r3, r2, r3
20006390:	4618      	mov	r0, r3
20006392:	4770      	bx	lr
20006394:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20006398:	2000      	movs	r0, #0
2000639a:	fa52 f103 	asrs.w	r1, r2, r3
2000639e:	4770      	bx	lr

200063a0 <__b2d>:
200063a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200063a4:	6904      	ldr	r4, [r0, #16]
200063a6:	f100 0614 	add.w	r6, r0, #20
200063aa:	460f      	mov	r7, r1
200063ac:	3404      	adds	r4, #4
200063ae:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
200063b2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200063b6:	46a0      	mov	r8, r4
200063b8:	4628      	mov	r0, r5
200063ba:	f7ff ff59 	bl	20006270 <__hi0bits>
200063be:	280a      	cmp	r0, #10
200063c0:	f1c0 0320 	rsb	r3, r0, #32
200063c4:	603b      	str	r3, [r7, #0]
200063c6:	dc14      	bgt.n	200063f2 <__b2d+0x52>
200063c8:	42a6      	cmp	r6, r4
200063ca:	f1c0 030b 	rsb	r3, r0, #11
200063ce:	d237      	bcs.n	20006440 <__b2d+0xa0>
200063d0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200063d4:	40d9      	lsrs	r1, r3
200063d6:	fa25 fc03 	lsr.w	ip, r5, r3
200063da:	3015      	adds	r0, #21
200063dc:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
200063e0:	4085      	lsls	r5, r0
200063e2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200063e6:	ea41 0205 	orr.w	r2, r1, r5
200063ea:	4610      	mov	r0, r2
200063ec:	4619      	mov	r1, r3
200063ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200063f2:	42a6      	cmp	r6, r4
200063f4:	d320      	bcc.n	20006438 <__b2d+0x98>
200063f6:	2100      	movs	r1, #0
200063f8:	380b      	subs	r0, #11
200063fa:	bf02      	ittt	eq
200063fc:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006400:	460a      	moveq	r2, r1
20006402:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20006406:	d0f0      	beq.n	200063ea <__b2d+0x4a>
20006408:	42b4      	cmp	r4, r6
2000640a:	f1c0 0320 	rsb	r3, r0, #32
2000640e:	d919      	bls.n	20006444 <__b2d+0xa4>
20006410:	f854 4c04 	ldr.w	r4, [r4, #-4]
20006414:	40dc      	lsrs	r4, r3
20006416:	4085      	lsls	r5, r0
20006418:	fa21 fc03 	lsr.w	ip, r1, r3
2000641c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006420:	fa11 f000 	lsls.w	r0, r1, r0
20006424:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006428:	ea44 0200 	orr.w	r2, r4, r0
2000642c:	ea45 030c 	orr.w	r3, r5, ip
20006430:	4610      	mov	r0, r2
20006432:	4619      	mov	r1, r3
20006434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006438:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000643c:	3c04      	subs	r4, #4
2000643e:	e7db      	b.n	200063f8 <__b2d+0x58>
20006440:	2100      	movs	r1, #0
20006442:	e7c8      	b.n	200063d6 <__b2d+0x36>
20006444:	2400      	movs	r4, #0
20006446:	e7e6      	b.n	20006416 <__b2d+0x76>

20006448 <__ratio>:
20006448:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000644c:	b083      	sub	sp, #12
2000644e:	460e      	mov	r6, r1
20006450:	a901      	add	r1, sp, #4
20006452:	4607      	mov	r7, r0
20006454:	f7ff ffa4 	bl	200063a0 <__b2d>
20006458:	460d      	mov	r5, r1
2000645a:	4604      	mov	r4, r0
2000645c:	4669      	mov	r1, sp
2000645e:	4630      	mov	r0, r6
20006460:	f7ff ff9e 	bl	200063a0 <__b2d>
20006464:	f8dd c004 	ldr.w	ip, [sp, #4]
20006468:	46a9      	mov	r9, r5
2000646a:	46a0      	mov	r8, r4
2000646c:	460b      	mov	r3, r1
2000646e:	4602      	mov	r2, r0
20006470:	6931      	ldr	r1, [r6, #16]
20006472:	4616      	mov	r6, r2
20006474:	6938      	ldr	r0, [r7, #16]
20006476:	461f      	mov	r7, r3
20006478:	1a40      	subs	r0, r0, r1
2000647a:	9900      	ldr	r1, [sp, #0]
2000647c:	ebc1 010c 	rsb	r1, r1, ip
20006480:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006484:	2900      	cmp	r1, #0
20006486:	bfc9      	itett	gt
20006488:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000648c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006490:	4624      	movgt	r4, r4
20006492:	464d      	movgt	r5, r9
20006494:	bfdc      	itt	le
20006496:	4612      	movle	r2, r2
20006498:	463b      	movle	r3, r7
2000649a:	4620      	mov	r0, r4
2000649c:	4629      	mov	r1, r5
2000649e:	f001 fc13 	bl	20007cc8 <__aeabi_ddiv>
200064a2:	b003      	add	sp, #12
200064a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200064a8 <_mprec_log10>:
200064a8:	2817      	cmp	r0, #23
200064aa:	b510      	push	{r4, lr}
200064ac:	4604      	mov	r4, r0
200064ae:	dd0e      	ble.n	200064ce <_mprec_log10+0x26>
200064b0:	f240 0100 	movw	r1, #0
200064b4:	2000      	movs	r0, #0
200064b6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200064ba:	f240 0300 	movw	r3, #0
200064be:	2200      	movs	r2, #0
200064c0:	f2c4 0324 	movt	r3, #16420	; 0x4024
200064c4:	f001 fad6 	bl	20007a74 <__aeabi_dmul>
200064c8:	3c01      	subs	r4, #1
200064ca:	d1f6      	bne.n	200064ba <_mprec_log10+0x12>
200064cc:	bd10      	pop	{r4, pc}
200064ce:	f648 0360 	movw	r3, #34912	; 0x8860
200064d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200064d6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200064da:	e9d3 0100 	ldrd	r0, r1, [r3]
200064de:	bd10      	pop	{r4, pc}

200064e0 <__copybits>:
200064e0:	6913      	ldr	r3, [r2, #16]
200064e2:	3901      	subs	r1, #1
200064e4:	f102 0c14 	add.w	ip, r2, #20
200064e8:	b410      	push	{r4}
200064ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200064ee:	114c      	asrs	r4, r1, #5
200064f0:	3214      	adds	r2, #20
200064f2:	3401      	adds	r4, #1
200064f4:	4594      	cmp	ip, r2
200064f6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200064fa:	d20f      	bcs.n	2000651c <__copybits+0x3c>
200064fc:	2300      	movs	r3, #0
200064fe:	f85c 1003 	ldr.w	r1, [ip, r3]
20006502:	50c1      	str	r1, [r0, r3]
20006504:	3304      	adds	r3, #4
20006506:	eb03 010c 	add.w	r1, r3, ip
2000650a:	428a      	cmp	r2, r1
2000650c:	d8f7      	bhi.n	200064fe <__copybits+0x1e>
2000650e:	ea6f 0c0c 	mvn.w	ip, ip
20006512:	4462      	add	r2, ip
20006514:	f022 0203 	bic.w	r2, r2, #3
20006518:	3204      	adds	r2, #4
2000651a:	1880      	adds	r0, r0, r2
2000651c:	4284      	cmp	r4, r0
2000651e:	d904      	bls.n	2000652a <__copybits+0x4a>
20006520:	2300      	movs	r3, #0
20006522:	f840 3b04 	str.w	r3, [r0], #4
20006526:	4284      	cmp	r4, r0
20006528:	d8fb      	bhi.n	20006522 <__copybits+0x42>
2000652a:	bc10      	pop	{r4}
2000652c:	4770      	bx	lr
2000652e:	bf00      	nop

20006530 <__any_on>:
20006530:	6902      	ldr	r2, [r0, #16]
20006532:	114b      	asrs	r3, r1, #5
20006534:	429a      	cmp	r2, r3
20006536:	db10      	blt.n	2000655a <__any_on+0x2a>
20006538:	dd0e      	ble.n	20006558 <__any_on+0x28>
2000653a:	f011 011f 	ands.w	r1, r1, #31
2000653e:	d00b      	beq.n	20006558 <__any_on+0x28>
20006540:	461a      	mov	r2, r3
20006542:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006546:	695b      	ldr	r3, [r3, #20]
20006548:	fa23 fc01 	lsr.w	ip, r3, r1
2000654c:	fa0c f101 	lsl.w	r1, ip, r1
20006550:	4299      	cmp	r1, r3
20006552:	d002      	beq.n	2000655a <__any_on+0x2a>
20006554:	2001      	movs	r0, #1
20006556:	4770      	bx	lr
20006558:	461a      	mov	r2, r3
2000655a:	3204      	adds	r2, #4
2000655c:	f100 0114 	add.w	r1, r0, #20
20006560:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20006564:	f103 0c04 	add.w	ip, r3, #4
20006568:	4561      	cmp	r1, ip
2000656a:	d20b      	bcs.n	20006584 <__any_on+0x54>
2000656c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006570:	2a00      	cmp	r2, #0
20006572:	d1ef      	bne.n	20006554 <__any_on+0x24>
20006574:	4299      	cmp	r1, r3
20006576:	d205      	bcs.n	20006584 <__any_on+0x54>
20006578:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000657c:	2a00      	cmp	r2, #0
2000657e:	d1e9      	bne.n	20006554 <__any_on+0x24>
20006580:	4299      	cmp	r1, r3
20006582:	d3f9      	bcc.n	20006578 <__any_on+0x48>
20006584:	2000      	movs	r0, #0
20006586:	4770      	bx	lr

20006588 <_Bfree>:
20006588:	b530      	push	{r4, r5, lr}
2000658a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000658c:	b083      	sub	sp, #12
2000658e:	4604      	mov	r4, r0
20006590:	b155      	cbz	r5, 200065a8 <_Bfree+0x20>
20006592:	b139      	cbz	r1, 200065a4 <_Bfree+0x1c>
20006594:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006596:	684a      	ldr	r2, [r1, #4]
20006598:	68db      	ldr	r3, [r3, #12]
2000659a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000659e:	6008      	str	r0, [r1, #0]
200065a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200065a4:	b003      	add	sp, #12
200065a6:	bd30      	pop	{r4, r5, pc}
200065a8:	2010      	movs	r0, #16
200065aa:	9101      	str	r1, [sp, #4]
200065ac:	f7fb ff0a 	bl	200023c4 <malloc>
200065b0:	9901      	ldr	r1, [sp, #4]
200065b2:	6260      	str	r0, [r4, #36]	; 0x24
200065b4:	60c5      	str	r5, [r0, #12]
200065b6:	6045      	str	r5, [r0, #4]
200065b8:	6085      	str	r5, [r0, #8]
200065ba:	6005      	str	r5, [r0, #0]
200065bc:	e7e9      	b.n	20006592 <_Bfree+0xa>
200065be:	bf00      	nop

200065c0 <_Balloc>:
200065c0:	b570      	push	{r4, r5, r6, lr}
200065c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
200065c4:	4606      	mov	r6, r0
200065c6:	460d      	mov	r5, r1
200065c8:	b164      	cbz	r4, 200065e4 <_Balloc+0x24>
200065ca:	68e2      	ldr	r2, [r4, #12]
200065cc:	b1a2      	cbz	r2, 200065f8 <_Balloc+0x38>
200065ce:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200065d2:	b1eb      	cbz	r3, 20006610 <_Balloc+0x50>
200065d4:	6819      	ldr	r1, [r3, #0]
200065d6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200065da:	2200      	movs	r2, #0
200065dc:	60da      	str	r2, [r3, #12]
200065de:	611a      	str	r2, [r3, #16]
200065e0:	4618      	mov	r0, r3
200065e2:	bd70      	pop	{r4, r5, r6, pc}
200065e4:	2010      	movs	r0, #16
200065e6:	f7fb feed 	bl	200023c4 <malloc>
200065ea:	2300      	movs	r3, #0
200065ec:	4604      	mov	r4, r0
200065ee:	6270      	str	r0, [r6, #36]	; 0x24
200065f0:	60c3      	str	r3, [r0, #12]
200065f2:	6043      	str	r3, [r0, #4]
200065f4:	6083      	str	r3, [r0, #8]
200065f6:	6003      	str	r3, [r0, #0]
200065f8:	2210      	movs	r2, #16
200065fa:	4630      	mov	r0, r6
200065fc:	2104      	movs	r1, #4
200065fe:	f000 fe43 	bl	20007288 <_calloc_r>
20006602:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006604:	60e0      	str	r0, [r4, #12]
20006606:	68da      	ldr	r2, [r3, #12]
20006608:	2a00      	cmp	r2, #0
2000660a:	d1e0      	bne.n	200065ce <_Balloc+0xe>
2000660c:	4613      	mov	r3, r2
2000660e:	e7e7      	b.n	200065e0 <_Balloc+0x20>
20006610:	2401      	movs	r4, #1
20006612:	4630      	mov	r0, r6
20006614:	4621      	mov	r1, r4
20006616:	40ac      	lsls	r4, r5
20006618:	1d62      	adds	r2, r4, #5
2000661a:	0092      	lsls	r2, r2, #2
2000661c:	f000 fe34 	bl	20007288 <_calloc_r>
20006620:	4603      	mov	r3, r0
20006622:	2800      	cmp	r0, #0
20006624:	d0dc      	beq.n	200065e0 <_Balloc+0x20>
20006626:	6045      	str	r5, [r0, #4]
20006628:	6084      	str	r4, [r0, #8]
2000662a:	e7d6      	b.n	200065da <_Balloc+0x1a>

2000662c <__d2b>:
2000662c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006630:	b083      	sub	sp, #12
20006632:	2101      	movs	r1, #1
20006634:	461d      	mov	r5, r3
20006636:	4614      	mov	r4, r2
20006638:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000663a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000663c:	f7ff ffc0 	bl	200065c0 <_Balloc>
20006640:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20006644:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20006648:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000664c:	4615      	mov	r5, r2
2000664e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20006652:	9300      	str	r3, [sp, #0]
20006654:	bf1c      	itt	ne
20006656:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000665a:	9300      	strne	r3, [sp, #0]
2000665c:	4680      	mov	r8, r0
2000665e:	2c00      	cmp	r4, #0
20006660:	d023      	beq.n	200066aa <__d2b+0x7e>
20006662:	a802      	add	r0, sp, #8
20006664:	f840 4d04 	str.w	r4, [r0, #-4]!
20006668:	f7ff fe22 	bl	200062b0 <__lo0bits>
2000666c:	4603      	mov	r3, r0
2000666e:	2800      	cmp	r0, #0
20006670:	d137      	bne.n	200066e2 <__d2b+0xb6>
20006672:	9901      	ldr	r1, [sp, #4]
20006674:	9a00      	ldr	r2, [sp, #0]
20006676:	f8c8 1014 	str.w	r1, [r8, #20]
2000667a:	2a00      	cmp	r2, #0
2000667c:	bf14      	ite	ne
2000667e:	2402      	movne	r4, #2
20006680:	2401      	moveq	r4, #1
20006682:	f8c8 2018 	str.w	r2, [r8, #24]
20006686:	f8c8 4010 	str.w	r4, [r8, #16]
2000668a:	f1ba 0f00 	cmp.w	sl, #0
2000668e:	d01b      	beq.n	200066c8 <__d2b+0x9c>
20006690:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006694:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20006698:	f1aa 0a03 	sub.w	sl, sl, #3
2000669c:	4453      	add	r3, sl
2000669e:	603b      	str	r3, [r7, #0]
200066a0:	6032      	str	r2, [r6, #0]
200066a2:	4640      	mov	r0, r8
200066a4:	b003      	add	sp, #12
200066a6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200066aa:	4668      	mov	r0, sp
200066ac:	f7ff fe00 	bl	200062b0 <__lo0bits>
200066b0:	2301      	movs	r3, #1
200066b2:	461c      	mov	r4, r3
200066b4:	f8c8 3010 	str.w	r3, [r8, #16]
200066b8:	9b00      	ldr	r3, [sp, #0]
200066ba:	f8c8 3014 	str.w	r3, [r8, #20]
200066be:	f100 0320 	add.w	r3, r0, #32
200066c2:	f1ba 0f00 	cmp.w	sl, #0
200066c6:	d1e3      	bne.n	20006690 <__d2b+0x64>
200066c8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200066cc:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200066d0:	3b02      	subs	r3, #2
200066d2:	603b      	str	r3, [r7, #0]
200066d4:	6910      	ldr	r0, [r2, #16]
200066d6:	f7ff fdcb 	bl	20006270 <__hi0bits>
200066da:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200066de:	6030      	str	r0, [r6, #0]
200066e0:	e7df      	b.n	200066a2 <__d2b+0x76>
200066e2:	9a00      	ldr	r2, [sp, #0]
200066e4:	f1c0 0120 	rsb	r1, r0, #32
200066e8:	fa12 f101 	lsls.w	r1, r2, r1
200066ec:	40c2      	lsrs	r2, r0
200066ee:	9801      	ldr	r0, [sp, #4]
200066f0:	4301      	orrs	r1, r0
200066f2:	f8c8 1014 	str.w	r1, [r8, #20]
200066f6:	9200      	str	r2, [sp, #0]
200066f8:	e7bf      	b.n	2000667a <__d2b+0x4e>
200066fa:	bf00      	nop

200066fc <__mdiff>:
200066fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006700:	6913      	ldr	r3, [r2, #16]
20006702:	690f      	ldr	r7, [r1, #16]
20006704:	460c      	mov	r4, r1
20006706:	4615      	mov	r5, r2
20006708:	1aff      	subs	r7, r7, r3
2000670a:	2f00      	cmp	r7, #0
2000670c:	d04f      	beq.n	200067ae <__mdiff+0xb2>
2000670e:	db6a      	blt.n	200067e6 <__mdiff+0xea>
20006710:	2700      	movs	r7, #0
20006712:	f101 0614 	add.w	r6, r1, #20
20006716:	6861      	ldr	r1, [r4, #4]
20006718:	f7ff ff52 	bl	200065c0 <_Balloc>
2000671c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006720:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006724:	f105 0114 	add.w	r1, r5, #20
20006728:	2200      	movs	r2, #0
2000672a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000672e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006732:	f105 0814 	add.w	r8, r5, #20
20006736:	3414      	adds	r4, #20
20006738:	f100 0314 	add.w	r3, r0, #20
2000673c:	60c7      	str	r7, [r0, #12]
2000673e:	f851 7b04 	ldr.w	r7, [r1], #4
20006742:	f856 5b04 	ldr.w	r5, [r6], #4
20006746:	46bb      	mov	fp, r7
20006748:	fa1f fa87 	uxth.w	sl, r7
2000674c:	0c3f      	lsrs	r7, r7, #16
2000674e:	fa1f f985 	uxth.w	r9, r5
20006752:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20006756:	ebca 0a09 	rsb	sl, sl, r9
2000675a:	4452      	add	r2, sl
2000675c:	eb07 4722 	add.w	r7, r7, r2, asr #16
20006760:	b292      	uxth	r2, r2
20006762:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20006766:	f843 2b04 	str.w	r2, [r3], #4
2000676a:	143a      	asrs	r2, r7, #16
2000676c:	4588      	cmp	r8, r1
2000676e:	d8e6      	bhi.n	2000673e <__mdiff+0x42>
20006770:	42a6      	cmp	r6, r4
20006772:	d20e      	bcs.n	20006792 <__mdiff+0x96>
20006774:	f856 1b04 	ldr.w	r1, [r6], #4
20006778:	b28d      	uxth	r5, r1
2000677a:	0c09      	lsrs	r1, r1, #16
2000677c:	1952      	adds	r2, r2, r5
2000677e:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006782:	b292      	uxth	r2, r2
20006784:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20006788:	f843 2b04 	str.w	r2, [r3], #4
2000678c:	140a      	asrs	r2, r1, #16
2000678e:	42b4      	cmp	r4, r6
20006790:	d8f0      	bhi.n	20006774 <__mdiff+0x78>
20006792:	f853 2c04 	ldr.w	r2, [r3, #-4]
20006796:	b932      	cbnz	r2, 200067a6 <__mdiff+0xaa>
20006798:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000679c:	f10c 3cff 	add.w	ip, ip, #4294967295
200067a0:	3b04      	subs	r3, #4
200067a2:	2a00      	cmp	r2, #0
200067a4:	d0f8      	beq.n	20006798 <__mdiff+0x9c>
200067a6:	f8c0 c010 	str.w	ip, [r0, #16]
200067aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067ae:	3304      	adds	r3, #4
200067b0:	f101 0614 	add.w	r6, r1, #20
200067b4:	009b      	lsls	r3, r3, #2
200067b6:	18d2      	adds	r2, r2, r3
200067b8:	18cb      	adds	r3, r1, r3
200067ba:	3304      	adds	r3, #4
200067bc:	3204      	adds	r2, #4
200067be:	f853 cc04 	ldr.w	ip, [r3, #-4]
200067c2:	3b04      	subs	r3, #4
200067c4:	f852 1c04 	ldr.w	r1, [r2, #-4]
200067c8:	3a04      	subs	r2, #4
200067ca:	458c      	cmp	ip, r1
200067cc:	d10a      	bne.n	200067e4 <__mdiff+0xe8>
200067ce:	429e      	cmp	r6, r3
200067d0:	d3f5      	bcc.n	200067be <__mdiff+0xc2>
200067d2:	2100      	movs	r1, #0
200067d4:	f7ff fef4 	bl	200065c0 <_Balloc>
200067d8:	2301      	movs	r3, #1
200067da:	6103      	str	r3, [r0, #16]
200067dc:	2300      	movs	r3, #0
200067de:	6143      	str	r3, [r0, #20]
200067e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067e4:	d297      	bcs.n	20006716 <__mdiff+0x1a>
200067e6:	4623      	mov	r3, r4
200067e8:	462c      	mov	r4, r5
200067ea:	2701      	movs	r7, #1
200067ec:	461d      	mov	r5, r3
200067ee:	f104 0614 	add.w	r6, r4, #20
200067f2:	e790      	b.n	20006716 <__mdiff+0x1a>

200067f4 <__lshift>:
200067f4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200067f8:	690d      	ldr	r5, [r1, #16]
200067fa:	688b      	ldr	r3, [r1, #8]
200067fc:	1156      	asrs	r6, r2, #5
200067fe:	3501      	adds	r5, #1
20006800:	460c      	mov	r4, r1
20006802:	19ad      	adds	r5, r5, r6
20006804:	4690      	mov	r8, r2
20006806:	429d      	cmp	r5, r3
20006808:	4682      	mov	sl, r0
2000680a:	6849      	ldr	r1, [r1, #4]
2000680c:	dd03      	ble.n	20006816 <__lshift+0x22>
2000680e:	005b      	lsls	r3, r3, #1
20006810:	3101      	adds	r1, #1
20006812:	429d      	cmp	r5, r3
20006814:	dcfb      	bgt.n	2000680e <__lshift+0x1a>
20006816:	4650      	mov	r0, sl
20006818:	f7ff fed2 	bl	200065c0 <_Balloc>
2000681c:	2e00      	cmp	r6, #0
2000681e:	4607      	mov	r7, r0
20006820:	f100 0214 	add.w	r2, r0, #20
20006824:	dd0a      	ble.n	2000683c <__lshift+0x48>
20006826:	2300      	movs	r3, #0
20006828:	4619      	mov	r1, r3
2000682a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000682e:	3301      	adds	r3, #1
20006830:	42b3      	cmp	r3, r6
20006832:	d1fa      	bne.n	2000682a <__lshift+0x36>
20006834:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20006838:	f103 0214 	add.w	r2, r3, #20
2000683c:	6920      	ldr	r0, [r4, #16]
2000683e:	f104 0314 	add.w	r3, r4, #20
20006842:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20006846:	3014      	adds	r0, #20
20006848:	f018 081f 	ands.w	r8, r8, #31
2000684c:	d01b      	beq.n	20006886 <__lshift+0x92>
2000684e:	f1c8 0e20 	rsb	lr, r8, #32
20006852:	2100      	movs	r1, #0
20006854:	681e      	ldr	r6, [r3, #0]
20006856:	fa06 fc08 	lsl.w	ip, r6, r8
2000685a:	ea41 010c 	orr.w	r1, r1, ip
2000685e:	f842 1b04 	str.w	r1, [r2], #4
20006862:	f853 1b04 	ldr.w	r1, [r3], #4
20006866:	4298      	cmp	r0, r3
20006868:	fa21 f10e 	lsr.w	r1, r1, lr
2000686c:	d8f2      	bhi.n	20006854 <__lshift+0x60>
2000686e:	6011      	str	r1, [r2, #0]
20006870:	b101      	cbz	r1, 20006874 <__lshift+0x80>
20006872:	3501      	adds	r5, #1
20006874:	4650      	mov	r0, sl
20006876:	3d01      	subs	r5, #1
20006878:	4621      	mov	r1, r4
2000687a:	613d      	str	r5, [r7, #16]
2000687c:	f7ff fe84 	bl	20006588 <_Bfree>
20006880:	4638      	mov	r0, r7
20006882:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006886:	f853 1008 	ldr.w	r1, [r3, r8]
2000688a:	f842 1008 	str.w	r1, [r2, r8]
2000688e:	f108 0804 	add.w	r8, r8, #4
20006892:	eb08 0103 	add.w	r1, r8, r3
20006896:	4288      	cmp	r0, r1
20006898:	d9ec      	bls.n	20006874 <__lshift+0x80>
2000689a:	f853 1008 	ldr.w	r1, [r3, r8]
2000689e:	f842 1008 	str.w	r1, [r2, r8]
200068a2:	f108 0804 	add.w	r8, r8, #4
200068a6:	eb08 0103 	add.w	r1, r8, r3
200068aa:	4288      	cmp	r0, r1
200068ac:	d8eb      	bhi.n	20006886 <__lshift+0x92>
200068ae:	e7e1      	b.n	20006874 <__lshift+0x80>

200068b0 <__multiply>:
200068b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200068b4:	f8d1 8010 	ldr.w	r8, [r1, #16]
200068b8:	6917      	ldr	r7, [r2, #16]
200068ba:	460d      	mov	r5, r1
200068bc:	4616      	mov	r6, r2
200068be:	b087      	sub	sp, #28
200068c0:	45b8      	cmp	r8, r7
200068c2:	bfb5      	itete	lt
200068c4:	4615      	movlt	r5, r2
200068c6:	463b      	movge	r3, r7
200068c8:	460b      	movlt	r3, r1
200068ca:	4647      	movge	r7, r8
200068cc:	bfb4      	ite	lt
200068ce:	461e      	movlt	r6, r3
200068d0:	4698      	movge	r8, r3
200068d2:	68ab      	ldr	r3, [r5, #8]
200068d4:	eb08 0407 	add.w	r4, r8, r7
200068d8:	6869      	ldr	r1, [r5, #4]
200068da:	429c      	cmp	r4, r3
200068dc:	bfc8      	it	gt
200068de:	3101      	addgt	r1, #1
200068e0:	f7ff fe6e 	bl	200065c0 <_Balloc>
200068e4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200068e8:	f100 0b14 	add.w	fp, r0, #20
200068ec:	3314      	adds	r3, #20
200068ee:	9003      	str	r0, [sp, #12]
200068f0:	459b      	cmp	fp, r3
200068f2:	9304      	str	r3, [sp, #16]
200068f4:	d206      	bcs.n	20006904 <__multiply+0x54>
200068f6:	9904      	ldr	r1, [sp, #16]
200068f8:	465b      	mov	r3, fp
200068fa:	2200      	movs	r2, #0
200068fc:	f843 2b04 	str.w	r2, [r3], #4
20006900:	4299      	cmp	r1, r3
20006902:	d8fb      	bhi.n	200068fc <__multiply+0x4c>
20006904:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20006908:	f106 0914 	add.w	r9, r6, #20
2000690c:	f108 0814 	add.w	r8, r8, #20
20006910:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20006914:	3514      	adds	r5, #20
20006916:	45c1      	cmp	r9, r8
20006918:	f8cd 8004 	str.w	r8, [sp, #4]
2000691c:	f10c 0c14 	add.w	ip, ip, #20
20006920:	9502      	str	r5, [sp, #8]
20006922:	d24b      	bcs.n	200069bc <__multiply+0x10c>
20006924:	f04f 0a00 	mov.w	sl, #0
20006928:	9405      	str	r4, [sp, #20]
2000692a:	f859 400a 	ldr.w	r4, [r9, sl]
2000692e:	eb0a 080b 	add.w	r8, sl, fp
20006932:	b2a0      	uxth	r0, r4
20006934:	b1d8      	cbz	r0, 2000696e <__multiply+0xbe>
20006936:	9a02      	ldr	r2, [sp, #8]
20006938:	4643      	mov	r3, r8
2000693a:	2400      	movs	r4, #0
2000693c:	f852 5b04 	ldr.w	r5, [r2], #4
20006940:	6819      	ldr	r1, [r3, #0]
20006942:	b2af      	uxth	r7, r5
20006944:	0c2d      	lsrs	r5, r5, #16
20006946:	b28e      	uxth	r6, r1
20006948:	0c09      	lsrs	r1, r1, #16
2000694a:	fb00 6607 	mla	r6, r0, r7, r6
2000694e:	fb00 1105 	mla	r1, r0, r5, r1
20006952:	1936      	adds	r6, r6, r4
20006954:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20006958:	b2b6      	uxth	r6, r6
2000695a:	0c0c      	lsrs	r4, r1, #16
2000695c:	4594      	cmp	ip, r2
2000695e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20006962:	f843 6b04 	str.w	r6, [r3], #4
20006966:	d8e9      	bhi.n	2000693c <__multiply+0x8c>
20006968:	601c      	str	r4, [r3, #0]
2000696a:	f859 400a 	ldr.w	r4, [r9, sl]
2000696e:	0c24      	lsrs	r4, r4, #16
20006970:	d01c      	beq.n	200069ac <__multiply+0xfc>
20006972:	f85b 200a 	ldr.w	r2, [fp, sl]
20006976:	4641      	mov	r1, r8
20006978:	9b02      	ldr	r3, [sp, #8]
2000697a:	2500      	movs	r5, #0
2000697c:	4610      	mov	r0, r2
2000697e:	881e      	ldrh	r6, [r3, #0]
20006980:	b297      	uxth	r7, r2
20006982:	fb06 5504 	mla	r5, r6, r4, r5
20006986:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000698a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000698e:	600f      	str	r7, [r1, #0]
20006990:	f851 0f04 	ldr.w	r0, [r1, #4]!
20006994:	f853 2b04 	ldr.w	r2, [r3], #4
20006998:	b286      	uxth	r6, r0
2000699a:	0c12      	lsrs	r2, r2, #16
2000699c:	fb02 6204 	mla	r2, r2, r4, r6
200069a0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200069a4:	0c15      	lsrs	r5, r2, #16
200069a6:	459c      	cmp	ip, r3
200069a8:	d8e9      	bhi.n	2000697e <__multiply+0xce>
200069aa:	600a      	str	r2, [r1, #0]
200069ac:	f10a 0a04 	add.w	sl, sl, #4
200069b0:	9a01      	ldr	r2, [sp, #4]
200069b2:	eb0a 0309 	add.w	r3, sl, r9
200069b6:	429a      	cmp	r2, r3
200069b8:	d8b7      	bhi.n	2000692a <__multiply+0x7a>
200069ba:	9c05      	ldr	r4, [sp, #20]
200069bc:	2c00      	cmp	r4, #0
200069be:	dd0b      	ble.n	200069d8 <__multiply+0x128>
200069c0:	9a04      	ldr	r2, [sp, #16]
200069c2:	f852 3c04 	ldr.w	r3, [r2, #-4]
200069c6:	b93b      	cbnz	r3, 200069d8 <__multiply+0x128>
200069c8:	4613      	mov	r3, r2
200069ca:	e003      	b.n	200069d4 <__multiply+0x124>
200069cc:	f853 2c08 	ldr.w	r2, [r3, #-8]
200069d0:	3b04      	subs	r3, #4
200069d2:	b90a      	cbnz	r2, 200069d8 <__multiply+0x128>
200069d4:	3c01      	subs	r4, #1
200069d6:	d1f9      	bne.n	200069cc <__multiply+0x11c>
200069d8:	9b03      	ldr	r3, [sp, #12]
200069da:	4618      	mov	r0, r3
200069dc:	611c      	str	r4, [r3, #16]
200069de:	b007      	add	sp, #28
200069e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200069e4 <__i2b>:
200069e4:	b510      	push	{r4, lr}
200069e6:	460c      	mov	r4, r1
200069e8:	2101      	movs	r1, #1
200069ea:	f7ff fde9 	bl	200065c0 <_Balloc>
200069ee:	2201      	movs	r2, #1
200069f0:	6144      	str	r4, [r0, #20]
200069f2:	6102      	str	r2, [r0, #16]
200069f4:	bd10      	pop	{r4, pc}
200069f6:	bf00      	nop

200069f8 <__multadd>:
200069f8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200069fc:	460d      	mov	r5, r1
200069fe:	2100      	movs	r1, #0
20006a00:	4606      	mov	r6, r0
20006a02:	692c      	ldr	r4, [r5, #16]
20006a04:	b083      	sub	sp, #12
20006a06:	f105 0814 	add.w	r8, r5, #20
20006a0a:	4608      	mov	r0, r1
20006a0c:	f858 7001 	ldr.w	r7, [r8, r1]
20006a10:	3001      	adds	r0, #1
20006a12:	fa1f fa87 	uxth.w	sl, r7
20006a16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20006a1a:	fb0a 3302 	mla	r3, sl, r2, r3
20006a1e:	fb0c fc02 	mul.w	ip, ip, r2
20006a22:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20006a26:	b29b      	uxth	r3, r3
20006a28:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20006a2c:	f848 3001 	str.w	r3, [r8, r1]
20006a30:	3104      	adds	r1, #4
20006a32:	4284      	cmp	r4, r0
20006a34:	ea4f 431c 	mov.w	r3, ip, lsr #16
20006a38:	dce8      	bgt.n	20006a0c <__multadd+0x14>
20006a3a:	b13b      	cbz	r3, 20006a4c <__multadd+0x54>
20006a3c:	68aa      	ldr	r2, [r5, #8]
20006a3e:	4294      	cmp	r4, r2
20006a40:	da08      	bge.n	20006a54 <__multadd+0x5c>
20006a42:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20006a46:	3401      	adds	r4, #1
20006a48:	612c      	str	r4, [r5, #16]
20006a4a:	6153      	str	r3, [r2, #20]
20006a4c:	4628      	mov	r0, r5
20006a4e:	b003      	add	sp, #12
20006a50:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006a54:	6869      	ldr	r1, [r5, #4]
20006a56:	4630      	mov	r0, r6
20006a58:	9301      	str	r3, [sp, #4]
20006a5a:	3101      	adds	r1, #1
20006a5c:	f7ff fdb0 	bl	200065c0 <_Balloc>
20006a60:	692a      	ldr	r2, [r5, #16]
20006a62:	f105 010c 	add.w	r1, r5, #12
20006a66:	3202      	adds	r2, #2
20006a68:	0092      	lsls	r2, r2, #2
20006a6a:	4607      	mov	r7, r0
20006a6c:	300c      	adds	r0, #12
20006a6e:	f7ff fadb 	bl	20006028 <memcpy>
20006a72:	4629      	mov	r1, r5
20006a74:	4630      	mov	r0, r6
20006a76:	463d      	mov	r5, r7
20006a78:	f7ff fd86 	bl	20006588 <_Bfree>
20006a7c:	9b01      	ldr	r3, [sp, #4]
20006a7e:	e7e0      	b.n	20006a42 <__multadd+0x4a>

20006a80 <__pow5mult>:
20006a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006a84:	4615      	mov	r5, r2
20006a86:	f012 0203 	ands.w	r2, r2, #3
20006a8a:	4604      	mov	r4, r0
20006a8c:	4688      	mov	r8, r1
20006a8e:	d12c      	bne.n	20006aea <__pow5mult+0x6a>
20006a90:	10ad      	asrs	r5, r5, #2
20006a92:	d01e      	beq.n	20006ad2 <__pow5mult+0x52>
20006a94:	6a66      	ldr	r6, [r4, #36]	; 0x24
20006a96:	2e00      	cmp	r6, #0
20006a98:	d034      	beq.n	20006b04 <__pow5mult+0x84>
20006a9a:	68b7      	ldr	r7, [r6, #8]
20006a9c:	2f00      	cmp	r7, #0
20006a9e:	d03b      	beq.n	20006b18 <__pow5mult+0x98>
20006aa0:	f015 0f01 	tst.w	r5, #1
20006aa4:	d108      	bne.n	20006ab8 <__pow5mult+0x38>
20006aa6:	106d      	asrs	r5, r5, #1
20006aa8:	d013      	beq.n	20006ad2 <__pow5mult+0x52>
20006aaa:	683e      	ldr	r6, [r7, #0]
20006aac:	b1a6      	cbz	r6, 20006ad8 <__pow5mult+0x58>
20006aae:	4630      	mov	r0, r6
20006ab0:	4607      	mov	r7, r0
20006ab2:	f015 0f01 	tst.w	r5, #1
20006ab6:	d0f6      	beq.n	20006aa6 <__pow5mult+0x26>
20006ab8:	4641      	mov	r1, r8
20006aba:	463a      	mov	r2, r7
20006abc:	4620      	mov	r0, r4
20006abe:	f7ff fef7 	bl	200068b0 <__multiply>
20006ac2:	4641      	mov	r1, r8
20006ac4:	4606      	mov	r6, r0
20006ac6:	4620      	mov	r0, r4
20006ac8:	f7ff fd5e 	bl	20006588 <_Bfree>
20006acc:	106d      	asrs	r5, r5, #1
20006ace:	46b0      	mov	r8, r6
20006ad0:	d1eb      	bne.n	20006aaa <__pow5mult+0x2a>
20006ad2:	4640      	mov	r0, r8
20006ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006ad8:	4639      	mov	r1, r7
20006ada:	463a      	mov	r2, r7
20006adc:	4620      	mov	r0, r4
20006ade:	f7ff fee7 	bl	200068b0 <__multiply>
20006ae2:	6038      	str	r0, [r7, #0]
20006ae4:	4607      	mov	r7, r0
20006ae6:	6006      	str	r6, [r0, #0]
20006ae8:	e7e3      	b.n	20006ab2 <__pow5mult+0x32>
20006aea:	f648 0c60 	movw	ip, #34912	; 0x8860
20006aee:	2300      	movs	r3, #0
20006af0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006af4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20006af8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20006afc:	f7ff ff7c 	bl	200069f8 <__multadd>
20006b00:	4680      	mov	r8, r0
20006b02:	e7c5      	b.n	20006a90 <__pow5mult+0x10>
20006b04:	2010      	movs	r0, #16
20006b06:	f7fb fc5d 	bl	200023c4 <malloc>
20006b0a:	2300      	movs	r3, #0
20006b0c:	4606      	mov	r6, r0
20006b0e:	6260      	str	r0, [r4, #36]	; 0x24
20006b10:	60c3      	str	r3, [r0, #12]
20006b12:	6043      	str	r3, [r0, #4]
20006b14:	6083      	str	r3, [r0, #8]
20006b16:	6003      	str	r3, [r0, #0]
20006b18:	4620      	mov	r0, r4
20006b1a:	f240 2171 	movw	r1, #625	; 0x271
20006b1e:	f7ff ff61 	bl	200069e4 <__i2b>
20006b22:	2300      	movs	r3, #0
20006b24:	60b0      	str	r0, [r6, #8]
20006b26:	4607      	mov	r7, r0
20006b28:	6003      	str	r3, [r0, #0]
20006b2a:	e7b9      	b.n	20006aa0 <__pow5mult+0x20>

20006b2c <__s2b>:
20006b2c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006b30:	461e      	mov	r6, r3
20006b32:	f648 6339 	movw	r3, #36409	; 0x8e39
20006b36:	f106 0c08 	add.w	ip, r6, #8
20006b3a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20006b3e:	4688      	mov	r8, r1
20006b40:	4605      	mov	r5, r0
20006b42:	4617      	mov	r7, r2
20006b44:	fb83 130c 	smull	r1, r3, r3, ip
20006b48:	ea4f 7cec 	mov.w	ip, ip, asr #31
20006b4c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20006b50:	f1bc 0f01 	cmp.w	ip, #1
20006b54:	dd35      	ble.n	20006bc2 <__s2b+0x96>
20006b56:	2100      	movs	r1, #0
20006b58:	2201      	movs	r2, #1
20006b5a:	0052      	lsls	r2, r2, #1
20006b5c:	3101      	adds	r1, #1
20006b5e:	4594      	cmp	ip, r2
20006b60:	dcfb      	bgt.n	20006b5a <__s2b+0x2e>
20006b62:	4628      	mov	r0, r5
20006b64:	f7ff fd2c 	bl	200065c0 <_Balloc>
20006b68:	9b08      	ldr	r3, [sp, #32]
20006b6a:	6143      	str	r3, [r0, #20]
20006b6c:	2301      	movs	r3, #1
20006b6e:	2f09      	cmp	r7, #9
20006b70:	6103      	str	r3, [r0, #16]
20006b72:	dd22      	ble.n	20006bba <__s2b+0x8e>
20006b74:	f108 0a09 	add.w	sl, r8, #9
20006b78:	2409      	movs	r4, #9
20006b7a:	f818 3004 	ldrb.w	r3, [r8, r4]
20006b7e:	4601      	mov	r1, r0
20006b80:	220a      	movs	r2, #10
20006b82:	3401      	adds	r4, #1
20006b84:	3b30      	subs	r3, #48	; 0x30
20006b86:	4628      	mov	r0, r5
20006b88:	f7ff ff36 	bl	200069f8 <__multadd>
20006b8c:	42a7      	cmp	r7, r4
20006b8e:	dcf4      	bgt.n	20006b7a <__s2b+0x4e>
20006b90:	eb0a 0807 	add.w	r8, sl, r7
20006b94:	f1a8 0808 	sub.w	r8, r8, #8
20006b98:	42be      	cmp	r6, r7
20006b9a:	dd0c      	ble.n	20006bb6 <__s2b+0x8a>
20006b9c:	2400      	movs	r4, #0
20006b9e:	f818 3004 	ldrb.w	r3, [r8, r4]
20006ba2:	4601      	mov	r1, r0
20006ba4:	3401      	adds	r4, #1
20006ba6:	220a      	movs	r2, #10
20006ba8:	3b30      	subs	r3, #48	; 0x30
20006baa:	4628      	mov	r0, r5
20006bac:	f7ff ff24 	bl	200069f8 <__multadd>
20006bb0:	19e3      	adds	r3, r4, r7
20006bb2:	429e      	cmp	r6, r3
20006bb4:	dcf3      	bgt.n	20006b9e <__s2b+0x72>
20006bb6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006bba:	f108 080a 	add.w	r8, r8, #10
20006bbe:	2709      	movs	r7, #9
20006bc0:	e7ea      	b.n	20006b98 <__s2b+0x6c>
20006bc2:	2100      	movs	r1, #0
20006bc4:	e7cd      	b.n	20006b62 <__s2b+0x36>
20006bc6:	bf00      	nop

20006bc8 <_realloc_r>:
20006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006bcc:	4691      	mov	r9, r2
20006bce:	b083      	sub	sp, #12
20006bd0:	4607      	mov	r7, r0
20006bd2:	460e      	mov	r6, r1
20006bd4:	2900      	cmp	r1, #0
20006bd6:	f000 813a 	beq.w	20006e4e <_realloc_r+0x286>
20006bda:	f1a1 0808 	sub.w	r8, r1, #8
20006bde:	f109 040b 	add.w	r4, r9, #11
20006be2:	f7fb ff33 	bl	20002a4c <__malloc_lock>
20006be6:	2c16      	cmp	r4, #22
20006be8:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006bec:	460b      	mov	r3, r1
20006bee:	f200 80a0 	bhi.w	20006d32 <_realloc_r+0x16a>
20006bf2:	2210      	movs	r2, #16
20006bf4:	2500      	movs	r5, #0
20006bf6:	4614      	mov	r4, r2
20006bf8:	454c      	cmp	r4, r9
20006bfa:	bf38      	it	cc
20006bfc:	f045 0501 	orrcc.w	r5, r5, #1
20006c00:	2d00      	cmp	r5, #0
20006c02:	f040 812a 	bne.w	20006e5a <_realloc_r+0x292>
20006c06:	f021 0a03 	bic.w	sl, r1, #3
20006c0a:	4592      	cmp	sl, r2
20006c0c:	bfa2      	ittt	ge
20006c0e:	4640      	movge	r0, r8
20006c10:	4655      	movge	r5, sl
20006c12:	f108 0808 	addge.w	r8, r8, #8
20006c16:	da75      	bge.n	20006d04 <_realloc_r+0x13c>
20006c18:	f648 23c0 	movw	r3, #35520	; 0x8ac0
20006c1c:	eb08 000a 	add.w	r0, r8, sl
20006c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c24:	f8d3 e008 	ldr.w	lr, [r3, #8]
20006c28:	4586      	cmp	lr, r0
20006c2a:	f000 811a 	beq.w	20006e62 <_realloc_r+0x29a>
20006c2e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20006c32:	f02c 0b01 	bic.w	fp, ip, #1
20006c36:	4483      	add	fp, r0
20006c38:	f8db b004 	ldr.w	fp, [fp, #4]
20006c3c:	f01b 0f01 	tst.w	fp, #1
20006c40:	d07c      	beq.n	20006d3c <_realloc_r+0x174>
20006c42:	46ac      	mov	ip, r5
20006c44:	4628      	mov	r0, r5
20006c46:	f011 0f01 	tst.w	r1, #1
20006c4a:	f040 809b 	bne.w	20006d84 <_realloc_r+0x1bc>
20006c4e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20006c52:	ebc1 0b08 	rsb	fp, r1, r8
20006c56:	f8db 5004 	ldr.w	r5, [fp, #4]
20006c5a:	f025 0503 	bic.w	r5, r5, #3
20006c5e:	2800      	cmp	r0, #0
20006c60:	f000 80dd 	beq.w	20006e1e <_realloc_r+0x256>
20006c64:	4570      	cmp	r0, lr
20006c66:	f000 811f 	beq.w	20006ea8 <_realloc_r+0x2e0>
20006c6a:	eb05 030a 	add.w	r3, r5, sl
20006c6e:	eb0c 0503 	add.w	r5, ip, r3
20006c72:	4295      	cmp	r5, r2
20006c74:	bfb8      	it	lt
20006c76:	461d      	movlt	r5, r3
20006c78:	f2c0 80d2 	blt.w	20006e20 <_realloc_r+0x258>
20006c7c:	6881      	ldr	r1, [r0, #8]
20006c7e:	465b      	mov	r3, fp
20006c80:	68c0      	ldr	r0, [r0, #12]
20006c82:	f1aa 0204 	sub.w	r2, sl, #4
20006c86:	2a24      	cmp	r2, #36	; 0x24
20006c88:	6081      	str	r1, [r0, #8]
20006c8a:	60c8      	str	r0, [r1, #12]
20006c8c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006c90:	f8db 000c 	ldr.w	r0, [fp, #12]
20006c94:	6081      	str	r1, [r0, #8]
20006c96:	60c8      	str	r0, [r1, #12]
20006c98:	f200 80d0 	bhi.w	20006e3c <_realloc_r+0x274>
20006c9c:	2a13      	cmp	r2, #19
20006c9e:	469c      	mov	ip, r3
20006ca0:	d921      	bls.n	20006ce6 <_realloc_r+0x11e>
20006ca2:	4631      	mov	r1, r6
20006ca4:	f10b 0c10 	add.w	ip, fp, #16
20006ca8:	f851 0b04 	ldr.w	r0, [r1], #4
20006cac:	f8cb 0008 	str.w	r0, [fp, #8]
20006cb0:	6870      	ldr	r0, [r6, #4]
20006cb2:	1d0e      	adds	r6, r1, #4
20006cb4:	2a1b      	cmp	r2, #27
20006cb6:	f8cb 000c 	str.w	r0, [fp, #12]
20006cba:	d914      	bls.n	20006ce6 <_realloc_r+0x11e>
20006cbc:	6848      	ldr	r0, [r1, #4]
20006cbe:	1d31      	adds	r1, r6, #4
20006cc0:	f10b 0c18 	add.w	ip, fp, #24
20006cc4:	f8cb 0010 	str.w	r0, [fp, #16]
20006cc8:	6870      	ldr	r0, [r6, #4]
20006cca:	1d0e      	adds	r6, r1, #4
20006ccc:	2a24      	cmp	r2, #36	; 0x24
20006cce:	f8cb 0014 	str.w	r0, [fp, #20]
20006cd2:	d108      	bne.n	20006ce6 <_realloc_r+0x11e>
20006cd4:	684a      	ldr	r2, [r1, #4]
20006cd6:	f10b 0c20 	add.w	ip, fp, #32
20006cda:	f8cb 2018 	str.w	r2, [fp, #24]
20006cde:	6872      	ldr	r2, [r6, #4]
20006ce0:	3608      	adds	r6, #8
20006ce2:	f8cb 201c 	str.w	r2, [fp, #28]
20006ce6:	4631      	mov	r1, r6
20006ce8:	4698      	mov	r8, r3
20006cea:	4662      	mov	r2, ip
20006cec:	4658      	mov	r0, fp
20006cee:	f851 3b04 	ldr.w	r3, [r1], #4
20006cf2:	f842 3b04 	str.w	r3, [r2], #4
20006cf6:	6873      	ldr	r3, [r6, #4]
20006cf8:	f8cc 3004 	str.w	r3, [ip, #4]
20006cfc:	684b      	ldr	r3, [r1, #4]
20006cfe:	6053      	str	r3, [r2, #4]
20006d00:	f8db 3004 	ldr.w	r3, [fp, #4]
20006d04:	ebc4 0c05 	rsb	ip, r4, r5
20006d08:	f1bc 0f0f 	cmp.w	ip, #15
20006d0c:	d826      	bhi.n	20006d5c <_realloc_r+0x194>
20006d0e:	1942      	adds	r2, r0, r5
20006d10:	f003 0301 	and.w	r3, r3, #1
20006d14:	ea43 0505 	orr.w	r5, r3, r5
20006d18:	6045      	str	r5, [r0, #4]
20006d1a:	6853      	ldr	r3, [r2, #4]
20006d1c:	f043 0301 	orr.w	r3, r3, #1
20006d20:	6053      	str	r3, [r2, #4]
20006d22:	4638      	mov	r0, r7
20006d24:	4645      	mov	r5, r8
20006d26:	f7fb fe93 	bl	20002a50 <__malloc_unlock>
20006d2a:	4628      	mov	r0, r5
20006d2c:	b003      	add	sp, #12
20006d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006d32:	f024 0407 	bic.w	r4, r4, #7
20006d36:	4622      	mov	r2, r4
20006d38:	0fe5      	lsrs	r5, r4, #31
20006d3a:	e75d      	b.n	20006bf8 <_realloc_r+0x30>
20006d3c:	f02c 0c03 	bic.w	ip, ip, #3
20006d40:	eb0c 050a 	add.w	r5, ip, sl
20006d44:	4295      	cmp	r5, r2
20006d46:	f6ff af7e 	blt.w	20006c46 <_realloc_r+0x7e>
20006d4a:	6882      	ldr	r2, [r0, #8]
20006d4c:	460b      	mov	r3, r1
20006d4e:	68c1      	ldr	r1, [r0, #12]
20006d50:	4640      	mov	r0, r8
20006d52:	f108 0808 	add.w	r8, r8, #8
20006d56:	608a      	str	r2, [r1, #8]
20006d58:	60d1      	str	r1, [r2, #12]
20006d5a:	e7d3      	b.n	20006d04 <_realloc_r+0x13c>
20006d5c:	1901      	adds	r1, r0, r4
20006d5e:	f003 0301 	and.w	r3, r3, #1
20006d62:	eb01 020c 	add.w	r2, r1, ip
20006d66:	ea43 0404 	orr.w	r4, r3, r4
20006d6a:	f04c 0301 	orr.w	r3, ip, #1
20006d6e:	6044      	str	r4, [r0, #4]
20006d70:	604b      	str	r3, [r1, #4]
20006d72:	4638      	mov	r0, r7
20006d74:	6853      	ldr	r3, [r2, #4]
20006d76:	3108      	adds	r1, #8
20006d78:	f043 0301 	orr.w	r3, r3, #1
20006d7c:	6053      	str	r3, [r2, #4]
20006d7e:	f7fe fda7 	bl	200058d0 <_free_r>
20006d82:	e7ce      	b.n	20006d22 <_realloc_r+0x15a>
20006d84:	4649      	mov	r1, r9
20006d86:	4638      	mov	r0, r7
20006d88:	f7fb fb24 	bl	200023d4 <_malloc_r>
20006d8c:	4605      	mov	r5, r0
20006d8e:	2800      	cmp	r0, #0
20006d90:	d041      	beq.n	20006e16 <_realloc_r+0x24e>
20006d92:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006d96:	f1a0 0208 	sub.w	r2, r0, #8
20006d9a:	f023 0101 	bic.w	r1, r3, #1
20006d9e:	4441      	add	r1, r8
20006da0:	428a      	cmp	r2, r1
20006da2:	f000 80d7 	beq.w	20006f54 <_realloc_r+0x38c>
20006da6:	f1aa 0204 	sub.w	r2, sl, #4
20006daa:	4631      	mov	r1, r6
20006dac:	2a24      	cmp	r2, #36	; 0x24
20006dae:	d878      	bhi.n	20006ea2 <_realloc_r+0x2da>
20006db0:	2a13      	cmp	r2, #19
20006db2:	4603      	mov	r3, r0
20006db4:	d921      	bls.n	20006dfa <_realloc_r+0x232>
20006db6:	4634      	mov	r4, r6
20006db8:	f854 3b04 	ldr.w	r3, [r4], #4
20006dbc:	1d21      	adds	r1, r4, #4
20006dbe:	f840 3b04 	str.w	r3, [r0], #4
20006dc2:	1d03      	adds	r3, r0, #4
20006dc4:	f8d6 c004 	ldr.w	ip, [r6, #4]
20006dc8:	2a1b      	cmp	r2, #27
20006dca:	f8c5 c004 	str.w	ip, [r5, #4]
20006dce:	d914      	bls.n	20006dfa <_realloc_r+0x232>
20006dd0:	f8d4 e004 	ldr.w	lr, [r4, #4]
20006dd4:	1d1c      	adds	r4, r3, #4
20006dd6:	f101 0c04 	add.w	ip, r1, #4
20006dda:	f8c0 e004 	str.w	lr, [r0, #4]
20006dde:	6848      	ldr	r0, [r1, #4]
20006de0:	f10c 0104 	add.w	r1, ip, #4
20006de4:	6058      	str	r0, [r3, #4]
20006de6:	1d23      	adds	r3, r4, #4
20006de8:	2a24      	cmp	r2, #36	; 0x24
20006dea:	d106      	bne.n	20006dfa <_realloc_r+0x232>
20006dec:	f8dc 2004 	ldr.w	r2, [ip, #4]
20006df0:	6062      	str	r2, [r4, #4]
20006df2:	684a      	ldr	r2, [r1, #4]
20006df4:	3108      	adds	r1, #8
20006df6:	605a      	str	r2, [r3, #4]
20006df8:	3308      	adds	r3, #8
20006dfa:	4608      	mov	r0, r1
20006dfc:	461a      	mov	r2, r3
20006dfe:	f850 4b04 	ldr.w	r4, [r0], #4
20006e02:	f842 4b04 	str.w	r4, [r2], #4
20006e06:	6849      	ldr	r1, [r1, #4]
20006e08:	6059      	str	r1, [r3, #4]
20006e0a:	6843      	ldr	r3, [r0, #4]
20006e0c:	6053      	str	r3, [r2, #4]
20006e0e:	4631      	mov	r1, r6
20006e10:	4638      	mov	r0, r7
20006e12:	f7fe fd5d 	bl	200058d0 <_free_r>
20006e16:	4638      	mov	r0, r7
20006e18:	f7fb fe1a 	bl	20002a50 <__malloc_unlock>
20006e1c:	e785      	b.n	20006d2a <_realloc_r+0x162>
20006e1e:	4455      	add	r5, sl
20006e20:	4295      	cmp	r5, r2
20006e22:	dbaf      	blt.n	20006d84 <_realloc_r+0x1bc>
20006e24:	465b      	mov	r3, fp
20006e26:	f8db 000c 	ldr.w	r0, [fp, #12]
20006e2a:	f1aa 0204 	sub.w	r2, sl, #4
20006e2e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006e32:	2a24      	cmp	r2, #36	; 0x24
20006e34:	6081      	str	r1, [r0, #8]
20006e36:	60c8      	str	r0, [r1, #12]
20006e38:	f67f af30 	bls.w	20006c9c <_realloc_r+0xd4>
20006e3c:	4618      	mov	r0, r3
20006e3e:	4631      	mov	r1, r6
20006e40:	4698      	mov	r8, r3
20006e42:	f7ff f9b9 	bl	200061b8 <memmove>
20006e46:	4658      	mov	r0, fp
20006e48:	f8db 3004 	ldr.w	r3, [fp, #4]
20006e4c:	e75a      	b.n	20006d04 <_realloc_r+0x13c>
20006e4e:	4611      	mov	r1, r2
20006e50:	b003      	add	sp, #12
20006e52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006e56:	f7fb babd 	b.w	200023d4 <_malloc_r>
20006e5a:	230c      	movs	r3, #12
20006e5c:	2500      	movs	r5, #0
20006e5e:	603b      	str	r3, [r7, #0]
20006e60:	e763      	b.n	20006d2a <_realloc_r+0x162>
20006e62:	f8de 5004 	ldr.w	r5, [lr, #4]
20006e66:	f104 0b10 	add.w	fp, r4, #16
20006e6a:	f025 0c03 	bic.w	ip, r5, #3
20006e6e:	eb0c 000a 	add.w	r0, ip, sl
20006e72:	4558      	cmp	r0, fp
20006e74:	bfb8      	it	lt
20006e76:	4670      	movlt	r0, lr
20006e78:	f6ff aee5 	blt.w	20006c46 <_realloc_r+0x7e>
20006e7c:	eb08 0204 	add.w	r2, r8, r4
20006e80:	1b01      	subs	r1, r0, r4
20006e82:	f041 0101 	orr.w	r1, r1, #1
20006e86:	609a      	str	r2, [r3, #8]
20006e88:	6051      	str	r1, [r2, #4]
20006e8a:	4638      	mov	r0, r7
20006e8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006e90:	4635      	mov	r5, r6
20006e92:	f001 0301 	and.w	r3, r1, #1
20006e96:	431c      	orrs	r4, r3
20006e98:	f8c8 4004 	str.w	r4, [r8, #4]
20006e9c:	f7fb fdd8 	bl	20002a50 <__malloc_unlock>
20006ea0:	e743      	b.n	20006d2a <_realloc_r+0x162>
20006ea2:	f7ff f989 	bl	200061b8 <memmove>
20006ea6:	e7b2      	b.n	20006e0e <_realloc_r+0x246>
20006ea8:	4455      	add	r5, sl
20006eaa:	f104 0110 	add.w	r1, r4, #16
20006eae:	44ac      	add	ip, r5
20006eb0:	458c      	cmp	ip, r1
20006eb2:	dbb5      	blt.n	20006e20 <_realloc_r+0x258>
20006eb4:	465d      	mov	r5, fp
20006eb6:	f8db 000c 	ldr.w	r0, [fp, #12]
20006eba:	f1aa 0204 	sub.w	r2, sl, #4
20006ebe:	f855 1f08 	ldr.w	r1, [r5, #8]!
20006ec2:	2a24      	cmp	r2, #36	; 0x24
20006ec4:	6081      	str	r1, [r0, #8]
20006ec6:	60c8      	str	r0, [r1, #12]
20006ec8:	d84c      	bhi.n	20006f64 <_realloc_r+0x39c>
20006eca:	2a13      	cmp	r2, #19
20006ecc:	4628      	mov	r0, r5
20006ece:	d924      	bls.n	20006f1a <_realloc_r+0x352>
20006ed0:	4631      	mov	r1, r6
20006ed2:	f10b 0010 	add.w	r0, fp, #16
20006ed6:	f851 eb04 	ldr.w	lr, [r1], #4
20006eda:	f8cb e008 	str.w	lr, [fp, #8]
20006ede:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006ee2:	1d0e      	adds	r6, r1, #4
20006ee4:	2a1b      	cmp	r2, #27
20006ee6:	f8cb e00c 	str.w	lr, [fp, #12]
20006eea:	d916      	bls.n	20006f1a <_realloc_r+0x352>
20006eec:	f8d1 e004 	ldr.w	lr, [r1, #4]
20006ef0:	1d31      	adds	r1, r6, #4
20006ef2:	f10b 0018 	add.w	r0, fp, #24
20006ef6:	f8cb e010 	str.w	lr, [fp, #16]
20006efa:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006efe:	1d0e      	adds	r6, r1, #4
20006f00:	2a24      	cmp	r2, #36	; 0x24
20006f02:	f8cb e014 	str.w	lr, [fp, #20]
20006f06:	d108      	bne.n	20006f1a <_realloc_r+0x352>
20006f08:	684a      	ldr	r2, [r1, #4]
20006f0a:	f10b 0020 	add.w	r0, fp, #32
20006f0e:	f8cb 2018 	str.w	r2, [fp, #24]
20006f12:	6872      	ldr	r2, [r6, #4]
20006f14:	3608      	adds	r6, #8
20006f16:	f8cb 201c 	str.w	r2, [fp, #28]
20006f1a:	4631      	mov	r1, r6
20006f1c:	4602      	mov	r2, r0
20006f1e:	f851 eb04 	ldr.w	lr, [r1], #4
20006f22:	f842 eb04 	str.w	lr, [r2], #4
20006f26:	6876      	ldr	r6, [r6, #4]
20006f28:	6046      	str	r6, [r0, #4]
20006f2a:	6849      	ldr	r1, [r1, #4]
20006f2c:	6051      	str	r1, [r2, #4]
20006f2e:	eb0b 0204 	add.w	r2, fp, r4
20006f32:	ebc4 010c 	rsb	r1, r4, ip
20006f36:	f041 0101 	orr.w	r1, r1, #1
20006f3a:	609a      	str	r2, [r3, #8]
20006f3c:	6051      	str	r1, [r2, #4]
20006f3e:	4638      	mov	r0, r7
20006f40:	f8db 1004 	ldr.w	r1, [fp, #4]
20006f44:	f001 0301 	and.w	r3, r1, #1
20006f48:	431c      	orrs	r4, r3
20006f4a:	f8cb 4004 	str.w	r4, [fp, #4]
20006f4e:	f7fb fd7f 	bl	20002a50 <__malloc_unlock>
20006f52:	e6ea      	b.n	20006d2a <_realloc_r+0x162>
20006f54:	6855      	ldr	r5, [r2, #4]
20006f56:	4640      	mov	r0, r8
20006f58:	f108 0808 	add.w	r8, r8, #8
20006f5c:	f025 0503 	bic.w	r5, r5, #3
20006f60:	4455      	add	r5, sl
20006f62:	e6cf      	b.n	20006d04 <_realloc_r+0x13c>
20006f64:	4631      	mov	r1, r6
20006f66:	4628      	mov	r0, r5
20006f68:	9300      	str	r3, [sp, #0]
20006f6a:	f8cd c004 	str.w	ip, [sp, #4]
20006f6e:	f7ff f923 	bl	200061b8 <memmove>
20006f72:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f76:	9b00      	ldr	r3, [sp, #0]
20006f78:	e7d9      	b.n	20006f2e <_realloc_r+0x366>
20006f7a:	bf00      	nop

20006f7c <__isinfd>:
20006f7c:	4602      	mov	r2, r0
20006f7e:	4240      	negs	r0, r0
20006f80:	ea40 0302 	orr.w	r3, r0, r2
20006f84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006f88:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20006f8c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20006f90:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20006f94:	4258      	negs	r0, r3
20006f96:	ea40 0303 	orr.w	r3, r0, r3
20006f9a:	17d8      	asrs	r0, r3, #31
20006f9c:	3001      	adds	r0, #1
20006f9e:	4770      	bx	lr

20006fa0 <__isnand>:
20006fa0:	4602      	mov	r2, r0
20006fa2:	4240      	negs	r0, r0
20006fa4:	4310      	orrs	r0, r2
20006fa6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006faa:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20006fae:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20006fb2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20006fb6:	0fc0      	lsrs	r0, r0, #31
20006fb8:	4770      	bx	lr
20006fba:	bf00      	nop

20006fbc <__sclose>:
20006fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006fc0:	f000 b990 	b.w	200072e4 <_close_r>

20006fc4 <__sseek>:
20006fc4:	b510      	push	{r4, lr}
20006fc6:	460c      	mov	r4, r1
20006fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006fcc:	f000 fa2e 	bl	2000742c <_lseek_r>
20006fd0:	89a3      	ldrh	r3, [r4, #12]
20006fd2:	f1b0 3fff 	cmp.w	r0, #4294967295
20006fd6:	bf15      	itete	ne
20006fd8:	6560      	strne	r0, [r4, #84]	; 0x54
20006fda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20006fde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20006fe2:	81a3      	strheq	r3, [r4, #12]
20006fe4:	bf18      	it	ne
20006fe6:	81a3      	strhne	r3, [r4, #12]
20006fe8:	bd10      	pop	{r4, pc}
20006fea:	bf00      	nop

20006fec <__swrite>:
20006fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006ff0:	461d      	mov	r5, r3
20006ff2:	898b      	ldrh	r3, [r1, #12]
20006ff4:	460c      	mov	r4, r1
20006ff6:	4616      	mov	r6, r2
20006ff8:	4607      	mov	r7, r0
20006ffa:	f413 7f80 	tst.w	r3, #256	; 0x100
20006ffe:	d006      	beq.n	2000700e <__swrite+0x22>
20007000:	2302      	movs	r3, #2
20007002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007006:	2200      	movs	r2, #0
20007008:	f000 fa10 	bl	2000742c <_lseek_r>
2000700c:	89a3      	ldrh	r3, [r4, #12]
2000700e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007012:	4638      	mov	r0, r7
20007014:	81a3      	strh	r3, [r4, #12]
20007016:	4632      	mov	r2, r6
20007018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000701c:	462b      	mov	r3, r5
2000701e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007022:	f7f9 bf55 	b.w	20000ed0 <_write_r>
20007026:	bf00      	nop

20007028 <__sread>:
20007028:	b510      	push	{r4, lr}
2000702a:	460c      	mov	r4, r1
2000702c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007030:	f000 fa12 	bl	20007458 <_read_r>
20007034:	2800      	cmp	r0, #0
20007036:	db03      	blt.n	20007040 <__sread+0x18>
20007038:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000703a:	181b      	adds	r3, r3, r0
2000703c:	6563      	str	r3, [r4, #84]	; 0x54
2000703e:	bd10      	pop	{r4, pc}
20007040:	89a3      	ldrh	r3, [r4, #12]
20007042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007046:	81a3      	strh	r3, [r4, #12]
20007048:	bd10      	pop	{r4, pc}
2000704a:	bf00      	nop

2000704c <strcmp>:
2000704c:	ea80 0201 	eor.w	r2, r0, r1
20007050:	f012 0f03 	tst.w	r2, #3
20007054:	d13a      	bne.n	200070cc <strcmp_unaligned>
20007056:	f010 0203 	ands.w	r2, r0, #3
2000705a:	f020 0003 	bic.w	r0, r0, #3
2000705e:	f021 0103 	bic.w	r1, r1, #3
20007062:	f850 cb04 	ldr.w	ip, [r0], #4
20007066:	bf08      	it	eq
20007068:	f851 3b04 	ldreq.w	r3, [r1], #4
2000706c:	d00d      	beq.n	2000708a <strcmp+0x3e>
2000706e:	f082 0203 	eor.w	r2, r2, #3
20007072:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007076:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000707a:	fa23 f202 	lsr.w	r2, r3, r2
2000707e:	f851 3b04 	ldr.w	r3, [r1], #4
20007082:	ea4c 0c02 	orr.w	ip, ip, r2
20007086:	ea43 0302 	orr.w	r3, r3, r2
2000708a:	bf00      	nop
2000708c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20007090:	459c      	cmp	ip, r3
20007092:	bf01      	itttt	eq
20007094:	ea22 020c 	biceq.w	r2, r2, ip
20007098:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000709c:	f850 cb04 	ldreq.w	ip, [r0], #4
200070a0:	f851 3b04 	ldreq.w	r3, [r1], #4
200070a4:	d0f2      	beq.n	2000708c <strcmp+0x40>
200070a6:	ea4f 600c 	mov.w	r0, ip, lsl #24
200070aa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200070ae:	2801      	cmp	r0, #1
200070b0:	bf28      	it	cs
200070b2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
200070b6:	bf08      	it	eq
200070b8:	0a1b      	lsreq	r3, r3, #8
200070ba:	d0f4      	beq.n	200070a6 <strcmp+0x5a>
200070bc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200070c0:	ea4f 6010 	mov.w	r0, r0, lsr #24
200070c4:	eba0 0003 	sub.w	r0, r0, r3
200070c8:	4770      	bx	lr
200070ca:	bf00      	nop

200070cc <strcmp_unaligned>:
200070cc:	f010 0f03 	tst.w	r0, #3
200070d0:	d00a      	beq.n	200070e8 <strcmp_unaligned+0x1c>
200070d2:	f810 2b01 	ldrb.w	r2, [r0], #1
200070d6:	f811 3b01 	ldrb.w	r3, [r1], #1
200070da:	2a01      	cmp	r2, #1
200070dc:	bf28      	it	cs
200070de:	429a      	cmpcs	r2, r3
200070e0:	d0f4      	beq.n	200070cc <strcmp_unaligned>
200070e2:	eba2 0003 	sub.w	r0, r2, r3
200070e6:	4770      	bx	lr
200070e8:	f84d 5d04 	str.w	r5, [sp, #-4]!
200070ec:	f84d 4d04 	str.w	r4, [sp, #-4]!
200070f0:	f04f 0201 	mov.w	r2, #1
200070f4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200070f8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200070fc:	f001 0c03 	and.w	ip, r1, #3
20007100:	f021 0103 	bic.w	r1, r1, #3
20007104:	f850 4b04 	ldr.w	r4, [r0], #4
20007108:	f851 5b04 	ldr.w	r5, [r1], #4
2000710c:	f1bc 0f02 	cmp.w	ip, #2
20007110:	d026      	beq.n	20007160 <strcmp_unaligned+0x94>
20007112:	d84b      	bhi.n	200071ac <strcmp_unaligned+0xe0>
20007114:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20007118:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000711c:	eba4 0302 	sub.w	r3, r4, r2
20007120:	ea23 0304 	bic.w	r3, r3, r4
20007124:	d10d      	bne.n	20007142 <strcmp_unaligned+0x76>
20007126:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000712a:	bf08      	it	eq
2000712c:	f851 5b04 	ldreq.w	r5, [r1], #4
20007130:	d10a      	bne.n	20007148 <strcmp_unaligned+0x7c>
20007132:	ea8c 0c04 	eor.w	ip, ip, r4
20007136:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000713a:	d10c      	bne.n	20007156 <strcmp_unaligned+0x8a>
2000713c:	f850 4b04 	ldr.w	r4, [r0], #4
20007140:	e7e8      	b.n	20007114 <strcmp_unaligned+0x48>
20007142:	ea4f 2515 	mov.w	r5, r5, lsr #8
20007146:	e05c      	b.n	20007202 <strcmp_unaligned+0x136>
20007148:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000714c:	d152      	bne.n	200071f4 <strcmp_unaligned+0x128>
2000714e:	780d      	ldrb	r5, [r1, #0]
20007150:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20007154:	e055      	b.n	20007202 <strcmp_unaligned+0x136>
20007156:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000715a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000715e:	e050      	b.n	20007202 <strcmp_unaligned+0x136>
20007160:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20007164:	eba4 0302 	sub.w	r3, r4, r2
20007168:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000716c:	ea23 0304 	bic.w	r3, r3, r4
20007170:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20007174:	d117      	bne.n	200071a6 <strcmp_unaligned+0xda>
20007176:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000717a:	bf08      	it	eq
2000717c:	f851 5b04 	ldreq.w	r5, [r1], #4
20007180:	d107      	bne.n	20007192 <strcmp_unaligned+0xc6>
20007182:	ea8c 0c04 	eor.w	ip, ip, r4
20007186:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000718a:	d108      	bne.n	2000719e <strcmp_unaligned+0xd2>
2000718c:	f850 4b04 	ldr.w	r4, [r0], #4
20007190:	e7e6      	b.n	20007160 <strcmp_unaligned+0x94>
20007192:	041b      	lsls	r3, r3, #16
20007194:	d12e      	bne.n	200071f4 <strcmp_unaligned+0x128>
20007196:	880d      	ldrh	r5, [r1, #0]
20007198:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000719c:	e031      	b.n	20007202 <strcmp_unaligned+0x136>
2000719e:	ea4f 4505 	mov.w	r5, r5, lsl #16
200071a2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200071a6:	ea4f 4515 	mov.w	r5, r5, lsr #16
200071aa:	e02a      	b.n	20007202 <strcmp_unaligned+0x136>
200071ac:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200071b0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200071b4:	eba4 0302 	sub.w	r3, r4, r2
200071b8:	ea23 0304 	bic.w	r3, r3, r4
200071bc:	d10d      	bne.n	200071da <strcmp_unaligned+0x10e>
200071be:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200071c2:	bf08      	it	eq
200071c4:	f851 5b04 	ldreq.w	r5, [r1], #4
200071c8:	d10a      	bne.n	200071e0 <strcmp_unaligned+0x114>
200071ca:	ea8c 0c04 	eor.w	ip, ip, r4
200071ce:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200071d2:	d10a      	bne.n	200071ea <strcmp_unaligned+0x11e>
200071d4:	f850 4b04 	ldr.w	r4, [r0], #4
200071d8:	e7e8      	b.n	200071ac <strcmp_unaligned+0xe0>
200071da:	ea4f 6515 	mov.w	r5, r5, lsr #24
200071de:	e010      	b.n	20007202 <strcmp_unaligned+0x136>
200071e0:	f014 0fff 	tst.w	r4, #255	; 0xff
200071e4:	d006      	beq.n	200071f4 <strcmp_unaligned+0x128>
200071e6:	f851 5b04 	ldr.w	r5, [r1], #4
200071ea:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200071ee:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200071f2:	e006      	b.n	20007202 <strcmp_unaligned+0x136>
200071f4:	f04f 0000 	mov.w	r0, #0
200071f8:	f85d 4b04 	ldr.w	r4, [sp], #4
200071fc:	f85d 5b04 	ldr.w	r5, [sp], #4
20007200:	4770      	bx	lr
20007202:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20007206:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000720a:	2801      	cmp	r0, #1
2000720c:	bf28      	it	cs
2000720e:	4290      	cmpcs	r0, r2
20007210:	bf04      	itt	eq
20007212:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20007216:	0a2d      	lsreq	r5, r5, #8
20007218:	d0f3      	beq.n	20007202 <strcmp_unaligned+0x136>
2000721a:	eba2 0000 	sub.w	r0, r2, r0
2000721e:	f85d 4b04 	ldr.w	r4, [sp], #4
20007222:	f85d 5b04 	ldr.w	r5, [sp], #4
20007226:	4770      	bx	lr

20007228 <strlen>:
20007228:	f020 0103 	bic.w	r1, r0, #3
2000722c:	f010 0003 	ands.w	r0, r0, #3
20007230:	f1c0 0000 	rsb	r0, r0, #0
20007234:	f851 3b04 	ldr.w	r3, [r1], #4
20007238:	f100 0c04 	add.w	ip, r0, #4
2000723c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20007240:	f06f 0200 	mvn.w	r2, #0
20007244:	bf1c      	itt	ne
20007246:	fa22 f20c 	lsrne.w	r2, r2, ip
2000724a:	4313      	orrne	r3, r2
2000724c:	f04f 0c01 	mov.w	ip, #1
20007250:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20007254:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20007258:	eba3 020c 	sub.w	r2, r3, ip
2000725c:	ea22 0203 	bic.w	r2, r2, r3
20007260:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20007264:	bf04      	itt	eq
20007266:	f851 3b04 	ldreq.w	r3, [r1], #4
2000726a:	3004      	addeq	r0, #4
2000726c:	d0f4      	beq.n	20007258 <strlen+0x30>
2000726e:	f013 0fff 	tst.w	r3, #255	; 0xff
20007272:	bf1f      	itttt	ne
20007274:	3001      	addne	r0, #1
20007276:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000727a:	3001      	addne	r0, #1
2000727c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20007280:	bf18      	it	ne
20007282:	3001      	addne	r0, #1
20007284:	4770      	bx	lr
20007286:	bf00      	nop

20007288 <_calloc_r>:
20007288:	b538      	push	{r3, r4, r5, lr}
2000728a:	fb01 f102 	mul.w	r1, r1, r2
2000728e:	f7fb f8a1 	bl	200023d4 <_malloc_r>
20007292:	4604      	mov	r4, r0
20007294:	b1f8      	cbz	r0, 200072d6 <_calloc_r+0x4e>
20007296:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000729a:	f022 0203 	bic.w	r2, r2, #3
2000729e:	3a04      	subs	r2, #4
200072a0:	2a24      	cmp	r2, #36	; 0x24
200072a2:	d81a      	bhi.n	200072da <_calloc_r+0x52>
200072a4:	2a13      	cmp	r2, #19
200072a6:	4603      	mov	r3, r0
200072a8:	d90f      	bls.n	200072ca <_calloc_r+0x42>
200072aa:	2100      	movs	r1, #0
200072ac:	f840 1b04 	str.w	r1, [r0], #4
200072b0:	1d03      	adds	r3, r0, #4
200072b2:	2a1b      	cmp	r2, #27
200072b4:	6061      	str	r1, [r4, #4]
200072b6:	d908      	bls.n	200072ca <_calloc_r+0x42>
200072b8:	1d1d      	adds	r5, r3, #4
200072ba:	6041      	str	r1, [r0, #4]
200072bc:	6059      	str	r1, [r3, #4]
200072be:	1d2b      	adds	r3, r5, #4
200072c0:	2a24      	cmp	r2, #36	; 0x24
200072c2:	bf02      	ittt	eq
200072c4:	6069      	streq	r1, [r5, #4]
200072c6:	6059      	streq	r1, [r3, #4]
200072c8:	3308      	addeq	r3, #8
200072ca:	461a      	mov	r2, r3
200072cc:	2100      	movs	r1, #0
200072ce:	f842 1b04 	str.w	r1, [r2], #4
200072d2:	6059      	str	r1, [r3, #4]
200072d4:	6051      	str	r1, [r2, #4]
200072d6:	4620      	mov	r0, r4
200072d8:	bd38      	pop	{r3, r4, r5, pc}
200072da:	2100      	movs	r1, #0
200072dc:	f7fb fb4c 	bl	20002978 <memset>
200072e0:	4620      	mov	r0, r4
200072e2:	bd38      	pop	{r3, r4, r5, pc}

200072e4 <_close_r>:
200072e4:	b538      	push	{r3, r4, r5, lr}
200072e6:	f249 046c 	movw	r4, #36972	; 0x906c
200072ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
200072ee:	4605      	mov	r5, r0
200072f0:	4608      	mov	r0, r1
200072f2:	2300      	movs	r3, #0
200072f4:	6023      	str	r3, [r4, #0]
200072f6:	f7f9 fd9f 	bl	20000e38 <_close>
200072fa:	f1b0 3fff 	cmp.w	r0, #4294967295
200072fe:	d000      	beq.n	20007302 <_close_r+0x1e>
20007300:	bd38      	pop	{r3, r4, r5, pc}
20007302:	6823      	ldr	r3, [r4, #0]
20007304:	2b00      	cmp	r3, #0
20007306:	d0fb      	beq.n	20007300 <_close_r+0x1c>
20007308:	602b      	str	r3, [r5, #0]
2000730a:	bd38      	pop	{r3, r4, r5, pc}

2000730c <_fclose_r>:
2000730c:	b570      	push	{r4, r5, r6, lr}
2000730e:	4605      	mov	r5, r0
20007310:	460c      	mov	r4, r1
20007312:	2900      	cmp	r1, #0
20007314:	d04b      	beq.n	200073ae <_fclose_r+0xa2>
20007316:	f7fe f9a3 	bl	20005660 <__sfp_lock_acquire>
2000731a:	b115      	cbz	r5, 20007322 <_fclose_r+0x16>
2000731c:	69ab      	ldr	r3, [r5, #24]
2000731e:	2b00      	cmp	r3, #0
20007320:	d048      	beq.n	200073b4 <_fclose_r+0xa8>
20007322:	f248 73bc 	movw	r3, #34748	; 0x87bc
20007326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000732a:	429c      	cmp	r4, r3
2000732c:	bf08      	it	eq
2000732e:	686c      	ldreq	r4, [r5, #4]
20007330:	d00e      	beq.n	20007350 <_fclose_r+0x44>
20007332:	f248 73dc 	movw	r3, #34780	; 0x87dc
20007336:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000733a:	429c      	cmp	r4, r3
2000733c:	bf08      	it	eq
2000733e:	68ac      	ldreq	r4, [r5, #8]
20007340:	d006      	beq.n	20007350 <_fclose_r+0x44>
20007342:	f248 73fc 	movw	r3, #34812	; 0x87fc
20007346:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000734a:	429c      	cmp	r4, r3
2000734c:	bf08      	it	eq
2000734e:	68ec      	ldreq	r4, [r5, #12]
20007350:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007354:	b33e      	cbz	r6, 200073a6 <_fclose_r+0x9a>
20007356:	4628      	mov	r0, r5
20007358:	4621      	mov	r1, r4
2000735a:	f7fe f8c5 	bl	200054e8 <_fflush_r>
2000735e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007360:	4606      	mov	r6, r0
20007362:	b13b      	cbz	r3, 20007374 <_fclose_r+0x68>
20007364:	4628      	mov	r0, r5
20007366:	6a21      	ldr	r1, [r4, #32]
20007368:	4798      	blx	r3
2000736a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000736e:	bf28      	it	cs
20007370:	f04f 36ff 	movcs.w	r6, #4294967295
20007374:	89a3      	ldrh	r3, [r4, #12]
20007376:	f013 0f80 	tst.w	r3, #128	; 0x80
2000737a:	d11f      	bne.n	200073bc <_fclose_r+0xb0>
2000737c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000737e:	b141      	cbz	r1, 20007392 <_fclose_r+0x86>
20007380:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007384:	4299      	cmp	r1, r3
20007386:	d002      	beq.n	2000738e <_fclose_r+0x82>
20007388:	4628      	mov	r0, r5
2000738a:	f7fe faa1 	bl	200058d0 <_free_r>
2000738e:	2300      	movs	r3, #0
20007390:	6363      	str	r3, [r4, #52]	; 0x34
20007392:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20007394:	b121      	cbz	r1, 200073a0 <_fclose_r+0x94>
20007396:	4628      	mov	r0, r5
20007398:	f7fe fa9a 	bl	200058d0 <_free_r>
2000739c:	2300      	movs	r3, #0
2000739e:	64a3      	str	r3, [r4, #72]	; 0x48
200073a0:	f04f 0300 	mov.w	r3, #0
200073a4:	81a3      	strh	r3, [r4, #12]
200073a6:	f7fe f95d 	bl	20005664 <__sfp_lock_release>
200073aa:	4630      	mov	r0, r6
200073ac:	bd70      	pop	{r4, r5, r6, pc}
200073ae:	460e      	mov	r6, r1
200073b0:	4630      	mov	r0, r6
200073b2:	bd70      	pop	{r4, r5, r6, pc}
200073b4:	4628      	mov	r0, r5
200073b6:	f7fe fa07 	bl	200057c8 <__sinit>
200073ba:	e7b2      	b.n	20007322 <_fclose_r+0x16>
200073bc:	4628      	mov	r0, r5
200073be:	6921      	ldr	r1, [r4, #16]
200073c0:	f7fe fa86 	bl	200058d0 <_free_r>
200073c4:	e7da      	b.n	2000737c <_fclose_r+0x70>
200073c6:	bf00      	nop

200073c8 <fclose>:
200073c8:	f648 13cc 	movw	r3, #35276	; 0x89cc
200073cc:	4601      	mov	r1, r0
200073ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073d2:	6818      	ldr	r0, [r3, #0]
200073d4:	e79a      	b.n	2000730c <_fclose_r>
200073d6:	bf00      	nop

200073d8 <_fstat_r>:
200073d8:	b538      	push	{r3, r4, r5, lr}
200073da:	f249 046c 	movw	r4, #36972	; 0x906c
200073de:	f2c2 0400 	movt	r4, #8192	; 0x2000
200073e2:	4605      	mov	r5, r0
200073e4:	4608      	mov	r0, r1
200073e6:	4611      	mov	r1, r2
200073e8:	2300      	movs	r3, #0
200073ea:	6023      	str	r3, [r4, #0]
200073ec:	f7f9 fd36 	bl	20000e5c <_fstat>
200073f0:	f1b0 3fff 	cmp.w	r0, #4294967295
200073f4:	d000      	beq.n	200073f8 <_fstat_r+0x20>
200073f6:	bd38      	pop	{r3, r4, r5, pc}
200073f8:	6823      	ldr	r3, [r4, #0]
200073fa:	2b00      	cmp	r3, #0
200073fc:	d0fb      	beq.n	200073f6 <_fstat_r+0x1e>
200073fe:	602b      	str	r3, [r5, #0]
20007400:	bd38      	pop	{r3, r4, r5, pc}
20007402:	bf00      	nop

20007404 <_isatty_r>:
20007404:	b538      	push	{r3, r4, r5, lr}
20007406:	f249 046c 	movw	r4, #36972	; 0x906c
2000740a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000740e:	4605      	mov	r5, r0
20007410:	4608      	mov	r0, r1
20007412:	2300      	movs	r3, #0
20007414:	6023      	str	r3, [r4, #0]
20007416:	f7f9 fd33 	bl	20000e80 <_isatty>
2000741a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000741e:	d000      	beq.n	20007422 <_isatty_r+0x1e>
20007420:	bd38      	pop	{r3, r4, r5, pc}
20007422:	6823      	ldr	r3, [r4, #0]
20007424:	2b00      	cmp	r3, #0
20007426:	d0fb      	beq.n	20007420 <_isatty_r+0x1c>
20007428:	602b      	str	r3, [r5, #0]
2000742a:	bd38      	pop	{r3, r4, r5, pc}

2000742c <_lseek_r>:
2000742c:	b538      	push	{r3, r4, r5, lr}
2000742e:	f249 046c 	movw	r4, #36972	; 0x906c
20007432:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007436:	4605      	mov	r5, r0
20007438:	4608      	mov	r0, r1
2000743a:	4611      	mov	r1, r2
2000743c:	461a      	mov	r2, r3
2000743e:	2300      	movs	r3, #0
20007440:	6023      	str	r3, [r4, #0]
20007442:	f7f9 fd29 	bl	20000e98 <_lseek>
20007446:	f1b0 3fff 	cmp.w	r0, #4294967295
2000744a:	d000      	beq.n	2000744e <_lseek_r+0x22>
2000744c:	bd38      	pop	{r3, r4, r5, pc}
2000744e:	6823      	ldr	r3, [r4, #0]
20007450:	2b00      	cmp	r3, #0
20007452:	d0fb      	beq.n	2000744c <_lseek_r+0x20>
20007454:	602b      	str	r3, [r5, #0]
20007456:	bd38      	pop	{r3, r4, r5, pc}

20007458 <_read_r>:
20007458:	b538      	push	{r3, r4, r5, lr}
2000745a:	f249 046c 	movw	r4, #36972	; 0x906c
2000745e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007462:	4605      	mov	r5, r0
20007464:	4608      	mov	r0, r1
20007466:	4611      	mov	r1, r2
20007468:	461a      	mov	r2, r3
2000746a:	2300      	movs	r3, #0
2000746c:	6023      	str	r3, [r4, #0]
2000746e:	f7f9 fd21 	bl	20000eb4 <_read>
20007472:	f1b0 3fff 	cmp.w	r0, #4294967295
20007476:	d000      	beq.n	2000747a <_read_r+0x22>
20007478:	bd38      	pop	{r3, r4, r5, pc}
2000747a:	6823      	ldr	r3, [r4, #0]
2000747c:	2b00      	cmp	r3, #0
2000747e:	d0fb      	beq.n	20007478 <_read_r+0x20>
20007480:	602b      	str	r3, [r5, #0]
20007482:	bd38      	pop	{r3, r4, r5, pc}
20007484:	0000      	lsls	r0, r0, #0
	...

20007488 <__aeabi_uidiv>:
20007488:	1e4a      	subs	r2, r1, #1
2000748a:	bf08      	it	eq
2000748c:	4770      	bxeq	lr
2000748e:	f0c0 8124 	bcc.w	200076da <__aeabi_uidiv+0x252>
20007492:	4288      	cmp	r0, r1
20007494:	f240 8116 	bls.w	200076c4 <__aeabi_uidiv+0x23c>
20007498:	4211      	tst	r1, r2
2000749a:	f000 8117 	beq.w	200076cc <__aeabi_uidiv+0x244>
2000749e:	fab0 f380 	clz	r3, r0
200074a2:	fab1 f281 	clz	r2, r1
200074a6:	eba2 0303 	sub.w	r3, r2, r3
200074aa:	f1c3 031f 	rsb	r3, r3, #31
200074ae:	a204      	add	r2, pc, #16	; (adr r2, 200074c0 <__aeabi_uidiv+0x38>)
200074b0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200074b4:	f04f 0200 	mov.w	r2, #0
200074b8:	469f      	mov	pc, r3
200074ba:	bf00      	nop
200074bc:	f3af 8000 	nop.w
200074c0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200074c4:	bf00      	nop
200074c6:	eb42 0202 	adc.w	r2, r2, r2
200074ca:	bf28      	it	cs
200074cc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200074d0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200074d4:	bf00      	nop
200074d6:	eb42 0202 	adc.w	r2, r2, r2
200074da:	bf28      	it	cs
200074dc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200074e0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200074e4:	bf00      	nop
200074e6:	eb42 0202 	adc.w	r2, r2, r2
200074ea:	bf28      	it	cs
200074ec:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200074f0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200074f4:	bf00      	nop
200074f6:	eb42 0202 	adc.w	r2, r2, r2
200074fa:	bf28      	it	cs
200074fc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007500:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007504:	bf00      	nop
20007506:	eb42 0202 	adc.w	r2, r2, r2
2000750a:	bf28      	it	cs
2000750c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007510:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007514:	bf00      	nop
20007516:	eb42 0202 	adc.w	r2, r2, r2
2000751a:	bf28      	it	cs
2000751c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007520:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007524:	bf00      	nop
20007526:	eb42 0202 	adc.w	r2, r2, r2
2000752a:	bf28      	it	cs
2000752c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007530:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007534:	bf00      	nop
20007536:	eb42 0202 	adc.w	r2, r2, r2
2000753a:	bf28      	it	cs
2000753c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007540:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007544:	bf00      	nop
20007546:	eb42 0202 	adc.w	r2, r2, r2
2000754a:	bf28      	it	cs
2000754c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007550:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007554:	bf00      	nop
20007556:	eb42 0202 	adc.w	r2, r2, r2
2000755a:	bf28      	it	cs
2000755c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007560:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007564:	bf00      	nop
20007566:	eb42 0202 	adc.w	r2, r2, r2
2000756a:	bf28      	it	cs
2000756c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007570:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007574:	bf00      	nop
20007576:	eb42 0202 	adc.w	r2, r2, r2
2000757a:	bf28      	it	cs
2000757c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007580:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007584:	bf00      	nop
20007586:	eb42 0202 	adc.w	r2, r2, r2
2000758a:	bf28      	it	cs
2000758c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007590:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007594:	bf00      	nop
20007596:	eb42 0202 	adc.w	r2, r2, r2
2000759a:	bf28      	it	cs
2000759c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200075a0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200075a4:	bf00      	nop
200075a6:	eb42 0202 	adc.w	r2, r2, r2
200075aa:	bf28      	it	cs
200075ac:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200075b0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200075b4:	bf00      	nop
200075b6:	eb42 0202 	adc.w	r2, r2, r2
200075ba:	bf28      	it	cs
200075bc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200075c0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200075c4:	bf00      	nop
200075c6:	eb42 0202 	adc.w	r2, r2, r2
200075ca:	bf28      	it	cs
200075cc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200075d0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200075d4:	bf00      	nop
200075d6:	eb42 0202 	adc.w	r2, r2, r2
200075da:	bf28      	it	cs
200075dc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200075e0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200075e4:	bf00      	nop
200075e6:	eb42 0202 	adc.w	r2, r2, r2
200075ea:	bf28      	it	cs
200075ec:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200075f0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200075f4:	bf00      	nop
200075f6:	eb42 0202 	adc.w	r2, r2, r2
200075fa:	bf28      	it	cs
200075fc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007600:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007604:	bf00      	nop
20007606:	eb42 0202 	adc.w	r2, r2, r2
2000760a:	bf28      	it	cs
2000760c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007610:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007614:	bf00      	nop
20007616:	eb42 0202 	adc.w	r2, r2, r2
2000761a:	bf28      	it	cs
2000761c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007620:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007624:	bf00      	nop
20007626:	eb42 0202 	adc.w	r2, r2, r2
2000762a:	bf28      	it	cs
2000762c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007630:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007634:	bf00      	nop
20007636:	eb42 0202 	adc.w	r2, r2, r2
2000763a:	bf28      	it	cs
2000763c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007640:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007644:	bf00      	nop
20007646:	eb42 0202 	adc.w	r2, r2, r2
2000764a:	bf28      	it	cs
2000764c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007650:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007654:	bf00      	nop
20007656:	eb42 0202 	adc.w	r2, r2, r2
2000765a:	bf28      	it	cs
2000765c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007660:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007664:	bf00      	nop
20007666:	eb42 0202 	adc.w	r2, r2, r2
2000766a:	bf28      	it	cs
2000766c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007670:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007674:	bf00      	nop
20007676:	eb42 0202 	adc.w	r2, r2, r2
2000767a:	bf28      	it	cs
2000767c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007680:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007684:	bf00      	nop
20007686:	eb42 0202 	adc.w	r2, r2, r2
2000768a:	bf28      	it	cs
2000768c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007690:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007694:	bf00      	nop
20007696:	eb42 0202 	adc.w	r2, r2, r2
2000769a:	bf28      	it	cs
2000769c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200076a0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200076a4:	bf00      	nop
200076a6:	eb42 0202 	adc.w	r2, r2, r2
200076aa:	bf28      	it	cs
200076ac:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200076b0:	ebb0 0f01 	cmp.w	r0, r1
200076b4:	bf00      	nop
200076b6:	eb42 0202 	adc.w	r2, r2, r2
200076ba:	bf28      	it	cs
200076bc:	eba0 0001 	subcs.w	r0, r0, r1
200076c0:	4610      	mov	r0, r2
200076c2:	4770      	bx	lr
200076c4:	bf0c      	ite	eq
200076c6:	2001      	moveq	r0, #1
200076c8:	2000      	movne	r0, #0
200076ca:	4770      	bx	lr
200076cc:	fab1 f281 	clz	r2, r1
200076d0:	f1c2 021f 	rsb	r2, r2, #31
200076d4:	fa20 f002 	lsr.w	r0, r0, r2
200076d8:	4770      	bx	lr
200076da:	b108      	cbz	r0, 200076e0 <__aeabi_uidiv+0x258>
200076dc:	f04f 30ff 	mov.w	r0, #4294967295
200076e0:	f000 b80e 	b.w	20007700 <__aeabi_idiv0>

200076e4 <__aeabi_uidivmod>:
200076e4:	2900      	cmp	r1, #0
200076e6:	d0f8      	beq.n	200076da <__aeabi_uidiv+0x252>
200076e8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200076ec:	f7ff fecc 	bl	20007488 <__aeabi_uidiv>
200076f0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200076f4:	fb02 f300 	mul.w	r3, r2, r0
200076f8:	eba1 0103 	sub.w	r1, r1, r3
200076fc:	4770      	bx	lr
200076fe:	bf00      	nop

20007700 <__aeabi_idiv0>:
20007700:	4770      	bx	lr
20007702:	bf00      	nop

20007704 <__aeabi_drsub>:
20007704:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007708:	e002      	b.n	20007710 <__adddf3>
2000770a:	bf00      	nop

2000770c <__aeabi_dsub>:
2000770c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007710 <__adddf3>:
20007710:	b530      	push	{r4, r5, lr}
20007712:	ea4f 0441 	mov.w	r4, r1, lsl #1
20007716:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000771a:	ea94 0f05 	teq	r4, r5
2000771e:	bf08      	it	eq
20007720:	ea90 0f02 	teqeq	r0, r2
20007724:	bf1f      	itttt	ne
20007726:	ea54 0c00 	orrsne.w	ip, r4, r0
2000772a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000772e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20007732:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007736:	f000 80e2 	beq.w	200078fe <__adddf3+0x1ee>
2000773a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000773e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20007742:	bfb8      	it	lt
20007744:	426d      	neglt	r5, r5
20007746:	dd0c      	ble.n	20007762 <__adddf3+0x52>
20007748:	442c      	add	r4, r5
2000774a:	ea80 0202 	eor.w	r2, r0, r2
2000774e:	ea81 0303 	eor.w	r3, r1, r3
20007752:	ea82 0000 	eor.w	r0, r2, r0
20007756:	ea83 0101 	eor.w	r1, r3, r1
2000775a:	ea80 0202 	eor.w	r2, r0, r2
2000775e:	ea81 0303 	eor.w	r3, r1, r3
20007762:	2d36      	cmp	r5, #54	; 0x36
20007764:	bf88      	it	hi
20007766:	bd30      	pophi	{r4, r5, pc}
20007768:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000776c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007770:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20007774:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20007778:	d002      	beq.n	20007780 <__adddf3+0x70>
2000777a:	4240      	negs	r0, r0
2000777c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007780:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20007784:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007788:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000778c:	d002      	beq.n	20007794 <__adddf3+0x84>
2000778e:	4252      	negs	r2, r2
20007790:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007794:	ea94 0f05 	teq	r4, r5
20007798:	f000 80a7 	beq.w	200078ea <__adddf3+0x1da>
2000779c:	f1a4 0401 	sub.w	r4, r4, #1
200077a0:	f1d5 0e20 	rsbs	lr, r5, #32
200077a4:	db0d      	blt.n	200077c2 <__adddf3+0xb2>
200077a6:	fa02 fc0e 	lsl.w	ip, r2, lr
200077aa:	fa22 f205 	lsr.w	r2, r2, r5
200077ae:	1880      	adds	r0, r0, r2
200077b0:	f141 0100 	adc.w	r1, r1, #0
200077b4:	fa03 f20e 	lsl.w	r2, r3, lr
200077b8:	1880      	adds	r0, r0, r2
200077ba:	fa43 f305 	asr.w	r3, r3, r5
200077be:	4159      	adcs	r1, r3
200077c0:	e00e      	b.n	200077e0 <__adddf3+0xd0>
200077c2:	f1a5 0520 	sub.w	r5, r5, #32
200077c6:	f10e 0e20 	add.w	lr, lr, #32
200077ca:	2a01      	cmp	r2, #1
200077cc:	fa03 fc0e 	lsl.w	ip, r3, lr
200077d0:	bf28      	it	cs
200077d2:	f04c 0c02 	orrcs.w	ip, ip, #2
200077d6:	fa43 f305 	asr.w	r3, r3, r5
200077da:	18c0      	adds	r0, r0, r3
200077dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200077e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200077e4:	d507      	bpl.n	200077f6 <__adddf3+0xe6>
200077e6:	f04f 0e00 	mov.w	lr, #0
200077ea:	f1dc 0c00 	rsbs	ip, ip, #0
200077ee:	eb7e 0000 	sbcs.w	r0, lr, r0
200077f2:	eb6e 0101 	sbc.w	r1, lr, r1
200077f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200077fa:	d31b      	bcc.n	20007834 <__adddf3+0x124>
200077fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007800:	d30c      	bcc.n	2000781c <__adddf3+0x10c>
20007802:	0849      	lsrs	r1, r1, #1
20007804:	ea5f 0030 	movs.w	r0, r0, rrx
20007808:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000780c:	f104 0401 	add.w	r4, r4, #1
20007810:	ea4f 5244 	mov.w	r2, r4, lsl #21
20007814:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007818:	f080 809a 	bcs.w	20007950 <__adddf3+0x240>
2000781c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007820:	bf08      	it	eq
20007822:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007826:	f150 0000 	adcs.w	r0, r0, #0
2000782a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000782e:	ea41 0105 	orr.w	r1, r1, r5
20007832:	bd30      	pop	{r4, r5, pc}
20007834:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007838:	4140      	adcs	r0, r0
2000783a:	eb41 0101 	adc.w	r1, r1, r1
2000783e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007842:	f1a4 0401 	sub.w	r4, r4, #1
20007846:	d1e9      	bne.n	2000781c <__adddf3+0x10c>
20007848:	f091 0f00 	teq	r1, #0
2000784c:	bf04      	itt	eq
2000784e:	4601      	moveq	r1, r0
20007850:	2000      	moveq	r0, #0
20007852:	fab1 f381 	clz	r3, r1
20007856:	bf08      	it	eq
20007858:	3320      	addeq	r3, #32
2000785a:	f1a3 030b 	sub.w	r3, r3, #11
2000785e:	f1b3 0220 	subs.w	r2, r3, #32
20007862:	da0c      	bge.n	2000787e <__adddf3+0x16e>
20007864:	320c      	adds	r2, #12
20007866:	dd08      	ble.n	2000787a <__adddf3+0x16a>
20007868:	f102 0c14 	add.w	ip, r2, #20
2000786c:	f1c2 020c 	rsb	r2, r2, #12
20007870:	fa01 f00c 	lsl.w	r0, r1, ip
20007874:	fa21 f102 	lsr.w	r1, r1, r2
20007878:	e00c      	b.n	20007894 <__adddf3+0x184>
2000787a:	f102 0214 	add.w	r2, r2, #20
2000787e:	bfd8      	it	le
20007880:	f1c2 0c20 	rsble	ip, r2, #32
20007884:	fa01 f102 	lsl.w	r1, r1, r2
20007888:	fa20 fc0c 	lsr.w	ip, r0, ip
2000788c:	bfdc      	itt	le
2000788e:	ea41 010c 	orrle.w	r1, r1, ip
20007892:	4090      	lslle	r0, r2
20007894:	1ae4      	subs	r4, r4, r3
20007896:	bfa2      	ittt	ge
20007898:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000789c:	4329      	orrge	r1, r5
2000789e:	bd30      	popge	{r4, r5, pc}
200078a0:	ea6f 0404 	mvn.w	r4, r4
200078a4:	3c1f      	subs	r4, #31
200078a6:	da1c      	bge.n	200078e2 <__adddf3+0x1d2>
200078a8:	340c      	adds	r4, #12
200078aa:	dc0e      	bgt.n	200078ca <__adddf3+0x1ba>
200078ac:	f104 0414 	add.w	r4, r4, #20
200078b0:	f1c4 0220 	rsb	r2, r4, #32
200078b4:	fa20 f004 	lsr.w	r0, r0, r4
200078b8:	fa01 f302 	lsl.w	r3, r1, r2
200078bc:	ea40 0003 	orr.w	r0, r0, r3
200078c0:	fa21 f304 	lsr.w	r3, r1, r4
200078c4:	ea45 0103 	orr.w	r1, r5, r3
200078c8:	bd30      	pop	{r4, r5, pc}
200078ca:	f1c4 040c 	rsb	r4, r4, #12
200078ce:	f1c4 0220 	rsb	r2, r4, #32
200078d2:	fa20 f002 	lsr.w	r0, r0, r2
200078d6:	fa01 f304 	lsl.w	r3, r1, r4
200078da:	ea40 0003 	orr.w	r0, r0, r3
200078de:	4629      	mov	r1, r5
200078e0:	bd30      	pop	{r4, r5, pc}
200078e2:	fa21 f004 	lsr.w	r0, r1, r4
200078e6:	4629      	mov	r1, r5
200078e8:	bd30      	pop	{r4, r5, pc}
200078ea:	f094 0f00 	teq	r4, #0
200078ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200078f2:	bf06      	itte	eq
200078f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200078f8:	3401      	addeq	r4, #1
200078fa:	3d01      	subne	r5, #1
200078fc:	e74e      	b.n	2000779c <__adddf3+0x8c>
200078fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20007902:	bf18      	it	ne
20007904:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007908:	d029      	beq.n	2000795e <__adddf3+0x24e>
2000790a:	ea94 0f05 	teq	r4, r5
2000790e:	bf08      	it	eq
20007910:	ea90 0f02 	teqeq	r0, r2
20007914:	d005      	beq.n	20007922 <__adddf3+0x212>
20007916:	ea54 0c00 	orrs.w	ip, r4, r0
2000791a:	bf04      	itt	eq
2000791c:	4619      	moveq	r1, r3
2000791e:	4610      	moveq	r0, r2
20007920:	bd30      	pop	{r4, r5, pc}
20007922:	ea91 0f03 	teq	r1, r3
20007926:	bf1e      	ittt	ne
20007928:	2100      	movne	r1, #0
2000792a:	2000      	movne	r0, #0
2000792c:	bd30      	popne	{r4, r5, pc}
2000792e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20007932:	d105      	bne.n	20007940 <__adddf3+0x230>
20007934:	0040      	lsls	r0, r0, #1
20007936:	4149      	adcs	r1, r1
20007938:	bf28      	it	cs
2000793a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000793e:	bd30      	pop	{r4, r5, pc}
20007940:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20007944:	bf3c      	itt	cc
20007946:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000794a:	bd30      	popcc	{r4, r5, pc}
2000794c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007950:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20007954:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007958:	f04f 0000 	mov.w	r0, #0
2000795c:	bd30      	pop	{r4, r5, pc}
2000795e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20007962:	bf1a      	itte	ne
20007964:	4619      	movne	r1, r3
20007966:	4610      	movne	r0, r2
20007968:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000796c:	bf1c      	itt	ne
2000796e:	460b      	movne	r3, r1
20007970:	4602      	movne	r2, r0
20007972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007976:	bf06      	itte	eq
20007978:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000797c:	ea91 0f03 	teqeq	r1, r3
20007980:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20007984:	bd30      	pop	{r4, r5, pc}
20007986:	bf00      	nop

20007988 <__aeabi_ui2d>:
20007988:	f090 0f00 	teq	r0, #0
2000798c:	bf04      	itt	eq
2000798e:	2100      	moveq	r1, #0
20007990:	4770      	bxeq	lr
20007992:	b530      	push	{r4, r5, lr}
20007994:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007998:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000799c:	f04f 0500 	mov.w	r5, #0
200079a0:	f04f 0100 	mov.w	r1, #0
200079a4:	e750      	b.n	20007848 <__adddf3+0x138>
200079a6:	bf00      	nop

200079a8 <__aeabi_i2d>:
200079a8:	f090 0f00 	teq	r0, #0
200079ac:	bf04      	itt	eq
200079ae:	2100      	moveq	r1, #0
200079b0:	4770      	bxeq	lr
200079b2:	b530      	push	{r4, r5, lr}
200079b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200079b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200079bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200079c0:	bf48      	it	mi
200079c2:	4240      	negmi	r0, r0
200079c4:	f04f 0100 	mov.w	r1, #0
200079c8:	e73e      	b.n	20007848 <__adddf3+0x138>
200079ca:	bf00      	nop

200079cc <__aeabi_f2d>:
200079cc:	0042      	lsls	r2, r0, #1
200079ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
200079d2:	ea4f 0131 	mov.w	r1, r1, rrx
200079d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200079da:	bf1f      	itttt	ne
200079dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200079e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200079e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200079e8:	4770      	bxne	lr
200079ea:	f092 0f00 	teq	r2, #0
200079ee:	bf14      	ite	ne
200079f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200079f4:	4770      	bxeq	lr
200079f6:	b530      	push	{r4, r5, lr}
200079f8:	f44f 7460 	mov.w	r4, #896	; 0x380
200079fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007a00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007a04:	e720      	b.n	20007848 <__adddf3+0x138>
20007a06:	bf00      	nop

20007a08 <__aeabi_ul2d>:
20007a08:	ea50 0201 	orrs.w	r2, r0, r1
20007a0c:	bf08      	it	eq
20007a0e:	4770      	bxeq	lr
20007a10:	b530      	push	{r4, r5, lr}
20007a12:	f04f 0500 	mov.w	r5, #0
20007a16:	e00a      	b.n	20007a2e <__aeabi_l2d+0x16>

20007a18 <__aeabi_l2d>:
20007a18:	ea50 0201 	orrs.w	r2, r0, r1
20007a1c:	bf08      	it	eq
20007a1e:	4770      	bxeq	lr
20007a20:	b530      	push	{r4, r5, lr}
20007a22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20007a26:	d502      	bpl.n	20007a2e <__aeabi_l2d+0x16>
20007a28:	4240      	negs	r0, r0
20007a2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007a2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007a32:	f104 0432 	add.w	r4, r4, #50	; 0x32
20007a36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20007a3a:	f43f aedc 	beq.w	200077f6 <__adddf3+0xe6>
20007a3e:	f04f 0203 	mov.w	r2, #3
20007a42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20007a46:	bf18      	it	ne
20007a48:	3203      	addne	r2, #3
20007a4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20007a4e:	bf18      	it	ne
20007a50:	3203      	addne	r2, #3
20007a52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20007a56:	f1c2 0320 	rsb	r3, r2, #32
20007a5a:	fa00 fc03 	lsl.w	ip, r0, r3
20007a5e:	fa20 f002 	lsr.w	r0, r0, r2
20007a62:	fa01 fe03 	lsl.w	lr, r1, r3
20007a66:	ea40 000e 	orr.w	r0, r0, lr
20007a6a:	fa21 f102 	lsr.w	r1, r1, r2
20007a6e:	4414      	add	r4, r2
20007a70:	e6c1      	b.n	200077f6 <__adddf3+0xe6>
20007a72:	bf00      	nop

20007a74 <__aeabi_dmul>:
20007a74:	b570      	push	{r4, r5, r6, lr}
20007a76:	f04f 0cff 	mov.w	ip, #255	; 0xff
20007a7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20007a7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007a82:	bf1d      	ittte	ne
20007a84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20007a88:	ea94 0f0c 	teqne	r4, ip
20007a8c:	ea95 0f0c 	teqne	r5, ip
20007a90:	f000 f8de 	bleq	20007c50 <__aeabi_dmul+0x1dc>
20007a94:	442c      	add	r4, r5
20007a96:	ea81 0603 	eor.w	r6, r1, r3
20007a9a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20007a9e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20007aa2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20007aa6:	bf18      	it	ne
20007aa8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20007aac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007ab0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20007ab4:	d038      	beq.n	20007b28 <__aeabi_dmul+0xb4>
20007ab6:	fba0 ce02 	umull	ip, lr, r0, r2
20007aba:	f04f 0500 	mov.w	r5, #0
20007abe:	fbe1 e502 	umlal	lr, r5, r1, r2
20007ac2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20007ac6:	fbe0 e503 	umlal	lr, r5, r0, r3
20007aca:	f04f 0600 	mov.w	r6, #0
20007ace:	fbe1 5603 	umlal	r5, r6, r1, r3
20007ad2:	f09c 0f00 	teq	ip, #0
20007ad6:	bf18      	it	ne
20007ad8:	f04e 0e01 	orrne.w	lr, lr, #1
20007adc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20007ae0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20007ae4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20007ae8:	d204      	bcs.n	20007af4 <__aeabi_dmul+0x80>
20007aea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20007aee:	416d      	adcs	r5, r5
20007af0:	eb46 0606 	adc.w	r6, r6, r6
20007af4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20007af8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20007afc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20007b00:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20007b04:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20007b08:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20007b0c:	bf88      	it	hi
20007b0e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007b12:	d81e      	bhi.n	20007b52 <__aeabi_dmul+0xde>
20007b14:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20007b18:	bf08      	it	eq
20007b1a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20007b1e:	f150 0000 	adcs.w	r0, r0, #0
20007b22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007b26:	bd70      	pop	{r4, r5, r6, pc}
20007b28:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20007b2c:	ea46 0101 	orr.w	r1, r6, r1
20007b30:	ea40 0002 	orr.w	r0, r0, r2
20007b34:	ea81 0103 	eor.w	r1, r1, r3
20007b38:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20007b3c:	bfc2      	ittt	gt
20007b3e:	ebd4 050c 	rsbsgt	r5, r4, ip
20007b42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007b46:	bd70      	popgt	{r4, r5, r6, pc}
20007b48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007b4c:	f04f 0e00 	mov.w	lr, #0
20007b50:	3c01      	subs	r4, #1
20007b52:	f300 80ab 	bgt.w	20007cac <__aeabi_dmul+0x238>
20007b56:	f114 0f36 	cmn.w	r4, #54	; 0x36
20007b5a:	bfde      	ittt	le
20007b5c:	2000      	movle	r0, #0
20007b5e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20007b62:	bd70      	pople	{r4, r5, r6, pc}
20007b64:	f1c4 0400 	rsb	r4, r4, #0
20007b68:	3c20      	subs	r4, #32
20007b6a:	da35      	bge.n	20007bd8 <__aeabi_dmul+0x164>
20007b6c:	340c      	adds	r4, #12
20007b6e:	dc1b      	bgt.n	20007ba8 <__aeabi_dmul+0x134>
20007b70:	f104 0414 	add.w	r4, r4, #20
20007b74:	f1c4 0520 	rsb	r5, r4, #32
20007b78:	fa00 f305 	lsl.w	r3, r0, r5
20007b7c:	fa20 f004 	lsr.w	r0, r0, r4
20007b80:	fa01 f205 	lsl.w	r2, r1, r5
20007b84:	ea40 0002 	orr.w	r0, r0, r2
20007b88:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20007b8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007b90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007b94:	fa21 f604 	lsr.w	r6, r1, r4
20007b98:	eb42 0106 	adc.w	r1, r2, r6
20007b9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007ba0:	bf08      	it	eq
20007ba2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007ba6:	bd70      	pop	{r4, r5, r6, pc}
20007ba8:	f1c4 040c 	rsb	r4, r4, #12
20007bac:	f1c4 0520 	rsb	r5, r4, #32
20007bb0:	fa00 f304 	lsl.w	r3, r0, r4
20007bb4:	fa20 f005 	lsr.w	r0, r0, r5
20007bb8:	fa01 f204 	lsl.w	r2, r1, r4
20007bbc:	ea40 0002 	orr.w	r0, r0, r2
20007bc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007bc4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007bc8:	f141 0100 	adc.w	r1, r1, #0
20007bcc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007bd0:	bf08      	it	eq
20007bd2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007bd6:	bd70      	pop	{r4, r5, r6, pc}
20007bd8:	f1c4 0520 	rsb	r5, r4, #32
20007bdc:	fa00 f205 	lsl.w	r2, r0, r5
20007be0:	ea4e 0e02 	orr.w	lr, lr, r2
20007be4:	fa20 f304 	lsr.w	r3, r0, r4
20007be8:	fa01 f205 	lsl.w	r2, r1, r5
20007bec:	ea43 0302 	orr.w	r3, r3, r2
20007bf0:	fa21 f004 	lsr.w	r0, r1, r4
20007bf4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007bf8:	fa21 f204 	lsr.w	r2, r1, r4
20007bfc:	ea20 0002 	bic.w	r0, r0, r2
20007c00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20007c04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007c08:	bf08      	it	eq
20007c0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007c0e:	bd70      	pop	{r4, r5, r6, pc}
20007c10:	f094 0f00 	teq	r4, #0
20007c14:	d10f      	bne.n	20007c36 <__aeabi_dmul+0x1c2>
20007c16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20007c1a:	0040      	lsls	r0, r0, #1
20007c1c:	eb41 0101 	adc.w	r1, r1, r1
20007c20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007c24:	bf08      	it	eq
20007c26:	3c01      	subeq	r4, #1
20007c28:	d0f7      	beq.n	20007c1a <__aeabi_dmul+0x1a6>
20007c2a:	ea41 0106 	orr.w	r1, r1, r6
20007c2e:	f095 0f00 	teq	r5, #0
20007c32:	bf18      	it	ne
20007c34:	4770      	bxne	lr
20007c36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20007c3a:	0052      	lsls	r2, r2, #1
20007c3c:	eb43 0303 	adc.w	r3, r3, r3
20007c40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20007c44:	bf08      	it	eq
20007c46:	3d01      	subeq	r5, #1
20007c48:	d0f7      	beq.n	20007c3a <__aeabi_dmul+0x1c6>
20007c4a:	ea43 0306 	orr.w	r3, r3, r6
20007c4e:	4770      	bx	lr
20007c50:	ea94 0f0c 	teq	r4, ip
20007c54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20007c58:	bf18      	it	ne
20007c5a:	ea95 0f0c 	teqne	r5, ip
20007c5e:	d00c      	beq.n	20007c7a <__aeabi_dmul+0x206>
20007c60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007c64:	bf18      	it	ne
20007c66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007c6a:	d1d1      	bne.n	20007c10 <__aeabi_dmul+0x19c>
20007c6c:	ea81 0103 	eor.w	r1, r1, r3
20007c70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007c74:	f04f 0000 	mov.w	r0, #0
20007c78:	bd70      	pop	{r4, r5, r6, pc}
20007c7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007c7e:	bf06      	itte	eq
20007c80:	4610      	moveq	r0, r2
20007c82:	4619      	moveq	r1, r3
20007c84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007c88:	d019      	beq.n	20007cbe <__aeabi_dmul+0x24a>
20007c8a:	ea94 0f0c 	teq	r4, ip
20007c8e:	d102      	bne.n	20007c96 <__aeabi_dmul+0x222>
20007c90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20007c94:	d113      	bne.n	20007cbe <__aeabi_dmul+0x24a>
20007c96:	ea95 0f0c 	teq	r5, ip
20007c9a:	d105      	bne.n	20007ca8 <__aeabi_dmul+0x234>
20007c9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20007ca0:	bf1c      	itt	ne
20007ca2:	4610      	movne	r0, r2
20007ca4:	4619      	movne	r1, r3
20007ca6:	d10a      	bne.n	20007cbe <__aeabi_dmul+0x24a>
20007ca8:	ea81 0103 	eor.w	r1, r1, r3
20007cac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007cb0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007cb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007cb8:	f04f 0000 	mov.w	r0, #0
20007cbc:	bd70      	pop	{r4, r5, r6, pc}
20007cbe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007cc2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20007cc6:	bd70      	pop	{r4, r5, r6, pc}

20007cc8 <__aeabi_ddiv>:
20007cc8:	b570      	push	{r4, r5, r6, lr}
20007cca:	f04f 0cff 	mov.w	ip, #255	; 0xff
20007cce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20007cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007cd6:	bf1d      	ittte	ne
20007cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20007cdc:	ea94 0f0c 	teqne	r4, ip
20007ce0:	ea95 0f0c 	teqne	r5, ip
20007ce4:	f000 f8a7 	bleq	20007e36 <__aeabi_ddiv+0x16e>
20007ce8:	eba4 0405 	sub.w	r4, r4, r5
20007cec:	ea81 0e03 	eor.w	lr, r1, r3
20007cf0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007cf4:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007cf8:	f000 8088 	beq.w	20007e0c <__aeabi_ddiv+0x144>
20007cfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007d00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20007d04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20007d08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20007d0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20007d10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20007d14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20007d18:	ea4f 2600 	mov.w	r6, r0, lsl #8
20007d1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20007d20:	429d      	cmp	r5, r3
20007d22:	bf08      	it	eq
20007d24:	4296      	cmpeq	r6, r2
20007d26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20007d2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20007d2e:	d202      	bcs.n	20007d36 <__aeabi_ddiv+0x6e>
20007d30:	085b      	lsrs	r3, r3, #1
20007d32:	ea4f 0232 	mov.w	r2, r2, rrx
20007d36:	1ab6      	subs	r6, r6, r2
20007d38:	eb65 0503 	sbc.w	r5, r5, r3
20007d3c:	085b      	lsrs	r3, r3, #1
20007d3e:	ea4f 0232 	mov.w	r2, r2, rrx
20007d42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20007d46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20007d4a:	ebb6 0e02 	subs.w	lr, r6, r2
20007d4e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007d52:	bf22      	ittt	cs
20007d54:	1ab6      	subcs	r6, r6, r2
20007d56:	4675      	movcs	r5, lr
20007d58:	ea40 000c 	orrcs.w	r0, r0, ip
20007d5c:	085b      	lsrs	r3, r3, #1
20007d5e:	ea4f 0232 	mov.w	r2, r2, rrx
20007d62:	ebb6 0e02 	subs.w	lr, r6, r2
20007d66:	eb75 0e03 	sbcs.w	lr, r5, r3
20007d6a:	bf22      	ittt	cs
20007d6c:	1ab6      	subcs	r6, r6, r2
20007d6e:	4675      	movcs	r5, lr
20007d70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20007d74:	085b      	lsrs	r3, r3, #1
20007d76:	ea4f 0232 	mov.w	r2, r2, rrx
20007d7a:	ebb6 0e02 	subs.w	lr, r6, r2
20007d7e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007d82:	bf22      	ittt	cs
20007d84:	1ab6      	subcs	r6, r6, r2
20007d86:	4675      	movcs	r5, lr
20007d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20007d8c:	085b      	lsrs	r3, r3, #1
20007d8e:	ea4f 0232 	mov.w	r2, r2, rrx
20007d92:	ebb6 0e02 	subs.w	lr, r6, r2
20007d96:	eb75 0e03 	sbcs.w	lr, r5, r3
20007d9a:	bf22      	ittt	cs
20007d9c:	1ab6      	subcs	r6, r6, r2
20007d9e:	4675      	movcs	r5, lr
20007da0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20007da4:	ea55 0e06 	orrs.w	lr, r5, r6
20007da8:	d018      	beq.n	20007ddc <__aeabi_ddiv+0x114>
20007daa:	ea4f 1505 	mov.w	r5, r5, lsl #4
20007dae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20007db2:	ea4f 1606 	mov.w	r6, r6, lsl #4
20007db6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20007dba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20007dbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007dc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20007dc6:	d1c0      	bne.n	20007d4a <__aeabi_ddiv+0x82>
20007dc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007dcc:	d10b      	bne.n	20007de6 <__aeabi_ddiv+0x11e>
20007dce:	ea41 0100 	orr.w	r1, r1, r0
20007dd2:	f04f 0000 	mov.w	r0, #0
20007dd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20007dda:	e7b6      	b.n	20007d4a <__aeabi_ddiv+0x82>
20007ddc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007de0:	bf04      	itt	eq
20007de2:	4301      	orreq	r1, r0
20007de4:	2000      	moveq	r0, #0
20007de6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20007dea:	bf88      	it	hi
20007dec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007df0:	f63f aeaf 	bhi.w	20007b52 <__aeabi_dmul+0xde>
20007df4:	ebb5 0c03 	subs.w	ip, r5, r3
20007df8:	bf04      	itt	eq
20007dfa:	ebb6 0c02 	subseq.w	ip, r6, r2
20007dfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007e02:	f150 0000 	adcs.w	r0, r0, #0
20007e06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007e0a:	bd70      	pop	{r4, r5, r6, pc}
20007e0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20007e10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20007e14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20007e18:	bfc2      	ittt	gt
20007e1a:	ebd4 050c 	rsbsgt	r5, r4, ip
20007e1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007e22:	bd70      	popgt	{r4, r5, r6, pc}
20007e24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007e28:	f04f 0e00 	mov.w	lr, #0
20007e2c:	3c01      	subs	r4, #1
20007e2e:	e690      	b.n	20007b52 <__aeabi_dmul+0xde>
20007e30:	ea45 0e06 	orr.w	lr, r5, r6
20007e34:	e68d      	b.n	20007b52 <__aeabi_dmul+0xde>
20007e36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20007e3a:	ea94 0f0c 	teq	r4, ip
20007e3e:	bf08      	it	eq
20007e40:	ea95 0f0c 	teqeq	r5, ip
20007e44:	f43f af3b 	beq.w	20007cbe <__aeabi_dmul+0x24a>
20007e48:	ea94 0f0c 	teq	r4, ip
20007e4c:	d10a      	bne.n	20007e64 <__aeabi_ddiv+0x19c>
20007e4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007e52:	f47f af34 	bne.w	20007cbe <__aeabi_dmul+0x24a>
20007e56:	ea95 0f0c 	teq	r5, ip
20007e5a:	f47f af25 	bne.w	20007ca8 <__aeabi_dmul+0x234>
20007e5e:	4610      	mov	r0, r2
20007e60:	4619      	mov	r1, r3
20007e62:	e72c      	b.n	20007cbe <__aeabi_dmul+0x24a>
20007e64:	ea95 0f0c 	teq	r5, ip
20007e68:	d106      	bne.n	20007e78 <__aeabi_ddiv+0x1b0>
20007e6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007e6e:	f43f aefd 	beq.w	20007c6c <__aeabi_dmul+0x1f8>
20007e72:	4610      	mov	r0, r2
20007e74:	4619      	mov	r1, r3
20007e76:	e722      	b.n	20007cbe <__aeabi_dmul+0x24a>
20007e78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007e7c:	bf18      	it	ne
20007e7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007e82:	f47f aec5 	bne.w	20007c10 <__aeabi_dmul+0x19c>
20007e86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20007e8a:	f47f af0d 	bne.w	20007ca8 <__aeabi_dmul+0x234>
20007e8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20007e92:	f47f aeeb 	bne.w	20007c6c <__aeabi_dmul+0x1f8>
20007e96:	e712      	b.n	20007cbe <__aeabi_dmul+0x24a>

20007e98 <__gedf2>:
20007e98:	f04f 3cff 	mov.w	ip, #4294967295
20007e9c:	e006      	b.n	20007eac <__cmpdf2+0x4>
20007e9e:	bf00      	nop

20007ea0 <__ledf2>:
20007ea0:	f04f 0c01 	mov.w	ip, #1
20007ea4:	e002      	b.n	20007eac <__cmpdf2+0x4>
20007ea6:	bf00      	nop

20007ea8 <__cmpdf2>:
20007ea8:	f04f 0c01 	mov.w	ip, #1
20007eac:	f84d cd04 	str.w	ip, [sp, #-4]!
20007eb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007eb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007eb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007ebc:	bf18      	it	ne
20007ebe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20007ec2:	d01b      	beq.n	20007efc <__cmpdf2+0x54>
20007ec4:	b001      	add	sp, #4
20007ec6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20007eca:	bf0c      	ite	eq
20007ecc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20007ed0:	ea91 0f03 	teqne	r1, r3
20007ed4:	bf02      	ittt	eq
20007ed6:	ea90 0f02 	teqeq	r0, r2
20007eda:	2000      	moveq	r0, #0
20007edc:	4770      	bxeq	lr
20007ede:	f110 0f00 	cmn.w	r0, #0
20007ee2:	ea91 0f03 	teq	r1, r3
20007ee6:	bf58      	it	pl
20007ee8:	4299      	cmppl	r1, r3
20007eea:	bf08      	it	eq
20007eec:	4290      	cmpeq	r0, r2
20007eee:	bf2c      	ite	cs
20007ef0:	17d8      	asrcs	r0, r3, #31
20007ef2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20007ef6:	f040 0001 	orr.w	r0, r0, #1
20007efa:	4770      	bx	lr
20007efc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007f00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007f04:	d102      	bne.n	20007f0c <__cmpdf2+0x64>
20007f06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20007f0a:	d107      	bne.n	20007f1c <__cmpdf2+0x74>
20007f0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007f10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007f14:	d1d6      	bne.n	20007ec4 <__cmpdf2+0x1c>
20007f16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20007f1a:	d0d3      	beq.n	20007ec4 <__cmpdf2+0x1c>
20007f1c:	f85d 0b04 	ldr.w	r0, [sp], #4
20007f20:	4770      	bx	lr
20007f22:	bf00      	nop

20007f24 <__aeabi_cdrcmple>:
20007f24:	4684      	mov	ip, r0
20007f26:	4610      	mov	r0, r2
20007f28:	4662      	mov	r2, ip
20007f2a:	468c      	mov	ip, r1
20007f2c:	4619      	mov	r1, r3
20007f2e:	4663      	mov	r3, ip
20007f30:	e000      	b.n	20007f34 <__aeabi_cdcmpeq>
20007f32:	bf00      	nop

20007f34 <__aeabi_cdcmpeq>:
20007f34:	b501      	push	{r0, lr}
20007f36:	f7ff ffb7 	bl	20007ea8 <__cmpdf2>
20007f3a:	2800      	cmp	r0, #0
20007f3c:	bf48      	it	mi
20007f3e:	f110 0f00 	cmnmi.w	r0, #0
20007f42:	bd01      	pop	{r0, pc}

20007f44 <__aeabi_dcmpeq>:
20007f44:	f84d ed08 	str.w	lr, [sp, #-8]!
20007f48:	f7ff fff4 	bl	20007f34 <__aeabi_cdcmpeq>
20007f4c:	bf0c      	ite	eq
20007f4e:	2001      	moveq	r0, #1
20007f50:	2000      	movne	r0, #0
20007f52:	f85d fb08 	ldr.w	pc, [sp], #8
20007f56:	bf00      	nop

20007f58 <__aeabi_dcmplt>:
20007f58:	f84d ed08 	str.w	lr, [sp, #-8]!
20007f5c:	f7ff ffea 	bl	20007f34 <__aeabi_cdcmpeq>
20007f60:	bf34      	ite	cc
20007f62:	2001      	movcc	r0, #1
20007f64:	2000      	movcs	r0, #0
20007f66:	f85d fb08 	ldr.w	pc, [sp], #8
20007f6a:	bf00      	nop

20007f6c <__aeabi_dcmple>:
20007f6c:	f84d ed08 	str.w	lr, [sp, #-8]!
20007f70:	f7ff ffe0 	bl	20007f34 <__aeabi_cdcmpeq>
20007f74:	bf94      	ite	ls
20007f76:	2001      	movls	r0, #1
20007f78:	2000      	movhi	r0, #0
20007f7a:	f85d fb08 	ldr.w	pc, [sp], #8
20007f7e:	bf00      	nop

20007f80 <__aeabi_dcmpge>:
20007f80:	f84d ed08 	str.w	lr, [sp, #-8]!
20007f84:	f7ff ffce 	bl	20007f24 <__aeabi_cdrcmple>
20007f88:	bf94      	ite	ls
20007f8a:	2001      	movls	r0, #1
20007f8c:	2000      	movhi	r0, #0
20007f8e:	f85d fb08 	ldr.w	pc, [sp], #8
20007f92:	bf00      	nop

20007f94 <__aeabi_dcmpgt>:
20007f94:	f84d ed08 	str.w	lr, [sp, #-8]!
20007f98:	f7ff ffc4 	bl	20007f24 <__aeabi_cdrcmple>
20007f9c:	bf34      	ite	cc
20007f9e:	2001      	movcc	r0, #1
20007fa0:	2000      	movcs	r0, #0
20007fa2:	f85d fb08 	ldr.w	pc, [sp], #8
20007fa6:	bf00      	nop

20007fa8 <__aeabi_d2iz>:
20007fa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007fac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007fb0:	d215      	bcs.n	20007fde <__aeabi_d2iz+0x36>
20007fb2:	d511      	bpl.n	20007fd8 <__aeabi_d2iz+0x30>
20007fb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007fb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007fbc:	d912      	bls.n	20007fe4 <__aeabi_d2iz+0x3c>
20007fbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007fc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007fc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007fca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007fce:	fa23 f002 	lsr.w	r0, r3, r2
20007fd2:	bf18      	it	ne
20007fd4:	4240      	negne	r0, r0
20007fd6:	4770      	bx	lr
20007fd8:	f04f 0000 	mov.w	r0, #0
20007fdc:	4770      	bx	lr
20007fde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007fe2:	d105      	bne.n	20007ff0 <__aeabi_d2iz+0x48>
20007fe4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007fe8:	bf08      	it	eq
20007fea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007fee:	4770      	bx	lr
20007ff0:	f04f 0000 	mov.w	r0, #0
20007ff4:	4770      	bx	lr
20007ff6:	bf00      	nop

20007ff8 <__aeabi_uldivmod>:
20007ff8:	b94b      	cbnz	r3, 2000800e <__aeabi_uldivmod+0x16>
20007ffa:	b942      	cbnz	r2, 2000800e <__aeabi_uldivmod+0x16>
20007ffc:	2900      	cmp	r1, #0
20007ffe:	bf08      	it	eq
20008000:	2800      	cmpeq	r0, #0
20008002:	d002      	beq.n	2000800a <__aeabi_uldivmod+0x12>
20008004:	f04f 31ff 	mov.w	r1, #4294967295
20008008:	4608      	mov	r0, r1
2000800a:	f7ff bb79 	b.w	20007700 <__aeabi_idiv0>
2000800e:	b082      	sub	sp, #8
20008010:	46ec      	mov	ip, sp
20008012:	e92d 5000 	stmdb	sp!, {ip, lr}
20008016:	f000 f805 	bl	20008024 <__gnu_uldivmod_helper>
2000801a:	f8dd e004 	ldr.w	lr, [sp, #4]
2000801e:	b002      	add	sp, #8
20008020:	bc0c      	pop	{r2, r3}
20008022:	4770      	bx	lr

20008024 <__gnu_uldivmod_helper>:
20008024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008026:	4614      	mov	r4, r2
20008028:	461d      	mov	r5, r3
2000802a:	4606      	mov	r6, r0
2000802c:	460f      	mov	r7, r1
2000802e:	f000 f9d7 	bl	200083e0 <__udivdi3>
20008032:	fb00 f505 	mul.w	r5, r0, r5
20008036:	fba0 2304 	umull	r2, r3, r0, r4
2000803a:	fb04 5401 	mla	r4, r4, r1, r5
2000803e:	18e3      	adds	r3, r4, r3
20008040:	1ab6      	subs	r6, r6, r2
20008042:	eb67 0703 	sbc.w	r7, r7, r3
20008046:	9b06      	ldr	r3, [sp, #24]
20008048:	e9c3 6700 	strd	r6, r7, [r3]
2000804c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000804e:	bf00      	nop

20008050 <__gnu_ldivmod_helper>:
20008050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008052:	4614      	mov	r4, r2
20008054:	461d      	mov	r5, r3
20008056:	4606      	mov	r6, r0
20008058:	460f      	mov	r7, r1
2000805a:	f000 f80f 	bl	2000807c <__divdi3>
2000805e:	fb00 f505 	mul.w	r5, r0, r5
20008062:	fba0 2304 	umull	r2, r3, r0, r4
20008066:	fb04 5401 	mla	r4, r4, r1, r5
2000806a:	18e3      	adds	r3, r4, r3
2000806c:	1ab6      	subs	r6, r6, r2
2000806e:	eb67 0703 	sbc.w	r7, r7, r3
20008072:	9b06      	ldr	r3, [sp, #24]
20008074:	e9c3 6700 	strd	r6, r7, [r3]
20008078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000807a:	bf00      	nop

2000807c <__divdi3>:
2000807c:	2900      	cmp	r1, #0
2000807e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008082:	b085      	sub	sp, #20
20008084:	f2c0 80c8 	blt.w	20008218 <__divdi3+0x19c>
20008088:	2600      	movs	r6, #0
2000808a:	2b00      	cmp	r3, #0
2000808c:	f2c0 80bf 	blt.w	2000820e <__divdi3+0x192>
20008090:	4689      	mov	r9, r1
20008092:	4614      	mov	r4, r2
20008094:	4605      	mov	r5, r0
20008096:	469b      	mov	fp, r3
20008098:	2b00      	cmp	r3, #0
2000809a:	d14a      	bne.n	20008132 <__divdi3+0xb6>
2000809c:	428a      	cmp	r2, r1
2000809e:	d957      	bls.n	20008150 <__divdi3+0xd4>
200080a0:	fab2 f382 	clz	r3, r2
200080a4:	b153      	cbz	r3, 200080bc <__divdi3+0x40>
200080a6:	f1c3 0020 	rsb	r0, r3, #32
200080aa:	fa01 f903 	lsl.w	r9, r1, r3
200080ae:	fa25 f800 	lsr.w	r8, r5, r0
200080b2:	fa12 f403 	lsls.w	r4, r2, r3
200080b6:	409d      	lsls	r5, r3
200080b8:	ea48 0909 	orr.w	r9, r8, r9
200080bc:	0c27      	lsrs	r7, r4, #16
200080be:	4648      	mov	r0, r9
200080c0:	4639      	mov	r1, r7
200080c2:	fa1f fb84 	uxth.w	fp, r4
200080c6:	f7ff f9df 	bl	20007488 <__aeabi_uidiv>
200080ca:	4639      	mov	r1, r7
200080cc:	4682      	mov	sl, r0
200080ce:	4648      	mov	r0, r9
200080d0:	f7ff fb08 	bl	200076e4 <__aeabi_uidivmod>
200080d4:	0c2a      	lsrs	r2, r5, #16
200080d6:	fb0b f30a 	mul.w	r3, fp, sl
200080da:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200080de:	454b      	cmp	r3, r9
200080e0:	d909      	bls.n	200080f6 <__divdi3+0x7a>
200080e2:	eb19 0904 	adds.w	r9, r9, r4
200080e6:	f10a 3aff 	add.w	sl, sl, #4294967295
200080ea:	d204      	bcs.n	200080f6 <__divdi3+0x7a>
200080ec:	454b      	cmp	r3, r9
200080ee:	bf84      	itt	hi
200080f0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200080f4:	44a1      	addhi	r9, r4
200080f6:	ebc3 0909 	rsb	r9, r3, r9
200080fa:	4639      	mov	r1, r7
200080fc:	4648      	mov	r0, r9
200080fe:	b2ad      	uxth	r5, r5
20008100:	f7ff f9c2 	bl	20007488 <__aeabi_uidiv>
20008104:	4639      	mov	r1, r7
20008106:	4680      	mov	r8, r0
20008108:	4648      	mov	r0, r9
2000810a:	f7ff faeb 	bl	200076e4 <__aeabi_uidivmod>
2000810e:	fb0b fb08 	mul.w	fp, fp, r8
20008112:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008116:	45ab      	cmp	fp, r5
20008118:	d907      	bls.n	2000812a <__divdi3+0xae>
2000811a:	192d      	adds	r5, r5, r4
2000811c:	f108 38ff 	add.w	r8, r8, #4294967295
20008120:	d203      	bcs.n	2000812a <__divdi3+0xae>
20008122:	45ab      	cmp	fp, r5
20008124:	bf88      	it	hi
20008126:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000812a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000812e:	2700      	movs	r7, #0
20008130:	e003      	b.n	2000813a <__divdi3+0xbe>
20008132:	428b      	cmp	r3, r1
20008134:	d957      	bls.n	200081e6 <__divdi3+0x16a>
20008136:	2700      	movs	r7, #0
20008138:	46b8      	mov	r8, r7
2000813a:	4642      	mov	r2, r8
2000813c:	463b      	mov	r3, r7
2000813e:	b116      	cbz	r6, 20008146 <__divdi3+0xca>
20008140:	4252      	negs	r2, r2
20008142:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008146:	4619      	mov	r1, r3
20008148:	4610      	mov	r0, r2
2000814a:	b005      	add	sp, #20
2000814c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008150:	b922      	cbnz	r2, 2000815c <__divdi3+0xe0>
20008152:	4611      	mov	r1, r2
20008154:	2001      	movs	r0, #1
20008156:	f7ff f997 	bl	20007488 <__aeabi_uidiv>
2000815a:	4604      	mov	r4, r0
2000815c:	fab4 f884 	clz	r8, r4
20008160:	f1b8 0f00 	cmp.w	r8, #0
20008164:	d15e      	bne.n	20008224 <__divdi3+0x1a8>
20008166:	ebc4 0809 	rsb	r8, r4, r9
2000816a:	0c27      	lsrs	r7, r4, #16
2000816c:	fa1f f984 	uxth.w	r9, r4
20008170:	2101      	movs	r1, #1
20008172:	9102      	str	r1, [sp, #8]
20008174:	4639      	mov	r1, r7
20008176:	4640      	mov	r0, r8
20008178:	f7ff f986 	bl	20007488 <__aeabi_uidiv>
2000817c:	4639      	mov	r1, r7
2000817e:	4682      	mov	sl, r0
20008180:	4640      	mov	r0, r8
20008182:	f7ff faaf 	bl	200076e4 <__aeabi_uidivmod>
20008186:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000818a:	fb09 f30a 	mul.w	r3, r9, sl
2000818e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008192:	455b      	cmp	r3, fp
20008194:	d909      	bls.n	200081aa <__divdi3+0x12e>
20008196:	eb1b 0b04 	adds.w	fp, fp, r4
2000819a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000819e:	d204      	bcs.n	200081aa <__divdi3+0x12e>
200081a0:	455b      	cmp	r3, fp
200081a2:	bf84      	itt	hi
200081a4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200081a8:	44a3      	addhi	fp, r4
200081aa:	ebc3 0b0b 	rsb	fp, r3, fp
200081ae:	4639      	mov	r1, r7
200081b0:	4658      	mov	r0, fp
200081b2:	b2ad      	uxth	r5, r5
200081b4:	f7ff f968 	bl	20007488 <__aeabi_uidiv>
200081b8:	4639      	mov	r1, r7
200081ba:	4680      	mov	r8, r0
200081bc:	4658      	mov	r0, fp
200081be:	f7ff fa91 	bl	200076e4 <__aeabi_uidivmod>
200081c2:	fb09 f908 	mul.w	r9, r9, r8
200081c6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200081ca:	45a9      	cmp	r9, r5
200081cc:	d907      	bls.n	200081de <__divdi3+0x162>
200081ce:	192d      	adds	r5, r5, r4
200081d0:	f108 38ff 	add.w	r8, r8, #4294967295
200081d4:	d203      	bcs.n	200081de <__divdi3+0x162>
200081d6:	45a9      	cmp	r9, r5
200081d8:	bf88      	it	hi
200081da:	f108 38ff 	addhi.w	r8, r8, #4294967295
200081de:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200081e2:	9f02      	ldr	r7, [sp, #8]
200081e4:	e7a9      	b.n	2000813a <__divdi3+0xbe>
200081e6:	fab3 f783 	clz	r7, r3
200081ea:	2f00      	cmp	r7, #0
200081ec:	d168      	bne.n	200082c0 <__divdi3+0x244>
200081ee:	428b      	cmp	r3, r1
200081f0:	bf2c      	ite	cs
200081f2:	f04f 0900 	movcs.w	r9, #0
200081f6:	f04f 0901 	movcc.w	r9, #1
200081fa:	4282      	cmp	r2, r0
200081fc:	bf8c      	ite	hi
200081fe:	464c      	movhi	r4, r9
20008200:	f049 0401 	orrls.w	r4, r9, #1
20008204:	2c00      	cmp	r4, #0
20008206:	d096      	beq.n	20008136 <__divdi3+0xba>
20008208:	f04f 0801 	mov.w	r8, #1
2000820c:	e795      	b.n	2000813a <__divdi3+0xbe>
2000820e:	4252      	negs	r2, r2
20008210:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008214:	43f6      	mvns	r6, r6
20008216:	e73b      	b.n	20008090 <__divdi3+0x14>
20008218:	4240      	negs	r0, r0
2000821a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000821e:	f04f 36ff 	mov.w	r6, #4294967295
20008222:	e732      	b.n	2000808a <__divdi3+0xe>
20008224:	fa04 f408 	lsl.w	r4, r4, r8
20008228:	f1c8 0720 	rsb	r7, r8, #32
2000822c:	fa35 f307 	lsrs.w	r3, r5, r7
20008230:	fa29 fa07 	lsr.w	sl, r9, r7
20008234:	0c27      	lsrs	r7, r4, #16
20008236:	fa09 fb08 	lsl.w	fp, r9, r8
2000823a:	4639      	mov	r1, r7
2000823c:	4650      	mov	r0, sl
2000823e:	ea43 020b 	orr.w	r2, r3, fp
20008242:	9202      	str	r2, [sp, #8]
20008244:	f7ff f920 	bl	20007488 <__aeabi_uidiv>
20008248:	4639      	mov	r1, r7
2000824a:	fa1f f984 	uxth.w	r9, r4
2000824e:	4683      	mov	fp, r0
20008250:	4650      	mov	r0, sl
20008252:	f7ff fa47 	bl	200076e4 <__aeabi_uidivmod>
20008256:	9802      	ldr	r0, [sp, #8]
20008258:	fb09 f20b 	mul.w	r2, r9, fp
2000825c:	0c03      	lsrs	r3, r0, #16
2000825e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008262:	429a      	cmp	r2, r3
20008264:	d904      	bls.n	20008270 <__divdi3+0x1f4>
20008266:	191b      	adds	r3, r3, r4
20008268:	f10b 3bff 	add.w	fp, fp, #4294967295
2000826c:	f0c0 80b1 	bcc.w	200083d2 <__divdi3+0x356>
20008270:	1a9b      	subs	r3, r3, r2
20008272:	4639      	mov	r1, r7
20008274:	4618      	mov	r0, r3
20008276:	9301      	str	r3, [sp, #4]
20008278:	f7ff f906 	bl	20007488 <__aeabi_uidiv>
2000827c:	9901      	ldr	r1, [sp, #4]
2000827e:	4682      	mov	sl, r0
20008280:	4608      	mov	r0, r1
20008282:	4639      	mov	r1, r7
20008284:	f7ff fa2e 	bl	200076e4 <__aeabi_uidivmod>
20008288:	f8dd c008 	ldr.w	ip, [sp, #8]
2000828c:	fb09 f30a 	mul.w	r3, r9, sl
20008290:	fa1f f08c 	uxth.w	r0, ip
20008294:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008298:	4293      	cmp	r3, r2
2000829a:	d908      	bls.n	200082ae <__divdi3+0x232>
2000829c:	1912      	adds	r2, r2, r4
2000829e:	f10a 3aff 	add.w	sl, sl, #4294967295
200082a2:	d204      	bcs.n	200082ae <__divdi3+0x232>
200082a4:	4293      	cmp	r3, r2
200082a6:	bf84      	itt	hi
200082a8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200082ac:	1912      	addhi	r2, r2, r4
200082ae:	fa05 f508 	lsl.w	r5, r5, r8
200082b2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200082b6:	ebc3 0802 	rsb	r8, r3, r2
200082ba:	f8cd e008 	str.w	lr, [sp, #8]
200082be:	e759      	b.n	20008174 <__divdi3+0xf8>
200082c0:	f1c7 0020 	rsb	r0, r7, #32
200082c4:	fa03 fa07 	lsl.w	sl, r3, r7
200082c8:	40c2      	lsrs	r2, r0
200082ca:	fa35 f300 	lsrs.w	r3, r5, r0
200082ce:	ea42 0b0a 	orr.w	fp, r2, sl
200082d2:	fa21 f800 	lsr.w	r8, r1, r0
200082d6:	fa01 f907 	lsl.w	r9, r1, r7
200082da:	4640      	mov	r0, r8
200082dc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200082e0:	ea43 0109 	orr.w	r1, r3, r9
200082e4:	9102      	str	r1, [sp, #8]
200082e6:	4651      	mov	r1, sl
200082e8:	fa1f f28b 	uxth.w	r2, fp
200082ec:	9203      	str	r2, [sp, #12]
200082ee:	f7ff f8cb 	bl	20007488 <__aeabi_uidiv>
200082f2:	4651      	mov	r1, sl
200082f4:	4681      	mov	r9, r0
200082f6:	4640      	mov	r0, r8
200082f8:	f7ff f9f4 	bl	200076e4 <__aeabi_uidivmod>
200082fc:	9b03      	ldr	r3, [sp, #12]
200082fe:	f8dd c008 	ldr.w	ip, [sp, #8]
20008302:	fb03 f209 	mul.w	r2, r3, r9
20008306:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000830a:	fa14 f307 	lsls.w	r3, r4, r7
2000830e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008312:	42a2      	cmp	r2, r4
20008314:	d904      	bls.n	20008320 <__divdi3+0x2a4>
20008316:	eb14 040b 	adds.w	r4, r4, fp
2000831a:	f109 39ff 	add.w	r9, r9, #4294967295
2000831e:	d352      	bcc.n	200083c6 <__divdi3+0x34a>
20008320:	1aa4      	subs	r4, r4, r2
20008322:	4651      	mov	r1, sl
20008324:	4620      	mov	r0, r4
20008326:	9301      	str	r3, [sp, #4]
20008328:	f7ff f8ae 	bl	20007488 <__aeabi_uidiv>
2000832c:	4651      	mov	r1, sl
2000832e:	4680      	mov	r8, r0
20008330:	4620      	mov	r0, r4
20008332:	f7ff f9d7 	bl	200076e4 <__aeabi_uidivmod>
20008336:	9803      	ldr	r0, [sp, #12]
20008338:	f8dd c008 	ldr.w	ip, [sp, #8]
2000833c:	fb00 f208 	mul.w	r2, r0, r8
20008340:	fa1f f38c 	uxth.w	r3, ip
20008344:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008348:	9b01      	ldr	r3, [sp, #4]
2000834a:	4282      	cmp	r2, r0
2000834c:	d904      	bls.n	20008358 <__divdi3+0x2dc>
2000834e:	eb10 000b 	adds.w	r0, r0, fp
20008352:	f108 38ff 	add.w	r8, r8, #4294967295
20008356:	d330      	bcc.n	200083ba <__divdi3+0x33e>
20008358:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000835c:	fa1f fc83 	uxth.w	ip, r3
20008360:	0c1b      	lsrs	r3, r3, #16
20008362:	1a80      	subs	r0, r0, r2
20008364:	fa1f fe88 	uxth.w	lr, r8
20008368:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000836c:	fb0c f90e 	mul.w	r9, ip, lr
20008370:	fb0c fc0a 	mul.w	ip, ip, sl
20008374:	fb03 c10e 	mla	r1, r3, lr, ip
20008378:	fb03 f20a 	mul.w	r2, r3, sl
2000837c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008380:	458c      	cmp	ip, r1
20008382:	bf88      	it	hi
20008384:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008388:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000838c:	4570      	cmp	r0, lr
2000838e:	d310      	bcc.n	200083b2 <__divdi3+0x336>
20008390:	fa1f f989 	uxth.w	r9, r9
20008394:	fa05 f707 	lsl.w	r7, r5, r7
20008398:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000839c:	bf14      	ite	ne
2000839e:	2200      	movne	r2, #0
200083a0:	2201      	moveq	r2, #1
200083a2:	4287      	cmp	r7, r0
200083a4:	bf2c      	ite	cs
200083a6:	2700      	movcs	r7, #0
200083a8:	f002 0701 	andcc.w	r7, r2, #1
200083ac:	2f00      	cmp	r7, #0
200083ae:	f43f aec4 	beq.w	2000813a <__divdi3+0xbe>
200083b2:	f108 38ff 	add.w	r8, r8, #4294967295
200083b6:	2700      	movs	r7, #0
200083b8:	e6bf      	b.n	2000813a <__divdi3+0xbe>
200083ba:	4282      	cmp	r2, r0
200083bc:	bf84      	itt	hi
200083be:	4458      	addhi	r0, fp
200083c0:	f108 38ff 	addhi.w	r8, r8, #4294967295
200083c4:	e7c8      	b.n	20008358 <__divdi3+0x2dc>
200083c6:	42a2      	cmp	r2, r4
200083c8:	bf84      	itt	hi
200083ca:	f109 39ff 	addhi.w	r9, r9, #4294967295
200083ce:	445c      	addhi	r4, fp
200083d0:	e7a6      	b.n	20008320 <__divdi3+0x2a4>
200083d2:	429a      	cmp	r2, r3
200083d4:	bf84      	itt	hi
200083d6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200083da:	191b      	addhi	r3, r3, r4
200083dc:	e748      	b.n	20008270 <__divdi3+0x1f4>
200083de:	bf00      	nop

200083e0 <__udivdi3>:
200083e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200083e4:	460c      	mov	r4, r1
200083e6:	b083      	sub	sp, #12
200083e8:	4680      	mov	r8, r0
200083ea:	4616      	mov	r6, r2
200083ec:	4689      	mov	r9, r1
200083ee:	461f      	mov	r7, r3
200083f0:	4615      	mov	r5, r2
200083f2:	468a      	mov	sl, r1
200083f4:	2b00      	cmp	r3, #0
200083f6:	d14b      	bne.n	20008490 <__udivdi3+0xb0>
200083f8:	428a      	cmp	r2, r1
200083fa:	d95c      	bls.n	200084b6 <__udivdi3+0xd6>
200083fc:	fab2 f382 	clz	r3, r2
20008400:	b15b      	cbz	r3, 2000841a <__udivdi3+0x3a>
20008402:	f1c3 0020 	rsb	r0, r3, #32
20008406:	fa01 fa03 	lsl.w	sl, r1, r3
2000840a:	fa28 f200 	lsr.w	r2, r8, r0
2000840e:	fa16 f503 	lsls.w	r5, r6, r3
20008412:	fa08 f803 	lsl.w	r8, r8, r3
20008416:	ea42 0a0a 	orr.w	sl, r2, sl
2000841a:	0c2e      	lsrs	r6, r5, #16
2000841c:	4650      	mov	r0, sl
2000841e:	4631      	mov	r1, r6
20008420:	b2af      	uxth	r7, r5
20008422:	f7ff f831 	bl	20007488 <__aeabi_uidiv>
20008426:	4631      	mov	r1, r6
20008428:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000842c:	4681      	mov	r9, r0
2000842e:	4650      	mov	r0, sl
20008430:	f7ff f958 	bl	200076e4 <__aeabi_uidivmod>
20008434:	fb07 f309 	mul.w	r3, r7, r9
20008438:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000843c:	4553      	cmp	r3, sl
2000843e:	d909      	bls.n	20008454 <__udivdi3+0x74>
20008440:	eb1a 0a05 	adds.w	sl, sl, r5
20008444:	f109 39ff 	add.w	r9, r9, #4294967295
20008448:	d204      	bcs.n	20008454 <__udivdi3+0x74>
2000844a:	4553      	cmp	r3, sl
2000844c:	bf84      	itt	hi
2000844e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008452:	44aa      	addhi	sl, r5
20008454:	ebc3 0a0a 	rsb	sl, r3, sl
20008458:	4631      	mov	r1, r6
2000845a:	4650      	mov	r0, sl
2000845c:	fa1f f888 	uxth.w	r8, r8
20008460:	f7ff f812 	bl	20007488 <__aeabi_uidiv>
20008464:	4631      	mov	r1, r6
20008466:	4604      	mov	r4, r0
20008468:	4650      	mov	r0, sl
2000846a:	f7ff f93b 	bl	200076e4 <__aeabi_uidivmod>
2000846e:	fb07 f704 	mul.w	r7, r7, r4
20008472:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008476:	4547      	cmp	r7, r8
20008478:	d906      	bls.n	20008488 <__udivdi3+0xa8>
2000847a:	3c01      	subs	r4, #1
2000847c:	eb18 0805 	adds.w	r8, r8, r5
20008480:	d202      	bcs.n	20008488 <__udivdi3+0xa8>
20008482:	4547      	cmp	r7, r8
20008484:	bf88      	it	hi
20008486:	3c01      	subhi	r4, #1
20008488:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000848c:	2600      	movs	r6, #0
2000848e:	e05c      	b.n	2000854a <__udivdi3+0x16a>
20008490:	428b      	cmp	r3, r1
20008492:	d858      	bhi.n	20008546 <__udivdi3+0x166>
20008494:	fab3 f683 	clz	r6, r3
20008498:	2e00      	cmp	r6, #0
2000849a:	d15b      	bne.n	20008554 <__udivdi3+0x174>
2000849c:	428b      	cmp	r3, r1
2000849e:	bf2c      	ite	cs
200084a0:	2200      	movcs	r2, #0
200084a2:	2201      	movcc	r2, #1
200084a4:	4285      	cmp	r5, r0
200084a6:	bf8c      	ite	hi
200084a8:	4615      	movhi	r5, r2
200084aa:	f042 0501 	orrls.w	r5, r2, #1
200084ae:	2d00      	cmp	r5, #0
200084b0:	d049      	beq.n	20008546 <__udivdi3+0x166>
200084b2:	2401      	movs	r4, #1
200084b4:	e049      	b.n	2000854a <__udivdi3+0x16a>
200084b6:	b922      	cbnz	r2, 200084c2 <__udivdi3+0xe2>
200084b8:	4611      	mov	r1, r2
200084ba:	2001      	movs	r0, #1
200084bc:	f7fe ffe4 	bl	20007488 <__aeabi_uidiv>
200084c0:	4605      	mov	r5, r0
200084c2:	fab5 f685 	clz	r6, r5
200084c6:	2e00      	cmp	r6, #0
200084c8:	f040 80ba 	bne.w	20008640 <__udivdi3+0x260>
200084cc:	1b64      	subs	r4, r4, r5
200084ce:	0c2f      	lsrs	r7, r5, #16
200084d0:	fa1f fa85 	uxth.w	sl, r5
200084d4:	2601      	movs	r6, #1
200084d6:	4639      	mov	r1, r7
200084d8:	4620      	mov	r0, r4
200084da:	f7fe ffd5 	bl	20007488 <__aeabi_uidiv>
200084de:	4639      	mov	r1, r7
200084e0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
200084e4:	4681      	mov	r9, r0
200084e6:	4620      	mov	r0, r4
200084e8:	f7ff f8fc 	bl	200076e4 <__aeabi_uidivmod>
200084ec:	fb0a f309 	mul.w	r3, sl, r9
200084f0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
200084f4:	455b      	cmp	r3, fp
200084f6:	d909      	bls.n	2000850c <__udivdi3+0x12c>
200084f8:	eb1b 0b05 	adds.w	fp, fp, r5
200084fc:	f109 39ff 	add.w	r9, r9, #4294967295
20008500:	d204      	bcs.n	2000850c <__udivdi3+0x12c>
20008502:	455b      	cmp	r3, fp
20008504:	bf84      	itt	hi
20008506:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000850a:	44ab      	addhi	fp, r5
2000850c:	ebc3 0b0b 	rsb	fp, r3, fp
20008510:	4639      	mov	r1, r7
20008512:	4658      	mov	r0, fp
20008514:	fa1f f888 	uxth.w	r8, r8
20008518:	f7fe ffb6 	bl	20007488 <__aeabi_uidiv>
2000851c:	4639      	mov	r1, r7
2000851e:	4604      	mov	r4, r0
20008520:	4658      	mov	r0, fp
20008522:	f7ff f8df 	bl	200076e4 <__aeabi_uidivmod>
20008526:	fb0a fa04 	mul.w	sl, sl, r4
2000852a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000852e:	45c2      	cmp	sl, r8
20008530:	d906      	bls.n	20008540 <__udivdi3+0x160>
20008532:	3c01      	subs	r4, #1
20008534:	eb18 0805 	adds.w	r8, r8, r5
20008538:	d202      	bcs.n	20008540 <__udivdi3+0x160>
2000853a:	45c2      	cmp	sl, r8
2000853c:	bf88      	it	hi
2000853e:	3c01      	subhi	r4, #1
20008540:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008544:	e001      	b.n	2000854a <__udivdi3+0x16a>
20008546:	2600      	movs	r6, #0
20008548:	4634      	mov	r4, r6
2000854a:	4631      	mov	r1, r6
2000854c:	4620      	mov	r0, r4
2000854e:	b003      	add	sp, #12
20008550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008554:	f1c6 0020 	rsb	r0, r6, #32
20008558:	40b3      	lsls	r3, r6
2000855a:	fa32 f700 	lsrs.w	r7, r2, r0
2000855e:	fa21 fb00 	lsr.w	fp, r1, r0
20008562:	431f      	orrs	r7, r3
20008564:	fa14 f206 	lsls.w	r2, r4, r6
20008568:	fa28 f100 	lsr.w	r1, r8, r0
2000856c:	4658      	mov	r0, fp
2000856e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008572:	4311      	orrs	r1, r2
20008574:	9100      	str	r1, [sp, #0]
20008576:	4651      	mov	r1, sl
20008578:	b2bb      	uxth	r3, r7
2000857a:	9301      	str	r3, [sp, #4]
2000857c:	f7fe ff84 	bl	20007488 <__aeabi_uidiv>
20008580:	4651      	mov	r1, sl
20008582:	40b5      	lsls	r5, r6
20008584:	4681      	mov	r9, r0
20008586:	4658      	mov	r0, fp
20008588:	f7ff f8ac 	bl	200076e4 <__aeabi_uidivmod>
2000858c:	9c01      	ldr	r4, [sp, #4]
2000858e:	9800      	ldr	r0, [sp, #0]
20008590:	fb04 f309 	mul.w	r3, r4, r9
20008594:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008598:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000859c:	455b      	cmp	r3, fp
2000859e:	d905      	bls.n	200085ac <__udivdi3+0x1cc>
200085a0:	eb1b 0b07 	adds.w	fp, fp, r7
200085a4:	f109 39ff 	add.w	r9, r9, #4294967295
200085a8:	f0c0 808e 	bcc.w	200086c8 <__udivdi3+0x2e8>
200085ac:	ebc3 0b0b 	rsb	fp, r3, fp
200085b0:	4651      	mov	r1, sl
200085b2:	4658      	mov	r0, fp
200085b4:	f7fe ff68 	bl	20007488 <__aeabi_uidiv>
200085b8:	4651      	mov	r1, sl
200085ba:	4604      	mov	r4, r0
200085bc:	4658      	mov	r0, fp
200085be:	f7ff f891 	bl	200076e4 <__aeabi_uidivmod>
200085c2:	9801      	ldr	r0, [sp, #4]
200085c4:	9a00      	ldr	r2, [sp, #0]
200085c6:	fb00 f304 	mul.w	r3, r0, r4
200085ca:	fa1f fc82 	uxth.w	ip, r2
200085ce:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200085d2:	4293      	cmp	r3, r2
200085d4:	d906      	bls.n	200085e4 <__udivdi3+0x204>
200085d6:	3c01      	subs	r4, #1
200085d8:	19d2      	adds	r2, r2, r7
200085da:	d203      	bcs.n	200085e4 <__udivdi3+0x204>
200085dc:	4293      	cmp	r3, r2
200085de:	d901      	bls.n	200085e4 <__udivdi3+0x204>
200085e0:	19d2      	adds	r2, r2, r7
200085e2:	3c01      	subs	r4, #1
200085e4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200085e8:	b2a8      	uxth	r0, r5
200085ea:	1ad2      	subs	r2, r2, r3
200085ec:	0c2d      	lsrs	r5, r5, #16
200085ee:	fa1f fc84 	uxth.w	ip, r4
200085f2:	0c23      	lsrs	r3, r4, #16
200085f4:	fb00 f70c 	mul.w	r7, r0, ip
200085f8:	fb00 fe03 	mul.w	lr, r0, r3
200085fc:	fb05 e10c 	mla	r1, r5, ip, lr
20008600:	fb05 f503 	mul.w	r5, r5, r3
20008604:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008608:	458e      	cmp	lr, r1
2000860a:	bf88      	it	hi
2000860c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008610:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008614:	42aa      	cmp	r2, r5
20008616:	d310      	bcc.n	2000863a <__udivdi3+0x25a>
20008618:	b2bf      	uxth	r7, r7
2000861a:	fa08 f606 	lsl.w	r6, r8, r6
2000861e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20008622:	bf14      	ite	ne
20008624:	f04f 0e00 	movne.w	lr, #0
20008628:	f04f 0e01 	moveq.w	lr, #1
2000862c:	4296      	cmp	r6, r2
2000862e:	bf2c      	ite	cs
20008630:	2600      	movcs	r6, #0
20008632:	f00e 0601 	andcc.w	r6, lr, #1
20008636:	2e00      	cmp	r6, #0
20008638:	d087      	beq.n	2000854a <__udivdi3+0x16a>
2000863a:	3c01      	subs	r4, #1
2000863c:	2600      	movs	r6, #0
2000863e:	e784      	b.n	2000854a <__udivdi3+0x16a>
20008640:	40b5      	lsls	r5, r6
20008642:	f1c6 0120 	rsb	r1, r6, #32
20008646:	fa24 f901 	lsr.w	r9, r4, r1
2000864a:	fa28 f201 	lsr.w	r2, r8, r1
2000864e:	0c2f      	lsrs	r7, r5, #16
20008650:	40b4      	lsls	r4, r6
20008652:	4639      	mov	r1, r7
20008654:	4648      	mov	r0, r9
20008656:	4322      	orrs	r2, r4
20008658:	9200      	str	r2, [sp, #0]
2000865a:	f7fe ff15 	bl	20007488 <__aeabi_uidiv>
2000865e:	4639      	mov	r1, r7
20008660:	fa1f fa85 	uxth.w	sl, r5
20008664:	4683      	mov	fp, r0
20008666:	4648      	mov	r0, r9
20008668:	f7ff f83c 	bl	200076e4 <__aeabi_uidivmod>
2000866c:	9b00      	ldr	r3, [sp, #0]
2000866e:	0c1a      	lsrs	r2, r3, #16
20008670:	fb0a f30b 	mul.w	r3, sl, fp
20008674:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008678:	42a3      	cmp	r3, r4
2000867a:	d903      	bls.n	20008684 <__udivdi3+0x2a4>
2000867c:	1964      	adds	r4, r4, r5
2000867e:	f10b 3bff 	add.w	fp, fp, #4294967295
20008682:	d327      	bcc.n	200086d4 <__udivdi3+0x2f4>
20008684:	1ae4      	subs	r4, r4, r3
20008686:	4639      	mov	r1, r7
20008688:	4620      	mov	r0, r4
2000868a:	f7fe fefd 	bl	20007488 <__aeabi_uidiv>
2000868e:	4639      	mov	r1, r7
20008690:	4681      	mov	r9, r0
20008692:	4620      	mov	r0, r4
20008694:	f7ff f826 	bl	200076e4 <__aeabi_uidivmod>
20008698:	9800      	ldr	r0, [sp, #0]
2000869a:	fb0a f309 	mul.w	r3, sl, r9
2000869e:	fa1f fc80 	uxth.w	ip, r0
200086a2:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
200086a6:	42a3      	cmp	r3, r4
200086a8:	d908      	bls.n	200086bc <__udivdi3+0x2dc>
200086aa:	1964      	adds	r4, r4, r5
200086ac:	f109 39ff 	add.w	r9, r9, #4294967295
200086b0:	d204      	bcs.n	200086bc <__udivdi3+0x2dc>
200086b2:	42a3      	cmp	r3, r4
200086b4:	bf84      	itt	hi
200086b6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200086ba:	1964      	addhi	r4, r4, r5
200086bc:	fa08 f806 	lsl.w	r8, r8, r6
200086c0:	1ae4      	subs	r4, r4, r3
200086c2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200086c6:	e706      	b.n	200084d6 <__udivdi3+0xf6>
200086c8:	455b      	cmp	r3, fp
200086ca:	bf84      	itt	hi
200086cc:	f109 39ff 	addhi.w	r9, r9, #4294967295
200086d0:	44bb      	addhi	fp, r7
200086d2:	e76b      	b.n	200085ac <__udivdi3+0x1cc>
200086d4:	42a3      	cmp	r3, r4
200086d6:	bf84      	itt	hi
200086d8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200086dc:	1964      	addhi	r4, r4, r5
200086de:	e7d1      	b.n	20008684 <__udivdi3+0x2a4>
200086e0:	39494c49 	.word	0x39494c49
200086e4:	20313433 	.word	0x20313433
200086e8:	74736554 	.word	0x74736554
200086ec:	000d0a21 	.word	0x000d0a21
200086f0:	74636552 	.word	0x74636552
200086f4:	6c676e61 	.word	0x6c676e61
200086f8:	28207365 	.word	0x28207365
200086fc:	6c6c6966 	.word	0x6c6c6966
20008700:	20296465 	.word	0x20296465
20008704:	20202020 	.word	0x20202020
20008708:	000d0a20 	.word	0x000d0a20
2000870c:	656e6f44 	.word	0x656e6f44
20008710:	000d0a21 	.word	0x000d0a21
20008714:	70616548 	.word	0x70616548
20008718:	646e6120 	.word	0x646e6120
2000871c:	61747320 	.word	0x61747320
20008720:	63206b63 	.word	0x63206b63
20008724:	696c6c6f 	.word	0x696c6c6f
20008728:	6e6f6973 	.word	0x6e6f6973
2000872c:	0000000a 	.word	0x0000000a

20008730 <C.18.2576>:
20008730:	00000001 00000002 00000004 00000001     ................

20008740 <_global_impure_ptr>:
20008740:	200089d0 00000043                       ... C...

20008748 <blanks.3577>:
20008748:	20202020 20202020 20202020 20202020                     

20008758 <zeroes.3578>:
20008758:	30303030 30303030 30303030 30303030     0000000000000000
20008768:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20008778:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20008788:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20008798:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200087a8:	00000030 69666e49 7974696e 00000000     0...Infinity....
200087b8:	004e614e                                NaN.

200087bc <__sf_fake_stdin>:
	...

200087dc <__sf_fake_stdout>:
	...

200087fc <__sf_fake_stderr>:
	...

2000881c <charset>:
2000881c:	20008854                                T.. 

20008820 <lconv>:
20008820:	20008850 20008778 20008778 20008778     P.. x.. x.. x.. 
20008830:	20008778 20008778 20008778 20008778     x.. x.. x.. x.. 
20008840:	20008778 20008778 ffffffff ffffffff     x.. x.. ........
20008850:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20008860 <__mprec_tens>:
20008860:	00000000 3ff00000 00000000 40240000     .......?......$@
20008870:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20008880:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20008890:	00000000 412e8480 00000000 416312d0     .......A......cA
200088a0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200088b0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
200088c0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
200088d0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200088e0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200088f0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20008900:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20008910:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20008920:	79d99db4 44ea7843                       ...yCx.D

20008928 <p05.2463>:
20008928:	00000005 00000019 0000007d 00000000     ........}.......

20008938 <__mprec_bigtens>:
20008938:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20008948:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20008958:	7f73bf3c 75154fdd                       <.s..O.u

20008960 <__mprec_tinytens>:
20008960:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20008970:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20008980:	64ac6f43 0ac80628                       Co.d(...

20008988 <_init>:
20008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000898a:	bf00      	nop
2000898c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000898e:	bc08      	pop	{r3}
20008990:	469e      	mov	lr, r3
20008992:	4770      	bx	lr

20008994 <_fini>:
20008994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008996:	bf00      	nop
20008998:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000899a:	bc08      	pop	{r3}
2000899c:	469e      	mov	lr, r3
2000899e:	4770      	bx	lr

200089a0 <__frame_dummy_init_array_entry>:
200089a0:	0485 2000                                   ... 

200089a4 <__do_global_dtors_aux_fini_array_entry>:
200089a4:	0471 2000                                   q.. 
