###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       869454   # Number of WRITE/WRITEP commands
num_reads_done                 =      1177304   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1033562   # Number of read row buffer hits
num_read_cmds                  =      1177298   # Number of READ/READP commands
num_writes_done                =       869502   # Number of read requests issued
num_write_row_hits             =       756721   # Number of write row buffer hits
num_act_cmds                   =       259246   # Number of ACT commands
num_pre_cmds                   =       259221   # Number of PRE commands
num_ondemand_pres              =       234638   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9637993   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550701   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       362007   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449299   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1978381   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28870   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5448   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3003   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2452   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1617   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1525   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1688   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2263   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19803   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          632   # Write cmd latency (cycles)
write_latency[20-39]           =         8113   # Write cmd latency (cycles)
write_latency[40-59]           =         9655   # Write cmd latency (cycles)
write_latency[60-79]           =        13864   # Write cmd latency (cycles)
write_latency[80-99]           =        17158   # Write cmd latency (cycles)
write_latency[100-119]         =        19995   # Write cmd latency (cycles)
write_latency[120-139]         =        22875   # Write cmd latency (cycles)
write_latency[140-159]         =        26106   # Write cmd latency (cycles)
write_latency[160-179]         =        29827   # Write cmd latency (cycles)
write_latency[180-199]         =        32019   # Write cmd latency (cycles)
write_latency[200-]            =       689210   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       204513   # Read request latency (cycles)
read_latency[40-59]            =        95648   # Read request latency (cycles)
read_latency[60-79]            =        78847   # Read request latency (cycles)
read_latency[80-99]            =        56113   # Read request latency (cycles)
read_latency[100-119]          =        46354   # Read request latency (cycles)
read_latency[120-139]          =        39792   # Read request latency (cycles)
read_latency[140-159]          =        35055   # Read request latency (cycles)
read_latency[160-179]          =        30973   # Read request latency (cycles)
read_latency[180-199]          =        27786   # Read request latency (cycles)
read_latency[200-]             =       562213   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.34031e+09   # Write energy
read_energy                    =  4.74687e+09   # Read energy
act_energy                     =  7.09297e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.73763e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.15664e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01411e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95964e+09   # Active standby energy rank.1
average_read_latency           =      344.838   # Average read request latency (cycles)
average_interarrival           =      4.88546   # Average request interarrival latency (cycles)
total_energy                   =  2.28643e+10   # Total energy (pJ)
average_power                  =      2286.43   # Average power (mW)
average_bandwidth              =      17.4661   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       874528   # Number of WRITE/WRITEP commands
num_reads_done                 =      1181836   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1038975   # Number of read row buffer hits
num_read_cmds                  =      1181833   # Number of READ/READP commands
num_writes_done                =       874569   # Number of read requests issued
num_write_row_hits             =       761488   # Number of write row buffer hits
num_act_cmds                   =       258367   # Number of ACT commands
num_pre_cmds                   =       258343   # Number of PRE commands
num_ondemand_pres              =       233438   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9613218   # Cyles of rank active rank.0
rank_active_cycles.1           =      9588980   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       386782   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       411020   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1987152   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30459   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4958   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2965   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2303   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1803   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1539   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1501   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1657   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2304   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19793   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          632   # Write cmd latency (cycles)
write_latency[20-39]           =         8272   # Write cmd latency (cycles)
write_latency[40-59]           =         9836   # Write cmd latency (cycles)
write_latency[60-79]           =        13843   # Write cmd latency (cycles)
write_latency[80-99]           =        17110   # Write cmd latency (cycles)
write_latency[100-119]         =        20590   # Write cmd latency (cycles)
write_latency[120-139]         =        23750   # Write cmd latency (cycles)
write_latency[140-159]         =        27804   # Write cmd latency (cycles)
write_latency[160-179]         =        32196   # Write cmd latency (cycles)
write_latency[180-199]         =        35672   # Write cmd latency (cycles)
write_latency[200-]            =       684823   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       206886   # Read request latency (cycles)
read_latency[40-59]            =       100071   # Read request latency (cycles)
read_latency[60-79]            =        88912   # Read request latency (cycles)
read_latency[80-99]            =        61399   # Read request latency (cycles)
read_latency[100-119]          =        50627   # Read request latency (cycles)
read_latency[120-139]          =        43304   # Read request latency (cycles)
read_latency[140-159]          =        37220   # Read request latency (cycles)
read_latency[160-179]          =        32647   # Read request latency (cycles)
read_latency[180-199]          =        29243   # Read request latency (cycles)
read_latency[200-]             =       531524   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.36564e+09   # Write energy
read_energy                    =  4.76515e+09   # Read energy
act_energy                     =  7.06892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.85655e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.9729e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99865e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98352e+09   # Active standby energy rank.1
average_read_latency           =      321.145   # Average read request latency (cycles)
average_interarrival           =      4.86275   # Average request interarrival latency (cycles)
total_energy                   =  2.29075e+10   # Total energy (pJ)
average_power                  =      2290.75   # Average power (mW)
average_bandwidth              =       17.548   # Average bandwidth
