#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 11 10:30:20 2020
# Process ID: 2404
# Current directory: /home/james/projects/leakage_cancellation
# Command line: vivado
# Log file: /home/james/projects/leakage_cancellation/vivado.log
# Journal file: /home/james/projects/leakage_cancellation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 6222.336 ; gain = 172.957 ; free physical = 55458 ; free virtual = 134363
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Sep 11 10:32:54 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Fri Sep 11 10:32:54 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 11:04:56 2020...
