<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 24 22:22:03 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     traffic_light
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_1s]
            2977 items scored, 2977 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.708ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             counter_1_i28  (from clk_1s +)
   Destination:    FD1P3IX    CD             counter_1_i25  (to clk_1s +)

   Delay:                  11.562ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

     11.562ns data_path counter_1_i28 to counter_1_i25 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.708ns

 Path Details: counter_1_i28 to counter_1_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              counter_1_i28 (from clk_1s)
Route         2   e 1.002                                  counter_1[28]
LUT4        ---     0.448              A to Z              i11_2_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              C to Z              i25_4_lut
Route         1   e 0.788                                  n54_adj_32
LUT4        ---     0.448              B to Z              i27_4_lut_adj_39
Route         1   e 0.788                                  n56_adj_30
LUT4        ---     0.448              B to Z              i28_4_lut_adj_31
Route         3   e 1.051                                  n8346
LUT4        ---     0.448              B to Z              i4740_4_lut
Route         1   e 0.788                                  n8468
LUT4        ---     0.448              A to Z              i4_4_lut_adj_53
Route         4   e 1.120                                  n2966
LUT4        ---     0.448              D to Z              i4828_2_lut_3_lut_4_lut
Route        29   e 1.698                                  n5856
                  --------
                   11.562  (30.6% logic, 69.4% route), 8 logic levels.


Error:  The following path violates requirements by 6.708ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             counter_1_i28  (from clk_1s +)
   Destination:    FD1P3IX    CD             counter_1_i26  (to clk_1s +)

   Delay:                  11.562ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

     11.562ns data_path counter_1_i28 to counter_1_i26 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.708ns

 Path Details: counter_1_i28 to counter_1_i26

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              counter_1_i28 (from clk_1s)
Route         2   e 1.002                                  counter_1[28]
LUT4        ---     0.448              A to Z              i11_2_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              C to Z              i25_4_lut
Route         1   e 0.788                                  n54_adj_32
LUT4        ---     0.448              B to Z              i27_4_lut_adj_39
Route         1   e 0.788                                  n56_adj_30
LUT4        ---     0.448              B to Z              i28_4_lut_adj_31
Route         3   e 1.051                                  n8346
LUT4        ---     0.448              B to Z              i4740_4_lut
Route         1   e 0.788                                  n8468
LUT4        ---     0.448              A to Z              i4_4_lut_adj_53
Route         4   e 1.120                                  n2966
LUT4        ---     0.448              D to Z              i4828_2_lut_3_lut_4_lut
Route        29   e 1.698                                  n5856
                  --------
                   11.562  (30.6% logic, 69.4% route), 8 logic levels.


Error:  The following path violates requirements by 6.708ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             counter_1_i28  (from clk_1s +)
   Destination:    FD1P3IX    CD             counter_1_i27  (to clk_1s +)

   Delay:                  11.562ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

     11.562ns data_path counter_1_i28 to counter_1_i27 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.708ns

 Path Details: counter_1_i28 to counter_1_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              counter_1_i28 (from clk_1s)
Route         2   e 1.002                                  counter_1[28]
LUT4        ---     0.448              A to Z              i11_2_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              C to Z              i25_4_lut
Route         1   e 0.788                                  n54_adj_32
LUT4        ---     0.448              B to Z              i27_4_lut_adj_39
Route         1   e 0.788                                  n56_adj_30
LUT4        ---     0.448              B to Z              i28_4_lut_adj_31
Route         3   e 1.051                                  n8346
LUT4        ---     0.448              B to Z              i4740_4_lut
Route         1   e 0.788                                  n8468
LUT4        ---     0.448              A to Z              i4_4_lut_adj_53
Route         4   e 1.120                                  n2966
LUT4        ---     0.448              D to Z              i4828_2_lut_3_lut_4_lut
Route        29   e 1.698                                  n5856
                  --------
                   11.562  (30.6% logic, 69.4% route), 8 logic levels.

Warning: 11.708 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            486 items scored, 486 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.390ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i21  (from clk_c +)
   Destination:    FD1P3AX    SP             data_237  (to clk_c +)

   Delay:                  12.131ns  (32.9% logic, 67.1% route), 9 logic levels.

 Constraint Details:

     12.131ns data_path write_cnt_i0_i21 to data_237 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.390ns

 Path Details: write_cnt_i0_i21 to data_237

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i21 (from clk_c)
Route         3   e 1.099                                  write_cnt[21]
LUT4        ---     0.448              C to Z              i12_4_lut
Route         1   e 0.788                                  n28
LUT4        ---     0.448              B to Z              i14_4_lut
Route         1   e 0.788                                  n30_adj_28
LUT4        ---     0.448              B to Z              i15_4_lut
Route         1   e 0.788                                  n8353
LUT4        ---     0.448              B to Z              i3346_4_lut_rep_70
Route        11   e 1.363                                  n8873
LUT4        ---     0.448              D to Z              i4850_2_lut_rep_62_2_lut_4_lut
Route         2   e 0.954                                  n8865
LUT4        ---     0.448              A to Z              i5_4_lut
Route         1   e 0.788                                  n8441
LUT4        ---     0.448              C to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i4860_4_lut
Route         1   e 0.788                                  clk_c_enable_35
                  --------
                   12.131  (32.9% logic, 67.1% route), 9 logic levels.


Error:  The following path violates requirements by 7.390ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i21  (from clk_c +)
   Destination:    FD1P3AX    SP             data_237  (to clk_c +)

   Delay:                  12.131ns  (32.9% logic, 67.1% route), 9 logic levels.

 Constraint Details:

     12.131ns data_path write_cnt_i0_i21 to data_237 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.390ns

 Path Details: write_cnt_i0_i21 to data_237

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i21 (from clk_c)
Route         3   e 1.099                                  write_cnt[21]
LUT4        ---     0.448              C to Z              i12_4_lut
Route         1   e 0.788                                  n28
LUT4        ---     0.448              B to Z              i14_4_lut
Route         1   e 0.788                                  n30_adj_28
LUT4        ---     0.448              B to Z              i15_4_lut
Route         1   e 0.788                                  n8353
LUT4        ---     0.448              B to Z              i3346_4_lut_rep_70
Route        11   e 1.363                                  n8873
LUT4        ---     0.448              A to Z              i4764_3_lut_4_lut_4_lut_4_lut
Route         2   e 0.954                                  n8492
LUT4        ---     0.448              C to Z              i1_4_lut
Route         1   e 0.788                                  n6_adj_4
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i4860_4_lut
Route         1   e 0.788                                  clk_c_enable_35
                  --------
                   12.131  (32.9% logic, 67.1% route), 9 logic levels.


Error:  The following path violates requirements by 7.390ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i30  (from clk_c +)
   Destination:    FD1P3AX    SP             data_237  (to clk_c +)

   Delay:                  12.131ns  (32.9% logic, 67.1% route), 9 logic levels.

 Constraint Details:

     12.131ns data_path write_cnt_i0_i30 to data_237 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.390ns

 Path Details: write_cnt_i0_i30 to data_237

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i30 (from clk_c)
Route         3   e 1.099                                  write_cnt[30]
LUT4        ---     0.448              A to Z              i6_2_lut_adj_63
Route         1   e 0.788                                  n22
LUT4        ---     0.448              C to Z              i14_4_lut
Route         1   e 0.788                                  n30_adj_28
LUT4        ---     0.448              B to Z              i15_4_lut
Route         1   e 0.788                                  n8353
LUT4        ---     0.448              B to Z              i3346_4_lut_rep_70
Route        11   e 1.363                                  n8873
LUT4        ---     0.448              D to Z              i4850_2_lut_rep_62_2_lut_4_lut
Route         2   e 0.954                                  n8865
LUT4        ---     0.448              A to Z              i5_4_lut
Route         1   e 0.788                                  n8441
LUT4        ---     0.448              C to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i4860_4_lut
Route         1   e 0.788                                  clk_c_enable_35
                  --------
                   12.131  (32.9% logic, 67.1% route), 9 logic levels.

Warning: 12.390 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1s]                  |     5.000 ns|    11.708 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    12.390 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n8346                                   |       3|    1505|     43.46%
                                        |        |        |
n37_adj_17                              |       2|    1472|     42.51%
                                        |        |        |
n8348                                   |       2|    1472|     42.51%
                                        |        |        |
n5856                                   |      29|    1421|     41.03%
                                        |        |        |
n58                                     |       1|    1024|     29.57%
                                        |        |        |
n56_adj_30                              |       1|     994|     28.70%
                                        |        |        |
n2966                                   |       4|     849|     24.52%
                                        |        |        |
n8468                                   |       1|     849|     24.52%
                                        |        |        |
n2639                                   |      32|     736|     21.25%
                                        |        |        |
n8867                                   |      32|     736|     21.25%
                                        |        |        |
n8872                                   |       5|     644|     18.60%
                                        |        |        |
n56                                     |       1|     512|     14.78%
                                        |        |        |
n54_adj_32                              |       1|     506|     14.61%
                                        |        |        |
n52_adj_33                              |       1|     424|     12.24%
                                        |        |        |
n54                                     |       1|     384|     11.09%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 3463  Score: 18455017

Constraints cover  19969 paths, 747 nets, and 1829 connections (90.6% coverage)


Peak memory: 94646272 bytes, TRCE: 2891776 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
