<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf

</twCmdLine><twDesign>schemat.ncd</twDesign><twDesignPath>schemat.ncd</twDesignPath><twPCF>schemat.pcf</twPCF><twPcfPath>schemat.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>11321785</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>839</twEndPtCnt><twPathErrCnt>1279406</twPathErrCnt><twMinPer>21.096</twMinPer></twConstHead><twPathRptBanner iPaths="3716621" iCriticalPaths="1279402" sType="EndPoint">Paths for end point XLXI_11/VGA_Red (SLICE_X25Y51.SR), 3716621 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.096</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>21.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp><twBEL>XLXI_11/VGA_Red_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.990</twLogDel><twRouteDel>6.106</twRouteDel><twTotDel>21.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.072</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>21.072</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;4&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>XLXI_11/_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;5&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp><twBEL>XLXI_11/VGA_Red_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.978</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>21.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.025</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>21.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp><twBEL>XLXI_11/VGA_Red_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>XLXI_11/VGA_Red_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.872</twLogDel><twRouteDel>6.153</twRouteDel><twTotDel>21.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3655504" iCriticalPaths="2" sType="EndPoint">Paths for end point XLXI_11/VGA_Green (SLICE_X22Y50.G3), 3655504 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.041</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Green</twDest><twTotPathDel>20.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Green</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>XLXI_11/VGA_Green</twComp><twBEL>XLXI_11/VGA_Green_mux00061</twBEL><twBEL>XLXI_11/VGA_Green</twBEL></twPathDel><twLogDel>14.213</twLogDel><twRouteDel>5.828</twRouteDel><twTotDel>20.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.017</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Green</twDest><twTotPathDel>20.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Green</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;4&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>XLXI_11/_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;5&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>XLXI_11/VGA_Green</twComp><twBEL>XLXI_11/VGA_Green_mux00061</twBEL><twBEL>XLXI_11/VGA_Green</twBEL></twPathDel><twLogDel>14.201</twLogDel><twRouteDel>5.816</twRouteDel><twTotDel>20.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Green</twDest><twTotPathDel>19.970</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Green</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>XLXI_11/VGA_Green</twComp><twBEL>XLXI_11/VGA_Green_mux00061</twBEL><twBEL>XLXI_11/VGA_Green</twBEL></twPathDel><twLogDel>14.095</twLogDel><twRouteDel>5.875</twRouteDel><twTotDel>19.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.6</twPctLog><twPctRoute>29.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3655504" iCriticalPaths="2" sType="EndPoint">Paths for end point XLXI_11/VGA_Red (SLICE_X25Y51.G2), 3655504 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>20.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red_mux00051</twBEL><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.158</twLogDel><twRouteDel>5.876</twRouteDel><twTotDel>20.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.010</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>20.010</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;4&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>XLXI_11/_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;5&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;26&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;26&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red_mux00051</twBEL><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.146</twLogDel><twRouteDel>5.864</twRouteDel><twTotDel>20.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">XLXI_11/v_count_1</twSrc><twDest BELType="FF">XLXI_11/VGA_Red</twDest><twTotPathDel>19.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_11/v_count_1</twSrc><twDest BELType='FF'>XLXI_11/VGA_Red</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXI_11/v_count&lt;0&gt;</twComp><twBEL>XLXI_11/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>XLXI_11/v_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXI_11/_sub0001&lt;0&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_lut&lt;1&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub__sub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/_sub0001&lt;2&gt;</twComp><twBEL>XLXI_11/Msub__sub0001_cy&lt;2&gt;</twBEL><twBEL>XLXI_11/Msub__sub0001_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXI_11/_sub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;2&gt;</twComp><twBEL>XLXI_11/_sub0001&lt;3&gt;_rt</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;4&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Msub_mult0003_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;6&gt;</twComp><twBEL>XLXI_11/Msub_mult0003_addsub0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_11/Msub_mult0003_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>XLXI_11/mult0003_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y4.P10</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.602</twDelInfo><twComp>XLXI_11/Mmult__mult0003</twComp><twBEL>XLXI_11/Mmult__mult0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXI_11/_mult0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;10&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_lut&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;12&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;12&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;14&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;14&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;16&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;16&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;18&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;18&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;20&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;20&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;22&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;22&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Madd_VGA_Green_add0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;24&gt;</twComp><twBEL>XLXI_11/Madd_VGA_Green_add0001_cy&lt;24&gt;</twBEL><twBEL>XLXI_11/Madd_VGA_Green_add0001_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>XLXI_11/VGA_Green_add0001&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_11/Mcompar_VGA_Green_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_11/VGA_Green_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>XLXI_11/VGA_Red</twComp><twBEL>XLXI_11/VGA_Red_mux00051</twBEL><twBEL>XLXI_11/VGA_Red</twBEL></twPathDel><twLogDel>14.040</twLogDel><twRouteDel>5.923</twRouteDel><twTotDel>19.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_2/iI2C_master/sregIn_1 (SLICE_X17Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">XLXI_2/iI2C_master/sregIn_0</twSrc><twDest BELType="FF">XLXI_2/iI2C_master/sregIn_1</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_2/iI2C_master/sregIn_0</twSrc><twDest BELType='FF'>XLXI_2/iI2C_master/sregIn_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;1&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;1&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_2/iI2C_master/sregIn_3 (SLICE_X15Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.976</twSlack><twSrc BELType="FF">XLXI_2/iI2C_master/sregIn_2</twSrc><twDest BELType="FF">XLXI_2/iI2C_master/sregIn_3</twDest><twTotPathDel>0.976</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_2/iI2C_master/sregIn_2</twSrc><twDest BELType='FF'>XLXI_2/iI2C_master/sregIn_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;3&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;3&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_3</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_2/iI2C_master/sregIn_2 (SLICE_X15Y56.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">XLXI_2/iI2C_master/sregIn_1</twSrc><twDest BELType="FF">XLXI_2/iI2C_master/sregIn_2</twDest><twTotPathDel>1.040</twTotPathDel><twClkSkew dest = "0.022" src = "0.015">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_2/iI2C_master/sregIn_1</twSrc><twDest BELType='FF'>XLXI_2/iI2C_master/sregIn_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;1&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y56.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>XLXI_2/iI2C_master/sregIn&lt;3&gt;</twComp><twBEL>XLXI_2/iI2C_master/sregIn_2</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>1.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="XLXI_2/iI2C_master/sregOut&lt;1&gt;/CLK" logResource="XLXI_2/iI2C_master/sregOut_1/CK" locationPin="SLICE_X12Y60.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="XLXI_2/iI2C_master/sregOut&lt;1&gt;/CLK" logResource="XLXI_2/iI2C_master/sregOut_1/CK" locationPin="SLICE_X12Y60.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tcp" slack="18.348" period="20.000" constraintValue="20.000" deviceLimit="1.652" freqLimit="605.327" physResource="XLXI_2/iI2C_master/sregOut&lt;1&gt;/CLK" logResource="XLXI_2/iI2C_master/sregOut_1/CK" locationPin="SLICE_X12Y60.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">1</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>21.096</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>3</twErrCnt><twScore>1171</twScore><twSetupScore>1171</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11321785</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2214</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>21.096</twMinPer><twFootnote number="1" /><twMaxFreq>47.402</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 24 12:54:10 2024 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4528 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
