

================================================================
== Vitis HLS Report for 'right_copy_loop_proc'
================================================================
* Date:           Tue Jun  1 15:08:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|      651|  0.120 us|  6.510 us|   12|  651|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- right_copy_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%y_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y_1" [background_loop.cpp:34]   --->   Operation 15 'read' 'y_1_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 16 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ddr_update"   --->   Operation 17 'read' 'ddr_update_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %y_1_read" [background_loop.cpp:34]   --->   Operation 18 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 19 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (6.91ns)   --->   "%ret = mul i62 %zext_ln34, i62 %zext_ln534" [background_loop.cpp:34]   --->   Operation 20 'mul' 'ret' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 21 [1/2] (6.91ns)   --->   "%ret = mul i62 %zext_ln34, i62 %zext_ln534" [background_loop.cpp:34]   --->   Operation 21 'mul' 'ret' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln213 = add i32 %width_read, i32 4294967295"   --->   Operation 22 'add' 'add_ln213' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %ret, i2 0"   --->   Operation 23 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln329 = add i64 %shl_ln329_1, i64 4"   --->   Operation 24 'add' 'add_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 25 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln329_1 = add i64 %add_ln329, i64 %ddr_update_read"   --->   Operation 25 'add' 'add_ln329_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329_1, i32 2, i32 63"   --->   Operation 26 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 27 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%update_addr = getelementptr i32 %update, i64 %sext_ln329"   --->   Operation 28 'getelementptr' 'update_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (7.30ns)   --->   "%update_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %update_addr, i32 %add_ln213"   --->   Operation 35 'writereq' 'update_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split197.i.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln42, void, i32 0, void %entry" [background_loop.cpp:42]   --->   Operation 37 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %x, i32 1" [background_loop.cpp:42]   --->   Operation 38 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %add_ln213"   --->   Operation 39 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln878, void, void %.exit" [background_loop.cpp:42]   --->   Operation 40 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %x" [background_loop.cpp:42]   --->   Operation 41 'zext' 'zext_ln42' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%xcopy_V1_addr = getelementptr i32 %xcopy_V1, i64 0, i64 %zext_ln42"   --->   Operation 42 'getelementptr' 'xcopy_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (3.25ns)   --->   "%xcopy_V1_load = load i10 %xcopy_V1_addr"   --->   Operation 43 'load' 'xcopy_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 44 [1/2] (3.25ns)   --->   "%xcopy_V1_load = load i10 %xcopy_V1_addr"   --->   Operation 44 'load' 'xcopy_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8"   --->   Operation 45 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 640"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 47 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %update_addr, i32 %xcopy_V1_load, i4 15"   --->   Operation 48 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br void %.split197.i.i" [background_loop.cpp:42]   --->   Operation 49 'br' 'br_ln42' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 50 [5/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 50 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 51 [4/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 51 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 52 [3/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 52 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 53 [2/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 53 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 54 [1/5] (7.30ns)   --->   "%update_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 54 'writeresp' 'update_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xcopy_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ddr_update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read               (read             ) [ 00111000000000]
y_1_read                 (read             ) [ 00100000000000]
frame_size_read          (read             ) [ 00100000000000]
ddr_update_read          (read             ) [ 00111000000000]
zext_ln34                (zext             ) [ 00010000000000]
zext_ln534               (zext             ) [ 00010000000000]
ret                      (mul              ) [ 00001000000000]
add_ln213                (add              ) [ 00000111100000]
shl_ln329_1              (bitconcatenate   ) [ 00000000000000]
add_ln329                (add              ) [ 00000000000000]
add_ln329_1              (add              ) [ 00000000000000]
trunc_ln329_1            (partselect       ) [ 00000000000000]
sext_ln329               (sext             ) [ 00000000000000]
update_addr              (getelementptr    ) [ 00000111111111]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
update_addr_1_wr_req     (writereq         ) [ 00000000000000]
br_ln0                   (br               ) [ 00000111100000]
x                        (phi              ) [ 00000010000000]
add_ln42                 (add              ) [ 00000111100000]
icmp_ln878               (icmp             ) [ 00000011100000]
br_ln42                  (br               ) [ 00000000000000]
zext_ln42                (zext             ) [ 00000000000000]
xcopy_V1_addr            (getelementptr    ) [ 00000011000000]
xcopy_V1_load            (load             ) [ 00000010100000]
specpipeline_ln1461      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 00000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000]
write_ln329              (write            ) [ 00000000000000]
br_ln42                  (br               ) [ 00000111100000]
update_addr_1_wr_resp    (writeresp        ) [ 00000000000000]
ret_ln0                  (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xcopy_V1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xcopy_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ddr_update">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="update">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="frame_size_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ddr_update_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_writeresp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="32" slack="1"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="update_addr_1_wr_req/5 update_addr_1_wr_resp/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln329_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="4"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="xcopy_V1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xcopy_V1_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xcopy_V1_load/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="x_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln34_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln534_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln213_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="3"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln329_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="62" slack="1"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln329_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln329_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="3"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_1/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln329_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln329_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="update_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="62" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln42_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln878_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln42_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="width_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="3"/>
<pin id="214" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="y_1_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="frame_size_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="ddr_update_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="3"/>
<pin id="229" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln34_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="62" slack="1"/>
<pin id="234" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="237" class="1005" name="zext_ln534_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="62" slack="1"/>
<pin id="239" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="242" class="1005" name="ret_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="62" slack="1"/>
<pin id="244" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln213_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="253" class="1005" name="update_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="update_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln42_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_ln878_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="268" class="1005" name="xcopy_V1_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xcopy_V1_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="xcopy_V1_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xcopy_V1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="134" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="134" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="134" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="215"><net_src comp="78" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="220"><net_src comp="84" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="225"><net_src comp="90" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="230"><net_src comp="96" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="235"><net_src comp="141" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="240"><net_src comp="144" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="245"><net_src comp="147" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="250"><net_src comp="153" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="256"><net_src comp="190" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="262"><net_src comp="196" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="267"><net_src comp="202" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="117" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="276"><net_src comp="124" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: update | {5 8 9 10 11 12 13 }
 - Input state : 
	Port: right_copy_loop_proc : width | {1 }
	Port: right_copy_loop_proc : y_1 | {1 }
	Port: right_copy_loop_proc : frame_size | {1 }
	Port: right_copy_loop_proc : xcopy_V1 | {6 7 }
	Port: right_copy_loop_proc : ddr_update | {1 }
  - Chain level:
	State 1
	State 2
		ret : 1
	State 3
	State 4
		add_ln329 : 1
		add_ln329_1 : 2
		trunc_ln329_1 : 3
		sext_ln329 : 4
		update_addr : 5
	State 5
	State 6
		add_ln42 : 1
		icmp_ln878 : 1
		br_ln42 : 2
		zext_ln42 : 1
		xcopy_V1_addr : 2
		xcopy_V1_load : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_147         |    0    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln213_fu_153      |    0    |    0    |    39   |
|    add   |      add_ln329_fu_165      |    0    |    0    |    64   |
|          |     add_ln329_1_fu_171     |    0    |    0    |    64   |
|          |       add_ln42_fu_196      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln878_fu_202     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |    width_read_read_fu_78   |    0    |    0    |    0    |
|   read   |     y_1_read_read_fu_84    |    0    |    0    |    0    |
|          | frame_size_read_read_fu_90 |    0    |    0    |    0    |
|          | ddr_update_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_102    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln329_write_fu_108  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln34_fu_141      |    0    |    0    |    0    |
|   zext   |      zext_ln534_fu_144     |    0    |    0    |    0    |
|          |      zext_ln42_fu_207      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|     shl_ln329_1_fu_158     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln329_1_fu_176    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln329_fu_186     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   165   |   274   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln213_reg_247   |   32   |
|    add_ln42_reg_259   |   32   |
|ddr_update_read_reg_227|   64   |
|frame_size_read_reg_222|   32   |
|   icmp_ln878_reg_264  |    1   |
|      ret_reg_242      |   62   |
|  update_addr_reg_253  |   32   |
|   width_read_reg_212  |   32   |
|       x_reg_130       |   32   |
| xcopy_V1_addr_reg_268 |   10   |
| xcopy_V1_load_reg_273 |   32   |
|    y_1_read_reg_217   |   32   |
|   zext_ln34_reg_232   |   62   |
|   zext_ln534_reg_237  |   62   |
+-----------------------+--------+
|         Total         |   517  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_102 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_124  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_147      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_147      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   150  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   274  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   27   |
|  Register |    -   |    -   |   517  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   682  |   301  |
+-----------+--------+--------+--------+--------+
