verilog xil_defaultlib --include "../../../../../../vivado-essentials/vivado_system/ipshared/ec67/hdl" --include "../../../../../../vivado-essentials/vivado_system/ipshared/8c62/hdl" --include "../../../../../../vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0" \
"../../../bd/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v" \
"../../../bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/sim/vivado_system_xillybus_ip_0_0.v" \
"../../../bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v" \
"../../../bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v" \
"../../../bd/vivado_system/ip/vivado_system_xillyvga_0_0/sim/vivado_system_xillyvga_0_0.v" \
"../../../bd/vivado_system/ip/vivado_system_processing_system7_0_0/sim/vivado_system_processing_system7_0_0.v" \
"../../../bd/vivado_system/ip/vivado_system_xlconcat_0_0/sim/vivado_system_xlconcat_0_0.v" \
"../../../bd/vivado_system/ip/vivado_system_xbar_0/sim/vivado_system_xbar_0.v" \
"../../../bd/vivado_system/sim/vivado_system.v" \
"../../../bd/vivado_system/ip/vivado_system_auto_pc_0/sim/vivado_system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
