#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12fb800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12fb990 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12ee2d0 .functor NOT 1, L_0x134a500, C4<0>, C4<0>, C4<0>;
L_0x134a2e0 .functor XOR 2, L_0x134a1a0, L_0x134a240, C4<00>, C4<00>;
L_0x134a3f0 .functor XOR 2, L_0x134a2e0, L_0x134a350, C4<00>, C4<00>;
v0x1345b30_0 .net *"_ivl_10", 1 0, L_0x134a350;  1 drivers
v0x1345c30_0 .net *"_ivl_12", 1 0, L_0x134a3f0;  1 drivers
v0x1345d10_0 .net *"_ivl_2", 1 0, L_0x13499f0;  1 drivers
v0x1345dd0_0 .net *"_ivl_4", 1 0, L_0x134a1a0;  1 drivers
v0x1345eb0_0 .net *"_ivl_6", 1 0, L_0x134a240;  1 drivers
v0x1345fe0_0 .net *"_ivl_8", 1 0, L_0x134a2e0;  1 drivers
v0x13460c0_0 .net "a", 0 0, v0x1342a80_0;  1 drivers
v0x1346160_0 .net "b", 0 0, v0x1342b20_0;  1 drivers
v0x1346200_0 .net "c", 0 0, v0x1342bc0_0;  1 drivers
v0x13462a0_0 .var "clk", 0 0;
v0x1346340_0 .net "d", 0 0, v0x1342d00_0;  1 drivers
v0x13463e0_0 .net "out_pos_dut", 0 0, L_0x1349f80;  1 drivers
v0x1346480_0 .net "out_pos_ref", 0 0, L_0x13479b0;  1 drivers
v0x1346520_0 .net "out_sop_dut", 0 0, L_0x13490f0;  1 drivers
v0x13465c0_0 .net "out_sop_ref", 0 0, L_0x131d230;  1 drivers
v0x1346660_0 .var/2u "stats1", 223 0;
v0x1346700_0 .var/2u "strobe", 0 0;
v0x13467a0_0 .net "tb_match", 0 0, L_0x134a500;  1 drivers
v0x1346870_0 .net "tb_mismatch", 0 0, L_0x12ee2d0;  1 drivers
v0x1346910_0 .net "wavedrom_enable", 0 0, v0x1342fd0_0;  1 drivers
v0x13469e0_0 .net "wavedrom_title", 511 0, v0x1343070_0;  1 drivers
L_0x13499f0 .concat [ 1 1 0 0], L_0x13479b0, L_0x131d230;
L_0x134a1a0 .concat [ 1 1 0 0], L_0x13479b0, L_0x131d230;
L_0x134a240 .concat [ 1 1 0 0], L_0x1349f80, L_0x13490f0;
L_0x134a350 .concat [ 1 1 0 0], L_0x13479b0, L_0x131d230;
L_0x134a500 .cmp/eeq 2, L_0x13499f0, L_0x134a3f0;
S_0x12fbb20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12fb990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12ee6b0 .functor AND 1, v0x1342bc0_0, v0x1342d00_0, C4<1>, C4<1>;
L_0x12eea90 .functor NOT 1, v0x1342a80_0, C4<0>, C4<0>, C4<0>;
L_0x12eee70 .functor NOT 1, v0x1342b20_0, C4<0>, C4<0>, C4<0>;
L_0x12ef0f0 .functor AND 1, L_0x12eea90, L_0x12eee70, C4<1>, C4<1>;
L_0x13064a0 .functor AND 1, L_0x12ef0f0, v0x1342bc0_0, C4<1>, C4<1>;
L_0x131d230 .functor OR 1, L_0x12ee6b0, L_0x13064a0, C4<0>, C4<0>;
L_0x1346e30 .functor NOT 1, v0x1342b20_0, C4<0>, C4<0>, C4<0>;
L_0x1346ea0 .functor OR 1, L_0x1346e30, v0x1342d00_0, C4<0>, C4<0>;
L_0x1346fb0 .functor AND 1, v0x1342bc0_0, L_0x1346ea0, C4<1>, C4<1>;
L_0x1347070 .functor NOT 1, v0x1342a80_0, C4<0>, C4<0>, C4<0>;
L_0x1347140 .functor OR 1, L_0x1347070, v0x1342b20_0, C4<0>, C4<0>;
L_0x13471b0 .functor AND 1, L_0x1346fb0, L_0x1347140, C4<1>, C4<1>;
L_0x1347330 .functor NOT 1, v0x1342b20_0, C4<0>, C4<0>, C4<0>;
L_0x13473a0 .functor OR 1, L_0x1347330, v0x1342d00_0, C4<0>, C4<0>;
L_0x13472c0 .functor AND 1, v0x1342bc0_0, L_0x13473a0, C4<1>, C4<1>;
L_0x1347530 .functor NOT 1, v0x1342a80_0, C4<0>, C4<0>, C4<0>;
L_0x1347630 .functor OR 1, L_0x1347530, v0x1342d00_0, C4<0>, C4<0>;
L_0x13476f0 .functor AND 1, L_0x13472c0, L_0x1347630, C4<1>, C4<1>;
L_0x13478a0 .functor XNOR 1, L_0x13471b0, L_0x13476f0, C4<0>, C4<0>;
v0x12edc00_0 .net *"_ivl_0", 0 0, L_0x12ee6b0;  1 drivers
v0x12ee000_0 .net *"_ivl_12", 0 0, L_0x1346e30;  1 drivers
v0x12ee3e0_0 .net *"_ivl_14", 0 0, L_0x1346ea0;  1 drivers
v0x12ee7c0_0 .net *"_ivl_16", 0 0, L_0x1346fb0;  1 drivers
v0x12eeba0_0 .net *"_ivl_18", 0 0, L_0x1347070;  1 drivers
v0x12eef80_0 .net *"_ivl_2", 0 0, L_0x12eea90;  1 drivers
v0x12ef200_0 .net *"_ivl_20", 0 0, L_0x1347140;  1 drivers
v0x1340ff0_0 .net *"_ivl_24", 0 0, L_0x1347330;  1 drivers
v0x13410d0_0 .net *"_ivl_26", 0 0, L_0x13473a0;  1 drivers
v0x13411b0_0 .net *"_ivl_28", 0 0, L_0x13472c0;  1 drivers
v0x1341290_0 .net *"_ivl_30", 0 0, L_0x1347530;  1 drivers
v0x1341370_0 .net *"_ivl_32", 0 0, L_0x1347630;  1 drivers
v0x1341450_0 .net *"_ivl_36", 0 0, L_0x13478a0;  1 drivers
L_0x7f9e921da018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1341510_0 .net *"_ivl_38", 0 0, L_0x7f9e921da018;  1 drivers
v0x13415f0_0 .net *"_ivl_4", 0 0, L_0x12eee70;  1 drivers
v0x13416d0_0 .net *"_ivl_6", 0 0, L_0x12ef0f0;  1 drivers
v0x13417b0_0 .net *"_ivl_8", 0 0, L_0x13064a0;  1 drivers
v0x1341890_0 .net "a", 0 0, v0x1342a80_0;  alias, 1 drivers
v0x1341950_0 .net "b", 0 0, v0x1342b20_0;  alias, 1 drivers
v0x1341a10_0 .net "c", 0 0, v0x1342bc0_0;  alias, 1 drivers
v0x1341ad0_0 .net "d", 0 0, v0x1342d00_0;  alias, 1 drivers
v0x1341b90_0 .net "out_pos", 0 0, L_0x13479b0;  alias, 1 drivers
v0x1341c50_0 .net "out_sop", 0 0, L_0x131d230;  alias, 1 drivers
v0x1341d10_0 .net "pos0", 0 0, L_0x13471b0;  1 drivers
v0x1341dd0_0 .net "pos1", 0 0, L_0x13476f0;  1 drivers
L_0x13479b0 .functor MUXZ 1, L_0x7f9e921da018, L_0x13471b0, L_0x13478a0, C4<>;
S_0x1341f50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12fb990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1342a80_0 .var "a", 0 0;
v0x1342b20_0 .var "b", 0 0;
v0x1342bc0_0 .var "c", 0 0;
v0x1342c60_0 .net "clk", 0 0, v0x13462a0_0;  1 drivers
v0x1342d00_0 .var "d", 0 0;
v0x1342df0_0 .var/2u "fail", 0 0;
v0x1342e90_0 .var/2u "fail1", 0 0;
v0x1342f30_0 .net "tb_match", 0 0, L_0x134a500;  alias, 1 drivers
v0x1342fd0_0 .var "wavedrom_enable", 0 0;
v0x1343070_0 .var "wavedrom_title", 511 0;
E_0x12fa170/0 .event negedge, v0x1342c60_0;
E_0x12fa170/1 .event posedge, v0x1342c60_0;
E_0x12fa170 .event/or E_0x12fa170/0, E_0x12fa170/1;
S_0x1342280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1341f50;
 .timescale -12 -12;
v0x13424c0_0 .var/2s "i", 31 0;
E_0x12fa010 .event posedge, v0x1342c60_0;
S_0x13425c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1341f50;
 .timescale -12 -12;
v0x13427c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13428a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1341f50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1343250 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12fb990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1347d10 .functor AND 1, v0x1342a80_0, L_0x1347b60, C4<1>, C4<1>;
L_0x1347fa0 .functor AND 1, L_0x1347d10, L_0x1347df0, C4<1>, C4<1>;
L_0x1348260 .functor AND 1, L_0x1347fa0, L_0x13480b0, C4<1>, C4<1>;
L_0x1348550 .functor AND 1, L_0x1348370, v0x1342b20_0, C4<1>, C4<1>;
L_0x13486e0 .functor AND 1, L_0x1348550, L_0x1348640, C4<1>, C4<1>;
L_0x13488d0 .functor AND 1, L_0x13486e0, L_0x13487f0, C4<1>, C4<1>;
L_0x1348a20 .functor OR 1, L_0x1348260, L_0x13488d0, C4<0>, C4<0>;
L_0x1348cc0 .functor AND 1, L_0x1348b30, L_0x1348bd0, C4<1>, C4<1>;
L_0x1348ec0 .functor AND 1, L_0x1348cc0, L_0x1348e20, C4<1>, C4<1>;
L_0x1348fd0 .functor AND 1, L_0x1348ec0, v0x1342d00_0, C4<1>, C4<1>;
L_0x13490f0 .functor OR 1, L_0x1348a20, L_0x1348fd0, C4<0>, C4<0>;
L_0x1349200 .functor OR 1, v0x1342a80_0, v0x1342b20_0, C4<0>, C4<0>;
L_0x13492e0 .functor OR 1, L_0x1349200, v0x1342bc0_0, C4<0>, C4<0>;
L_0x13494a0 .functor OR 1, L_0x13492e0, L_0x13493a0, C4<0>, C4<0>;
L_0x1349270 .functor OR 1, L_0x13495e0, v0x1342b20_0, C4<0>, C4<0>;
L_0x13496d0 .functor OR 1, L_0x1349270, v0x1342bc0_0, C4<0>, C4<0>;
L_0x1349820 .functor OR 1, L_0x13496d0, v0x1342d00_0, C4<0>, C4<0>;
L_0x13498e0 .functor AND 1, L_0x13494a0, L_0x1349820, C4<1>, C4<1>;
L_0x1349c40 .functor OR 1, L_0x1349a90, L_0x1349ba0, C4<0>, C4<0>;
L_0x1349d50 .functor OR 1, L_0x1349c40, v0x1342bc0_0, C4<0>, C4<0>;
L_0x1349ec0 .functor OR 1, L_0x1349d50, v0x1342d00_0, C4<0>, C4<0>;
L_0x1349f80 .functor AND 1, L_0x13498e0, L_0x1349ec0, C4<1>, C4<1>;
v0x1343410_0 .net *"_ivl_1", 0 0, L_0x1347b60;  1 drivers
v0x13434d0_0 .net *"_ivl_10", 0 0, L_0x1348260;  1 drivers
v0x13435b0_0 .net *"_ivl_13", 0 0, L_0x1348370;  1 drivers
v0x1343680_0 .net *"_ivl_14", 0 0, L_0x1348550;  1 drivers
v0x1343760_0 .net *"_ivl_17", 0 0, L_0x1348640;  1 drivers
v0x1343870_0 .net *"_ivl_18", 0 0, L_0x13486e0;  1 drivers
v0x1343950_0 .net *"_ivl_2", 0 0, L_0x1347d10;  1 drivers
v0x1343a30_0 .net *"_ivl_21", 0 0, L_0x13487f0;  1 drivers
v0x1343af0_0 .net *"_ivl_22", 0 0, L_0x13488d0;  1 drivers
v0x1343c60_0 .net *"_ivl_24", 0 0, L_0x1348a20;  1 drivers
v0x1343d40_0 .net *"_ivl_27", 0 0, L_0x1348b30;  1 drivers
v0x1343e00_0 .net *"_ivl_29", 0 0, L_0x1348bd0;  1 drivers
v0x1343ec0_0 .net *"_ivl_30", 0 0, L_0x1348cc0;  1 drivers
v0x1343fa0_0 .net *"_ivl_33", 0 0, L_0x1348e20;  1 drivers
v0x1344060_0 .net *"_ivl_34", 0 0, L_0x1348ec0;  1 drivers
v0x1344140_0 .net *"_ivl_36", 0 0, L_0x1348fd0;  1 drivers
v0x1344220_0 .net *"_ivl_40", 0 0, L_0x1349200;  1 drivers
v0x1344410_0 .net *"_ivl_42", 0 0, L_0x13492e0;  1 drivers
v0x13444f0_0 .net *"_ivl_45", 0 0, L_0x13493a0;  1 drivers
v0x13445b0_0 .net *"_ivl_46", 0 0, L_0x13494a0;  1 drivers
v0x1344690_0 .net *"_ivl_49", 0 0, L_0x13495e0;  1 drivers
v0x1344750_0 .net *"_ivl_5", 0 0, L_0x1347df0;  1 drivers
v0x1344810_0 .net *"_ivl_50", 0 0, L_0x1349270;  1 drivers
v0x13448f0_0 .net *"_ivl_52", 0 0, L_0x13496d0;  1 drivers
v0x13449d0_0 .net *"_ivl_54", 0 0, L_0x1349820;  1 drivers
v0x1344ab0_0 .net *"_ivl_56", 0 0, L_0x13498e0;  1 drivers
v0x1344b90_0 .net *"_ivl_59", 0 0, L_0x1349a90;  1 drivers
v0x1344c50_0 .net *"_ivl_6", 0 0, L_0x1347fa0;  1 drivers
v0x1344d30_0 .net *"_ivl_61", 0 0, L_0x1349ba0;  1 drivers
v0x1344df0_0 .net *"_ivl_62", 0 0, L_0x1349c40;  1 drivers
v0x1344ed0_0 .net *"_ivl_64", 0 0, L_0x1349d50;  1 drivers
v0x1344fb0_0 .net *"_ivl_66", 0 0, L_0x1349ec0;  1 drivers
v0x1345090_0 .net *"_ivl_9", 0 0, L_0x13480b0;  1 drivers
v0x1345360_0 .net "a", 0 0, v0x1342a80_0;  alias, 1 drivers
v0x1345400_0 .net "b", 0 0, v0x1342b20_0;  alias, 1 drivers
v0x13454f0_0 .net "c", 0 0, v0x1342bc0_0;  alias, 1 drivers
v0x13455e0_0 .net "d", 0 0, v0x1342d00_0;  alias, 1 drivers
v0x13456d0_0 .net "out_pos", 0 0, L_0x1349f80;  alias, 1 drivers
v0x1345790_0 .net "out_sop", 0 0, L_0x13490f0;  alias, 1 drivers
L_0x1347b60 .reduce/nor v0x1342b20_0;
L_0x1347df0 .reduce/nor v0x1342bc0_0;
L_0x13480b0 .reduce/nor v0x1342d00_0;
L_0x1348370 .reduce/nor v0x1342a80_0;
L_0x1348640 .reduce/nor v0x1342bc0_0;
L_0x13487f0 .reduce/nor v0x1342d00_0;
L_0x1348b30 .reduce/nor v0x1342a80_0;
L_0x1348bd0 .reduce/nor v0x1342b20_0;
L_0x1348e20 .reduce/nor v0x1342bc0_0;
L_0x13493a0 .reduce/nor v0x1342d00_0;
L_0x13495e0 .reduce/nor v0x1342a80_0;
L_0x1349a90 .reduce/nor v0x1342a80_0;
L_0x1349ba0 .reduce/nor v0x1342b20_0;
S_0x1345910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12fb990;
 .timescale -12 -12;
E_0x12e39f0 .event anyedge, v0x1346700_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1346700_0;
    %nor/r;
    %assign/vec4 v0x1346700_0, 0;
    %wait E_0x12e39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1341f50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342e90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1341f50;
T_4 ;
    %wait E_0x12fa170;
    %load/vec4 v0x1342f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1342df0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1341f50;
T_5 ;
    %wait E_0x12fa010;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %wait E_0x12fa010;
    %load/vec4 v0x1342df0_0;
    %store/vec4 v0x1342e90_0, 0, 1;
    %fork t_1, S_0x1342280;
    %jmp t_0;
    .scope S_0x1342280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13424c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13424c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12fa010;
    %load/vec4 v0x13424c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13424c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13424c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1341f50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12fa170;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1342d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1342b20_0, 0;
    %assign/vec4 v0x1342a80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1342df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1342e90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12fb990;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13462a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1346700_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x12fb990;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13462a0_0;
    %inv;
    %store/vec4 v0x13462a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12fb990;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1342c60_0, v0x1346870_0, v0x13460c0_0, v0x1346160_0, v0x1346200_0, v0x1346340_0, v0x13465c0_0, v0x1346520_0, v0x1346480_0, v0x13463e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12fb990;
T_9 ;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1346660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x12fb990;
T_10 ;
    %wait E_0x12fa170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1346660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
    %load/vec4 v0x13467a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1346660_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13465c0_0;
    %load/vec4 v0x13465c0_0;
    %load/vec4 v0x1346520_0;
    %xor;
    %load/vec4 v0x13465c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1346480_0;
    %load/vec4 v0x1346480_0;
    %load/vec4 v0x13463e0_0;
    %xor;
    %load/vec4 v0x1346480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1346660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1346660_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter0/response4/top_module.sv";
