
*** Running vivado
    with args -log design_1_clk_wiz_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.348 ; gain = 70.000 ; free physical = 3203 ; free virtual = 32884
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_clk_wiz' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_clk_wiz' (4#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (5#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.848 ; gain = 110.500 ; free physical = 3249 ; free virtual = 32930
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.848 ; gain = 110.500 ; free physical = 3247 ; free virtual = 32930
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1562.520 ; gain = 1.000 ; free physical = 2518 ; free virtual = 32191
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.520 ; gain = 434.172 ; free physical = 2898 ; free virtual = 32590
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.520 ; gain = 434.172 ; free physical = 2898 ; free virtual = 32590
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.520 ; gain = 434.172 ; free physical = 2901 ; free virtual = 32593
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.520 ; gain = 434.172 ; free physical = 2891 ; free virtual = 32582
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.520 ; gain = 434.172 ; free physical = 2874 ; free virtual = 32567
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.504 ; gain = 448.156 ; free physical = 2650 ; free virtual = 32339
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.504 ; gain = 448.156 ; free physical = 2649 ; free virtual = 32339
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2645 ; free virtual = 32334
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.520 ; gain = 457.172 ; free physical = 2617 ; free virtual = 32307
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.520 ; gain = 476.754 ; free physical = 2669 ; free virtual = 32344
