Flow report for test2
Thu May 13 15:52:34 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu May 13 15:52:34 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; test2                                       ;
; Top-level Entity Name              ; test2                                       ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SCM153C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 8                                           ;
;     Total combinational functions  ; 8                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/13/2021 15:46:53 ;
; Main task         ; Compilation         ;
; Revision Name     ; test2               ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 167690709091374.162089201203600        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:26     ; 1.0                     ; 4733 MB             ; 00:00:53                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4637 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4641 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4637 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4641 MB             ; 00:00:02                           ;
; Total                ; 00:00:36     ; --                      ; --                  ; 00:01:01                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-IKJ60KD  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-IKJ60KD  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-IKJ60KD  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-IKJ60KD  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-IKJ60KD  ; Windows 8 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off test2 -c test2 --vector_source=D:/intelFPGA_lite/Project/test2/Waveform.vwf --testbench_file=D:/intelFPGA_lite/Project/test2/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/intelFPGA_lite/Project/test2/simulation/qsim/ test2 -c test2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off test2 -c test2 --vector_source=D:/intelFPGA_lite/Project/test2/Waveform.vwf --testbench_file=D:/intelFPGA_lite/Project/test2/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/intelFPGA_lite/Project/test2/simulation/qsim/ test2 -c test2



