{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693334236478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693334236478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:37:16 2023 " "Processing started: Tue Aug 29 15:37:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693334236478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334236478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334236478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693334237028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693334237028 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693334245669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693334245669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693334245677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693334245677 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693334245677 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693334245677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693334245717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693334245728 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334245729 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693334245737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693334245757 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693334245777 "|MIPS|ulaCore:ula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 ula.v(29) " "Verilog HDL assignment warning at ula.v(29): truncated value with size 48 to match size of target (32)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693334245777 "|MIPS|ulaCore:ula"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693334246409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693334246550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693334247005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693334247005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[0\] " "No output dependent on input pin \"In1\[0\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[1\] " "No output dependent on input pin \"In1\[1\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[2\] " "No output dependent on input pin \"In1\[2\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[3\] " "No output dependent on input pin \"In1\[3\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[4\] " "No output dependent on input pin \"In1\[4\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[5\] " "No output dependent on input pin \"In1\[5\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[6\] " "No output dependent on input pin \"In1\[6\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[7\] " "No output dependent on input pin \"In1\[7\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[8\] " "No output dependent on input pin \"In1\[8\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[9\] " "No output dependent on input pin \"In1\[9\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[10\] " "No output dependent on input pin \"In1\[10\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[11\] " "No output dependent on input pin \"In1\[11\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[12\] " "No output dependent on input pin \"In1\[12\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[13\] " "No output dependent on input pin \"In1\[13\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[14\] " "No output dependent on input pin \"In1\[14\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[15\] " "No output dependent on input pin \"In1\[15\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[16\] " "No output dependent on input pin \"In1\[16\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[17\] " "No output dependent on input pin \"In1\[17\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[18\] " "No output dependent on input pin \"In1\[18\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[19\] " "No output dependent on input pin \"In1\[19\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[20\] " "No output dependent on input pin \"In1\[20\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[21\] " "No output dependent on input pin \"In1\[21\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[22\] " "No output dependent on input pin \"In1\[22\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[23\] " "No output dependent on input pin \"In1\[23\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[24\] " "No output dependent on input pin \"In1\[24\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[25\] " "No output dependent on input pin \"In1\[25\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[26\] " "No output dependent on input pin \"In1\[26\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[27\] " "No output dependent on input pin \"In1\[27\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[28\] " "No output dependent on input pin \"In1\[28\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[29\] " "No output dependent on input pin \"In1\[29\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[30\] " "No output dependent on input pin \"In1\[30\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In1\[31\] " "No output dependent on input pin \"In1\[31\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[0\] " "No output dependent on input pin \"In2\[0\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[1\] " "No output dependent on input pin \"In2\[1\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[2\] " "No output dependent on input pin \"In2\[2\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[3\] " "No output dependent on input pin \"In2\[3\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[4\] " "No output dependent on input pin \"In2\[4\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[5\] " "No output dependent on input pin \"In2\[5\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[6\] " "No output dependent on input pin \"In2\[6\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[7\] " "No output dependent on input pin \"In2\[7\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[8\] " "No output dependent on input pin \"In2\[8\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[9\] " "No output dependent on input pin \"In2\[9\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[10\] " "No output dependent on input pin \"In2\[10\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[11\] " "No output dependent on input pin \"In2\[11\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[12\] " "No output dependent on input pin \"In2\[12\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[13\] " "No output dependent on input pin \"In2\[13\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[14\] " "No output dependent on input pin \"In2\[14\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[15\] " "No output dependent on input pin \"In2\[15\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[16\] " "No output dependent on input pin \"In2\[16\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[17\] " "No output dependent on input pin \"In2\[17\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[18\] " "No output dependent on input pin \"In2\[18\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[19\] " "No output dependent on input pin \"In2\[19\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[20\] " "No output dependent on input pin \"In2\[20\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[21\] " "No output dependent on input pin \"In2\[21\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[22\] " "No output dependent on input pin \"In2\[22\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[23\] " "No output dependent on input pin \"In2\[23\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[24\] " "No output dependent on input pin \"In2\[24\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[25\] " "No output dependent on input pin \"In2\[25\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[26\] " "No output dependent on input pin \"In2\[26\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[27\] " "No output dependent on input pin \"In2\[27\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[28\] " "No output dependent on input pin \"In2\[28\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[29\] " "No output dependent on input pin \"In2\[29\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[30\] " "No output dependent on input pin \"In2\[30\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In2\[31\] " "No output dependent on input pin \"In2\[31\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693334247029 "|MIPS|In2[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693334247029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693334247029 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693334247029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693334247029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693334247029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693334247057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:37:27 2023 " "Processing ended: Tue Aug 29 15:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693334247057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693334247057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693334247057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693334247057 ""}
