#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jul 20 12:05:02 2019
# Process ID: 7104
# Current directory: C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1
# Command line: vivado.exe -log SAP1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SAP1.tcl -notrace
# Log file: C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1.vdi
# Journal file: C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SAP1.tcl -notrace
Command: link_design -top SAP1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[0]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[1]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[2]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:286]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:286]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[3]'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:308]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:308]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:309]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:309]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:310]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:310]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:312]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:312]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:313]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:313]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 749.086 ; gain = 385.871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 765.027 ; gain = 15.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 209dae97e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.148 ; gain = 546.121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 209dae97e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 209dae97e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18dd0dbc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18dd0dbc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18dd0dbc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18dd0dbc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1451.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15c31a0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1451.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15c31a0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1451.484 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15c31a0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15c31a0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1451.484 ; gain = 702.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SAP1_drc_opted.rpt -pb SAP1_drc_opted.pb -rpx SAP1_drc_opted.rpx
Command: report_drc -file SAP1_drc_opted.rpt -pb SAP1_drc_opted.pb -rpx SAP1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1383894d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1451.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ae6f602

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9c8e8bed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9c8e8bed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9c8e8bed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 196723feb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.484 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 118536066

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: e849e535

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000
Phase 2 Global Placement | Checksum: e849e535

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11260fac3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109924de1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1506bb4c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 119d74dd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 115edbeaa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e0d3caf8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c82f3203

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000
Phase 3 Detail Placement | Checksum: c82f3203

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.484 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1453d17b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1453d17b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.634. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 86b05b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785
Phase 4.1 Post Commit Optimization | Checksum: 86b05b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 86b05b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 86b05b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.270 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c4f4338c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c4f4338c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785
Ending Placer Task | Checksum: b8f7edc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.270 ; gain = 4.785
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.270 ; gain = 4.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1457.297 ; gain = 1.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file SAP1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1457.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SAP1_utilization_placed.rpt -pb SAP1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SAP1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1457.297 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1407f72 ConstDB: 0 ShapeSum: b7b76e53 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1292f947b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1548.410 ; gain = 79.086
Post Restoration Checksum: NetGraph: 343c4097 NumContArr: f4f353e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1292f947b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1580.680 ; gain = 111.355

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1292f947b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.707 ; gain = 117.383

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1292f947b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.707 ; gain = 117.383
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170e4707e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.664 ; gain = 126.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.602  | TNS=0.000  | WHS=-0.064 | THS=-0.237 |

Phase 2 Router Initialization | Checksum: 1f1e03868

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.664 ; gain = 126.340

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.012198 %
  Global Horizontal Routing Utilization  = 0.0128839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 474
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 460
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 28


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 241d3f540

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.664 ; gain = 126.340

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: db3fdc22

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
Phase 4 Rip-up And Reroute | Checksum: db3fdc22

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1272ff81b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.646  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1272ff81b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1272ff81b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
Phase 5 Delay and Skew Optimization | Checksum: 1272ff81b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1238cc75f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.646  | TNS=0.000  | WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 60b58a37

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
Phase 6 Post Hold Fix | Checksum: 60b58a37

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.190385 %
  Global Horizontal Routing Utilization  = 0.21291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e183995a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e183995a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee40cf30

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.646  | TNS=0.000  | WHS=0.085  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ee40cf30

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.465 ; gain = 127.141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1596.465 ; gain = 139.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1606.371 ; gain = 9.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SAP1_drc_routed.rpt -pb SAP1_drc_routed.pb -rpx SAP1_drc_routed.rpx
Command: report_drc -file SAP1_drc_routed.rpt -pb SAP1_drc_routed.pb -rpx SAP1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SAP1_methodology_drc_routed.rpt -pb SAP1_methodology_drc_routed.pb -rpx SAP1_methodology_drc_routed.rpx
Command: report_methodology -file SAP1_methodology_drc_routed.rpt -pb SAP1_methodology_drc_routed.pb -rpx SAP1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/CAChukwulobe/Documents/Vivado_Project_1/SAP1/SAP1_FINAL_FOR_MIA/SAP1.runs/impl_1/SAP1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SAP1_power_routed.rpt -pb SAP1_power_summary_routed.pb -rpx SAP1_power_routed.rpx
Command: report_power -file SAP1_power_routed.rpt -pb SAP1_power_summary_routed.pb -rpx SAP1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file SAP1_route_status.rpt -pb SAP1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file SAP1_timing_summary_routed.rpt -pb SAP1_timing_summary_routed.pb -rpx SAP1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file SAP1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file SAP1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SAP1_bus_skew_routed.rpt -pb SAP1_bus_skew_routed.pb -rpx SAP1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force SAP1.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net COMPONENT_3/E[0] is a gated clock net sourced by a combinational pin COMPONENT_3/W_bus_reg[3]_i_2/O, cell COMPONENT_3/W_bus_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net COMPONENT_3/E[1] is a gated clock net sourced by a combinational pin COMPONENT_3/W_bus_reg[7]_i_2/O, cell COMPONENT_3/W_bus_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net COMPONENT_3/Q_tmp_reg[6]_0[0] is a gated clock net sourced by a combinational pin COMPONENT_3/W_in_BR_reg[7]_i_1/O, cell COMPONENT_3/W_in_BR_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net COMPONENT_3/T_reg[1][0] is a gated clock net sourced by a combinational pin COMPONENT_3/W_in_MAR_reg[3]_i_1/O, cell COMPONENT_3/W_in_MAR_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net COMPONENT_3/T_reg[6][0] is a gated clock net sourced by a combinational pin COMPONENT_3/W_in_ACC_reg[7]_i_1/O, cell COMPONENT_3/W_in_ACC_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13618656 bits.
Writing bitstream ./SAP1.bit...
Writing bitstream ./SAP1.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 43 Warnings, 38 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2038.547 ; gain = 408.238
INFO: [Common 17-206] Exiting Vivado at Sat Jul 20 12:06:34 2019...
