\doxysection{Dram\+Perf\+Model Class Reference}
\label{classDramPerfModel}\index{DramPerfModel@{DramPerfModel}}


{\ttfamily \#include $<$dram\+\_\+perf\+\_\+model.\+h$>$}



Inheritance diagram for Dram\+Perf\+Model\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=292pt]{classDramPerfModel__inherit__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt64} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Perf\+Model} ()
\item 
virtual \textbf{ Subsecond\+Time} \textbf{ get\+Access\+Latency} (\textbf{ Subsecond\+Time} pkt\+\_\+time, \textbf{ UInt64} pkt\+\_\+size, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Int\+Ptr} address, \textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t} access\+\_\+type, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+metadata)=0
\item 
void \textbf{ enable} ()
\item 
void \textbf{ disable} ()
\item 
\textbf{ UInt64} \textbf{ get\+Total\+Accesses} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Dram\+Perf\+Model} $\ast$ \textbf{ create\+Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Address\+Home\+Lookup} $\ast$address\+\_\+home\+\_\+lookup)
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
bool \textbf{ m\+\_\+enabled}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+num\+\_\+accesses}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramPerfModel@{DramPerfModel}!DramPerfModel@{DramPerfModel}}
\index{DramPerfModel@{DramPerfModel}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{DramPerfModel()}
{\footnotesize\ttfamily \label{classDramPerfModel_a9bf45b869ac4f371de1c4d8bb6b7d7fa} 
Dram\+Perf\+Model\+::\+Dram\+Perf\+Model (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ UInt64}}]{cache\+\_\+block\+\_\+size}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.

\index{DramPerfModel@{DramPerfModel}!````~DramPerfModel@{$\sim$DramPerfModel}}
\index{````~DramPerfModel@{$\sim$DramPerfModel}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{$\sim$DramPerfModel()}
{\footnotesize\ttfamily \label{classDramPerfModel_ae4ed06ffa53d98bb7f605d144a761906} 
virtual Dram\+Perf\+Model\+::$\sim$\+Dram\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



\doxysubsection{Member Function Documentation}
\index{DramPerfModel@{DramPerfModel}!createDramPerfModel@{createDramPerfModel}}
\index{createDramPerfModel@{createDramPerfModel}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{createDramPerfModel()}
{\footnotesize\ttfamily \label{classDramPerfModel_a6ffe2b8475a74555102b030e168945b3} 
\textbf{ Dram\+Perf\+Model} $\ast$ Dram\+Perf\+Model\+::create\+Dram\+Perf\+Model (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{address\+\_\+home\+\_\+lookup}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 9} of file \textbf{ dram\+\_\+perf\+\_\+model.\+cc}.



References \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::\+Dram\+Cntlr()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModel_a6ffe2b8475a74555102b030e168945b3_icgraph}
\end{center}
\end{figure}
\index{DramPerfModel@{DramPerfModel}!disable@{disable}}
\index{disable@{disable}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{disable()}
{\footnotesize\ttfamily \label{classDramPerfModel_ad6d9cec0b4685e1ecff9ab68dc6f3cce} 
void Dram\+Perf\+Model\+::disable (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 36} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



References \textbf{ m\+\_\+enabled}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::disable\+Models()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModel_ad6d9cec0b4685e1ecff9ab68dc6f3cce_icgraph}
\end{center}
\end{figure}
\index{DramPerfModel@{DramPerfModel}!enable@{enable}}
\index{enable@{enable}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{enable()}
{\footnotesize\ttfamily \label{classDramPerfModel_a25aaf05630d4c6341b7964d5d6f8600e} 
void Dram\+Perf\+Model\+::enable (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 35} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



References \textbf{ m\+\_\+enabled}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::enable\+Models()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModel_a25aaf05630d4c6341b7964d5d6f8600e_icgraph}
\end{center}
\end{figure}
\index{DramPerfModel@{DramPerfModel}!getAccessLatency@{getAccessLatency}}
\index{getAccessLatency@{getAccessLatency}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{getAccessLatency()}
{\footnotesize\ttfamily \label{classDramPerfModel_acd7fd5d72a4ab999c717b0ef31c67949} 
virtual \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+::get\+Access\+Latency (\begin{DoxyParamCaption}\item[{\textbf{ Subsecond\+Time}}]{pkt\+\_\+time}{, }\item[{\textbf{ UInt64}}]{pkt\+\_\+size}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}]{access\+\_\+type}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+metadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \textbf{ Dram\+Perf\+Model\+Constant} \doxyref{}{p.}{classDramPerfModelConstant_a8e69483dc96f0b4e30953b039c2ae127}, \textbf{ Dram\+Perf\+Model\+Disagg} \doxyref{}{p.}{classDramPerfModelDisagg_aa02d17e4fd29fb8be7ca5a074002a7d8}, \textbf{ Dram\+Perf\+Model\+Normal} \doxyref{}{p.}{classDramPerfModelNormal_a1fa3768d4bdb2adcaa0061a8ba8b2729}, and \textbf{ Dram\+Perf\+Model\+Read\+Write} \doxyref{}{p.}{classDramPerfModelReadWrite_a9c6b9d274b39efafa7d84ee0a4f8454e}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::run\+Dram\+Perf\+Model()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModel_acd7fd5d72a4ab999c717b0ef31c67949_icgraph}
\end{center}
\end{figure}
\index{DramPerfModel@{DramPerfModel}!getTotalAccesses@{getTotalAccesses}}
\index{getTotalAccesses@{getTotalAccesses}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{getTotalAccesses()}
{\footnotesize\ttfamily \label{classDramPerfModel_ae0e7232ef16bcdc1adaf92a83361dd50} 
\textbf{ UInt64} Dram\+Perf\+Model\+::get\+Total\+Accesses (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



References \textbf{ m\+\_\+num\+\_\+accesses}.



\doxysubsection{Member Data Documentation}
\index{DramPerfModel@{DramPerfModel}!m\_enabled@{m\_enabled}}
\index{m\_enabled@{m\_enabled}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{m\_enabled}
{\footnotesize\ttfamily \label{classDramPerfModel_a03922cba210aaddfdac41d05ff3c4a38} 
bool Dram\+Perf\+Model\+::m\+\_\+enabled\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 26} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



Referenced by \textbf{ disable()}, \textbf{ enable()}, \textbf{ Dram\+Perf\+Model\+Constant\+::get\+Access\+Latency()}, \textbf{ Dram\+Perf\+Model\+Normal\+::get\+Access\+Latency()}, and \textbf{ Dram\+Perf\+Model\+Read\+Write\+::get\+Access\+Latency()}.

\index{DramPerfModel@{DramPerfModel}!m\_num\_accesses@{m\_num\_accesses}}
\index{m\_num\_accesses@{m\_num\_accesses}!DramPerfModel@{DramPerfModel}}
\doxysubsubsection{m\_num\_accesses}
{\footnotesize\ttfamily \label{classDramPerfModel_a3a70ba46e01060877c039ce5926adc42} 
\textbf{ UInt64} Dram\+Perf\+Model\+::m\+\_\+num\+\_\+accesses\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+perf\+\_\+model.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Constant\+::get\+Access\+Latency()}, \textbf{ Dram\+Perf\+Model\+Normal\+::get\+Access\+Latency()}, \textbf{ Dram\+Perf\+Model\+Read\+Write\+::get\+Access\+Latency()}, and \textbf{ get\+Total\+Accesses()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model.\+h}\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model.\+cc}\end{DoxyCompactItemize}
