# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do teht2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:12:22 on Sep 13,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity teht2
# -- Compiling architecture Behavioral of teht2
# End time: 16:12:22 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:12:35 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(68): near "END": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(72): near "PROCESS": (vcom-1576) expecting LOOP.
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(77): Illegal sequential statement.
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(81): near "teht2_arch": (vcom-1576) expecting PROCESS.
# End time: 16:12:35 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:12:58 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:12:58 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.teht2_vhd_tst
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:13:06 on Sep 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:17:14 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): near "wait": (vcom-1576) expecting ';'.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Note: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(89): VHDL Compiler exiting
# End time: 16:17:14 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
# Modified modelsim.ini
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:17:40 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): 		wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): 		wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): 	wait for 5ns;
# 
# ** Error: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): near "wait": (vcom-1576) expecting ';'.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(73): 	wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(75): 	wait for 5ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(89): END teht2_arch;
# 
# ** Note: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(89): VHDL Compiler exiting
# End time: 16:17:40 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:18:06 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): 		wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): 		wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): 	wait for 5ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(73): 	wait for 10ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
###### C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(75): 	wait for 5ns;
# 
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:18:06 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:18:12 on Sep 13,2024, Elapsed time: 0:05:06
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:18:12 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
run
run
run
run
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:20:45 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:20:45 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:20:50 on Sep 13,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:20:50 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
# ** Fatal: (vsim-3421) Value 11 is out of range 0 to 10.
#    Time: 240 ns  Iteration: 1  Process: /teht2_vhd_tst/uut/line__61 File: C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd Line: 70
# Fatal error in Process line__61 at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 70 Process line__61
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 70 Process line__61
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 70 Process line__61
# 
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Fatal: (vsim-3421) Value 11 is out of range 0 to 10.
#    Time: 240 ns  Iteration: 1  Process: /teht2_vhd_tst/uut/line__61 File: C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd Line: 70
# Fatal error in Process line__61 at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 70 Process line__61
# 
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:25:16 on Sep 13,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/teht2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity teht2
# -- Compiling architecture Behavioral of teht2
# End time: 16:25:16 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:25:20 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:25:21 on Sep 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:25:26 on Sep 13,2024, Elapsed time: 0:04:36
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:25:26 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:28:36 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:28:36 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:28:41 on Sep 13,2024, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:28:41 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(6)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(5)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(4)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(3)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(2)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(1)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(0)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(6)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(5)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(4)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(3)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(2)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(1)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(0)
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:33:39 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:33:39 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:33:44 on Sep 13,2024, Elapsed time: 0:05:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:33:44 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:36:02 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:36:02 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:36:06 on Sep 13,2024, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:36:06 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(6)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(5)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(4)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(3)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(2)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(1)
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet(0)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(6)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(5)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(4)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(3)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(2)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(1)
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit(0)
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:39:38 on Sep 13,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/teht2/simulation/questa/teht2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht2_vhd_tst
# -- Compiling architecture teht2_arch of teht2_vhd_tst
# End time: 16:39:38 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.teht2_vhd_tst
# End time: 16:39:42 on Sep 13,2024, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.teht2_vhd_tst 
# Start time: 16:39:42 on Sep 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht2_vhd_tst(teht2_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teht2(behavioral)#1
add wave -position end  sim:/teht2_vhd_tst/clk
add wave -position end  sim:/teht2_vhd_tst/resetti_button
add wave -position end  sim:/teht2_vhd_tst/segmentit_kymmenet
add wave -position end  sim:/teht2_vhd_tst/segmentit_sekunnit
add wave -position end  sim:/teht2_vhd_tst/start_stop_button
run
# End time: 16:40:36 on Sep 13,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
