$date
	Wed Oct 29 15:44:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seqTff_tb $end
$var wire 3 ! Q [0:2] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ Q [0:2] $end
$scope module TFF_1 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module TFF_2 $end
$var wire 1 ' T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module TFF_3 $end
$var wire 1 ) T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
0'
0&
0%
b0 $
0#
0"
b0 !
$end
#5
0)
1'
b1 !
b1 $
1*
1"
1#
#10
0"
#15
1%
b11 !
b11 $
1(
1"
#20
0"
#25
0%
0(
b101 !
b101 $
1&
1"
#30
0"
#35
1)
1%
b111 !
b111 $
1(
1"
#40
0"
#45
0'
0%
0*
0(
b0 !
b0 $
0&
1"
#50
0"
#55
0)
1'
b1 !
b1 $
1*
1"
#60
0"
#65
1%
b11 !
b11 $
1(
1"
#70
0"
#75
0%
1&
b101 !
b101 $
0(
1"
#80
0"
#85
1)
1%
b111 !
b111 $
1(
1"
#90
0"
#95
0%
0'
0&
0(
b0 !
b0 $
0*
1"
#100
0"
#105
0)
1'
b1 !
b1 $
1*
1"
#110
0"
#115
1%
b11 !
b11 $
1(
1"
#120
0"
#125
0%
0(
b101 !
b101 $
1&
1"
#130
0"
#135
1)
1%
b111 !
b111 $
1(
1"
#140
0"
#145
0'
0%
0*
0(
b0 !
b0 $
0&
1"
#150
0"
#155
0)
1'
b1 !
b1 $
1*
1"
#160
0"
#165
1%
b11 !
b11 $
1(
1"
#170
0"
#175
0%
1&
b101 !
b101 $
0(
1"
#180
0"
#185
1)
1%
b111 !
b111 $
1(
1"
#190
0"
#195
0%
0'
0&
0(
b0 !
b0 $
0*
1"
#200
0"
#205
0)
1'
b1 !
b1 $
1*
1"
