// Seed: 3323820846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 > 1) id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  always id_3 <= #1 1;
  wire id_4;
  always @(posedge 0)
    if (id_1) id_2 <= id_3 ^ id_1;
    else id_2 <= 1'b0;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
