Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
