// Seed: 2064560150
module module_0 (
    input uwire id_0,
    input supply1 id_1
    , id_12,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input wor id_9,
    output wire id_10
);
  logic [1  <=  -1 : -1] \id_13 ;
  supply0 id_14;
  assign id_14 = 1 == id_4;
  wire id_15;
  tri0  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  assign id_19 = -1'b0;
  assign id_16 = id_17;
  assign id_31 = id_17;
  assign id_10 = id_4 ? id_19 : 1'd0 * 1 + id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd90
) (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output tri id_4,
    input wand id_5
    , id_22,
    output wire id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire _id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16,
    input wor id_17,
    output supply0 id_18,
    output supply1 id_19,
    output wand id_20
);
  logic [id_9 : -1] id_23;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_1,
      id_19,
      id_8,
      id_11,
      id_3,
      id_3,
      id_17,
      id_13,
      id_3
  );
  assign modCall_1.id_26 = 0;
endmodule
