Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Dec 20 23:59:04 2018
| Host         : wymt-GP62-6QG running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |            6 |
|     10 |            2 |
|    16+ |           70 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           42 |
| No           | No                    | Yes                    |              62 |           12 |
| No           | Yes                   | No                     |             926 |          196 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           13 |
| Yes          | Yes                   | No                     |             828 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|             Clock Signal             |                            Enable Signal                            |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  cpu0/if_id0/if_cnt_o_reg[0]_1       |                                                                     | rst                                            |                1 |              2 |
|  cpu0/ex_mem0/mem_cnt_o_reg[3]       |                                                                     | rst                                            |                1 |              2 |
|  cpu0/ex_mem0/ram_reg_0_0            |                                                                     | rst                                            |                1 |              2 |
|  EXCLK_IBUF_BUFG                     |                                                                     | btnC_IBUF                                      |                1 |              4 |
|  EXCLK_IBUF_BUFG                     | hci0/mem_cnt_o_reg[0][0]                                            | rst                                            |                2 |              8 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[0][0]         | rst                                            |                4 |              8 |
|  cpu0/ex_mem0/E[0]                   |                                                                     | rst                                            |                3 |              8 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst                                            |                3 |              8 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst                                            |                2 |              8 |
|  EXCLK_IBUF_BUFG                     |                                                                     |                                                |                4 |              8 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1_n_5                        | rst                                            |                1 |             10 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1__0_n_5                     | rst                                            |                2 |             10 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_fifo/q_addr_reg[15]                           | rst                                            |                4 |             16 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_fifo/q_addr_reg[2]_0                          | rst                                            |                4 |             16 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_fifo/E[0]                                     | rst                                            |                4 |             16 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_blk/d_data                                    | rst                                            |                2 |             16 |
|  cpu0/ex_mem0/ram_reg_0_0_0[0]       |                                                                     | rst                                            |                2 |             16 |
|  EXCLK_IBUF_BUFG                     |                                                                     | hci0/uart_blk/uart_rx_fifo/SR[0]               |                2 |             16 |
|  EXCLK_IBUF_BUFG                     |                                                                     | hci0/uart_blk/uart_rx_fifo/q_tx_data_reg[0][0] |                4 |             16 |
|  cpu0/if_id0/id_inst_reg[16]_0[0]    |                                                                     | rst                                            |                2 |             16 |
|  cpu0/ex_mem0/wb_wdata_reg[8][0]     |                                                                     |                                                |                3 |             16 |
|  cpu0/ex_mem0/wb_wdata_reg[0][0]     |                                                                     |                                                |                3 |             16 |
|  cpu0/ex_mem0/wb_wdata_reg[16][0]    |                                                                     |                                                |                2 |             16 |
|  cpu0/if_id0/id_inst_reg[8]_0[0]     |                                                                     | rst                                            |                2 |             16 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_blk/d_data                                    | rst                                            |                3 |             16 |
|  cpu0/if_id0/id_inst_reg[0]_1[0]     |                                                                     | rst                                            |                2 |             16 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_fifo/E[1]                                     | rst                                            |                4 |             18 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_blk/rd_en_prot                                | rst                                            |                3 |             20 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst                                            |                4 |             20 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/wr_en_prot                                          | rst                                            |                3 |             20 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/rd_en_prot                                          | rst                                            |                5 |             20 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_5   |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_5 |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_5                |                                                |                3 |             24 |
|  cpu0/if_id0/ex_ls_offset_reg[16][0] |                                                                     |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_5                   |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_5                 |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_5                |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_5               |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_1__0_n_5     |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_5  |                                                |                3 |             24 |
|  EXCLK_IBUF_BUFG                     | hci0/uart_blk/uart_rx_blk/p_0_in                                    |                                                |                2 |             32 |
|  cpu0/id_ex0/mem_mem_addr_reg[0][0]  |                                                                     | rst                                            |                5 |             36 |
|  cpu0/if_id0/ram_reg_3_3[0]          |                                                                     |                                                |                6 |             36 |
|  cpu0/ex_mem0/ram_reg_3_3[0]         |                                                                     |                                                |               10 |             36 |
|  n_4_1935_BUFG                       |                                                                     | rst                                            |               14 |             64 |
|  n_3_1951_BUFG                       |                                                                     | rst                                            |               20 |             64 |
|  n_2_1970_BUFG                       |                                                                     |                                                |               11 |             64 |
|  n_0_1835_BUFG                       |                                                                     | hci0/ex_reg2_reg[31][0]                        |               11 |             64 |
|  n_0_1835_BUFG                       |                                                                     | hci0/AR[0]                                     |               11 |             64 |
|  EXCLK_IBUF_BUFG                     | hci0/sel                                                            | rst                                            |                8 |             64 |
|  EXCLK_IBUF_BUFG                     | hci0/pc_reg[0]                                                      | rst                                            |                9 |             64 |
|  EXCLK_IBUF_BUFG                     | hci0/wb_wdata_reg[0][0]                                             | cpu0/ctrl0/SR[0]                               |               11 |             76 |
|  n_1_1871_BUFG                       |                                                                     | rst                                            |               15 |             76 |
|  EXCLK_IBUF_BUFG                     |                                                                     | rst                                            |               25 |             98 |
|  EXCLK_IBUF_BUFG                     | hci0/id_inst_reg[0][0]                                              | rst                                            |               28 |            136 |
|  EXCLK_IBUF_BUFG                     | hci0/p_0_in                                                         |                                                |               12 |            192 |
|  EXCLK_IBUF_BUFG                     | hci0/wb_wdata_reg[0][0]                                             | rst                                            |               54 |            326 |
|  n_0_1835_BUFG                       |                                                                     | rst                                            |               86 |            408 |
+--------------------------------------+---------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


