vhdl work "/home/ise/FPGA/timer_catur/main_timer.vhd"
