// Seed: 1472328422
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    output logic id_10
);
  assign id_6 = id_7;
endmodule
