package require -exact qsys 15.0
set_module_property NAME SDF_HLS_component_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME SDF_HLS_component_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Cyclone V"}
set_module_assignment hls.cosim.name {_Z17SDF_HLS_componentv}
set_module_assignment hls.compressed.name {SDF_HLS_component}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL SDF_HLS_component_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_stream_fifo.v" SYSTEM_VERILOG PATH "ip/acl_stream_fifo.v"
add_fileset_file "SDF_HLS_component_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_function_wrapper.sv"
add_fileset_file "SDF_HLS_component_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_function.sv"
add_fileset_file "SDF_HLS_component_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B0_runOnce.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_branch.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_merge.sv"
add_fileset_file "SDF_HLS_component_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B0_runOnce_stall_region.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_merge_reg.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start.sv"
add_fileset_file "SDF_HLS_component_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_branch.sv"
add_fileset_file "SDF_HLS_component_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_merge.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start_stall_region.sv"
add_fileset_file "SDF_HLS_component_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_merge_reg.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_1_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iord_s2.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iord_s2.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_2_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s1.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s2.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s2.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iord_s1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iord_s1.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s4.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s4.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv"
add_fileset_file "SDF_HLS_component_reg_rsrvd_fix.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_reg_rsrvd_fix.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv"
add_fileset_file "SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_iord_bl_s0_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iord_bl_s0_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s1_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s1_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s2_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s2_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s4_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s4_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_internal.v" SYSTEM_VERILOG PATH "SDF_HLS_component_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL SDF_HLS_component_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_stream_fifo.v" SYSTEM_VERILOG PATH "ip/acl_stream_fifo.v"
add_fileset_file "SDF_HLS_component_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_function_wrapper.sv"
add_fileset_file "SDF_HLS_component_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_function.sv"
add_fileset_file "SDF_HLS_component_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B0_runOnce.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_branch.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_merge.sv"
add_fileset_file "SDF_HLS_component_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B0_runOnce_stall_region.sv"
add_fileset_file "SDF_HLS_component_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B0_runOnce_merge_reg.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start.sv"
add_fileset_file "SDF_HLS_component_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_branch.sv"
add_fileset_file "SDF_HLS_component_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_merge.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start_stall_region.sv"
add_fileset_file "SDF_HLS_component_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_B1_start_merge_reg.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_B1_start_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_1_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iord_s2.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iord_s2.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv"
add_fileset_file "SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_1_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_1_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_2_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s1.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s2.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s2.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_2_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_2_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_ihc_function.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_function.sv"
add_fileset_file "SDF_HLS_component_arbiter_iord_s1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iord_s1.sv"
add_fileset_file "SDF_HLS_component_arbiter_iowr_s4.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_arbiter_iowr_s4.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B0.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B0_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B0_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_B0_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B0_merge.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1_stall_region.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1_stall_region.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv"
add_fileset_file "SDF_HLS_component_reg_rsrvd_fix.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_reg_rsrvd_fix.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv"
add_fileset_file "SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv"
add_fileset_file "SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv"
add_fileset_file "SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_merge_reg.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_branch.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_branch.sv"
add_fileset_file "SDF_HLS_component_ihc_B1_merge.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_ihc_B1_merge.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv"
add_fileset_file "SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv"
add_fileset_file "SDF_HLS_component_bb_ihc_B1_sr_1.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_bb_ihc_B1_sr_1.sv"
add_fileset_file "SDF_HLS_component_iord_bl_s0_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iord_bl_s0_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s1_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s1_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s2_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s2_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_iowr_s4_fifo_inst.sv" SYSTEM_VERILOG PATH "ip/SDF_HLS_component_iowr_s4_fifo_inst.sv"
add_fileset_file "SDF_HLS_component_internal.v" SYSTEM_VERILOG PATH "SDF_HLS_component_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### Streaming interface for s0
add_interface s0 avalon_streaming sink
set_interface_property s0 associatedClock clock
set_interface_property s0 associatedReset reset
set_interface_property s0 maxChannel 0
set_interface_property s0 readyLatency 0
set_interface_property s0 dataBitsPerSymbol 32
set_interface_property s0 symbolsPerBeat 1
set_interface_property s0 firstSymbolInHighOrderBits 0
set_interface_assignment s0 hls.cosim.name {@s0}
add_interface_port s0 s0_data data input 32
add_interface_port s0 s0_ready ready output 1
add_interface_port s0 s0_valid valid input 1

#### Streaming interface for s4
add_interface s4 avalon_streaming source
set_interface_property s4 associatedClock clock
set_interface_property s4 associatedReset reset
set_interface_property s4 maxChannel 0
set_interface_property s4 readyLatency 0
set_interface_property s4 dataBitsPerSymbol 32
set_interface_property s4 symbolsPerBeat 1
set_interface_property s4 firstSymbolInHighOrderBits 0
set_interface_assignment s4 hls.cosim.name {@s4}
add_interface_port s4 s4_data data output 32
add_interface_port s4 s4_ready ready input 1
add_interface_port s4 s4_valid valid output 1

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
