<stg><name>fn1</name>


<trans_list>

<trans id="669" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:7 %p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:8 %sext_ln15 = sext i8 %p_read

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="212" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="213" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="214" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="215" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:6 %p_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_13

]]></Node>
<StgValue><ssdm name="p_13_read"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %v_11 = sitodp i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:10 %data_V = bitcast i32 %p_13_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:11 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:12 %tmp_18 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:15 %zext_ln341 = zext i8 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:16 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:17 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:18 %sub_ln1311 = sub i8 127, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:19 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:20 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:29 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:63 %data_V_1 = bitcast i64 %v_11

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:64 %tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:65 %tmp_20 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:13 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="79" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:14 %zext_ln68 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:21 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="79" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:22 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:23 %r_V = lshr i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:24 %r_V_1 = shl i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:26 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:27 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:28 %val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="111" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:30 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="111" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:31 %sh_prom_i_i_i_i_i21_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i21_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
__hls_fptosi_float_i8.exit:32 %r_V_2 = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i21_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
__hls_fptosi_float_i8.exit:33 %r_V_3 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i21_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="111" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:34 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:35 %zext_ln662_1 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="111" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:36 %tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_3, i32 24, i32 87

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:37 %val_1 = select i1 %isNeg, i64 %zext_ln662_1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="55" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:40 %zext_ln15_1 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:41 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i46_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %r_V_4 = lshr i55 %zext_ln15_1, i55 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %r_V_5 = shl i55 %zext_ln15_1, i55 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %zext_ln662_2 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:46 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:47 %val_2 = select i1 %isNeg, i8 %zext_ln662_2, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:66 %mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_20, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="137" op_0_bw="54">
<![CDATA[
__hls_fptosi_float_i8.exit:67 %zext_ln68_1 = zext i54 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:68 %zext_ln510 = zext i11 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
__hls_fptosi_float_i8.exit:69 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:70 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:71 %sub_ln1311_1 = sub i11 1023, i11 %tmp_19

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:72 %sext_ln1311_1 = sext i11 %sub_ln1311_1

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
__hls_fptosi_float_i8.exit:73 %ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
__hls_fptosi_float_i8.exit:74 %sh_prom_i_i_i_i_i75_cast_cast_cast = sext i12 %ush_1

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i75_cast_cast_cast"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="137" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:75 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i75_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i75_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
__hls_fptosi_float_i8.exit:76 %r_V_6 = lshr i137 %zext_ln68_1, i137 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
__hls_fptosi_float_i8.exit:77 %r_V_7 = shl i137 %zext_ln68_1, i137 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:78 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:79 %zext_ln662_3 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:80 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_7, i32 53, i32 84

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:81 %val_3 = select i1 %isNeg_1, i32 %zext_ln662_3, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="273" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:38 %result_V_2 = sub i64 0, i64 %val_1

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:39 %result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val_1

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:48 %result_V_6 = sub i8 0, i8 %val_2

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:49 %result_V_7 = select i1 %p_Result_s, i8 %result_V_6, i8 %val_2

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:50 %sext_ln20 = sext i8 %result_V_7

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
__hls_fptosi_float_i8.exit:51 %add_ln20 = add i10 %sext_ln20, i10 756

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="10">
<![CDATA[
__hls_fptosi_float_i8.exit:52 %zext_ln20 = zext i10 %add_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:82 %add_ln23 = add i32 %val, i32 738

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:109 %add_ln26 = add i64 %result_V, i64 760

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="284" st_id="9" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="287" st_id="10" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="290" st_id="11" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="296" st_id="13" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="299" st_id="14" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="302" st_id="15" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="308" st_id="17" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %srem_ln20 = srem i11 2038, i11 %zext_ln20

]]></Node>
<StgValue><ssdm name="srem_ln20"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5">
<![CDATA[
__hls_fptosi_float_i8.exit:54 %trunc_ln20 = trunc i5 %srem_ln20

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="5">
<![CDATA[
__hls_fptosi_float_i8.exit:55 %sext_ln20_2 = sext i5 %trunc_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_2"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="314" st_id="18" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="317" st_id="19" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="320" st_id="20" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="323" st_id="21" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %srem_ln26 = srem i64 117, i64 %add_ln26

]]></Node>
<StgValue><ssdm name="srem_ln26"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="326" st_id="22" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="328" st_id="23" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="330" st_id="24" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="332" st_id="25" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="334" st_id="26" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %srem_ln20_1 = srem i9 %sext_ln20_2, i9 240

]]></Node>
<StgValue><ssdm name="srem_ln20_1"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5">
<![CDATA[
__hls_fptosi_float_i8.exit:57 %trunc_ln20_1 = trunc i5 %srem_ln20_1

]]></Node>
<StgValue><ssdm name="trunc_ln20_1"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
__hls_fptosi_float_i8.exit:58 %sext_ln20_3 = sext i5 %trunc_ln20_1

]]></Node>
<StgValue><ssdm name="sext_ln20_3"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
__hls_fptosi_float_i8.exit:59 %sub_ln20 = sub i6 0, i6 %sext_ln20_3

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
__hls_fptosi_float_i8.exit:60 %sext_ln20_1 = sext i6 %sub_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_1"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="342" st_id="28" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="344" st_id="29" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="346" st_id="30" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="348" st_id="31" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="350" st_id="32" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="352" st_id="33" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="354" st_id="34" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="355" st_id="34" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="356" st_id="35" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="358" st_id="36" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="360" st_id="37" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="362" st_id="38" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="364" st_id="39" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="365" st_id="39" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="366" st_id="40" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="368" st_id="41" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="370" st_id="42" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="372" st_id="43" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %udiv_ln22 = udiv i32 %val_3, i32 %add_ln23

]]></Node>
<StgValue><ssdm name="udiv_ln22"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="374" st_id="44" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:84 %add_ln23_1 = add i32 %udiv_ln22, i32 196

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="377" st_id="45" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="378" st_id="45" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="379" st_id="46" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="381" st_id="47" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="382" st_id="47" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="383" st_id="48" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="384" st_id="48" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="385" st_id="49" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="386" st_id="49" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="387" st_id="50" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="388" st_id="50" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="389" st_id="51" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="391" st_id="52" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="393" st_id="53" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="395" st_id="54" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="397" st_id="55" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="398" st_id="55" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="399" st_id="56" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="401" st_id="57" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="403" st_id="58" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="404" st_id="58" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="405" st_id="59" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="406" st_id="59" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="407" st_id="60" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="409" st_id="61" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="410" st_id="61" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="411" st_id="62" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="412" st_id="62" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="413" st_id="63" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="414" st_id="63" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="415" st_id="64" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="416" st_id="64" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="417" st_id="65" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="418" st_id="65" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="419" st_id="66" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="420" st_id="66" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="421" st_id="67" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="422" st_id="67" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="423" st_id="68" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="424" st_id="68" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="425" st_id="69" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="426" st_id="69" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="427" st_id="70" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="428" st_id="70" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="429" st_id="71" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="430" st_id="71" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="431" st_id="72" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="432" st_id="72" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="433" st_id="73" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="434" st_id="73" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="435" st_id="74" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="436" st_id="74" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="437" st_id="75" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="439" st_id="76" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="441" st_id="77" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="442" st_id="77" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="443" st_id="78" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="444" st_id="78" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="445" st_id="79" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="446" st_id="79" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %udiv_ln21 = udiv i32 4294908090, i32 %add_ln23_1

]]></Node>
<StgValue><ssdm name="udiv_ln21"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="447" st_id="80" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="448" st_id="80" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="449" st_id="81" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="450" st_id="81" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="451" st_id="82" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="452" st_id="82" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="453" st_id="83" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="454" st_id="83" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="455" st_id="84" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="456" st_id="84" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="457" st_id="85" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="458" st_id="85" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="459" st_id="86" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="460" st_id="86" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="461" st_id="87" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="462" st_id="87" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="463" st_id="88" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="464" st_id="88" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="465" st_id="89" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="466" st_id="89" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="467" st_id="90" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="468" st_id="90" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="469" st_id="91" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="470" st_id="91" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="471" st_id="92" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="472" st_id="92" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="473" st_id="93" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="474" st_id="93" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="475" st_id="94" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %urem_ln20 = urem i64 %sext_ln20_1, i64 159760684

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="476" st_id="94" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="477" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:62 %v_7 = trunc i8 %urem_ln20

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="478" st_id="95" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="479" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:116 %sext_ln27 = sext i8 %v_7

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="480" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:117 %add_ln27 = add i32 %val, i32 777

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="481" st_id="95" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="482" st_id="96" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="483" st_id="96" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="484" st_id="97" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="485" st_id="97" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="486" st_id="98" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="487" st_id="98" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="488" st_id="99" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="489" st_id="99" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="490" st_id="100" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="491" st_id="100" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="492" st_id="101" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="493" st_id="101" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="494" st_id="102" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="495" st_id="102" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="496" st_id="103" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="497" st_id="103" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="498" st_id="104" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="499" st_id="104" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="500" st_id="105" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="501" st_id="105" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="502" st_id="106" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="503" st_id="106" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="504" st_id="107" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="505" st_id="107" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="506" st_id="108" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="507" st_id="108" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="508" st_id="109" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="509" st_id="109" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="510" st_id="110" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="511" st_id="110" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="512" st_id="111" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="513" st_id="111" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="514" st_id="112" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="515" st_id="112" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="516" st_id="113" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="517" st_id="113" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="518" st_id="114" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="519" st_id="114" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="520" st_id="115" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %urem_ln23 = urem i32 %udiv_ln21, i32 128361363

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="521" st_id="115" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="522" st_id="116" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="523" st_id="116" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="524" st_id="117" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="525" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %add = fsub i32 120, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="526" st_id="117" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="527" st_id="118" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="528" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %add = fsub i32 120, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="529" st_id="118" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="530" st_id="119" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="531" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %add = fsub i32 120, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="532" st_id="119" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="533" st_id="120" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="534" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %add = fsub i32 120, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="535" st_id="120" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="536" st_id="121" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %conv = uitofp i32 %urem_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="537" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %add = fsub i32 120, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="538" st_id="121" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="539" st_id="122" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="540" st_id="122" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="541" st_id="123" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="542" st_id="123" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="543" st_id="124" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="544" st_id="124" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="545" st_id="125" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="546" st_id="125" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="547" st_id="126" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="548" st_id="126" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="549" st_id="127" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="550" st_id="127" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="551" st_id="128" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="552" st_id="128" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="553" st_id="129" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="554" st_id="129" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="555" st_id="130" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="556" st_id="130" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:118 %urem_ln27 = urem i32 %sext_ln27, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="557" st_id="131" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="558" st_id="132" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="559" st_id="133" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="560" st_id="134" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="561" st_id="135" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="562" st_id="136" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="563" st_id="137" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %dc_1 = fdiv i32 %conv, i32 %add

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:90 %data_V_2 = bitcast i32 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:91 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="566" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %tmp_22 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="567" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:95 %zext_ln341_1 = zext i8 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="568" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %add_ln341_1 = add i9 %zext_ln341_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_1"/></StgValue>
</operation>

<operation id="569" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:97 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="570" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:98 %sub_ln1311_2 = sub i8 127, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="571" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:99 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="572" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:100 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_1

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="573" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:93 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_22, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="574" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="111" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:94 %zext_ln68_2 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="575" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %sh_prom_i_i_i_i_i105_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i105_cast_cast_cast"/></StgValue>
</operation>

<operation id="576" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="111" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:102 %sh_prom_i_i_i_i_i105_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i105_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i105_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="577" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
__hls_fptosi_float_i8.exit:103 %r_V_8 = lshr i111 %zext_ln68_2, i111 %sh_prom_i_i_i_i_i105_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="578" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
__hls_fptosi_float_i8.exit:104 %r_V_9 = shl i111 %zext_ln68_2, i111 %sh_prom_i_i_i_i_i105_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="579" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="111" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:105 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_8, i32 24

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="580" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:106 %zext_ln662_4 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln662_4"/></StgValue>
</operation>

<operation id="581" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="111" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:107 %tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="582" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:108 %val_4 = select i1 %isNeg_2, i64 %zext_ln662_4, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="val_4"/></StgValue>
</operation>

<operation id="583" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:119 %add_ln27_1 = add i32 %urem_ln27, i32 552

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="584" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:120 %zext_ln27 = zext i32 %add_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="585" st_id="140" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="586" st_id="141" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="587" st_id="142" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="588" st_id="143" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="589" st_id="144" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="590" st_id="145" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="591" st_id="146" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="592" st_id="147" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="593" st_id="148" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="594" st_id="149" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="595" st_id="150" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="596" st_id="151" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="597" st_id="152" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="598" st_id="153" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="599" st_id="154" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="600" st_id="155" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="601" st_id="156" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="602" st_id="157" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="603" st_id="158" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="604" st_id="159" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="605" st_id="160" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="606" st_id="161" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="607" st_id="162" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="608" st_id="163" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="609" st_id="164" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="610" st_id="165" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="611" st_id="166" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="612" st_id="167" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="613" st_id="168" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="614" st_id="169" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="615" st_id="170" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="616" st_id="171" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="617" st_id="172" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="618" st_id="173" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="619" st_id="174" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="620" st_id="175" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="621" st_id="176" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="622" st_id="177" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="623" st_id="178" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="624" st_id="179" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="625" st_id="180" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="626" st_id="181" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="627" st_id="182" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="628" st_id="183" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="629" st_id="184" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="630" st_id="185" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="631" st_id="186" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="632" st_id="187" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="633" st_id="188" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="634" st_id="189" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="635" st_id="190" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="636" st_id="191" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="637" st_id="192" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="638" st_id="193" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="639" st_id="194" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="640" st_id="195" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="641" st_id="196" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="642" st_id="197" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="643" st_id="198" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="644" st_id="199" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="645" st_id="200" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="646" st_id="201" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="647" st_id="202" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="648" st_id="203" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="649" st_id="204" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="650" st_id="205" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="651" st_id="206" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="652" st_id="207" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:121 %urem_ln27_1 = urem i64 %val_4, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="urem_ln27_1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="653" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="654" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="655" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="656" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="657" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="658" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="659" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:111 %trunc_ln26 = trunc i8 %srem_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="660" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:112 %sext_ln26 = sext i8 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="661" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %sext_ln26_1 = sext i8 %p_read

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="662" st_id="208" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i8.exit:114 %mul_ln26 = mul i16 %sext_ln26, i16 %sext_ln26_1

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="663" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i8.exit:115 %sext_ln27_1 = sext i16 %mul_ln26

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="664" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:122 %trunc_ln26_1 = trunc i32 %urem_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="665" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:123 %zext_ln26 = zext i32 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="666" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_float_i8.exit:124 %result_1 = icmp_eq  i33 %sext_ln27_1, i33 %zext_ln26

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="667" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:125 %zext_ln28 = zext i1 %result_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="668" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:126 %ret_ln29 = ret i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
