// Seed: 3885958875
module module_0 (
    input uwire id_0
    , id_16,
    output supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input supply1 id_14
);
  assign id_5 = id_13;
  tri0 id_17;
  assign id_17 = id_13;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1
    , id_13,
    input tri id_2,
    output wire id_3,
    output tri id_4,
    output wire id_5,
    input wand id_6,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wand id_10
    , id_14,
    input supply1 id_11
);
  wire id_15 = id_15;
  module_0(
      id_8, id_3, id_11, id_4, id_9, id_4, id_4, id_8, id_11, id_5, id_1, id_10, id_7, id_8, id_8
  );
  assign id_1 = 1;
  nor (id_4, id_2, id_7, id_6, id_11, id_0, id_15, id_13, id_9, id_14);
endmodule
