from .insn import *
from .variant import RV64I


@isa("lui", 0x37)
class InstructionLUI(InstructionUType):
    """
    The Load Upper Immediate (LUI) instruction loads the given immediate (unsigned 20 bit) to the upper 20 bit
    of the destination register. The lower bits are set to zero in the destination register. This instruction
    can be used to efficiently form constants, as a sequence of LUI and ORI for example.
    """
    def execute(self, model: State):
        model.intreg[self.rd] = (self.imm << 12)


@isa("auipc", 0x17)
class InstructionAUIPC(InstructionUType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.pc + (self.imm << 12)


@isa("jal", 0x6F)
class InstructionJAL(InstructionJType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.pc + 4
        model.pc = self.imm


#@isa("jalr", 0x67, 0)
#class InstructionJALR(InstructionIType):
#    def execute(self, model: State):
#        model.intreg[self.rd] = model.pc + 4
#        model.pc = model.intreg[self.rs1] + self.imm


@isa("beq", 0x63, 0)
class InstructionBEQ(InstructionBType):
    def execute(self, model: State):
        # todo: problem with __cmp__
        if model.intreg[self.rs1].value == model.intreg[self.rs2].value:
            model.pc = model.pc + self.imm


@isa("bne", 0x63, 1)
class InstructionBNE(InstructionBType):
    def execute(self, model: State):
        if model.intreg[self.rs1].value != model.intreg[self.rs2].value:
            model.pc = model.pc + self.imm


@isa("blt", 0x63, 4)
class InstructionBLT(InstructionBType):
    def execute(self, model: State):
        if model.intreg[self.rs1].value < model.intreg[self.rs2].value:
            model.pc = model.pc + self.imm


@isa("bge", 0x63, 5)
class InstructionBGE(InstructionBType):
    def execute(self, model: State):
        if model.intreg[self.rs1].value >= model.intreg[self.rs2].value:
            model.pc = model.pc + self.imm


@isa("bltu", 0x63, 6)
class InstructionBLTU(InstructionBType):
    def execute(self, model: State):
        if model.intreg[self.rs1].unsigned() < model.intreg[self.rs2].unsigned():
            model.pc = model.pc + self.imm


@isa("bgeu", 0x63, 7)
class InstructionBGEU(InstructionBType):
    def execute(self, model: State):
        if model.intreg[self.rs1].unsigned() >= model.intreg[self.rs2].unsigned():
            model.pc = model.pc + self.imm


#@isa("lb", 0x03, 0)
#class InstructionLB(InstructionILType):
#    def execute(self, model: State):
#        data = model.lb((model.intreg[self.rs1] + self.imm).unsigned())
#        if (data >> 7) & 0x1:
#            data |= 0xFFFFFF00
#        model.intreg[self.rd] = data

#@isa("lh", 0x03, 1)
#class InstructionLH(InstructionILType):
#    def execute(self, model: State):
#        data = model.lh((model.intreg[self.rs1] + self.imm).unsigned())
#        if (data >> 15) & 0x1:
#            data |= 0xFFFF0000
#        model.intreg[self.rd] = data


@isa("lw", 0x03, 2)
class InstructionLW(InstructionILType):
    def execute(self, model: State):
        data = model.memory.lw((model.intreg[self.rs1] + self.imm).unsigned())
        model.intreg[self.rd] = data


#@isa("lbu", 0x03, 4)
#class InstructionLBU(InstructionILType):
#    def execute(self, model: State):
#        model.intreg[self.rd] = model.lb((model.intreg[self.rs1] + self.imm).unsigned())


#@isa("lhu", 0x03, 5)
#class InstructionLHU(InstructionILType):
#    def execute(self, model: State):
#        model.intreg[self.rd] = model.lh((model.intreg[self.rs1] + self.imm).unsigned())


@isa("sb", 0x23, 0)
class InstructionSB(InstructionSType):
    def execute(self, model: State):
        model.sb((model.intreg[self.rs1] + self.imm).unsigned(), model.intreg[self.rs2])


@isa("sh", 0x23, 1)
class InstructionSH(InstructionSType):
    def execute(self, model: State):
        model.sh((model.intreg[self.rs1] + self.imm).unsigned(), model.intreg[self.rs2])


@isa("sw", 0x23, 2)
class InstructionSW(InstructionSType):
    def execute(self, model: State):
        model.sw((model.intreg[self.rs1] + self.imm).unsigned(), model.intreg[self.rs2])


@isa("addi", 0x13, 0)
class InstructionADDI(InstructionIType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] + self.imm


@isa("slti", 0x13, 2)
class InstructionSLTI(InstructionIType):
    def execute(self, model: State):
        if model.intreg[self.rs1] < self.imm:
            model.intreg[self.rd] = 1
        else:
            model.intreg[self.rd] = 0


@isa("sltiu", 0x13, 3)
class InstructionSLTIU(InstructionIType):
    def execute(self, model: State):
        if model.intreg[self.rs1].unsigned() < int(self.imm):
            model.intreg[self.rd] = 1
        else:
            model.intreg[self.rd] = 0


@isa("xori", 0x13, 4)
class InstructionXORI(InstructionIType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] ^ self.imm


@isa("ori", 0x13, 6)
class InstructionORI(InstructionIType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] | self.imm


@isa("andi", 0x13, 7)
class InstructionANDI(InstructionIType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] & self.imm


@isa("slli", 0x13, 1, 0x00)
class InstructionSLLI(InstructionISType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] << self.shamt


@isa("srli", 0x13, 5, 0x00)
class InstructionSRLI(InstructionISType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1].unsigned() >> int(self.shamt)


@isa("srai", 0x13, 5, 0x20)
class InstructionSRAI(InstructionISType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] >> self.shamt


@isa("add", 0x33, 0, 0x00)
class InstructionADD(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] + model.intreg[self.rs2]


@isa("sub", 0x33, 0, 0x20)
class InstructionSUB(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] - model.intreg[self.rs2]


@isa("sll", 0x33, 1, 0x00)
class InstructionSLL(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] << (model.intreg[self.rs2] & 0x1f)


@isa("slt", 0x33, 2, 0x00)
class InstructionSLT(InstructionRType):
    def execute(self, model: State):
        if model.intreg[self.rs1] < model.intreg[self.rs2]:
            model.intreg[self.rd] = 1
        else:
            model.intreg[self.rd] = 0


@isa("sltu", 0x33, 3, 0x00)
class InstructionSLTU(InstructionRType):
    def execute(self, state: State):
        if state.intreg[self.rs1].unsigned() < state.intreg[self.rs2].unsigned():
            state.intreg[self.rd] = 1
        else:
            state.intreg[self.rd] = 0


@isa("xor", 0x33, 4, 0x00)
class InstructionXOR(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] ^ model.intreg[self.rs2]


@isa("srl", 0x33, 5, 0x00)
class InstructionSRL(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] >> model.intreg[self.rs2]


@isa("sra", 0x33, 5, 0x20)
class InstructionSRA(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] >> model.intreg[self.rs2]


@isa("or", 0x33, 6, 0x00)
class InstructionOR(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] | model.intreg[self.rs2]


@isa("and", 0x33, 7, 0x00)
class InstructionAND(InstructionRType):
    def execute(self, model: State):
        model.intreg[self.rd] = model.intreg[self.rs1] & model.intreg[self.rs2]


@isa("fence", 0xF, 0, 0x00)
class InstructionFENCE(Instruction):
    pass


@isa("fence.i", 0xF, 1, 0x00)
class InstructionFENCEI(Instruction):
    pass


@isa("ecall", 0x73, 0)
class InstructionECALL(Instruction):
    pass


@isa("ebreak", 0x73, 0)
class InstructionEBREAK(Instruction):
    pass


@isa("csrrw", 0x73, 1)
class InstructionCSRRW(Instruction):
    pass


@isa("csrrs", 0x73, 2)
class InstructionCSRRS(Instruction):
    pass


@isa("csrrc", 0x73, 3)
class InstructionCSRRC(Instruction):
    pass


@isa("csrrwi", 0x73, 5)
class InstructionCSRRWI(Instruction):
    pass


@isa("csrrsi", 0x73, 6)
class InstructionCSRRSI(Instruction):
    pass


@isa("csrrci", 0x73, 7)
class InstructionCSRRCI(Instruction):
    pass


#@isa("lwu", 0x3, 6, variant=RV64I)
#class InstructionLWU(InstructionIType):
#    pass


#@isa("ld", 0x3, 3, variant=RV64I)
#class InstructionLD(InstructionIType):
#    pass


#@isa("sd", 0x23, 3, variant=RV64I)
#class InstructionSD(InstructionISType):
#    pass


@isa_pseudo()
class InstructionNOP(InstructionADDI):
    def __init__(self):
        super().__init__(0, 0, 0)
