// Seed: 1575041794
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    output supply1 module_0,
    input wor id_9,
    output wire id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    output wire id_16
);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri id_15
);
  assign #id_17 id_15 = 1'b0 == (id_3);
  module_0(
      id_6,
      id_11,
      id_1,
      id_1,
      id_1,
      id_5,
      id_8,
      id_1,
      id_1,
      id_13,
      id_7,
      id_15,
      id_10,
      id_0,
      id_14,
      id_12,
      id_7
  );
endmodule
