invalid trace: segment 2: fetch in slot 0 accesses address 0 (expected 2)
invalid trace: CycleBreak 1 incoming edge Edge(0, 1) is live, but state doesn't match Segment(0)
invalid trace: CycleBreak 3 incoming edge Edge(1, 3) is live, but state doesn't match Segment(1)
invalid trace: segment 0: cycle 0 sets reg 1 to 1 (expected 0)
invalid trace: segment 0: cycle 1 sets reg 1 to 2 (expected 0)
invalid trace: segment 1: cycle 2 sets reg 1 to 3 (expected 2)
invalid trace: segment 1: cycle 3 sets reg 1 to 4 (expected 2)
invalid trace: segment 3: cycle 4 sets reg 1 to 5 (expected 4)
invalid trace: fetch from program address 0 produced wrong instruction
invalid trace: fetch from program address 0 produced wrong instruction
internal evaluator: 160 asserts passed, 10 failed; found 0 bugs; overall status: BAD
