$date
	Thu Jan 29 21:05:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var wire 1 " master $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var reg 1 " master $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
0#
x"
x!
$end
#5
1"
1#
#10
0!
0"
0#
0%
#15
1"
1#
1%
#20
1!
0#
#25
0"
1#
0$
#30
0!
0#
#35
1"
1#
1$
#40
1!
0#
#45
0"
1#
0$
#50
0!
0#
#55
1"
1#
1$
#60
1!
0#
#65
1#
