// Seed: 3473531795
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_5 = 32'd7
) (
    input supply1 _id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 _id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wor id_8,
    input wor id_9
);
  wire [id_5  ==  -1 : id_0] id_11;
  assign id_2 = 1'd0;
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_9,
      id_4,
      id_1,
      id_7,
      id_4,
      id_8,
      id_9
  );
  supply0 id_13 = -1 | -1;
endmodule
