

================================================================
== Vitis HLS Report for 'multicycle_pipeline_ip'
================================================================
* Date:           Mon Jul 11 09:01:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multicycle_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.746 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nbc_V_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'nbc_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nbi_V_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'nbi_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%is_reg_computed_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'is_reg_computed_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_loc = alloca i64 1"   --->   Operation 9 'alloca' 'reg_file_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%is_reg_computed_V_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'is_reg_computed_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'reg_file_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%is_reg_computed_V_2_loc = alloca i64 1"   --->   Operation 12 'alloca' 'is_reg_computed_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'reg_file_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%is_reg_computed_V_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'is_reg_computed_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_3_loc = alloca i64 1"   --->   Operation 15 'alloca' 'reg_file_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%is_reg_computed_V_4_loc = alloca i64 1"   --->   Operation 16 'alloca' 'is_reg_computed_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'reg_file_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%is_reg_computed_V_5_loc = alloca i64 1"   --->   Operation 18 'alloca' 'is_reg_computed_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_5_loc = alloca i64 1"   --->   Operation 19 'alloca' 'reg_file_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%is_reg_computed_V_6_loc = alloca i64 1"   --->   Operation 20 'alloca' 'is_reg_computed_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_6_loc = alloca i64 1"   --->   Operation 21 'alloca' 'reg_file_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%is_reg_computed_V_7_loc = alloca i64 1"   --->   Operation 22 'alloca' 'is_reg_computed_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_7_loc = alloca i64 1"   --->   Operation 23 'alloca' 'reg_file_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%is_reg_computed_V_8_loc = alloca i64 1"   --->   Operation 24 'alloca' 'is_reg_computed_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_8_loc = alloca i64 1"   --->   Operation 25 'alloca' 'reg_file_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%is_reg_computed_V_9_loc = alloca i64 1"   --->   Operation 26 'alloca' 'is_reg_computed_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_9_loc = alloca i64 1"   --->   Operation 27 'alloca' 'reg_file_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%is_reg_computed_V_10_loc = alloca i64 1"   --->   Operation 28 'alloca' 'is_reg_computed_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_10_loc = alloca i64 1"   --->   Operation 29 'alloca' 'reg_file_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%is_reg_computed_V_11_loc = alloca i64 1"   --->   Operation 30 'alloca' 'is_reg_computed_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_11_loc = alloca i64 1"   --->   Operation 31 'alloca' 'reg_file_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%is_reg_computed_V_12_loc = alloca i64 1"   --->   Operation 32 'alloca' 'is_reg_computed_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_12_loc = alloca i64 1"   --->   Operation 33 'alloca' 'reg_file_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%is_reg_computed_V_13_loc = alloca i64 1"   --->   Operation 34 'alloca' 'is_reg_computed_V_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_13_loc = alloca i64 1"   --->   Operation 35 'alloca' 'reg_file_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%is_reg_computed_V_14_loc = alloca i64 1"   --->   Operation 36 'alloca' 'is_reg_computed_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_14_loc = alloca i64 1"   --->   Operation 37 'alloca' 'reg_file_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%is_reg_computed_V_15_loc = alloca i64 1"   --->   Operation 38 'alloca' 'is_reg_computed_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_15_loc = alloca i64 1"   --->   Operation 39 'alloca' 'reg_file_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%is_reg_computed_V_16_loc = alloca i64 1"   --->   Operation 40 'alloca' 'is_reg_computed_V_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_16_loc = alloca i64 1"   --->   Operation 41 'alloca' 'reg_file_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%is_reg_computed_V_17_loc = alloca i64 1"   --->   Operation 42 'alloca' 'is_reg_computed_V_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_17_loc = alloca i64 1"   --->   Operation 43 'alloca' 'reg_file_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%is_reg_computed_V_18_loc = alloca i64 1"   --->   Operation 44 'alloca' 'is_reg_computed_V_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_18_loc = alloca i64 1"   --->   Operation 45 'alloca' 'reg_file_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%is_reg_computed_V_19_loc = alloca i64 1"   --->   Operation 46 'alloca' 'is_reg_computed_V_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_19_loc = alloca i64 1"   --->   Operation 47 'alloca' 'reg_file_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%is_reg_computed_V_20_loc = alloca i64 1"   --->   Operation 48 'alloca' 'is_reg_computed_V_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_20_loc = alloca i64 1"   --->   Operation 49 'alloca' 'reg_file_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%is_reg_computed_V_21_loc = alloca i64 1"   --->   Operation 50 'alloca' 'is_reg_computed_V_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_21_loc = alloca i64 1"   --->   Operation 51 'alloca' 'reg_file_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%is_reg_computed_V_22_loc = alloca i64 1"   --->   Operation 52 'alloca' 'is_reg_computed_V_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_22_loc = alloca i64 1"   --->   Operation 53 'alloca' 'reg_file_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%is_reg_computed_V_23_loc = alloca i64 1"   --->   Operation 54 'alloca' 'is_reg_computed_V_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_23_loc = alloca i64 1"   --->   Operation 55 'alloca' 'reg_file_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%is_reg_computed_V_24_loc = alloca i64 1"   --->   Operation 56 'alloca' 'is_reg_computed_V_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_24_loc = alloca i64 1"   --->   Operation 57 'alloca' 'reg_file_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%is_reg_computed_V_25_loc = alloca i64 1"   --->   Operation 58 'alloca' 'is_reg_computed_V_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_25_loc = alloca i64 1"   --->   Operation 59 'alloca' 'reg_file_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%is_reg_computed_V_26_loc = alloca i64 1"   --->   Operation 60 'alloca' 'is_reg_computed_V_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_26_loc = alloca i64 1"   --->   Operation 61 'alloca' 'reg_file_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%is_reg_computed_V_27_loc = alloca i64 1"   --->   Operation 62 'alloca' 'is_reg_computed_V_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_27_loc = alloca i64 1"   --->   Operation 63 'alloca' 'reg_file_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%is_reg_computed_V_28_loc = alloca i64 1"   --->   Operation 64 'alloca' 'is_reg_computed_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_28_loc = alloca i64 1"   --->   Operation 65 'alloca' 'reg_file_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%is_reg_computed_V_29_loc = alloca i64 1"   --->   Operation 66 'alloca' 'is_reg_computed_V_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_29_loc = alloca i64 1"   --->   Operation 67 'alloca' 'reg_file_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%is_reg_computed_V_30_loc = alloca i64 1"   --->   Operation 68 'alloca' 'is_reg_computed_V_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_30_loc = alloca i64 1"   --->   Operation 69 'alloca' 'reg_file_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%is_reg_computed_V_31_loc = alloca i64 1"   --->   Operation 70 'alloca' 'is_reg_computed_V_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_31_loc = alloca i64 1"   --->   Operation 71 'alloca' 'reg_file_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1, i32 %reg_file_31_loc, i1 %is_reg_computed_V_31_loc, i32 %reg_file_30_loc, i1 %is_reg_computed_V_30_loc, i32 %reg_file_29_loc, i1 %is_reg_computed_V_29_loc, i32 %reg_file_28_loc, i1 %is_reg_computed_V_28_loc, i32 %reg_file_27_loc, i1 %is_reg_computed_V_27_loc, i32 %reg_file_26_loc, i1 %is_reg_computed_V_26_loc, i32 %reg_file_25_loc, i1 %is_reg_computed_V_25_loc, i32 %reg_file_24_loc, i1 %is_reg_computed_V_24_loc, i32 %reg_file_23_loc, i1 %is_reg_computed_V_23_loc, i32 %reg_file_22_loc, i1 %is_reg_computed_V_22_loc, i32 %reg_file_21_loc, i1 %is_reg_computed_V_21_loc, i32 %reg_file_20_loc, i1 %is_reg_computed_V_20_loc, i32 %reg_file_19_loc, i1 %is_reg_computed_V_19_loc, i32 %reg_file_18_loc, i1 %is_reg_computed_V_18_loc, i32 %reg_file_17_loc, i1 %is_reg_computed_V_17_loc, i32 %reg_file_16_loc, i1 %is_reg_computed_V_16_loc, i32 %reg_file_15_loc, i1 %is_reg_computed_V_15_loc, i32 %reg_file_14_loc, i1 %is_reg_computed_V_14_loc, i32 %reg_file_13_loc, i1 %is_reg_computed_V_13_loc, i32 %reg_file_12_loc, i1 %is_reg_computed_V_12_loc, i32 %reg_file_11_loc, i1 %is_reg_computed_V_11_loc, i32 %reg_file_10_loc, i1 %is_reg_computed_V_10_loc, i32 %reg_file_9_loc, i1 %is_reg_computed_V_9_loc, i32 %reg_file_8_loc, i1 %is_reg_computed_V_8_loc, i32 %reg_file_7_loc, i1 %is_reg_computed_V_7_loc, i32 %reg_file_6_loc, i1 %is_reg_computed_V_6_loc, i32 %reg_file_5_loc, i1 %is_reg_computed_V_5_loc, i32 %reg_file_4_loc, i1 %is_reg_computed_V_4_loc, i32 %reg_file_3_loc, i1 %is_reg_computed_V_3_loc, i32 %reg_file_2_loc, i1 %is_reg_computed_V_2_loc, i32 %reg_file_1_loc, i1 %is_reg_computed_V_1_loc, i32 %reg_file_loc, i1 %is_reg_computed_V_loc"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 73 [1/2] (3.01ns)   --->   "%call_ln0 = call void @multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1, i32 %reg_file_31_loc, i1 %is_reg_computed_V_31_loc, i32 %reg_file_30_loc, i1 %is_reg_computed_V_30_loc, i32 %reg_file_29_loc, i1 %is_reg_computed_V_29_loc, i32 %reg_file_28_loc, i1 %is_reg_computed_V_28_loc, i32 %reg_file_27_loc, i1 %is_reg_computed_V_27_loc, i32 %reg_file_26_loc, i1 %is_reg_computed_V_26_loc, i32 %reg_file_25_loc, i1 %is_reg_computed_V_25_loc, i32 %reg_file_24_loc, i1 %is_reg_computed_V_24_loc, i32 %reg_file_23_loc, i1 %is_reg_computed_V_23_loc, i32 %reg_file_22_loc, i1 %is_reg_computed_V_22_loc, i32 %reg_file_21_loc, i1 %is_reg_computed_V_21_loc, i32 %reg_file_20_loc, i1 %is_reg_computed_V_20_loc, i32 %reg_file_19_loc, i1 %is_reg_computed_V_19_loc, i32 %reg_file_18_loc, i1 %is_reg_computed_V_18_loc, i32 %reg_file_17_loc, i1 %is_reg_computed_V_17_loc, i32 %reg_file_16_loc, i1 %is_reg_computed_V_16_loc, i32 %reg_file_15_loc, i1 %is_reg_computed_V_15_loc, i32 %reg_file_14_loc, i1 %is_reg_computed_V_14_loc, i32 %reg_file_13_loc, i1 %is_reg_computed_V_13_loc, i32 %reg_file_12_loc, i1 %is_reg_computed_V_12_loc, i32 %reg_file_11_loc, i1 %is_reg_computed_V_11_loc, i32 %reg_file_10_loc, i1 %is_reg_computed_V_10_loc, i32 %reg_file_9_loc, i1 %is_reg_computed_V_9_loc, i32 %reg_file_8_loc, i1 %is_reg_computed_V_8_loc, i32 %reg_file_7_loc, i1 %is_reg_computed_V_7_loc, i32 %reg_file_6_loc, i1 %is_reg_computed_V_6_loc, i32 %reg_file_5_loc, i1 %is_reg_computed_V_5_loc, i32 %reg_file_4_loc, i1 %is_reg_computed_V_4_loc, i32 %reg_file_3_loc, i1 %is_reg_computed_V_3_loc, i32 %reg_file_2_loc, i1 %is_reg_computed_V_2_loc, i32 %reg_file_1_loc, i1 %is_reg_computed_V_1_loc, i32 %reg_file_loc, i1 %is_reg_computed_V_loc"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.58>
ST_3 : Operation 74 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc"   --->   Operation 74 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%reg_file_31_loc_load = load i32 %reg_file_31_loc"   --->   Operation 75 'load' 'reg_file_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%is_reg_computed_V_31_loc_load = load i1 %is_reg_computed_V_31_loc"   --->   Operation 76 'load' 'is_reg_computed_V_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_30_loc_load = load i32 %reg_file_30_loc"   --->   Operation 77 'load' 'reg_file_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%is_reg_computed_V_30_loc_load = load i1 %is_reg_computed_V_30_loc"   --->   Operation 78 'load' 'is_reg_computed_V_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_29_loc_load = load i32 %reg_file_29_loc"   --->   Operation 79 'load' 'reg_file_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%is_reg_computed_V_29_loc_load = load i1 %is_reg_computed_V_29_loc"   --->   Operation 80 'load' 'is_reg_computed_V_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%reg_file_28_loc_load = load i32 %reg_file_28_loc"   --->   Operation 81 'load' 'reg_file_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%is_reg_computed_V_28_loc_load = load i1 %is_reg_computed_V_28_loc"   --->   Operation 82 'load' 'is_reg_computed_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%reg_file_27_loc_load = load i32 %reg_file_27_loc"   --->   Operation 83 'load' 'reg_file_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%is_reg_computed_V_27_loc_load = load i1 %is_reg_computed_V_27_loc"   --->   Operation 84 'load' 'is_reg_computed_V_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_26_loc_load = load i32 %reg_file_26_loc"   --->   Operation 85 'load' 'reg_file_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%is_reg_computed_V_26_loc_load = load i1 %is_reg_computed_V_26_loc"   --->   Operation 86 'load' 'is_reg_computed_V_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%reg_file_25_loc_load = load i32 %reg_file_25_loc"   --->   Operation 87 'load' 'reg_file_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%is_reg_computed_V_25_loc_load = load i1 %is_reg_computed_V_25_loc"   --->   Operation 88 'load' 'is_reg_computed_V_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%reg_file_24_loc_load = load i32 %reg_file_24_loc"   --->   Operation 89 'load' 'reg_file_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%is_reg_computed_V_24_loc_load = load i1 %is_reg_computed_V_24_loc"   --->   Operation 90 'load' 'is_reg_computed_V_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%reg_file_23_loc_load = load i32 %reg_file_23_loc"   --->   Operation 91 'load' 'reg_file_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%is_reg_computed_V_23_loc_load = load i1 %is_reg_computed_V_23_loc"   --->   Operation 92 'load' 'is_reg_computed_V_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%reg_file_22_loc_load = load i32 %reg_file_22_loc"   --->   Operation 93 'load' 'reg_file_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%is_reg_computed_V_22_loc_load = load i1 %is_reg_computed_V_22_loc"   --->   Operation 94 'load' 'is_reg_computed_V_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%reg_file_21_loc_load = load i32 %reg_file_21_loc"   --->   Operation 95 'load' 'reg_file_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%is_reg_computed_V_21_loc_load = load i1 %is_reg_computed_V_21_loc"   --->   Operation 96 'load' 'is_reg_computed_V_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%reg_file_20_loc_load = load i32 %reg_file_20_loc"   --->   Operation 97 'load' 'reg_file_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%is_reg_computed_V_20_loc_load = load i1 %is_reg_computed_V_20_loc"   --->   Operation 98 'load' 'is_reg_computed_V_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%reg_file_19_loc_load = load i32 %reg_file_19_loc"   --->   Operation 99 'load' 'reg_file_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%is_reg_computed_V_19_loc_load = load i1 %is_reg_computed_V_19_loc"   --->   Operation 100 'load' 'is_reg_computed_V_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_18_loc_load = load i32 %reg_file_18_loc"   --->   Operation 101 'load' 'reg_file_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%is_reg_computed_V_18_loc_load = load i1 %is_reg_computed_V_18_loc"   --->   Operation 102 'load' 'is_reg_computed_V_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_17_loc_load = load i32 %reg_file_17_loc"   --->   Operation 103 'load' 'reg_file_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%is_reg_computed_V_17_loc_load = load i1 %is_reg_computed_V_17_loc"   --->   Operation 104 'load' 'is_reg_computed_V_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_16_loc_load = load i32 %reg_file_16_loc"   --->   Operation 105 'load' 'reg_file_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%is_reg_computed_V_16_loc_load = load i1 %is_reg_computed_V_16_loc"   --->   Operation 106 'load' 'is_reg_computed_V_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_15_loc_load = load i32 %reg_file_15_loc"   --->   Operation 107 'load' 'reg_file_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%is_reg_computed_V_15_loc_load = load i1 %is_reg_computed_V_15_loc"   --->   Operation 108 'load' 'is_reg_computed_V_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_14_loc_load = load i32 %reg_file_14_loc"   --->   Operation 109 'load' 'reg_file_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%is_reg_computed_V_14_loc_load = load i1 %is_reg_computed_V_14_loc"   --->   Operation 110 'load' 'is_reg_computed_V_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_13_loc_load = load i32 %reg_file_13_loc"   --->   Operation 111 'load' 'reg_file_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%is_reg_computed_V_13_loc_load = load i1 %is_reg_computed_V_13_loc"   --->   Operation 112 'load' 'is_reg_computed_V_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_12_loc_load = load i32 %reg_file_12_loc"   --->   Operation 113 'load' 'reg_file_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%is_reg_computed_V_12_loc_load = load i1 %is_reg_computed_V_12_loc"   --->   Operation 114 'load' 'is_reg_computed_V_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_11_loc_load = load i32 %reg_file_11_loc"   --->   Operation 115 'load' 'reg_file_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%is_reg_computed_V_11_loc_load = load i1 %is_reg_computed_V_11_loc"   --->   Operation 116 'load' 'is_reg_computed_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%reg_file_10_loc_load = load i32 %reg_file_10_loc"   --->   Operation 117 'load' 'reg_file_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%is_reg_computed_V_10_loc_load = load i1 %is_reg_computed_V_10_loc"   --->   Operation 118 'load' 'is_reg_computed_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%reg_file_9_loc_load = load i32 %reg_file_9_loc"   --->   Operation 119 'load' 'reg_file_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%is_reg_computed_V_9_loc_load = load i1 %is_reg_computed_V_9_loc"   --->   Operation 120 'load' 'is_reg_computed_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%reg_file_8_loc_load = load i32 %reg_file_8_loc"   --->   Operation 121 'load' 'reg_file_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%is_reg_computed_V_8_loc_load = load i1 %is_reg_computed_V_8_loc"   --->   Operation 122 'load' 'is_reg_computed_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%reg_file_7_loc_load = load i32 %reg_file_7_loc"   --->   Operation 123 'load' 'reg_file_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%is_reg_computed_V_7_loc_load = load i1 %is_reg_computed_V_7_loc"   --->   Operation 124 'load' 'is_reg_computed_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%reg_file_6_loc_load = load i32 %reg_file_6_loc"   --->   Operation 125 'load' 'reg_file_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%is_reg_computed_V_6_loc_load = load i1 %is_reg_computed_V_6_loc"   --->   Operation 126 'load' 'is_reg_computed_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%reg_file_5_loc_load = load i32 %reg_file_5_loc"   --->   Operation 127 'load' 'reg_file_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%is_reg_computed_V_5_loc_load = load i1 %is_reg_computed_V_5_loc"   --->   Operation 128 'load' 'is_reg_computed_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%reg_file_4_loc_load = load i32 %reg_file_4_loc"   --->   Operation 129 'load' 'reg_file_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%is_reg_computed_V_4_loc_load = load i1 %is_reg_computed_V_4_loc"   --->   Operation 130 'load' 'is_reg_computed_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%reg_file_3_loc_load = load i32 %reg_file_3_loc"   --->   Operation 131 'load' 'reg_file_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%is_reg_computed_V_3_loc_load = load i1 %is_reg_computed_V_3_loc"   --->   Operation 132 'load' 'is_reg_computed_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_2_loc_load = load i32 %reg_file_2_loc"   --->   Operation 133 'load' 'reg_file_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%is_reg_computed_V_2_loc_load = load i1 %is_reg_computed_V_2_loc"   --->   Operation 134 'load' 'is_reg_computed_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%reg_file_1_loc_load = load i32 %reg_file_1_loc"   --->   Operation 135 'load' 'reg_file_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%is_reg_computed_V_1_loc_load = load i1 %is_reg_computed_V_1_loc"   --->   Operation 136 'load' 'is_reg_computed_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%reg_file_loc_load = load i32 %reg_file_loc"   --->   Operation 137 'load' 'reg_file_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%is_reg_computed_V_loc_load = load i1 %is_reg_computed_V_loc"   --->   Operation 138 'load' 'is_reg_computed_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%f_to_f_next_pc_V = trunc i32 %start_pc_read"   --->   Operation 139 'trunc' 'f_to_f_next_pc_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.58ns)   --->   "%call_ln261 = call void @multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1, i1 %is_reg_computed_V_loc_load, i1 %is_reg_computed_V_1_loc_load, i1 %is_reg_computed_V_2_loc_load, i1 %is_reg_computed_V_3_loc_load, i1 %is_reg_computed_V_4_loc_load, i1 %is_reg_computed_V_5_loc_load, i1 %is_reg_computed_V_6_loc_load, i1 %is_reg_computed_V_7_loc_load, i1 %is_reg_computed_V_8_loc_load, i1 %is_reg_computed_V_9_loc_load, i1 %is_reg_computed_V_10_loc_load, i1 %is_reg_computed_V_11_loc_load, i1 %is_reg_computed_V_12_loc_load, i1 %is_reg_computed_V_13_loc_load, i1 %is_reg_computed_V_14_loc_load, i1 %is_reg_computed_V_15_loc_load, i1 %is_reg_computed_V_16_loc_load, i1 %is_reg_computed_V_17_loc_load, i1 %is_reg_computed_V_18_loc_load, i1 %is_reg_computed_V_19_loc_load, i1 %is_reg_computed_V_20_loc_load, i1 %is_reg_computed_V_21_loc_load, i1 %is_reg_computed_V_22_loc_load, i1 %is_reg_computed_V_23_loc_load, i1 %is_reg_computed_V_24_loc_load, i1 %is_reg_computed_V_25_loc_load, i1 %is_reg_computed_V_26_loc_load, i1 %is_reg_computed_V_27_loc_load, i1 %is_reg_computed_V_28_loc_load, i1 %is_reg_computed_V_29_loc_load, i1 %is_reg_computed_V_30_loc_load, i32 %reg_file_31_loc_load, i32 %reg_file_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i1 %is_reg_computed_V_31_loc_load, i16 %f_to_f_next_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 140 'call' 'call_ln261' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln261 = call void @multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1, i1 %is_reg_computed_V_loc_load, i1 %is_reg_computed_V_1_loc_load, i1 %is_reg_computed_V_2_loc_load, i1 %is_reg_computed_V_3_loc_load, i1 %is_reg_computed_V_4_loc_load, i1 %is_reg_computed_V_5_loc_load, i1 %is_reg_computed_V_6_loc_load, i1 %is_reg_computed_V_7_loc_load, i1 %is_reg_computed_V_8_loc_load, i1 %is_reg_computed_V_9_loc_load, i1 %is_reg_computed_V_10_loc_load, i1 %is_reg_computed_V_11_loc_load, i1 %is_reg_computed_V_12_loc_load, i1 %is_reg_computed_V_13_loc_load, i1 %is_reg_computed_V_14_loc_load, i1 %is_reg_computed_V_15_loc_load, i1 %is_reg_computed_V_16_loc_load, i1 %is_reg_computed_V_17_loc_load, i1 %is_reg_computed_V_18_loc_load, i1 %is_reg_computed_V_19_loc_load, i1 %is_reg_computed_V_20_loc_load, i1 %is_reg_computed_V_21_loc_load, i1 %is_reg_computed_V_22_loc_load, i1 %is_reg_computed_V_23_loc_load, i1 %is_reg_computed_V_24_loc_load, i1 %is_reg_computed_V_25_loc_load, i1 %is_reg_computed_V_26_loc_load, i1 %is_reg_computed_V_27_loc_load, i1 %is_reg_computed_V_28_loc_load, i1 %is_reg_computed_V_29_loc_load, i1 %is_reg_computed_V_30_loc_load, i32 %reg_file_31_loc_load, i32 %reg_file_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i1 %is_reg_computed_V_31_loc_load, i16 %f_to_f_next_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 141 'call' 'call_ln261' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%spectopmodule_ln43 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [multicycle_pipeline_ip.cpp:43]   --->   Operation 142 'spectopmodule' 'spectopmodule_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_4, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_4, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 161 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%nbi_V_1_loc_load = load i32 %nbi_V_1_loc"   --->   Operation 162 'load' 'nbi_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%nbc_V_1_loc_load = load i32 %nbc_V_1_loc"   --->   Operation 163 'load' 'nbc_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %nbc_V_1_loc_load" [multicycle_pipeline_ip.cpp:116]   --->   Operation 164 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 165 [1/1] (1.00ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_V_1_loc_load" [multicycle_pipeline_ip.cpp:117]   --->   Operation 165 'write' 'write_ln117' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [multicycle_pipeline_ip.cpp:123]   --->   Operation 166 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1' [93]  (3.01 ns)

 <State 3>: 2.59ns
The critical path consists of the following:
	s_axi read operation ('start_pc') on port 'start_pc' [6]  (1 ns)
	'call' operation ('call_ln261') to 'multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1' [159]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1ns
The critical path consists of the following:
	'load' operation ('nbc_V_1_loc_load') on local variable 'nbc_V_1_loc' [161]  (0 ns)
	s_axi write operation ('write_ln116', multicycle_pipeline_ip.cpp:116) on port 'nb_cycle' (multicycle_pipeline_ip.cpp:116) [162]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
