{"Source Block": ["hdl/library/axi_ad7175/axi_ad7175.v@186:196@HdlStmAssign", "  wire    [23:0]   phase_data_s;\n\n  // signal name changes\n  assign adc_clk = s_axi_aclk;\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/axi_ad9250/axi_ad9250.v@161:171", "  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@156:166", "  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_ad7175/axi_ad7175.v@185:195", "  wire             clk_div_update_rdy_s;\n  wire    [23:0]   phase_data_s;\n\n  // signal name changes\n  assign adc_clk = s_axi_aclk;\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/axi_ad7175/axi_ad7175.v@184:194", "  \n  wire             clk_div_update_rdy_s;\n  wire    [23:0]   phase_data_s;\n\n  // signal name changes\n  assign adc_clk = s_axi_aclk;\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@172:182", "  wire                                  adc_sync;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@174:184", "  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"]], "Diff Content": {"Delete": [], "Add": [[191, "  assign adc_valid_o = adc_valid_s & ~adc_valid_d1;\n"]]}}