|VGA_display
CLOCK_50 => CLOCK_50.IN5
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= control:c0.currentState
LEDR[1] <= control:c0.currentState
LEDR[2] <= control:c0.currentState
LEDR[3] <= control:c0.currentState
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= datapath:d0.countNote
LEDR[7] <= datapath:d0.countNote
LEDR[8] <= datapath:d0.countNote
LEDR[9] <= datapath:d0.countNote
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B


|VGA_display|down_Counter_60:dcsix
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
clk => Q[16].CLK
clk => Q[17].CLK
clk => Q[18].CLK
clk => Q[19].CLK
downEn <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|down_Counter_point5:dc
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
counterEn => Q[4].ENA
counterEn => Q[3].ENA
counterEn => Q[2].ENA
counterEn => Q[1].ENA
counterEn => Q[0].ENA
downEn <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|datapath:d0
clk => clk.IN14
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => clearScreen.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCountx.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => graphCounty.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCountx.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => letterCounty.OUTPUTSELECT
resetn => countNote.OUTPUTSELECT
resetn => countNote.OUTPUTSELECT
resetn => countNote.OUTPUTSELECT
resetn => countNote.OUTPUTSELECT
resetn => odone_clear~reg0.ENA
resetn => odone_plot_letter~reg0.ENA
resetn => odone_plot_graph~reg0.ENA
resetn => initialy[0].ENA
resetn => initialy[1].ENA
resetn => initialy[2].ENA
resetn => initialy[3].ENA
resetn => initialy[4].ENA
resetn => initialy[5].ENA
resetn => initialy[6].ENA
resetn => initialy[7].ENA
resetn => colour[0]~reg0.ENA
resetn => colour[1]~reg0.ENA
resetn => colour[2]~reg0.ENA
resetn => ypos[0]~reg0.ENA
resetn => ypos[1]~reg0.ENA
resetn => ypos[2]~reg0.ENA
resetn => ypos[3]~reg0.ENA
resetn => ypos[4]~reg0.ENA
resetn => ypos[5]~reg0.ENA
resetn => ypos[6]~reg0.ENA
resetn => ypos[7]~reg0.ENA
resetn => xpos[0]~reg0.ENA
resetn => xpos[1]~reg0.ENA
resetn => xpos[2]~reg0.ENA
resetn => xpos[3]~reg0.ENA
resetn => xpos[4]~reg0.ENA
resetn => xpos[5]~reg0.ENA
resetn => xpos[6]~reg0.ENA
resetn => xpos[7]~reg0.ENA
resetn => xpos[8]~reg0.ENA
data_in[0] => Equal0.IN3
data_in[0] => Equal1.IN0
data_in[0] => Equal2.IN3
data_in[0] => Equal3.IN1
data_in[0] => Equal4.IN3
data_in[0] => Equal5.IN1
data_in[0] => Equal6.IN3
data_in[0] => Equal7.IN2
data_in[0] => Equal8.IN3
data_in[0] => Equal9.IN1
data_in[0] => Equal10.IN3
data_in[0] => Equal11.IN2
data_in[0] => Equal12.IN3
data_in[0] => Equal13.IN3
data_in[1] => Equal0.IN2
data_in[1] => Equal1.IN3
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN0
data_in[1] => Equal4.IN2
data_in[1] => Equal5.IN3
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN1
data_in[1] => Equal8.IN2
data_in[1] => Equal9.IN3
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN1
data_in[1] => Equal12.IN2
data_in[1] => Equal13.IN2
data_in[2] => Equal0.IN1
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN2
data_in[2] => Equal3.IN3
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN0
data_in[2] => Equal8.IN1
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN2
data_in[2] => Equal11.IN3
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[3] => Equal0.IN0
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN1
data_in[3] => Equal3.IN2
data_in[3] => Equal4.IN1
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN2
data_in[3] => Equal7.IN3
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => xpos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => ypos.OUTPUTSELECT
ld_clear => colour.OUTPUTSELECT
ld_clear => colour.OUTPUTSELECT
ld_clear => colour.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => initialy.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => clearScreen.OUTPUTSELECT
ld_clear => odone_clear.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => xpos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => ypos.OUTPUTSELECT
ld_letter => colour.OUTPUTSELECT
ld_letter => colour.OUTPUTSELECT
ld_letter => colour.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => initialy.OUTPUTSELECT
ld_letter => odone_plot_letter.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCountx.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_letter => letterCounty.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => initialy.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => xpos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => ypos.OUTPUTSELECT
ld_graph => colour.OUTPUTSELECT
ld_graph => colour.OUTPUTSELECT
ld_graph => colour.OUTPUTSELECT
ld_graph => odone_plot_graph.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCountx.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => graphCounty.OUTPUTSELECT
ld_graph => countNote.OUTPUTSELECT
ld_graph => countNote.OUTPUTSELECT
ld_graph => countNote.OUTPUTSELECT
ld_graph => countNote.OUTPUTSELECT
deltaA4[0] => ~NO_FANOUT~
deltaA4[1] => ~NO_FANOUT~
deltaA4[2] => ~NO_FANOUT~
deltaA4[3] => ~NO_FANOUT~
deltaA4[4] => ~NO_FANOUT~
deltaA4[5] => ~NO_FANOUT~
deltaA4[6] => ~NO_FANOUT~
deltaA4[7] => ~NO_FANOUT~
deltaA4[8] => ~NO_FANOUT~
deltaA4[9] => ~NO_FANOUT~
deltaA4[10] => ~NO_FANOUT~
deltaA4[11] => ~NO_FANOUT~
deltaA4[12] => ~NO_FANOUT~
deltaA4[13] => ~NO_FANOUT~
deltaA4[14] => ~NO_FANOUT~
deltaA4[15] => ~NO_FANOUT~
deltaA4[16] => ~NO_FANOUT~
deltaA4[17] => ~NO_FANOUT~
deltaA4[18] => ~NO_FANOUT~
deltaA4[19] => ~NO_FANOUT~
deltaA4[20] => Mux10.IN0
deltaA4[21] => Mux9.IN0
deltaA4[22] => Mux8.IN0
deltaA4[23] => Mux7.IN0
deltaA4[24] => Mux6.IN0
deltaA4[25] => Mux5.IN0
deltaA4[26] => Mux4.IN0
deltaA4[27] => Mux3.IN0
deltaA4[28] => Mux2.IN0
deltaA4[29] => Mux1.IN0
deltaA4[30] => Mux0.IN0
deltaA4[31] => ~NO_FANOUT~
deltaA4[32] => ~NO_FANOUT~
deltaA4[33] => ~NO_FANOUT~
deltaA4[34] => ~NO_FANOUT~
deltaA4[35] => ~NO_FANOUT~
deltaA4[36] => ~NO_FANOUT~
deltaA4[37] => ~NO_FANOUT~
deltaA4[38] => ~NO_FANOUT~
deltaA4[39] => ~NO_FANOUT~
deltaA4[40] => ~NO_FANOUT~
deltaA4[41] => ~NO_FANOUT~
deltaA4[42] => ~NO_FANOUT~
deltaA4[43] => ~NO_FANOUT~
deltaA4[44] => ~NO_FANOUT~
deltaA4[45] => ~NO_FANOUT~
deltaA4[46] => ~NO_FANOUT~
deltaAs4[0] => ~NO_FANOUT~
deltaAs4[1] => ~NO_FANOUT~
deltaAs4[2] => ~NO_FANOUT~
deltaAs4[3] => ~NO_FANOUT~
deltaAs4[4] => ~NO_FANOUT~
deltaAs4[5] => ~NO_FANOUT~
deltaAs4[6] => ~NO_FANOUT~
deltaAs4[7] => ~NO_FANOUT~
deltaAs4[8] => ~NO_FANOUT~
deltaAs4[9] => ~NO_FANOUT~
deltaAs4[10] => ~NO_FANOUT~
deltaAs4[11] => ~NO_FANOUT~
deltaAs4[12] => ~NO_FANOUT~
deltaAs4[13] => ~NO_FANOUT~
deltaAs4[14] => ~NO_FANOUT~
deltaAs4[15] => ~NO_FANOUT~
deltaAs4[16] => ~NO_FANOUT~
deltaAs4[17] => ~NO_FANOUT~
deltaAs4[18] => ~NO_FANOUT~
deltaAs4[19] => ~NO_FANOUT~
deltaAs4[20] => Mux10.IN1
deltaAs4[21] => Mux9.IN1
deltaAs4[22] => Mux8.IN1
deltaAs4[23] => Mux7.IN1
deltaAs4[24] => Mux6.IN1
deltaAs4[25] => Mux5.IN1
deltaAs4[26] => Mux4.IN1
deltaAs4[27] => Mux3.IN1
deltaAs4[28] => Mux2.IN1
deltaAs4[29] => Mux1.IN1
deltaAs4[30] => Mux0.IN1
deltaAs4[31] => ~NO_FANOUT~
deltaAs4[32] => ~NO_FANOUT~
deltaAs4[33] => ~NO_FANOUT~
deltaAs4[34] => ~NO_FANOUT~
deltaAs4[35] => ~NO_FANOUT~
deltaAs4[36] => ~NO_FANOUT~
deltaAs4[37] => ~NO_FANOUT~
deltaAs4[38] => ~NO_FANOUT~
deltaAs4[39] => ~NO_FANOUT~
deltaAs4[40] => ~NO_FANOUT~
deltaAs4[41] => ~NO_FANOUT~
deltaAs4[42] => ~NO_FANOUT~
deltaAs4[43] => ~NO_FANOUT~
deltaAs4[44] => ~NO_FANOUT~
deltaAs4[45] => ~NO_FANOUT~
deltaAs4[46] => ~NO_FANOUT~
deltaB5[0] => ~NO_FANOUT~
deltaB5[1] => ~NO_FANOUT~
deltaB5[2] => ~NO_FANOUT~
deltaB5[3] => ~NO_FANOUT~
deltaB5[4] => ~NO_FANOUT~
deltaB5[5] => ~NO_FANOUT~
deltaB5[6] => ~NO_FANOUT~
deltaB5[7] => ~NO_FANOUT~
deltaB5[8] => ~NO_FANOUT~
deltaB5[9] => ~NO_FANOUT~
deltaB5[10] => ~NO_FANOUT~
deltaB5[11] => ~NO_FANOUT~
deltaB5[12] => ~NO_FANOUT~
deltaB5[13] => ~NO_FANOUT~
deltaB5[14] => ~NO_FANOUT~
deltaB5[15] => ~NO_FANOUT~
deltaB5[16] => ~NO_FANOUT~
deltaB5[17] => ~NO_FANOUT~
deltaB5[18] => ~NO_FANOUT~
deltaB5[19] => ~NO_FANOUT~
deltaB5[20] => Mux10.IN2
deltaB5[21] => Mux9.IN2
deltaB5[22] => Mux8.IN2
deltaB5[23] => Mux7.IN2
deltaB5[24] => Mux6.IN2
deltaB5[25] => Mux5.IN2
deltaB5[26] => Mux4.IN2
deltaB5[27] => Mux3.IN2
deltaB5[28] => Mux2.IN2
deltaB5[29] => Mux1.IN2
deltaB5[30] => Mux0.IN2
deltaB5[31] => ~NO_FANOUT~
deltaB5[32] => ~NO_FANOUT~
deltaB5[33] => ~NO_FANOUT~
deltaB5[34] => ~NO_FANOUT~
deltaB5[35] => ~NO_FANOUT~
deltaB5[36] => ~NO_FANOUT~
deltaB5[37] => ~NO_FANOUT~
deltaB5[38] => ~NO_FANOUT~
deltaB5[39] => ~NO_FANOUT~
deltaB5[40] => ~NO_FANOUT~
deltaB5[41] => ~NO_FANOUT~
deltaB5[42] => ~NO_FANOUT~
deltaB5[43] => ~NO_FANOUT~
deltaB5[44] => ~NO_FANOUT~
deltaB5[45] => ~NO_FANOUT~
deltaB5[46] => ~NO_FANOUT~
deltaC5[0] => ~NO_FANOUT~
deltaC5[1] => ~NO_FANOUT~
deltaC5[2] => ~NO_FANOUT~
deltaC5[3] => ~NO_FANOUT~
deltaC5[4] => ~NO_FANOUT~
deltaC5[5] => ~NO_FANOUT~
deltaC5[6] => ~NO_FANOUT~
deltaC5[7] => ~NO_FANOUT~
deltaC5[8] => ~NO_FANOUT~
deltaC5[9] => ~NO_FANOUT~
deltaC5[10] => ~NO_FANOUT~
deltaC5[11] => ~NO_FANOUT~
deltaC5[12] => ~NO_FANOUT~
deltaC5[13] => ~NO_FANOUT~
deltaC5[14] => ~NO_FANOUT~
deltaC5[15] => ~NO_FANOUT~
deltaC5[16] => ~NO_FANOUT~
deltaC5[17] => ~NO_FANOUT~
deltaC5[18] => ~NO_FANOUT~
deltaC5[19] => ~NO_FANOUT~
deltaC5[20] => Mux10.IN3
deltaC5[21] => Mux9.IN3
deltaC5[22] => Mux8.IN3
deltaC5[23] => Mux7.IN3
deltaC5[24] => Mux6.IN3
deltaC5[25] => Mux5.IN3
deltaC5[26] => Mux4.IN3
deltaC5[27] => Mux3.IN3
deltaC5[28] => Mux2.IN3
deltaC5[29] => Mux1.IN3
deltaC5[30] => Mux0.IN3
deltaC5[31] => ~NO_FANOUT~
deltaC5[32] => ~NO_FANOUT~
deltaC5[33] => ~NO_FANOUT~
deltaC5[34] => ~NO_FANOUT~
deltaC5[35] => ~NO_FANOUT~
deltaC5[36] => ~NO_FANOUT~
deltaC5[37] => ~NO_FANOUT~
deltaC5[38] => ~NO_FANOUT~
deltaC5[39] => ~NO_FANOUT~
deltaC5[40] => ~NO_FANOUT~
deltaC5[41] => ~NO_FANOUT~
deltaC5[42] => ~NO_FANOUT~
deltaC5[43] => ~NO_FANOUT~
deltaC5[44] => ~NO_FANOUT~
deltaC5[45] => ~NO_FANOUT~
deltaC5[46] => ~NO_FANOUT~
deltaCs5[0] => ~NO_FANOUT~
deltaCs5[1] => ~NO_FANOUT~
deltaCs5[2] => ~NO_FANOUT~
deltaCs5[3] => ~NO_FANOUT~
deltaCs5[4] => ~NO_FANOUT~
deltaCs5[5] => ~NO_FANOUT~
deltaCs5[6] => ~NO_FANOUT~
deltaCs5[7] => ~NO_FANOUT~
deltaCs5[8] => ~NO_FANOUT~
deltaCs5[9] => ~NO_FANOUT~
deltaCs5[10] => ~NO_FANOUT~
deltaCs5[11] => ~NO_FANOUT~
deltaCs5[12] => ~NO_FANOUT~
deltaCs5[13] => ~NO_FANOUT~
deltaCs5[14] => ~NO_FANOUT~
deltaCs5[15] => ~NO_FANOUT~
deltaCs5[16] => ~NO_FANOUT~
deltaCs5[17] => ~NO_FANOUT~
deltaCs5[18] => ~NO_FANOUT~
deltaCs5[19] => ~NO_FANOUT~
deltaCs5[20] => Mux10.IN4
deltaCs5[21] => Mux9.IN4
deltaCs5[22] => Mux8.IN4
deltaCs5[23] => Mux7.IN4
deltaCs5[24] => Mux6.IN4
deltaCs5[25] => Mux5.IN4
deltaCs5[26] => Mux4.IN4
deltaCs5[27] => Mux3.IN4
deltaCs5[28] => Mux2.IN4
deltaCs5[29] => Mux1.IN4
deltaCs5[30] => Mux0.IN4
deltaCs5[31] => ~NO_FANOUT~
deltaCs5[32] => ~NO_FANOUT~
deltaCs5[33] => ~NO_FANOUT~
deltaCs5[34] => ~NO_FANOUT~
deltaCs5[35] => ~NO_FANOUT~
deltaCs5[36] => ~NO_FANOUT~
deltaCs5[37] => ~NO_FANOUT~
deltaCs5[38] => ~NO_FANOUT~
deltaCs5[39] => ~NO_FANOUT~
deltaCs5[40] => ~NO_FANOUT~
deltaCs5[41] => ~NO_FANOUT~
deltaCs5[42] => ~NO_FANOUT~
deltaCs5[43] => ~NO_FANOUT~
deltaCs5[44] => ~NO_FANOUT~
deltaCs5[45] => ~NO_FANOUT~
deltaCs5[46] => ~NO_FANOUT~
deltaD5[0] => ~NO_FANOUT~
deltaD5[1] => ~NO_FANOUT~
deltaD5[2] => ~NO_FANOUT~
deltaD5[3] => ~NO_FANOUT~
deltaD5[4] => ~NO_FANOUT~
deltaD5[5] => ~NO_FANOUT~
deltaD5[6] => ~NO_FANOUT~
deltaD5[7] => ~NO_FANOUT~
deltaD5[8] => ~NO_FANOUT~
deltaD5[9] => ~NO_FANOUT~
deltaD5[10] => ~NO_FANOUT~
deltaD5[11] => ~NO_FANOUT~
deltaD5[12] => ~NO_FANOUT~
deltaD5[13] => ~NO_FANOUT~
deltaD5[14] => ~NO_FANOUT~
deltaD5[15] => ~NO_FANOUT~
deltaD5[16] => ~NO_FANOUT~
deltaD5[17] => ~NO_FANOUT~
deltaD5[18] => ~NO_FANOUT~
deltaD5[19] => ~NO_FANOUT~
deltaD5[20] => Mux10.IN5
deltaD5[21] => Mux9.IN5
deltaD5[22] => Mux8.IN5
deltaD5[23] => Mux7.IN5
deltaD5[24] => Mux6.IN5
deltaD5[25] => Mux5.IN5
deltaD5[26] => Mux4.IN5
deltaD5[27] => Mux3.IN5
deltaD5[28] => Mux2.IN5
deltaD5[29] => Mux1.IN5
deltaD5[30] => Mux0.IN5
deltaD5[31] => ~NO_FANOUT~
deltaD5[32] => ~NO_FANOUT~
deltaD5[33] => ~NO_FANOUT~
deltaD5[34] => ~NO_FANOUT~
deltaD5[35] => ~NO_FANOUT~
deltaD5[36] => ~NO_FANOUT~
deltaD5[37] => ~NO_FANOUT~
deltaD5[38] => ~NO_FANOUT~
deltaD5[39] => ~NO_FANOUT~
deltaD5[40] => ~NO_FANOUT~
deltaD5[41] => ~NO_FANOUT~
deltaD5[42] => ~NO_FANOUT~
deltaD5[43] => ~NO_FANOUT~
deltaD5[44] => ~NO_FANOUT~
deltaD5[45] => ~NO_FANOUT~
deltaD5[46] => ~NO_FANOUT~
deltaDs5[0] => ~NO_FANOUT~
deltaDs5[1] => ~NO_FANOUT~
deltaDs5[2] => ~NO_FANOUT~
deltaDs5[3] => ~NO_FANOUT~
deltaDs5[4] => ~NO_FANOUT~
deltaDs5[5] => ~NO_FANOUT~
deltaDs5[6] => ~NO_FANOUT~
deltaDs5[7] => ~NO_FANOUT~
deltaDs5[8] => ~NO_FANOUT~
deltaDs5[9] => ~NO_FANOUT~
deltaDs5[10] => ~NO_FANOUT~
deltaDs5[11] => ~NO_FANOUT~
deltaDs5[12] => ~NO_FANOUT~
deltaDs5[13] => ~NO_FANOUT~
deltaDs5[14] => ~NO_FANOUT~
deltaDs5[15] => ~NO_FANOUT~
deltaDs5[16] => ~NO_FANOUT~
deltaDs5[17] => ~NO_FANOUT~
deltaDs5[18] => ~NO_FANOUT~
deltaDs5[19] => ~NO_FANOUT~
deltaDs5[20] => Mux10.IN6
deltaDs5[21] => Mux9.IN6
deltaDs5[22] => Mux8.IN6
deltaDs5[23] => Mux7.IN6
deltaDs5[24] => Mux6.IN6
deltaDs5[25] => Mux5.IN6
deltaDs5[26] => Mux4.IN6
deltaDs5[27] => Mux3.IN6
deltaDs5[28] => Mux2.IN6
deltaDs5[29] => Mux1.IN6
deltaDs5[30] => Mux0.IN6
deltaDs5[31] => ~NO_FANOUT~
deltaDs5[32] => ~NO_FANOUT~
deltaDs5[33] => ~NO_FANOUT~
deltaDs5[34] => ~NO_FANOUT~
deltaDs5[35] => ~NO_FANOUT~
deltaDs5[36] => ~NO_FANOUT~
deltaDs5[37] => ~NO_FANOUT~
deltaDs5[38] => ~NO_FANOUT~
deltaDs5[39] => ~NO_FANOUT~
deltaDs5[40] => ~NO_FANOUT~
deltaDs5[41] => ~NO_FANOUT~
deltaDs5[42] => ~NO_FANOUT~
deltaDs5[43] => ~NO_FANOUT~
deltaDs5[44] => ~NO_FANOUT~
deltaDs5[45] => ~NO_FANOUT~
deltaDs5[46] => ~NO_FANOUT~
deltaE5[0] => ~NO_FANOUT~
deltaE5[1] => ~NO_FANOUT~
deltaE5[2] => ~NO_FANOUT~
deltaE5[3] => ~NO_FANOUT~
deltaE5[4] => ~NO_FANOUT~
deltaE5[5] => ~NO_FANOUT~
deltaE5[6] => ~NO_FANOUT~
deltaE5[7] => ~NO_FANOUT~
deltaE5[8] => ~NO_FANOUT~
deltaE5[9] => ~NO_FANOUT~
deltaE5[10] => ~NO_FANOUT~
deltaE5[11] => ~NO_FANOUT~
deltaE5[12] => ~NO_FANOUT~
deltaE5[13] => ~NO_FANOUT~
deltaE5[14] => ~NO_FANOUT~
deltaE5[15] => ~NO_FANOUT~
deltaE5[16] => ~NO_FANOUT~
deltaE5[17] => ~NO_FANOUT~
deltaE5[18] => ~NO_FANOUT~
deltaE5[19] => ~NO_FANOUT~
deltaE5[20] => Mux10.IN7
deltaE5[21] => Mux9.IN7
deltaE5[22] => Mux8.IN7
deltaE5[23] => Mux7.IN7
deltaE5[24] => Mux6.IN7
deltaE5[25] => Mux5.IN7
deltaE5[26] => Mux4.IN7
deltaE5[27] => Mux3.IN7
deltaE5[28] => Mux2.IN7
deltaE5[29] => Mux1.IN7
deltaE5[30] => Mux0.IN7
deltaE5[31] => ~NO_FANOUT~
deltaE5[32] => ~NO_FANOUT~
deltaE5[33] => ~NO_FANOUT~
deltaE5[34] => ~NO_FANOUT~
deltaE5[35] => ~NO_FANOUT~
deltaE5[36] => ~NO_FANOUT~
deltaE5[37] => ~NO_FANOUT~
deltaE5[38] => ~NO_FANOUT~
deltaE5[39] => ~NO_FANOUT~
deltaE5[40] => ~NO_FANOUT~
deltaE5[41] => ~NO_FANOUT~
deltaE5[42] => ~NO_FANOUT~
deltaE5[43] => ~NO_FANOUT~
deltaE5[44] => ~NO_FANOUT~
deltaE5[45] => ~NO_FANOUT~
deltaE5[46] => ~NO_FANOUT~
deltaF5[0] => ~NO_FANOUT~
deltaF5[1] => ~NO_FANOUT~
deltaF5[2] => ~NO_FANOUT~
deltaF5[3] => ~NO_FANOUT~
deltaF5[4] => ~NO_FANOUT~
deltaF5[5] => ~NO_FANOUT~
deltaF5[6] => ~NO_FANOUT~
deltaF5[7] => ~NO_FANOUT~
deltaF5[8] => ~NO_FANOUT~
deltaF5[9] => ~NO_FANOUT~
deltaF5[10] => ~NO_FANOUT~
deltaF5[11] => ~NO_FANOUT~
deltaF5[12] => ~NO_FANOUT~
deltaF5[13] => ~NO_FANOUT~
deltaF5[14] => ~NO_FANOUT~
deltaF5[15] => ~NO_FANOUT~
deltaF5[16] => ~NO_FANOUT~
deltaF5[17] => ~NO_FANOUT~
deltaF5[18] => ~NO_FANOUT~
deltaF5[19] => ~NO_FANOUT~
deltaF5[20] => Mux10.IN8
deltaF5[21] => Mux9.IN8
deltaF5[22] => Mux8.IN8
deltaF5[23] => Mux7.IN8
deltaF5[24] => Mux6.IN8
deltaF5[25] => Mux5.IN8
deltaF5[26] => Mux4.IN8
deltaF5[27] => Mux3.IN8
deltaF5[28] => Mux2.IN8
deltaF5[29] => Mux1.IN8
deltaF5[30] => Mux0.IN8
deltaF5[31] => ~NO_FANOUT~
deltaF5[32] => ~NO_FANOUT~
deltaF5[33] => ~NO_FANOUT~
deltaF5[34] => ~NO_FANOUT~
deltaF5[35] => ~NO_FANOUT~
deltaF5[36] => ~NO_FANOUT~
deltaF5[37] => ~NO_FANOUT~
deltaF5[38] => ~NO_FANOUT~
deltaF5[39] => ~NO_FANOUT~
deltaF5[40] => ~NO_FANOUT~
deltaF5[41] => ~NO_FANOUT~
deltaF5[42] => ~NO_FANOUT~
deltaF5[43] => ~NO_FANOUT~
deltaF5[44] => ~NO_FANOUT~
deltaF5[45] => ~NO_FANOUT~
deltaF5[46] => ~NO_FANOUT~
deltaFs5[0] => ~NO_FANOUT~
deltaFs5[1] => ~NO_FANOUT~
deltaFs5[2] => ~NO_FANOUT~
deltaFs5[3] => ~NO_FANOUT~
deltaFs5[4] => ~NO_FANOUT~
deltaFs5[5] => ~NO_FANOUT~
deltaFs5[6] => ~NO_FANOUT~
deltaFs5[7] => ~NO_FANOUT~
deltaFs5[8] => ~NO_FANOUT~
deltaFs5[9] => ~NO_FANOUT~
deltaFs5[10] => ~NO_FANOUT~
deltaFs5[11] => ~NO_FANOUT~
deltaFs5[12] => ~NO_FANOUT~
deltaFs5[13] => ~NO_FANOUT~
deltaFs5[14] => ~NO_FANOUT~
deltaFs5[15] => ~NO_FANOUT~
deltaFs5[16] => ~NO_FANOUT~
deltaFs5[17] => ~NO_FANOUT~
deltaFs5[18] => ~NO_FANOUT~
deltaFs5[19] => ~NO_FANOUT~
deltaFs5[20] => Mux10.IN9
deltaFs5[21] => Mux9.IN9
deltaFs5[22] => Mux8.IN9
deltaFs5[23] => Mux7.IN9
deltaFs5[24] => Mux6.IN9
deltaFs5[25] => Mux5.IN9
deltaFs5[26] => Mux4.IN9
deltaFs5[27] => Mux3.IN9
deltaFs5[28] => Mux2.IN9
deltaFs5[29] => Mux1.IN9
deltaFs5[30] => Mux0.IN9
deltaFs5[31] => ~NO_FANOUT~
deltaFs5[32] => ~NO_FANOUT~
deltaFs5[33] => ~NO_FANOUT~
deltaFs5[34] => ~NO_FANOUT~
deltaFs5[35] => ~NO_FANOUT~
deltaFs5[36] => ~NO_FANOUT~
deltaFs5[37] => ~NO_FANOUT~
deltaFs5[38] => ~NO_FANOUT~
deltaFs5[39] => ~NO_FANOUT~
deltaFs5[40] => ~NO_FANOUT~
deltaFs5[41] => ~NO_FANOUT~
deltaFs5[42] => ~NO_FANOUT~
deltaFs5[43] => ~NO_FANOUT~
deltaFs5[44] => ~NO_FANOUT~
deltaFs5[45] => ~NO_FANOUT~
deltaFs5[46] => ~NO_FANOUT~
deltaG5[0] => ~NO_FANOUT~
deltaG5[1] => ~NO_FANOUT~
deltaG5[2] => ~NO_FANOUT~
deltaG5[3] => ~NO_FANOUT~
deltaG5[4] => ~NO_FANOUT~
deltaG5[5] => ~NO_FANOUT~
deltaG5[6] => ~NO_FANOUT~
deltaG5[7] => ~NO_FANOUT~
deltaG5[8] => ~NO_FANOUT~
deltaG5[9] => ~NO_FANOUT~
deltaG5[10] => ~NO_FANOUT~
deltaG5[11] => ~NO_FANOUT~
deltaG5[12] => ~NO_FANOUT~
deltaG5[13] => ~NO_FANOUT~
deltaG5[14] => ~NO_FANOUT~
deltaG5[15] => ~NO_FANOUT~
deltaG5[16] => ~NO_FANOUT~
deltaG5[17] => ~NO_FANOUT~
deltaG5[18] => ~NO_FANOUT~
deltaG5[19] => ~NO_FANOUT~
deltaG5[20] => Mux10.IN10
deltaG5[21] => Mux9.IN10
deltaG5[22] => Mux8.IN10
deltaG5[23] => Mux7.IN10
deltaG5[24] => Mux6.IN10
deltaG5[25] => Mux5.IN10
deltaG5[26] => Mux4.IN10
deltaG5[27] => Mux3.IN10
deltaG5[28] => Mux2.IN10
deltaG5[29] => Mux1.IN10
deltaG5[30] => Mux0.IN10
deltaG5[31] => ~NO_FANOUT~
deltaG5[32] => ~NO_FANOUT~
deltaG5[33] => ~NO_FANOUT~
deltaG5[34] => ~NO_FANOUT~
deltaG5[35] => ~NO_FANOUT~
deltaG5[36] => ~NO_FANOUT~
deltaG5[37] => ~NO_FANOUT~
deltaG5[38] => ~NO_FANOUT~
deltaG5[39] => ~NO_FANOUT~
deltaG5[40] => ~NO_FANOUT~
deltaG5[41] => ~NO_FANOUT~
deltaG5[42] => ~NO_FANOUT~
deltaG5[43] => ~NO_FANOUT~
deltaG5[44] => ~NO_FANOUT~
deltaG5[45] => ~NO_FANOUT~
deltaG5[46] => ~NO_FANOUT~
deltaGs5[0] => ~NO_FANOUT~
deltaGs5[1] => ~NO_FANOUT~
deltaGs5[2] => ~NO_FANOUT~
deltaGs5[3] => ~NO_FANOUT~
deltaGs5[4] => ~NO_FANOUT~
deltaGs5[5] => ~NO_FANOUT~
deltaGs5[6] => ~NO_FANOUT~
deltaGs5[7] => ~NO_FANOUT~
deltaGs5[8] => ~NO_FANOUT~
deltaGs5[9] => ~NO_FANOUT~
deltaGs5[10] => ~NO_FANOUT~
deltaGs5[11] => ~NO_FANOUT~
deltaGs5[12] => ~NO_FANOUT~
deltaGs5[13] => ~NO_FANOUT~
deltaGs5[14] => ~NO_FANOUT~
deltaGs5[15] => ~NO_FANOUT~
deltaGs5[16] => ~NO_FANOUT~
deltaGs5[17] => ~NO_FANOUT~
deltaGs5[18] => ~NO_FANOUT~
deltaGs5[19] => ~NO_FANOUT~
deltaGs5[20] => Mux10.IN11
deltaGs5[21] => Mux9.IN11
deltaGs5[22] => Mux8.IN11
deltaGs5[23] => Mux7.IN11
deltaGs5[24] => Mux6.IN11
deltaGs5[25] => Mux5.IN11
deltaGs5[26] => Mux4.IN11
deltaGs5[27] => Mux3.IN11
deltaGs5[28] => Mux2.IN11
deltaGs5[29] => Mux1.IN11
deltaGs5[30] => Mux0.IN11
deltaGs5[31] => ~NO_FANOUT~
deltaGs5[32] => ~NO_FANOUT~
deltaGs5[33] => ~NO_FANOUT~
deltaGs5[34] => ~NO_FANOUT~
deltaGs5[35] => ~NO_FANOUT~
deltaGs5[36] => ~NO_FANOUT~
deltaGs5[37] => ~NO_FANOUT~
deltaGs5[38] => ~NO_FANOUT~
deltaGs5[39] => ~NO_FANOUT~
deltaGs5[40] => ~NO_FANOUT~
deltaGs5[41] => ~NO_FANOUT~
deltaGs5[42] => ~NO_FANOUT~
deltaGs5[43] => ~NO_FANOUT~
deltaGs5[44] => ~NO_FANOUT~
deltaGs5[45] => ~NO_FANOUT~
deltaGs5[46] => ~NO_FANOUT~
deltaA5[0] => ~NO_FANOUT~
deltaA5[1] => ~NO_FANOUT~
deltaA5[2] => ~NO_FANOUT~
deltaA5[3] => ~NO_FANOUT~
deltaA5[4] => ~NO_FANOUT~
deltaA5[5] => ~NO_FANOUT~
deltaA5[6] => ~NO_FANOUT~
deltaA5[7] => ~NO_FANOUT~
deltaA5[8] => ~NO_FANOUT~
deltaA5[9] => ~NO_FANOUT~
deltaA5[10] => ~NO_FANOUT~
deltaA5[11] => ~NO_FANOUT~
deltaA5[12] => ~NO_FANOUT~
deltaA5[13] => ~NO_FANOUT~
deltaA5[14] => ~NO_FANOUT~
deltaA5[15] => ~NO_FANOUT~
deltaA5[16] => ~NO_FANOUT~
deltaA5[17] => ~NO_FANOUT~
deltaA5[18] => ~NO_FANOUT~
deltaA5[19] => ~NO_FANOUT~
deltaA5[20] => Mux10.IN12
deltaA5[21] => Mux9.IN12
deltaA5[22] => Mux8.IN12
deltaA5[23] => Mux7.IN12
deltaA5[24] => Mux6.IN12
deltaA5[25] => Mux5.IN12
deltaA5[26] => Mux4.IN12
deltaA5[27] => Mux3.IN12
deltaA5[28] => Mux2.IN12
deltaA5[29] => Mux1.IN12
deltaA5[30] => Mux0.IN12
deltaA5[31] => ~NO_FANOUT~
deltaA5[32] => ~NO_FANOUT~
deltaA5[33] => ~NO_FANOUT~
deltaA5[34] => ~NO_FANOUT~
deltaA5[35] => ~NO_FANOUT~
deltaA5[36] => ~NO_FANOUT~
deltaA5[37] => ~NO_FANOUT~
deltaA5[38] => ~NO_FANOUT~
deltaA5[39] => ~NO_FANOUT~
deltaA5[40] => ~NO_FANOUT~
deltaA5[41] => ~NO_FANOUT~
deltaA5[42] => ~NO_FANOUT~
deltaA5[43] => ~NO_FANOUT~
deltaA5[44] => ~NO_FANOUT~
deltaA5[45] => ~NO_FANOUT~
deltaA5[46] => ~NO_FANOUT~
odone_clear <= odone_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
odone_plot_letter <= odone_plot_letter~reg0.DB_MAX_OUTPUT_PORT_TYPE
odone_plot_graph <= odone_plot_graph~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[0] <= xpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[1] <= xpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[2] <= xpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[3] <= xpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[4] <= xpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[5] <= xpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[6] <= xpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[7] <= xpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xpos[8] <= xpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[0] <= ypos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[1] <= ypos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[2] <= ypos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[3] <= ypos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[4] <= ypos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[5] <= ypos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[6] <= ypos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ypos[7] <= ypos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
countNote[0] <= countNote[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
countNote[1] <= countNote[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
countNote[2] <= countNote[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
countNote[3] <= countNote[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|datapath:d0|letterA4:A4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterA4:A4|altsyncram:altsyncram_component
wren_a => altsyncram_g3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_g3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_g3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_g3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_g3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_g3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_g3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_g3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_g3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_g3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_g3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_g3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_g3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterA4s:A4s
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component
wren_a => altsyncram_37p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_37p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_37p1:auto_generated.address_a[0]
address_a[1] => altsyncram_37p1:auto_generated.address_a[1]
address_a[2] => altsyncram_37p1:auto_generated.address_a[2]
address_a[3] => altsyncram_37p1:auto_generated.address_a[3]
address_a[4] => altsyncram_37p1:auto_generated.address_a[4]
address_a[5] => altsyncram_37p1:auto_generated.address_a[5]
address_a[6] => altsyncram_37p1:auto_generated.address_a[6]
address_a[7] => altsyncram_37p1:auto_generated.address_a[7]
address_a[8] => altsyncram_37p1:auto_generated.address_a[8]
address_a[9] => altsyncram_37p1:auto_generated.address_a[9]
address_a[10] => altsyncram_37p1:auto_generated.address_a[10]
address_a[11] => altsyncram_37p1:auto_generated.address_a[11]
address_a[12] => altsyncram_37p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_37p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_37p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterB5:B5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterB5:B5|altsyncram:altsyncram_component
wren_a => altsyncram_i3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_i3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_i3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_i3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_i3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_i3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_i3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_i3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_i3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_i3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_i3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_i3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_i3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterC5:C5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterC5:C5|altsyncram:altsyncram_component
wren_a => altsyncram_j3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_j3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_j3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_j3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_j3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_j3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_j3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_j3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_j3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_j3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_j3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_j3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_j3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterC5s:C5s
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component
wren_a => altsyncram_67p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_67p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_67p1:auto_generated.address_a[0]
address_a[1] => altsyncram_67p1:auto_generated.address_a[1]
address_a[2] => altsyncram_67p1:auto_generated.address_a[2]
address_a[3] => altsyncram_67p1:auto_generated.address_a[3]
address_a[4] => altsyncram_67p1:auto_generated.address_a[4]
address_a[5] => altsyncram_67p1:auto_generated.address_a[5]
address_a[6] => altsyncram_67p1:auto_generated.address_a[6]
address_a[7] => altsyncram_67p1:auto_generated.address_a[7]
address_a[8] => altsyncram_67p1:auto_generated.address_a[8]
address_a[9] => altsyncram_67p1:auto_generated.address_a[9]
address_a[10] => altsyncram_67p1:auto_generated.address_a[10]
address_a[11] => altsyncram_67p1:auto_generated.address_a[11]
address_a[12] => altsyncram_67p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_67p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_67p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterD5:D5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterD5:D5|altsyncram:altsyncram_component
wren_a => altsyncram_k3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_k3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_k3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_k3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_k3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_k3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_k3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_k3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_k3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_k3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_k3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_k3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_k3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterD5s:D5s
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component
wren_a => altsyncram_77p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77p1:auto_generated.address_a[0]
address_a[1] => altsyncram_77p1:auto_generated.address_a[1]
address_a[2] => altsyncram_77p1:auto_generated.address_a[2]
address_a[3] => altsyncram_77p1:auto_generated.address_a[3]
address_a[4] => altsyncram_77p1:auto_generated.address_a[4]
address_a[5] => altsyncram_77p1:auto_generated.address_a[5]
address_a[6] => altsyncram_77p1:auto_generated.address_a[6]
address_a[7] => altsyncram_77p1:auto_generated.address_a[7]
address_a[8] => altsyncram_77p1:auto_generated.address_a[8]
address_a[9] => altsyncram_77p1:auto_generated.address_a[9]
address_a[10] => altsyncram_77p1:auto_generated.address_a[10]
address_a[11] => altsyncram_77p1:auto_generated.address_a[11]
address_a[12] => altsyncram_77p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterE5:E5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterE5:E5|altsyncram:altsyncram_component
wren_a => altsyncram_l3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_l3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_l3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_l3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_l3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_l3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_l3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_l3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_l3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_l3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_l3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_l3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_l3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterF5:F5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterF5:F5|altsyncram:altsyncram_component
wren_a => altsyncram_m3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_m3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_m3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_m3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_m3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_m3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_m3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_m3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_m3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_m3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_m3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_m3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_m3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterF5s:F5s
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component
wren_a => altsyncram_97p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_97p1:auto_generated.address_a[0]
address_a[1] => altsyncram_97p1:auto_generated.address_a[1]
address_a[2] => altsyncram_97p1:auto_generated.address_a[2]
address_a[3] => altsyncram_97p1:auto_generated.address_a[3]
address_a[4] => altsyncram_97p1:auto_generated.address_a[4]
address_a[5] => altsyncram_97p1:auto_generated.address_a[5]
address_a[6] => altsyncram_97p1:auto_generated.address_a[6]
address_a[7] => altsyncram_97p1:auto_generated.address_a[7]
address_a[8] => altsyncram_97p1:auto_generated.address_a[8]
address_a[9] => altsyncram_97p1:auto_generated.address_a[9]
address_a[10] => altsyncram_97p1:auto_generated.address_a[10]
address_a[11] => altsyncram_97p1:auto_generated.address_a[11]
address_a[12] => altsyncram_97p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_97p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterG5:G5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterG5:G5|altsyncram:altsyncram_component
wren_a => altsyncram_n3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_n3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_n3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_n3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_n3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_n3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_n3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_n3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_n3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_n3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_n3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_n3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_n3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterG5s:G5s
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component
wren_a => altsyncram_a7p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a7p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a7p1:auto_generated.address_a[0]
address_a[1] => altsyncram_a7p1:auto_generated.address_a[1]
address_a[2] => altsyncram_a7p1:auto_generated.address_a[2]
address_a[3] => altsyncram_a7p1:auto_generated.address_a[3]
address_a[4] => altsyncram_a7p1:auto_generated.address_a[4]
address_a[5] => altsyncram_a7p1:auto_generated.address_a[5]
address_a[6] => altsyncram_a7p1:auto_generated.address_a[6]
address_a[7] => altsyncram_a7p1:auto_generated.address_a[7]
address_a[8] => altsyncram_a7p1:auto_generated.address_a[8]
address_a[9] => altsyncram_a7p1:auto_generated.address_a[9]
address_a[10] => altsyncram_a7p1:auto_generated.address_a[10]
address_a[11] => altsyncram_a7p1:auto_generated.address_a[11]
address_a[12] => altsyncram_a7p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a7p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a7p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterA5:A5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterA5:A5|altsyncram:altsyncram_component
wren_a => altsyncram_h3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h3p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_h3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_h3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_h3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_h3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_h3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_h3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_h3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_h3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_h3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_h3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_h3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_h3p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h3p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|datapath:d0|letterU:U
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|VGA_display|datapath:d0|letterU:U|altsyncram:altsyncram_component
wren_a => altsyncram_g2p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g2p1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g2p1:auto_generated.address_a[0]
address_a[1] => altsyncram_g2p1:auto_generated.address_a[1]
address_a[2] => altsyncram_g2p1:auto_generated.address_a[2]
address_a[3] => altsyncram_g2p1:auto_generated.address_a[3]
address_a[4] => altsyncram_g2p1:auto_generated.address_a[4]
address_a[5] => altsyncram_g2p1:auto_generated.address_a[5]
address_a[6] => altsyncram_g2p1:auto_generated.address_a[6]
address_a[7] => altsyncram_g2p1:auto_generated.address_a[7]
address_a[8] => altsyncram_g2p1:auto_generated.address_a[8]
address_a[9] => altsyncram_g2p1:auto_generated.address_a[9]
address_a[10] => altsyncram_g2p1:auto_generated.address_a[10]
address_a[11] => altsyncram_g2p1:auto_generated.address_a[11]
address_a[12] => altsyncram_g2p1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g2p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g2p1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|VGA_display|control:c0
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
done_point5 => Selector1.IN3
done_point5 => Selector0.IN1
done_clear => Selector2.IN3
done_clear => Selector1.IN1
done_plot_letter => Selector3.IN3
done_plot_letter => Selector2.IN1
done_plot_graph => Selector0.IN3
done_plot_graph => Selector3.IN2
ld_clear <= ld_clear.DB_MAX_OUTPUT_PORT_TYPE
ld_letter <= ld_letter.DB_MAX_OUTPUT_PORT_TYPE
ld_graph <= ld_graph.DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= currentState.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState.DB_MAX_OUTPUT_PORT_TYPE
currentState[2] <= <GND>
currentState[3] <= <GND>


|VGA_display|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|VGA_display|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_c7m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7m1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7m1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_c7m1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7m1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7m1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7m1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7m1:auto_generated.address_a[4]
address_a[5] => altsyncram_c7m1:auto_generated.address_a[5]
address_a[6] => altsyncram_c7m1:auto_generated.address_a[6]
address_a[7] => altsyncram_c7m1:auto_generated.address_a[7]
address_a[8] => altsyncram_c7m1:auto_generated.address_a[8]
address_a[9] => altsyncram_c7m1:auto_generated.address_a[9]
address_a[10] => altsyncram_c7m1:auto_generated.address_a[10]
address_a[11] => altsyncram_c7m1:auto_generated.address_a[11]
address_a[12] => altsyncram_c7m1:auto_generated.address_a[12]
address_a[13] => altsyncram_c7m1:auto_generated.address_a[13]
address_a[14] => altsyncram_c7m1:auto_generated.address_a[14]
address_a[15] => altsyncram_c7m1:auto_generated.address_a[15]
address_a[16] => altsyncram_c7m1:auto_generated.address_a[16]
address_b[0] => altsyncram_c7m1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7m1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7m1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7m1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7m1:auto_generated.address_b[4]
address_b[5] => altsyncram_c7m1:auto_generated.address_b[5]
address_b[6] => altsyncram_c7m1:auto_generated.address_b[6]
address_b[7] => altsyncram_c7m1:auto_generated.address_b[7]
address_b[8] => altsyncram_c7m1:auto_generated.address_b[8]
address_b[9] => altsyncram_c7m1:auto_generated.address_b[9]
address_b[10] => altsyncram_c7m1:auto_generated.address_b[10]
address_b[11] => altsyncram_c7m1:auto_generated.address_b[11]
address_b[12] => altsyncram_c7m1:auto_generated.address_b[12]
address_b[13] => altsyncram_c7m1:auto_generated.address_b[13]
address_b[14] => altsyncram_c7m1:auto_generated.address_b[14]
address_b[15] => altsyncram_c7m1:auto_generated.address_b[15]
address_b[16] => altsyncram_c7m1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7m1:auto_generated.clock0
clock1 => altsyncram_c7m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_c7m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c7m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c7m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|VGA_display|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|VGA_display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGA_display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|VGA_display|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|VGA_display|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


