digraph fibonacci_alp {
{
	node [shape=ellipse, style=filled, color=dodgerblue2];
	"c20" [color=bisque4 shape=invtriangle label="0x2"];
	"tmp2" [label="tmp2" shape=doubleoctagon  color=dodgerblue2 ];
	"i_sub_op_s_2" [label="i_sub_op_s_2:-"  color=dodgerblue2 ];
	"tmp1_add_op_s_tmp2" [label="tmp1_add_op_s_tmp2:+"  color=dodgerblue2 ];
	"init_not_op_delay_op_1" [label="init_not_op_delay_op_1" shape=doubleoctagon  color=dodgerblue2 ];
	"i_sub_op_s_1" [label="i_sub_op_s_1:-"  color=dodgerblue2 ];
	"output" [color=bisque4 shape=invtriangle label="output"];
	"i_step_delay_op_1" [label="i_step_delay_op_1" shape=doubleoctagon  color=dodgerblue2 ];
	"c23" [color=bisque4 shape=invtriangle label="0x2"];
	"c22" [color=bisque4 shape=invtriangle label="0x1"];
	"c21" [color=bisque4 shape=invtriangle label="0x20"];
	"done" [color=bisque4 shape=invtriangle label="done"];
	"v" [label="v" shape=doubleoctagon  color=dodgerblue2 ];
	"init" [color=bisque4 shape=invtriangle label="init"];
	"v_addr" [label="v_addr"  color=dodgerblue2 ];
	"i" [label="i" shape=doubleoctagon  color=dodgerblue2 ];
	"init_not_op" [label="init_not_op:!"  color=dodgerblue2 ];
	"tmp1" [label="tmp1" shape=doubleoctagon  color=dodgerblue2 ];
	"i_step_delay_op_2_" [label="i_step_delay_op_2_" shape=doubleoctagon  color=dodgerblue2 ];
	"i_step_delay_op_1_" [label="i_step_delay_op_1_" shape=doubleoctagon  color=dodgerblue2 ];
	"i_step_delay_op_2" [label="i_step_delay_op_2" shape=doubleoctagon  color=dodgerblue2 ];
}
	"i" -> "i_step_delay_op_2"
	"i" -> "i_step_delay_op_1_"
	"c21" -> "i"
	"init" -> "i"
	"i" -> "i_sub_op_s_2"
	"init_not_op" -> "init_not_op_delay_op_1"
	"v" -> "tmp1"
	"init" -> "init_not_op"
	"tmp2" -> "tmp1_add_op_s_tmp2"
	"tmp1_add_op_s_tmp2" -> "v"
	"i" -> "i_sub_op_s_1"
	"c22" -> "i_sub_op_s_1"
	"i" -> "v_addr"
	"i" -> "done"
	"i_step_delay_op_2" -> "v_addr"
	"i" -> "tmp2"
	"i_sub_op_s_1" -> "v_addr"
	"i_step_delay_op_2_" -> "v"
	"v" -> "tmp2"
	"i_step_delay_op_1" -> "v_addr"
	"c23" -> "i_sub_op_s_2"
	"tmp1" -> "tmp1_add_op_s_tmp2"
	"i_step_delay_op_1_" -> "tmp1"
	"v_addr" -> "v"
	"i" -> "i_step_delay_op_2_"
	"init_not_op_delay_op_1" -> "i"
	"v" -> "output"
	"i" -> "i_step_delay_op_1"
	"c20" -> "i"
	"i_sub_op_s_2" -> "v_addr"
}