{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513170571803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513170571808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:09:31 2017 " "Processing started: Wed Dec 13 14:09:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513170571808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513170571808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513170571808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513170572204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/seven_segment_coder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/seven_segment_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_coder-display_count " "Found design unit 1: seven_segment_coder-display_count" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/seven_segment_coder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572685 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_coder " "Found entity 1: seven_segment_coder" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/seven_segment_coder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/scaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scaler-speed_control " "Found design unit 1: scaler-speed_control" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572727 ""} { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/run_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/run_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 run_control-run " "Found design unit 1: run_control-run" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/run_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572767 ""} { "Info" "ISGN_ENTITY_NAME" "1 run_control " "Found entity 1: run_control" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/run_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/reverse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/reverse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_control-switch " "Found design unit 1: reverse_control-switch" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/reverse_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572849 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_control " "Found entity 1: reverse_control" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/reverse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/muster_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/muster_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muster_control-set_template " "Found design unit 1: muster_control-set_template" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/muster_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572899 ""} { "Info" "ISGN_ENTITY_NAME" "1 muster_control " "Found entity 1: muster_control" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/muster_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/leds_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/leds_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_controller-control " "Found design unit 1: leds_controller-control" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/leds_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572956 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_controller " "Found entity 1: leds_controller" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/leds_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/final_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/final_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_counter-count " "Found design unit 1: final_counter-count" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/final_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572998 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_counter " "Found entity 1: final_counter" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/final_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170572998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170572998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/lauflicht.bdf 1 1 " "Found 1 design units, including 1 entities, in source file other symbols/lauflicht.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauflicht " "Found entity 1: lauflicht" {  } { { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170573035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170573035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauflicht " "Elaborating entity \"lauflicht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513170573093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_controller leds_controller:inst1 " "Elaborating entity \"leds_controller\" for hierarchy \"leds_controller:inst1\"" {  } { { "other symbols/lauflicht.bdf" "inst1" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 128 808 992 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state leds_controller.vhd(36) " "VHDL Process Statement warning at leds_controller.vhd(36): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/leds_controller.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513170573205 "|lauflicht|leds_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_control reverse_control:inst3 " "Elaborating entity \"reverse_control\" for hierarchy \"reverse_control:inst3\"" {  } { { "other symbols/lauflicht.bdf" "inst3" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 16 256 472 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_control run_control:inst4 " "Elaborating entity \"run_control\" for hierarchy \"run_control:inst4\"" {  } { { "other symbols/lauflicht.bdf" "inst4" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 136 344 536 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst5 " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst5\"" {  } { { "other symbols/lauflicht.bdf" "inst5" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 360 592 768 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_temp scaler.vhd(26) " "VHDL Process Statement warning at scaler.vhd(26): signal \"counter_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513170573626 "|lauflicht|scaler:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scaler.vhd(27) " "VHDL Process Statement warning at scaler.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513170573626 "|lauflicht|scaler:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muster_control muster_control:inst2 " "Elaborating entity \"muster_control\" for hierarchy \"muster_control:inst2\"" {  } { { "other symbols/lauflicht.bdf" "inst2" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 272 272 504 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_coder seven_segment_coder:inst6 " "Elaborating entity \"seven_segment_coder\" for hierarchy \"seven_segment_coder:inst6\"" {  } { { "other symbols/lauflicht.bdf" "inst6" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 336 1168 1328 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_counter final_counter:inst " "Elaborating entity \"final_counter\" for hierarchy \"final_counter:inst\"" {  } { { "other symbols/lauflicht.bdf" "inst" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 336 912 1048 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170573872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scaler final_counter.vhd(38) " "VHDL Process Statement warning at final_counter.vhd(38): signal \"scaler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/final_counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513170573872 "|lauflicht|final_counter:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_coder:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_coder:inst6\|Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "Div0" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513170574686 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513170574686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_coder:inst6\|lpm_divide:Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513170574835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_coder:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170574835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170574835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170574835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513170574835 ""}  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513170574835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170574932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170574932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170575127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170575127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170575312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170575312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170575557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170575557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513170575749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513170575749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/muster_control.vhd" 20 -1 0 } } { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513170576356 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513170576356 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "scaler:inst5\|counter_temp\[0\] High " "Register scaler:inst5\|counter_temp\[0\] will power up to High" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513170576432 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1513170576432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513170577403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513170577403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513170577882 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513170577882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513170577882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513170577882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513170578209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:09:38 2017 " "Processing ended: Wed Dec 13 14:09:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513170578209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513170578209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513170578209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513170578209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513170579686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513170579691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:09:39 2017 " "Processing started: Wed Dec 13 14:09:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513170579691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513170579691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513170579691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513170579819 ""}
{ "Info" "0" "" "Project  = lauflicht" {  } {  } 0 0 "Project  = lauflicht" 0 0 "Fitter" 0 0 1513170579819 ""}
{ "Info" "0" "" "Revision = lauflicht" {  } {  } 0 0 "Revision = lauflicht" 0 0 "Fitter" 0 0 1513170579819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513170580013 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lauflicht EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"lauflicht\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513170580096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513170580125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513170580125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513170580263 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513170581157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513170581157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513170581157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513170581159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513170581159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513170581159 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513170581159 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[7\] " "Pin leds_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[7] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[6\] " "Pin leds_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[6] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[5\] " "Pin leds_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[5] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[4\] " "Pin leds_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[4] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[3\] " "Pin leds_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[3] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[2\] " "Pin leds_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[2] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[1\] " "Pin leds_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[1] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_out\[0\] " "Pin leds_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_out[0] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 152 1112 1288 168 "leds_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[7\] " "Pin u_32\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[7] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[6\] " "Pin u_32\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[6] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[5\] " "Pin u_32\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[5] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[4\] " "Pin u_32\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[4] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[3\] " "Pin u_32\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[3] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[2\] " "Pin u_32\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[2] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[1\] " "Pin u_32\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[1] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_32\[0\] " "Pin u_32\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_32[0] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 352 1408 1584 368 "u_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[7\] " "Pin u_33\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[7] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[6\] " "Pin u_33\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[6] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[5\] " "Pin u_33\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[5] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[4\] " "Pin u_33\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[4] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[3\] " "Pin u_33\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[3] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[2\] " "Pin u_33\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[2] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[1\] " "Pin u_33\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[1] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u_33\[0\] " "Pin u_33\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u_33[0] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 400 1416 1592 416 "u_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u_33[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[0\] " "Pin muster\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[0] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster_switch " "Pin muster_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster_switch } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 232 16 184 248 "muster_switch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 384 -8 160 400 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 88 8 176 104 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[1\] " "Pin muster\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[1] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[2\] " "Pin muster\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[2] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[3\] " "Pin muster\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[3] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[4\] " "Pin muster\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[4] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[5\] " "Pin muster\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[5] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[7\] " "Pin muster\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[7] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muster\[6\] " "Pin muster\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muster[6] } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 -288 -120 192 "muster" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muster[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reverse_switch " "Pin reverse_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reverse_switch } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 40 0 168 56 "reverse_switch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reverse_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_switch " "Pin start_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start_switch } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 176 8 176 192 "start_switch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_switch " "Pin mode_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mode_switch } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 432 -8 160 448 "mode_switch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513170581290 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1513170581290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauflicht.sdc " "Synopsys Design Constraints File file not found: 'lauflicht.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513170581486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513170581486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513170581492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513170581513 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 384 -8 160 400 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513170581513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scaler:inst5\|rythm_temp  " "Automatically promoted node scaler:inst5\|rythm_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513170581513 ""}  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/scaler.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scaler:inst5|rythm_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513170581513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_counter:inst\|tick_temp  " "Automatically promoted node final_counter:inst\|tick_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513170581513 ""}  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/final_counter.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_counter:inst|tick_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513170581513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node reset (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513170581513 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/other symbols/lauflicht.bdf" { { 88 8 176 104 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513170581513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513170581598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513170581598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513170581598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513170581599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513170581599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513170581600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513170581600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513170581600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513170581600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513170581601 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513170581601 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 12 24 0 " "Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 12 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1513170581615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1513170581615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513170581615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 52 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513170581621 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1513170581621 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513170581621 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513170581636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513170582816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513170583023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513170583035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513170584650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513170584651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513170584718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513170585804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513170585804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513170586381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513170586383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513170586383 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513170586396 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513170586398 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[7\] 0 " "Pin \"leds_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[6\] 0 " "Pin \"leds_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[5\] 0 " "Pin \"leds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[4\] 0 " "Pin \"leds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[3\] 0 " "Pin \"leds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[2\] 0 " "Pin \"leds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[1\] 0 " "Pin \"leds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[0\] 0 " "Pin \"leds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[7\] 0 " "Pin \"u_32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[6\] 0 " "Pin \"u_32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[5\] 0 " "Pin \"u_32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[4\] 0 " "Pin \"u_32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[3\] 0 " "Pin \"u_32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[2\] 0 " "Pin \"u_32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[1\] 0 " "Pin \"u_32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[0\] 0 " "Pin \"u_32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[7\] 0 " "Pin \"u_33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[6\] 0 " "Pin \"u_33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[5\] 0 " "Pin \"u_33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[4\] 0 " "Pin \"u_33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[3\] 0 " "Pin \"u_33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[2\] 0 " "Pin \"u_33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[1\] 0 " "Pin \"u_33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[0\] 0 " "Pin \"u_33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513170586405 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1513170586405 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513170586548 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513170586564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513170586703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513170587184 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1513170587306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/2_Versuch_v2/lauflicht/output_files/lauflicht.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/2_Versuch_v2/lauflicht/output_files/lauflicht.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513170587784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1279 " "Peak virtual memory: 1279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513170589532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:09:49 2017 " "Processing ended: Wed Dec 13 14:09:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513170589532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513170589532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513170589532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513170589532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513170590894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513170590898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:09:50 2017 " "Processing started: Wed Dec 13 14:09:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513170590898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513170590898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513170590898 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513170593192 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513170593324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513170595041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:09:55 2017 " "Processing ended: Wed Dec 13 14:09:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513170595041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513170595041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513170595041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513170595041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513170595961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513170596521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513170596526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:09:56 2017 " "Processing started: Wed Dec 13 14:09:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513170596526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513170596526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lauflicht -c lauflicht " "Command: quartus_sta lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513170596526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1513170596652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513170596900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513170596956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513170596956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauflicht.sdc " "Synopsys Design Constraints File file not found: 'lauflicht.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1513170597321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513170597322 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_counter:inst\|tick_temp final_counter:inst\|tick_temp " "create_clock -period 1.000 -name final_counter:inst\|tick_temp final_counter:inst\|tick_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scaler:inst5\|rythm_temp scaler:inst5\|rythm_temp " "create_clock -period 1.000 -name scaler:inst5\|rythm_temp scaler:inst5\|rythm_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597323 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597323 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513170597325 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1513170597415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513170597475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.777 " "Worst-case setup slack is -4.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.777      -136.842 clk  " "   -4.777      -136.842 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123        -7.861 final_counter:inst\|tick_temp  " "   -1.123        -7.861 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454        -1.156 scaler:inst5\|rythm_temp  " "   -0.454        -1.156 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170597533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.114 scaler:inst5\|rythm_temp  " "   -0.058        -0.114 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 final_counter:inst\|tick_temp  " "    0.549         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170597600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513170597671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513170597734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -43.380 clk  " "   -1.380       -43.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 scaler:inst5\|rythm_temp  " "   -0.500       -13.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 final_counter:inst\|tick_temp  " "   -0.500        -7.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170597795 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513170598543 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1513170598549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513170598572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.503 " "Worst-case setup slack is -1.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503       -40.353 clk  " "   -1.503       -40.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.238 final_counter:inst\|tick_temp  " "   -0.034        -0.238 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 scaler:inst5\|rythm_temp  " "    0.347         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170598637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.021 " "Worst-case hold slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.039 scaler:inst5\|rythm_temp  " "   -0.021        -0.039 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 final_counter:inst\|tick_temp  " "    0.254         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170598701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513170598768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513170598843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -43.380 clk  " "   -1.380       -43.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 scaler:inst5\|rythm_temp  " "   -0.500       -13.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 final_counter:inst\|tick_temp  " "   -0.500        -7.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513170598912 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513170599721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513170599933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513170599933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513170600841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:10:00 2017 " "Processing ended: Wed Dec 13 14:10:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513170600841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513170600841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513170600841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513170600841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513170602041 ""}
