$date
	Tue Jul 20 23:14:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! STATE [2:0] $end
$var wire 8 " RESULT [7:0] $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 1 % EQUAL $end
$var reg 1 & EVENT $end
$var reg 4 ' KEY [3:0] $end
$var reg 1 ( OP $end
$scope module calc_inst $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 1 % EQUAL $end
$var wire 1 & EVENT $end
$var wire 4 ) KEY [3:0] $end
$var wire 1 ( OP $end
$var wire 8 * RESULT [7:0] $end
$var wire 3 + STATE [2:0] $end
$var reg 1 , op $end
$var reg 8 - result [7:0] $end
$var reg 3 . state [2:0] $end
$var reg 4 / value1 [3:0] $end
$var reg 4 0 value2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
x,
bx +
bx *
b0 )
0(
b0 '
0&
0%
0$
0#
bx "
bx !
$end
#1
1#
#2
0#
1&
1$
#3
0,
b0 "
b0 *
b0 -
b0 !
b0 +
b0 .
1#
#4
0#
0&
0$
#5
b0 /
1#
#6
0#
#7
1#
#8
0#
1&
b100 '
b100 )
#9
b100 /
b1 !
b1 +
b1 .
1#
#10
0#
0&
b0 '
b0 )
#11
1#
#12
0#
#13
1#
#14
0#
1&
#15
b10 !
b10 +
b10 .
1#
#16
0#
0&
#17
b0 0
1#
#18
0#
#19
1#
#20
0#
1&
b101 '
b101 )
#21
b101 0
b11 !
b11 +
b11 .
1#
#22
0#
0&
b0 '
b0 )
#23
1#
#24
0#
#25
1#
#26
0#
1&
1%
#27
b100 !
b100 +
b100 .
1#
#28
0#
0&
0%
#29
b1001 "
b1001 *
b1001 -
1#
#30
0#
#31
1#
#32
0#
1&
1$
#33
b0 "
b0 *
b0 -
b0 !
b0 +
b0 .
1#
#34
0#
0&
0$
#35
b0 /
1#
#36
0#
#37
1#
#38
0#
1&
b1001 '
b1001 )
#39
b1001 /
b1 !
b1 +
b1 .
1#
#40
0#
0&
b0 '
b0 )
#41
1#
#42
0#
#43
1#
#44
0#
1&
1(
#45
1,
b10 !
b10 +
b10 .
1#
#46
0#
0&
0(
#47
b0 0
1#
#48
0#
#49
1#
#50
0#
1&
b1000 '
b1000 )
#51
b1000 0
b11 !
b11 +
b11 .
1#
#52
0#
0&
b0 '
b0 )
#53
1#
#54
0#
#55
1#
#56
0#
1&
1%
#57
b100 !
b100 +
b100 .
1#
#58
0#
0&
0%
#59
b1001000 "
b1001000 *
b1001000 -
1#
#60
0#
#61
1#
#62
0#
