C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\synwork\testeISP_comp.srs  -top  testeISP  -hdllog  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\synlog\testeISP_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\  -I C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v -lib work C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\testeISP_comp.srs -top testeISP -hdllog ..\synlog\testeISP_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work ..\..\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work ..\..\component\work\testeISP_sb\testeISP_sb.v -lib work ..\..\component\work\testeISP\testeISP.v -jobname "compiler"
rc:0 success:1 runtime:1
file:..\synwork\testeisp_comp.srs|io:o|time:1743611886|size:63705|exec:0|csum:
file:..\synlog\testeisp_compiler.srr|io:o|time:1743612012|size:38168|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1725993871|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1725993871|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\work\testeisp_sb\ccc_0\testeisp_sb_ccc_0_fccc.v|io:i|time:1743611765|size:1725|exec:0|csum:5C36D4A7E7D443E456159308EA9B26D0
file:..\..\component\actel\sgcore\osc\2.0.101\osc_comps.v|io:i|time:1725993872|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\testeisp_sb\fabosc_0\testeisp_sb_fabosc_0_osc.v|io:i|time:1743611766|size:795|exec:0|csum:C3FA1F3E37C0AA494C7A520B86CDEB73
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss_syn.v|io:i|time:1743611763|size:51351|exec:0|csum:C016FB13B736A78BD0A954D2FC2F0697
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss.v|io:i|time:1743611763|size:45874|exec:0|csum:0D4CF74AA890F5F1E09ACE47E9FF38D2
file:..\..\component\work\testeisp_sb\testeisp_sb.v|io:i|time:1743611766|size:12483|exec:0|csum:749FD17D1A6C6D17BD71F3793E136E26
file:..\..\component\work\testeisp\testeisp.v|io:i|time:1743611879|size:3003|exec:0|csum:9ED05284EA5D707BAEB970367F7F0FEA
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
