
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36  164393.1      1.42     425.9   31237.2                          
    0:00:36  164393.1      1.42     425.9   31237.2                          
    0:00:36  164437.7      1.42     425.9   31237.2                          
    0:00:36  164482.4      1.42     425.9   31237.2                          
    0:00:36  164527.1      1.42     425.9   31237.2                          
    0:00:36  164571.8      1.42     425.9   31237.2                          
    0:00:36  164608.8      1.42     425.9   31234.9                          
    0:00:37  165136.3      1.42     425.8   21171.6                          
    0:00:38  165645.4      1.42     425.8   11138.9                          
    0:00:58  162404.2      0.66     150.7    2298.4                          
    0:00:59  162395.7      0.66     150.7    2298.4                          
    0:00:59  162395.7      0.66     150.7    2298.4                          
    0:00:59  162396.2      0.66     150.7    2298.4                          
    0:00:59  162396.2      0.66     150.7    2298.4                          
    0:01:13  139366.7      0.68     116.1     272.3                          
    0:01:14  139308.5      0.65     113.4     208.6                          
    0:01:17  139311.9      0.63     111.2     191.6                          
    0:01:18  139317.8      0.61     110.0     181.7                          
    0:01:19  139322.0      0.60     108.7     175.0                          
    0:01:22  139332.4      0.59     107.5     166.5                          
    0:01:23  139341.7      0.58     105.6     152.9                          
    0:01:23  139349.4      0.57     104.1     146.2                          
    0:01:24  139360.3      0.55     102.5     137.7                          
    0:01:25  139367.5      0.54     101.4     129.4                          
    0:01:26  139378.7      0.54     100.7     117.5                          
    0:01:26  139208.2      0.54     100.7     117.5                          
    0:01:26  139208.2      0.54     100.7     117.5                          
    0:01:27  139203.9      0.54     100.4      74.0                          
    0:01:28  139205.5      0.54     100.2      38.7                          
    0:01:28  139208.4      0.54     100.2      10.2                          
    0:01:28  139209.2      0.54     100.2       0.0                          
    0:01:29  139209.2      0.54     100.2       0.0                          
    0:01:29  139209.2      0.54     100.2       0.0                          
    0:01:29  139209.2      0.54     100.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  139209.2      0.54     100.2       0.0                          
    0:01:29  139236.1      0.51      98.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:29  139253.9      0.51      97.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:29  139276.3      0.51      96.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139303.1      0.51      94.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139333.2      0.51      91.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139364.8      0.51      89.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139395.7      0.50      87.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139431.9      0.50      84.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139457.7      0.49      83.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:30  139484.3      0.48      82.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139502.6      0.47      81.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139532.2      0.47      80.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139564.6      0.47      80.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139570.5      0.46      78.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139615.2      0.46      75.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139634.0      0.46      74.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139659.8      0.45      74.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139691.5      0.44      73.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139712.0      0.44      72.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139743.9      0.43      70.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139769.7      0.43      69.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139800.3      0.43      69.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139805.6      0.42      68.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139826.4      0.42      67.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139847.1      0.42      67.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139857.7      0.42      67.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139878.8      0.41      65.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  139892.9      0.41      65.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139918.4      0.41      64.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  139942.6      0.41      62.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139958.6      0.41      62.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  139976.6      0.41      60.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140000.9      0.40      59.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140028.0      0.40      58.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140055.4      0.40      57.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140073.2      0.39      56.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140084.1      0.39      55.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140102.5      0.39      55.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140112.0      0.38      54.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140128.8      0.38      53.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:33  140145.0      0.38      53.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140155.4      0.37      52.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33  140162.0      0.37      52.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140178.3      0.37      51.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140196.6      0.36      51.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140205.4      0.36      51.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140219.0      0.36      50.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140244.2      0.36      49.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140253.3      0.36      48.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140269.8      0.35      48.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140299.6      0.35      47.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140317.7      0.35      46.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140345.1      0.34      45.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:35  140355.4      0.34      45.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140377.0      0.33      44.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140389.7      0.33      43.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140405.2      0.33      43.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140431.5      0.33      41.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140445.6      0.33      41.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140454.9      0.33      41.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140461.8      0.32      40.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140476.5      0.32      39.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140486.3      0.32      39.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140497.5      0.31      39.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140516.9      0.31      38.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140524.9      0.31      38.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140544.3      0.31      37.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140566.9      0.31      37.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140582.1      0.30      36.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140589.8      0.30      36.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140597.8      0.30      35.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140607.3      0.30      35.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140616.9      0.30      35.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140616.9      0.29      35.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140623.8      0.29      35.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140626.5      0.29      35.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140631.3      0.29      35.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140636.1      0.29      34.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140645.4      0.29      34.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140650.4      0.28      34.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140654.1      0.28      34.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140662.4      0.28      34.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140692.2      0.28      33.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140707.6      0.28      33.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140716.7      0.28      33.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140725.7      0.28      32.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140737.9      0.28      32.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140758.2      0.28      32.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140764.5      0.28      31.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140774.1      0.27      31.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140780.8      0.27      31.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140784.5      0.27      31.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:38  140791.7      0.27      30.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140800.4      0.27      30.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140825.7      0.27      30.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140834.5      0.26      29.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140849.7      0.26      29.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140870.1      0.26      28.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140877.1      0.26      28.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140888.0      0.26      28.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140902.1      0.25      28.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:39  140911.4      0.25      27.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140918.8      0.25      27.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140928.7      0.25      27.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140943.8      0.25      26.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140955.8      0.25      26.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140963.8      0.25      26.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:40  140975.2      0.24      26.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40  140980.0      0.24      25.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40  140986.6      0.24      25.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140991.7      0.24      25.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141003.9      0.24      25.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141006.6      0.24      25.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141012.7      0.24      25.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141022.8      0.23      25.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141033.5      0.23      24.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141044.6      0.23      24.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141047.6      0.23      24.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141058.5      0.23      24.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141071.2      0.23      24.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141078.7      0.22      23.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141088.0      0.22      23.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141095.4      0.22      23.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141104.0      0.22      23.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141112.5      0.22      23.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141114.1      0.22      22.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141128.2      0.22      22.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141130.6      0.22      22.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141139.6      0.21      22.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141143.1      0.21      22.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141149.2      0.21      22.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141161.4      0.21      21.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141164.3      0.21      21.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141177.4      0.21      21.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141197.1      0.21      21.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141200.5      0.21      21.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141206.1      0.21      21.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141215.1      0.21      20.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141238.3      0.21      20.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141243.1      0.20      20.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141251.3      0.20      20.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141261.2      0.20      19.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141263.8      0.20      19.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141266.7      0.20      19.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141268.9      0.20      19.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141275.0      0.20      19.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141280.0      0.20      19.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141290.4      0.20      19.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141299.2      0.19      19.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141302.9      0.19      19.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141316.2      0.19      18.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141322.6      0.19      18.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141329.3      0.19      18.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:44  141332.4      0.19      18.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141334.6      0.19      18.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141344.7      0.19      18.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141345.5      0.19      18.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141352.9      0.19      18.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141356.1      0.19      17.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141352.1      0.19      17.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141353.2      0.19      17.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141354.0      0.19      17.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141362.8      0.18      17.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141364.4      0.18      17.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141372.9      0.18      17.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141377.4      0.18      17.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141383.5      0.18      16.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141391.5      0.17      16.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141397.9      0.17      16.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141400.3      0.17      16.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141407.7      0.17      16.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141416.8      0.17      15.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141421.3      0.17      15.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141429.8      0.17      15.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141437.0      0.16      15.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141438.0      0.16      15.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141445.2      0.16      15.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141450.8      0.16      15.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  141456.4      0.16      15.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141461.5      0.16      15.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141466.8      0.16      14.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141472.9      0.16      14.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141476.6      0.16      14.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141478.5      0.16      14.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141482.7      0.16      14.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141489.9      0.16      14.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141491.8      0.16      14.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141496.3      0.15      14.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141500.8      0.15      14.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141505.9      0.15      14.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141510.7      0.15      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141514.4      0.15      13.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141518.6      0.15      13.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141523.7      0.15      13.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141525.6      0.15      13.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141533.3      0.15      13.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141535.9      0.15      13.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141545.2      0.15      13.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141548.2      0.15      13.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141552.2      0.15      13.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141561.7      0.15      13.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141568.1      0.14      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141575.3      0.14      12.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49  141583.6      0.14      12.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141591.0      0.14      12.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141598.7      0.14      12.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141603.0      0.14      12.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141603.2      0.14      12.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141607.5      0.14      12.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141611.7      0.14      12.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141616.0      0.14      12.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141623.2      0.14      12.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141625.6      0.14      12.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141632.0      0.14      12.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141635.2      0.14      12.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141644.7      0.14      11.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141649.8      0.13      11.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141653.8      0.13      11.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:50  141657.2      0.13      11.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141665.2      0.13      11.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141668.4      0.13      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141675.9      0.13      11.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141679.8      0.13      11.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141688.1      0.13      11.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141696.3      0.13      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141707.5      0.13      11.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141712.0      0.13      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141716.6      0.13      10.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141720.5      0.13      10.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141724.8      0.13      10.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51  141732.0      0.12      10.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51  141739.7      0.12      10.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141742.1      0.12      10.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141747.1      0.12      10.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141753.5      0.12      10.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141756.2      0.12      10.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51  141764.2      0.12      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141769.5      0.12      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141780.1      0.12       9.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141783.6      0.12       9.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141787.0      0.12       9.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141795.8      0.12       9.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141800.6      0.12       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141807.8      0.11       9.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141812.8      0.11       9.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141818.4      0.11       9.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141826.7      0.11       9.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141830.9      0.11       9.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141837.8      0.11       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141850.3      0.11       9.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141856.7      0.11       9.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141862.6      0.11       9.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141872.7      0.11       8.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141882.5      0.11       8.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141887.3      0.11       8.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141897.7      0.10       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141905.7      0.10       8.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141913.9      0.10       8.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141921.4      0.10       8.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141930.1      0.10       8.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:53  141939.2      0.10       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141945.8      0.10       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141957.5      0.10       7.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141963.7      0.10       7.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:54  141972.4      0.09       7.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:54  141981.5      0.09       7.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141991.3      0.09       7.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  141999.8      0.09       7.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142005.4      0.09       7.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142019.3      0.09       7.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142026.4      0.09       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142034.4      0.09       6.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142038.4      0.09       6.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142046.9      0.09       6.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142053.8      0.09       6.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142062.1      0.08       6.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:55  142067.9      0.08       6.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142075.7      0.08       6.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142084.7      0.08       6.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142092.4      0.08       6.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142097.5      0.08       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142106.2      0.08       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142113.7      0.08       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142121.9      0.08       5.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142129.6      0.08       5.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142136.8      0.08       5.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142139.0      0.08       5.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142142.4      0.07       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142147.7      0.07       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142155.7      0.07       5.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142163.2      0.07       5.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142170.6      0.07       5.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142173.5      0.07       5.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:56  142175.9      0.07       5.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142180.5      0.07       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142181.3      0.07       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142191.6      0.07       5.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142196.7      0.07       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142198.8      0.07       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142206.0      0.07       5.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142208.1      0.07       5.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142214.2      0.07       5.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142216.6      0.07       5.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142219.3      0.07       5.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142225.7      0.06       4.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142229.7      0.06       5.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142230.2      0.06       5.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142231.3      0.06       4.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142236.6      0.06       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142241.9      0.06       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142247.5      0.06       4.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142250.7      0.06       4.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:58  142254.7      0.06       4.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142261.1      0.06       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142267.7      0.06       4.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142269.8      0.06       4.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142273.0      0.06       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142281.3      0.06       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142283.9      0.06       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142285.0      0.06       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142287.7      0.06       4.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142291.9      0.06       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142295.9      0.06       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142302.8      0.06       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142306.8      0.06       4.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142309.7      0.06       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142311.1      0.06       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142314.3      0.05       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142320.1      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142320.9      0.05       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142321.2      0.05       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142323.3      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142325.7      0.05       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142328.1      0.05       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142327.8      0.05       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142329.7      0.05       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142330.7      0.05       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142331.5      0.05       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142331.5      0.05       3.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142331.5      0.05       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142337.7      0.05       3.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142342.7      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142343.5      0.05       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142343.0      0.05       3.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142344.3      0.05       3.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:00  142345.1      0.05       3.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142345.9      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142349.4      0.05       3.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142350.2      0.05       3.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142351.2      0.05       3.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142352.8      0.05       3.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142355.7      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142361.6      0.05       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142364.0      0.05       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142365.9      0.05       3.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142366.7      0.05       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142370.1      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142372.5      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142376.0      0.05       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142380.5      0.05       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142383.1      0.05       3.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142386.3      0.04       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142388.7      0.04       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142389.5      0.04       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142390.1      0.04       3.1       0.0                          
    0:02:04  142387.7      0.04       3.1       0.0                          
    0:02:04  142390.1      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142400.2      0.04       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142407.4      0.04       2.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142407.4      0.04       2.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142409.7      0.04       2.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142418.0      0.04       2.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142427.0      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142439.5      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142440.9      0.04       2.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:05  142447.5      0.04       2.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142449.9      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142453.4      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142454.2      0.04       2.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142459.2      0.04       2.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142467.2      0.04       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142468.0      0.04       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142468.0      0.04       2.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142468.0      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142468.3      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142470.9      0.04       2.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142470.7      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142470.4      0.04       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142475.4      0.04       2.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142476.8      0.04       2.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142485.8      0.04       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142488.2      0.04       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142489.8      0.04       2.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142494.6      0.04       2.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142504.7      0.04       2.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142514.6      0.04       1.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142522.8      0.04       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142525.5      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142528.1      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142530.8      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142538.2      0.04       1.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142538.2      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142545.1      0.04       1.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142548.6      0.04       1.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:07  142550.7      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142554.7      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142557.1      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:07  142557.6      0.03       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142560.0      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142566.2      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:07  142569.6      0.03       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142571.5      0.03       1.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142572.3      0.03       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142577.9      0.03       1.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142579.2      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142580.3      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142584.2      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142583.4      0.03       1.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142587.4      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142589.8      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142591.4      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142594.4      0.03       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142599.4      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142606.9      0.03       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142608.2      0.03       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142610.6      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142619.4      0.03       1.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142626.8      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142627.9      0.03       1.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142635.8      0.02       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142643.3      0.02       1.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142645.7      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142645.7      0.02       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142650.2      0.02       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142659.0      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:10  142662.4      0.02       1.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142674.2      0.02       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142669.4      0.02       0.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142671.5      0.02       0.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142673.1      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142677.1      0.02       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142678.7      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142680.0      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142680.8      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142682.7      0.02       0.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142683.5      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142685.9      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142686.4      0.02       0.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142689.0      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142691.2      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142695.7      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142698.1      0.02       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142701.5      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142703.7      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:11  142706.9      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142713.0      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142717.0      0.02       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142718.8      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142721.2      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142723.6      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142726.6      0.01       0.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142729.7      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142730.5      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142731.3      0.01       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142734.5      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142740.7      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142743.0      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142744.4      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142744.9      0.01       0.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142746.0      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142747.6      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142749.4      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142756.1      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142757.4      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142763.8      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142767.0      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142768.0      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142770.7      0.01       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142775.2      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142779.0      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142778.7      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142780.3      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142781.3      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142784.5      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142787.2      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142792.3      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:14  142794.4      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142798.1      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142803.2      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  142809.0      0.00       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142811.1      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:14  142813.5      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:14  142818.6      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142822.3      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142824.2      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142827.6      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142829.2      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:14  142831.4      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142832.2      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142834.5      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142835.9      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142841.2      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142841.2      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  142841.2      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  142842.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  142842.0      0.00       0.0       0.0                          
    0:02:15  142842.0      0.00       0.0       0.0                          
    0:02:20  142506.6      0.02       0.1       0.0                          
    0:02:21  142421.5      0.02       0.1       0.0                          
    0:02:22  142352.0      0.02       0.1       0.0                          
    0:02:23  142315.3      0.02       0.1       0.0                          
    0:02:24  142287.1      0.02       0.1       0.0                          
    0:02:24  142263.7      0.02       0.1       0.0                          
    0:02:25  142241.9      0.02       0.1       0.0                          
    0:02:26  142220.1      0.02       0.1       0.0                          
    0:02:26  142208.9      0.02       0.1       0.0                          
    0:02:27  142190.3      0.02       0.1       0.0                          
    0:02:28  142179.7      0.02       0.1       0.0                          
    0:02:28  142169.0      0.02       0.1       0.0                          
    0:02:29  142158.4      0.02       0.1       0.0                          
    0:02:29  142147.7      0.02       0.1       0.0                          
    0:02:30  142137.1      0.02       0.1       0.0                          
    0:02:30  142126.5      0.02       0.1       0.0                          
    0:02:30  142126.5      0.02       0.1       0.0                          
    0:02:30  142128.9      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  142144.3      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  142148.5      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142155.7      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142159.2      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142171.7      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142174.1      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  142180.2      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142181.3      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142185.5      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142186.0      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  142187.4      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:31  142187.1      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  142188.7      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  142188.7      0.00       0.0       0.0                          
    0:02:33  142083.1      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:33  142073.5      0.09       0.7       0.0                          
    0:02:34  142090.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:34  142096.7      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  142097.2      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  142102.8      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  142110.2      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  142113.4      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  142116.6      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:35  142103.6      0.00       0.0       0.0                          
    0:02:35  142050.9      0.00       0.0       0.0                          
    0:02:35  141996.4      0.00       0.0       0.0                          
    0:02:35  141956.7      0.00       0.0       0.0                          
    0:02:35  141901.2      0.00       0.0       0.0                          
    0:02:36  141865.8      0.00       0.0       0.0                          
    0:02:36  141807.5      0.00       0.0       0.0                          
    0:02:36  141770.3      0.00       0.0       0.0                          
    0:02:36  141713.1      0.00       0.0       0.0                          
    0:02:36  141676.9      0.00       0.0       0.0                          
    0:02:37  141620.3      0.00       0.0       0.0                          
    0:02:39  141566.5      0.00       0.0       0.0                          
    0:02:39  141450.0      0.00       0.0       0.0                          
    0:02:40  141331.1      0.00       0.0       0.0                          
    0:02:40  141213.8      0.00       0.0       0.0                          
    0:02:41  141099.7      0.00       0.0       0.0                          
    0:02:41  140980.0      0.00       0.0       0.0                          
    0:02:42  140857.9      0.00       0.0       0.0                          
    0:02:42  140830.2      0.00       0.0       0.0                          
    0:02:42  140777.3      0.00       0.0       0.0                          
    0:02:43  140763.2      0.00       0.0       0.0                          
    0:02:44  140708.1      0.00       0.0       0.0                          
    0:02:45  140653.1      0.00       0.0       0.0                          
    0:02:45  140643.0      0.00       0.0       0.0                          
    0:02:45  140637.7      0.00       0.0       0.0                          
    0:02:46  140635.0      0.00       0.0       0.0                          
    0:02:46  140632.9      0.00       0.0       0.0                          
    0:02:46  140628.9      0.00       0.0       0.0                          
    0:02:47  140623.6      0.00       0.0       0.0                          
    0:02:47  140622.0      0.00       0.0       0.0                          
    0:02:47  140617.2      0.00       0.0       0.0                          
    0:02:49  140604.4      0.00       0.0       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:49  140579.1      0.09       0.5       0.0                          
    0:02:50  140595.6      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:50  140595.9      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140599.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:36:45 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              69723.654302
Buf/Inv area:                     3640.209994
Noncombinational area:           70875.697560
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                140599.351863
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:36:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  30.6271 mW   (88%)
  Net Switching Power  =   4.3475 mW   (12%)
                         ---------
Total Dynamic Power    =  34.9747 mW  (100%)

Cell Leakage Power     =   2.8865 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.8410e+04          548.4384        1.1876e+06        3.0146e+04  (  79.62%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.2172e+03        3.7990e+03        1.6989e+06        7.7149e+03  (  20.38%)
--------------------------------------------------------------------------------------------------
Total          3.0627e+04 uW     4.3474e+03 uW     2.8865e+06 nW     3.7861e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:36:52 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X2)
                                                          0.15       0.23 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out[11] (memory_b20_SIZE16_LOGSIZE4_6)
                                                          0.00       0.23 r
  path/genblk1[13].path/Mat_a_Mem/data_out[11] (seqMemory_b20_SIZE16_6)
                                                          0.00       0.23 r
  path/genblk1[13].path/path/in0[11] (mac_b20_g1_3)       0.00       0.23 r
  path/genblk1[13].path/path/mult_21/a[11] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.23 r
  path/genblk1[13].path/path/mult_21/U1138/ZN (XNOR2_X1)
                                                          0.10       0.33 r
  path/genblk1[13].path/path/mult_21/U1534/ZN (INV_X1)
                                                          0.03       0.36 f
  path/genblk1[13].path/path/mult_21/U1137/ZN (INV_X2)
                                                          0.09       0.46 r
  path/genblk1[13].path/path/mult_21/U1533/ZN (OAI22_X1)
                                                          0.06       0.52 f
  path/genblk1[13].path/path/mult_21/U390/CO (HA_X1)      0.06       0.58 f
  path/genblk1[13].path/path/mult_21/U382/CO (FA_X1)      0.09       0.67 f
  path/genblk1[13].path/path/mult_21/U374/CO (FA_X1)      0.11       0.78 f
  path/genblk1[13].path/path/mult_21/U366/S (FA_X1)       0.14       0.92 r
  path/genblk1[13].path/path/mult_21/U365/S (FA_X1)       0.11       1.03 f
  path/genblk1[13].path/path/mult_21/U1202/ZN (NAND2_X1)
                                                          0.04       1.07 r
  path/genblk1[13].path/path/mult_21/U1166/ZN (INV_X1)
                                                          0.03       1.10 f
  path/genblk1[13].path/path/mult_21/U1165/ZN (AOI21_X1)
                                                          0.05       1.15 r
  path/genblk1[13].path/path/mult_21/U1635/ZN (OAI21_X1)
                                                          0.03       1.18 f
  path/genblk1[13].path/path/mult_21/U1634/ZN (AOI21_X1)
                                                          0.04       1.22 r
  path/genblk1[13].path/path/mult_21/U1640/ZN (OAI21_X1)
                                                          0.03       1.26 f
  path/genblk1[13].path/path/mult_21/U1636/ZN (AOI21_X1)
                                                          0.04       1.30 r
  path/genblk1[13].path/path/mult_21/U1742/ZN (OAI21_X1)
                                                          0.03       1.33 f
  path/genblk1[13].path/path/mult_21/U1693/ZN (AOI21_X1)
                                                          0.04       1.37 r
  path/genblk1[13].path/path/mult_21/U1741/ZN (OAI21_X1)
                                                          0.03       1.41 f
  path/genblk1[13].path/path/mult_21/U1136/ZN (AOI21_X1)
                                                          0.04       1.45 r
  path/genblk1[13].path/path/mult_21/U1643/ZN (OAI21_X1)
                                                          0.04       1.48 f
  path/genblk1[13].path/path/mult_21/U1078/ZN (NAND2_X1)
                                                          0.04       1.53 r
  path/genblk1[13].path/path/mult_21/U1063/ZN (NAND3_X1)
                                                          0.04       1.56 f
  path/genblk1[13].path/path/mult_21/U1103/ZN (NAND2_X1)
                                                          0.03       1.60 r
  path/genblk1[13].path/path/mult_21/U1099/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[13].path/path/mult_21/U1109/ZN (NAND2_X1)
                                                          0.04       1.67 r
  path/genblk1[13].path/path/mult_21/U1112/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[13].path/path/mult_21/U1117/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[13].path/path/mult_21/U1092/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[13].path/path/mult_21/U1122/ZN (NAND2_X1)
                                                          0.04       1.82 r
  path/genblk1[13].path/path/mult_21/U1125/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[13].path/path/mult_21/U1000/ZN (NAND2_X1)
                                                          0.04       1.89 r
  path/genblk1[13].path/path/mult_21/U954/ZN (NAND3_X1)
                                                          0.04       1.93 f
  path/genblk1[13].path/path/mult_21/U1503/ZN (NAND2_X1)
                                                          0.04       1.97 r
  path/genblk1[13].path/path/mult_21/U1504/ZN (NAND3_X1)
                                                          0.04       2.00 f
  path/genblk1[13].path/path/mult_21/U1508/ZN (NAND2_X1)
                                                          0.04       2.04 r
  path/genblk1[13].path/path/mult_21/U1081/ZN (NAND3_X1)
                                                          0.04       2.08 f
  path/genblk1[13].path/path/mult_21/U1088/ZN (NAND2_X1)
                                                          0.04       2.12 r
  path/genblk1[13].path/path/mult_21/U1091/ZN (NAND3_X1)
                                                          0.04       2.15 f
  path/genblk1[13].path/path/mult_21/U1542/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[13].path/path/mult_21/U1544/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[13].path/path/mult_21/U1548/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[13].path/path/mult_21/U1033/ZN (NAND3_X1)
                                                          0.04       2.30 f
  path/genblk1[13].path/path/mult_21/U1056/ZN (NAND2_X1)
                                                          0.04       2.34 r
  path/genblk1[13].path/path/mult_21/U1058/ZN (NAND3_X1)
                                                          0.04       2.38 f
  path/genblk1[13].path/path/mult_21/U1061/ZN (NAND2_X1)
                                                          0.03       2.41 r
  path/genblk1[13].path/path/mult_21/U1012/ZN (AND3_X1)
                                                          0.05       2.46 r
  path/genblk1[13].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       2.46 r
  path/genblk1[13].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[13].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.50 r
  library setup time                                     -0.03       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
