
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001224                       # Number of seconds simulated
sim_ticks                                  1223685500                       # Number of ticks simulated
final_tick                               4783210735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               49048701                       # Simulator instruction rate (inst/s)
host_op_rate                                114624251                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40425637                       # Simulator tick rate (ticks/s)
host_mem_usage                                1514104                       # Number of bytes of host memory used
host_seconds                                    30.27                       # Real time elapsed on the host
sim_insts                                  1484703755                       # Number of instructions simulated
sim_ops                                    3469677753                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16272                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          408                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30528                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38336                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              85544                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30528                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30528                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        25536                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           25536                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2034                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              477                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              599                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3161                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           399                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                399                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13297534                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       333419                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24947587                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31328311                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              69906851                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24947587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24947587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        20868107                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             20868107                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        20868107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13297534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       333419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24947587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31328311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             90774958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3161                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        399                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 201984                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   25280                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   85544                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                25536                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                52                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               295                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               835                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               200                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               626                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               109                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              149                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              120                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               94                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               82                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              105                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               19                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1221368000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2085                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1076                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  399                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2950                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     177                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      27                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1047                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    217.734479                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   136.370841                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   258.781943                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          490     46.80%     46.80% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          282     26.93%     73.73% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           93      8.88%     82.62% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           56      5.35%     87.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           29      2.77%     90.74% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           13      1.24%     91.98% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           12      1.15%     93.12% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           12      1.15%     94.27% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           60      5.73%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1047                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     112.750000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     88.335528                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     85.288385                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             1      4.17%      4.17% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             3     12.50%     16.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             4     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      4.17%     54.17% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            3     12.50%     66.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      4.17%     70.83% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            3     12.50%     83.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      4.17%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      4.17%     91.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-367            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.458333                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.438940                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.832971                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               18     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      4.17%     79.17% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                5     20.83%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     69248000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               128423000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15780000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21941.70                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40691.70                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       165.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.66                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     69.91                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     20.87                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2339                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     170                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.11                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                42.61                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     343080.90                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.58                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4348260                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2311155                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12887700                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 934380                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             51214500                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2996160                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       317675250                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy        95550240                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         45445080                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              624367785                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            510.235502                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1105925000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3906000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38558000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    161658500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    248835500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      77595000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    695754000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3127320                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1662210                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9724680                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1127520                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             39878910                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3902880                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       282862500                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       106252320                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         67694040                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              606584460                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            495.702907                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1124184000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      6240000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38346000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    233738750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    276622250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      52848750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    616128000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  439300                       # Number of BP lookups
system.cpu.branchPred.condPredicted            439300                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50686                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               384510                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   45089                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10205                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.462099                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          384510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             107967                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           276543                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35815                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      357002                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225711                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8631                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1962                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      281206                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1389                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2488566500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2447371                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             572352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1998497                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      439300                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             153056                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1581221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  110380                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      49283                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         39081                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    275419                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20018                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     693                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2298849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.712313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.073142                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1666962     72.51%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57251      2.49%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30518      1.33%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38388      1.67%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36455      1.59%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33320      1.45%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33129      1.44%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30904      1.34%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   371922     16.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2298849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.816589                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   539291                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1184500                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    453532                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 66336                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  55190                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3533203                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  55190                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   581861                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  536351                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         363864                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    473167                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                288416                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3312288                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3287                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27181                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21631                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 220330                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3639258                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8313390                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5122621                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12341                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1950159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1689086                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14182                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14196                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    279742                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              276006                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             32931                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32665                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2943045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16767                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2543899                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19509                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1211173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1755098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5128                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2298849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.106597                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.986373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1548553     67.36%     67.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              191440      8.33%     75.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              127340      5.54%     81.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103757      4.51%     85.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95333      4.15%     89.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84959      3.70%     93.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77053      3.35%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45249      1.97%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25165      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2298849                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24819     66.21%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    51      0.14%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8897     23.74%     90.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3671      9.79%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                19      0.05%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33976      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1889397     74.27%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1431      0.06%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1877      0.07%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3144      0.12%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               375906     14.78%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236603      9.30%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1457      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            108      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2543899                       # Type of FU issued
system.cpu.iq.rate                           1.039442                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37483                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014734                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7433581                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4160405                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2380821                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10058                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11766                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4217                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2542433                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4973                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31724                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       177685                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          660                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1223                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87140                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1308                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  55190                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  290276                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                127810                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2959812                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4886                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434760                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               276006                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15231                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1160                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                126213                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1223                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16572                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        51577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68149                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2429976                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                348327                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            103444                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       572084                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   241294                       # Number of branches executed
system.cpu.iew.exec_stores                     223757                       # Number of stores executed
system.cpu.iew.exec_rate                     0.992892                       # Inst execution rate
system.cpu.iew.wb_sent                        2401965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2385038                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1571388                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2527480                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974531                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621721                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1210072                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11639                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52662                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2101369                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.832138                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.907347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1569727     74.70%     74.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189960      9.04%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77879      3.71%     87.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79576      3.79%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44314      2.11%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        28116      1.34%     94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17838      0.85%     95.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12354      0.59%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81605      3.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2101369                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               933383                       # Number of instructions committed
system.cpu.commit.committedOps                1748628                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         445939                       # Number of memory references committed
system.cpu.commit.loads                        257073                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     187026                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1730931                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19833                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14734      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1283222     73.38%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1263      0.07%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256619     14.68%     89.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         188866     10.80%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1748628                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 81605                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4972913                       # The number of ROB reads
system.cpu.rob.rob_writes                     6118409                       # The number of ROB writes
system.cpu.timesIdled                            7339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          148522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      933383                       # Number of Instructions Simulated
system.cpu.committedOps                       1748628                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.622044                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.622044                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381382                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381382                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3596561                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1902283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6694                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3575                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1086430                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   701767                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1100378                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13073                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             20831                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              469387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.533100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1023905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1023905                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       287021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          287021                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       179962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         179962                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        466983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           466983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       467549                       # number of overall hits
system.cpu.dcache.overall_hits::total          467549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        22224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22224                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8846                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2918                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2918                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        31070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33988                       # number of overall misses
system.cpu.dcache.overall_misses::total         33988                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    287049500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    287049500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    153485481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    153485481                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    440534981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    440534981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    440534981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    440534981                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       309245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       309245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       188808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       188808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       498053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       498053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       501537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       501537                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.071865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071865                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046852                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.837543                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.837543                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062383                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062383                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067768                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12916.194204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12916.194204                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17350.834388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17350.834388                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14178.789218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14178.789218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12961.485848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12961.485848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2856                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.869565                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17168                       # number of writebacks
system.cpu.dcache.writebacks::total             17168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12484                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12568                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9740                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8762                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2918                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2918                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21420                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    142860981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142860981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37206000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37206000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    280994981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    280994981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    318200981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    318200981                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.837543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.837543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042709                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14182.135524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14182.135524                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16304.608651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16304.608651                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12750.514051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12750.514051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15187.276024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15187.276024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14855.321242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14855.321242                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20239                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.552143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.527447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.552143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            571122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           571122                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       252686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          252686                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        252686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           252686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       252686                       # number of overall hits
system.cpu.icache.overall_hits::total          252686                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22733                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22733                       # number of overall misses
system.cpu.icache.overall_misses::total         22733                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    326558998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    326558998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    326558998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    326558998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    326558998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    326558998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       275419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       275419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       275419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       275419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       275419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       275419                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082540                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082540                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14364.975938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14364.975938                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14364.975938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14364.975938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14364.975938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14364.975938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          571                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.190476                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2449                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2449                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2449                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2449                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2449                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20284                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20284                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    282298998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    282298998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    282298998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    282298998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    282298998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    282298998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073648                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13917.323901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13917.323901                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13917.323901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13917.323901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13917.323901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13917.323901                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82775                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          710                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13642                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           55                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21036                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37715                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         17893                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24072                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               588                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              588                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8174                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8174                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32942                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60732                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69050                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  129782                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1314176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2467916                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3782092                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26085                       # Total snoops (count)
system.l2bus.snoopTraffic                       65752                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63763                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.226009                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.420306                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    49407     77.49%     77.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14301     22.43%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::2                       55      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63763                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59184000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4427000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30459932                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31959984                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  894                       # number of replacements
system.l2cache.tags.tagsinuse            32102.514813                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7856                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  894                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.787472                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9115.654507                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22976.860306                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278188                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701198                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.979691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6754                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24787                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981110                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               662012                       # Number of tag accesses
system.l2cache.tags.data_accesses              662012                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17494                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17494                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           48                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              48                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7658                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7658                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19732                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12478                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32210                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19732                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20136                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39868                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19732                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20136                       # number of overall hits
system.l2cache.overall_hits::total              39868                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          540                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           540                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          516                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            516                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          477                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          180                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          657                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            477                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            696                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1173                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           477                       # number of overall misses
system.l2cache.overall_misses::cpu.data           696                       # number of overall misses
system.l2cache.overall_misses::total             1173                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13246500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13246500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     35239500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35239500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44118500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     23597500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     67716000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44118500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     58837000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    102955500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44118500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     58837000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    102955500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17494                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17494                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          588                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          588                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12658                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32867                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        20832                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41041                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        20832                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41041                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.918367                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.063127                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.063127                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023603                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014220                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.019990                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023603                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033410                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.028581                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023603                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033410                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.028581                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24530.555556                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24530.555556                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68293.604651                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68293.604651                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92491.614256                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 131097.222222                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 103068.493151                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92491.614256                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84535.919540                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87771.099744                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92491.614256                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84535.919540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87771.099744                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             399                       # number of writebacks
system.l2cache.writebacks::total                  399                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          540                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          540                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          516                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          516                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          477                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          657                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          477                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          696                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1173                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          477                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          696                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1173                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7846499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7846499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30079500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30079500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39348500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     21797001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     61145501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39348500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     51876501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     91225001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39348500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     51876501                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     91225001                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.063127                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.063127                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023603                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014220                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019990                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023603                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033410                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.028581                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023603                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033410                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.028581                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14530.553704                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14530.553704                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58293.604651                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58293.604651                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82491.614256                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 121094.450000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93067.733638                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82491.614256                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 74535.202586                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77770.674339                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82491.614256                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 74535.202586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77770.674339                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23087                       # Transaction distribution
system.membus.trans_dist::ReadResp              23744                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          399                       # Transaction distribution
system.membus.trans_dist::CleanEvict              495                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              637                       # Transaction distribution
system.membus.trans_dist::ReadExReq               419                       # Transaction distribution
system.membus.trans_dist::ReadExResp              419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           657                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        94400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        94900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  112048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20655                       # Total snoops (count)
system.membus.snoopTraffic                     165240                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25046                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.826040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.379083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4357     17.40%     17.40% # Request fanout histogram
system.membus.snoop_fanout::1                   20689     82.60%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25046                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13471999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3308000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5447516                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17863201                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783210735000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001851                       # Number of seconds simulated
sim_ticks                                  1850568500                       # Number of ticks simulated
final_tick                               4783837618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29648119                       # Simulator instruction rate (inst/s)
host_op_rate                                 69280809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36940373                       # Simulator tick rate (ticks/s)
host_mem_usage                                1536632                       # Number of bytes of host memory used
host_seconds                                    50.10                       # Real time elapsed on the host
sim_insts                                  1485253760                       # Number of instructions simulated
sim_ops                                    3470696712                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        25096                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          608                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31424                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           52032                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             109160                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31424                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        32128                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           32128                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3137                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           76                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              491                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              813                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4517                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           502                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                502                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13561238                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       328548                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16980728                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28116765                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              58987279                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16980728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16980728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        17361151                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             17361151                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        17361151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13561238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       328548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16980728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28116765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             76348430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4517                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        502                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 288768                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   31808                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  109160                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                32128                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               430                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               436                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1290                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               294                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               949                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               124                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              136                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13              170                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              125                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               80                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                62                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               21                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1850224000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3213                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1304                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  502                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4267                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     212                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      31                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1417                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.687368                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   140.227535                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   266.939982                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          652     46.01%     46.01% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          375     26.46%     72.48% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          126      8.89%     81.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           75      5.29%     86.66% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           40      2.82%     89.48% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           27      1.91%     91.39% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           19      1.34%     92.73% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           19      1.34%     94.07% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           84      5.93%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1417                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     136.566667                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     98.546993                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    134.016387                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              2      6.67%      6.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             7     23.33%     30.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     16.67%     46.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            3     10.00%     56.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            6     20.00%     76.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            2      6.67%     83.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            2      6.67%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            1      3.33%     93.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-383            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::672-703            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.566667                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.543915                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.897634                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.33%     73.33% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     26.67%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     98074750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               182674750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22560000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21736.43                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40486.43                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       156.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        17.19                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     58.99                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     17.36                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3375                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     221                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.80                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                44.02                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     368643.95                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.72                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6061860                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3218160                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19099500                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1148400                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             76772730                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4685280                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       486255600                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       160004160                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         56245260                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              955568430                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            516.364798                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1671685000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6192000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60180000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    190422250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    416679250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     114301000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1065415500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4062660                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2159355                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13194720                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1445940                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             59041740                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6051360                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       408511590                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       173694240                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        105614460                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              910905915                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            492.230315                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1699540750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     10020000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58184000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    361680750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    452252500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      77012750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    891656750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  702309                       # Number of BP lookups
system.cpu.branchPred.condPredicted            702309                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81061                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               615479                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70532                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16319                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.457929                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          615479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             171851                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           443628                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57176                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      565469                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      356321                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13972                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3188                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      445433                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2064                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3115449500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3701137                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             907828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3188326                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      702309                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             242383                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2362916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  176758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      72504                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2946                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         61626                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    436234                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31971                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1047                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3496283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.794508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.125495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2492550     71.29%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89284      2.55%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48704      1.39%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59338      1.70%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57703      1.65%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52592      1.50%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    52391      1.50%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48485      1.39%     82.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   595236     17.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3496283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.861445                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   856678                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1724186                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    720134                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                106906                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  88379                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5627482                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  88379                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   924270                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  782845                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         491437                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    752542                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                456810                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5273175                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4923                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  45359                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  33653                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 348189                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5810541                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13279773                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8175121                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15746                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3100452                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2710089                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21779                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21820                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    448173                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               693990                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              437366                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52217                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            51430                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4683292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24933                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4033308                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1940638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2847356                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7917                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3496283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.153599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.013378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2304369     65.91%     65.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              305792      8.75%     74.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              202378      5.79%     80.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              164378      4.70%     85.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151631      4.34%     89.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              134812      3.86%     93.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              121311      3.47%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               71720      2.05%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39892      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3496283                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39288     67.41%     67.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    58      0.10%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13459     23.09%     90.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5421      9.30%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                22      0.04%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55649      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2995671     74.27%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2326      0.06%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3469      0.09%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4043      0.10%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               596214     14.78%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              373935      9.27%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1857      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            144      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4033308                       # Type of FU issued
system.cpu.iq.rate                           1.089748                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58283                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014450                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11639414                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6635602                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3773145                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12894                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15013                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5445                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4029563                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6379                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            48896                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287857                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          986                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1808                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       138991                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1977                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  88379                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  400146                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                200801                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4708234                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7730                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                693990                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               437366                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1847                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                198342                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1808                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26676                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        82620                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               109296                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3850430                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                551273                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            165901                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                       904357                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   382748                       # Number of branches executed
system.cpu.iew.exec_stores                     353084                       # Number of stores executed
system.cpu.iew.exec_rate                     1.040337                       # Inst execution rate
system.cpu.iew.wb_sent                        3805817                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3778590                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2496007                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4023904                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.020927                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620295                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1939314                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84531                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3180338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.870218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.937180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2334662     73.41%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       303977      9.56%     82.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123784      3.89%     86.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126405      3.97%     90.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70962      2.23%     93.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45201      1.42%     94.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27896      0.88%     95.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20010      0.63%     95.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       127441      4.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3180338                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1483388                       # Number of instructions committed
system.cpu.commit.committedOps                2767587                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         704508                       # Number of memory references committed
system.cpu.commit.loads                        406133                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     297026                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2739362                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30476                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24541      0.89%      0.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2031158     73.39%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2039      0.07%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          405551     14.65%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         298375     10.78%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2767587                       # Class of committed instruction
system.cpu.commit.bw_lim_events                127441                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7751210                       # The number of ROB reads
system.cpu.rob.rob_writes                     9735439                       # The number of ROB writes
system.cpu.timesIdled                           11568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          204854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1483388                       # Number of Instructions Simulated
system.cpu.committedOps                       2767587                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.495057                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.495057                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.400793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400793                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5703637                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3017350                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8622                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4634                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1742455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1124700                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1741441                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  19996                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33084                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              815965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34108                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.922980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1623208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1623208                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       454952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          454952                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       284128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         284128                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          862                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           862                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        739080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           739080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       739942                       # number of overall hits
system.cpu.dcache.overall_hits::total          739942                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        36443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36443                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14233                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4444                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4444                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        50676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55120                       # number of overall misses
system.cpu.dcache.overall_misses::total         55120                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    457520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    457520000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    239641969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    239641969                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    697161969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    697161969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    697161969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    697161969                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       491395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       491395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       298361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       298361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       789756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       789756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       795062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       795062                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074162                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047704                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.837542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.837542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069328                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12554.400022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12554.400022                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16837.066606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16837.066606                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13757.241475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13757.241475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12648.076361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12648.076361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               497                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.436620                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        26684                       # number of writebacks
system.cpu.dcache.writebacks::total             26684                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20974                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21115                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15469                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14092                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34005                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    221977469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    221977469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    436459469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    436459469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    493742469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    493742469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.837542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.837542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042770                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13865.278945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13865.278945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15752.020224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15752.020224                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12889.963996                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12889.963996                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14764.705829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14764.705829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14519.702073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14519.702073                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32164                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.486888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              409267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.525386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.486888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            904706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           904706                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       400098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          400098                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        400098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           400098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       400098                       # number of overall hits
system.cpu.icache.overall_hits::total          400098                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36136                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36136                       # number of overall misses
system.cpu.icache.overall_misses::total         36136                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    494285498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    494285498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    494285498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    494285498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    494285498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    494285498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       436234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       436234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       436234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       436234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       436234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       436234                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082836                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082836                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082836                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082836                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082836                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13678.478470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13678.478470                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13678.478470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13678.478470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13678.478470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13678.478470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          585                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          530                       # number of writebacks
system.cpu.icache.writebacks::total               530                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3898                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3898                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3898                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3898                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3898                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3898                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32238                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32238                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    428510998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    428510998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    428510998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    428510998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    428510998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    428510998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073901                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073901                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073901                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073901                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073901                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073901                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13292.108630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13292.108630                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13292.108630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13292.108630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13292.108630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13292.108630                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         131492                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21611                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        21185                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          426                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32909                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               59784                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         27717                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38613                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               920                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              920                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13172                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13172                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52151                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       109328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  205858                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2090112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3883756                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5973868                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41045                       # Total snoops (count)
system.l2bus.snoopTraffic                       97720                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100362                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.230944                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.431393                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    77610     77.33%     77.33% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22326     22.25%     99.58% # Request fanout histogram
system.l2bus.snoop_fanout::2                      426      0.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100362                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             93263500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7287000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48402908                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            50509975                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1081                       # number of replacements
system.l2cache.tags.tagsinuse            32126.871625                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3239026                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33271                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                97.352830                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9115.083011                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23001.788615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32190                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7227                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24610                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982361                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1051160                       # Number of tag accesses
system.l2cache.tags.data_accesses             1051160                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27215                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           72                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              72                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12465                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12465                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31637                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        19661                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51298                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31637                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32126                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63763                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31637                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32126                       # number of overall hits
system.l2cache.overall_hits::total              63763                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          847                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           847                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          707                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            707                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          491                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          739                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            491                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            955                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1446                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           491                       # number of overall misses
system.l2cache.overall_misses::cpu.data           955                       # number of overall misses
system.l2cache.overall_misses::total             1446                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20789500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20789500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     47914500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47914500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     47100000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     32761000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     79861000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     47100000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     80675500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    127775500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     47100000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     80675500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    127775500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          919                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          919                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        19909                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52037                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32128                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33081                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65209                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32128                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33081                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65209                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.921654                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.921654                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.053674                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.053674                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012457                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014201                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028869                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022175                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028869                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022175                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24544.864227                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24544.864227                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67771.570014                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67771.570014                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 95926.680244                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 132100.806452                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 108066.305819                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 95926.680244                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84476.963351                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 88364.799447                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 95926.680244                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84476.963351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 88364.799447                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             502                       # number of writebacks
system.l2cache.writebacks::total                  502                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          847                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          847                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          707                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          707                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          491                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          739                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          491                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          955                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1446                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          491                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          955                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1446                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12319499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12319499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     40844500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40844500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     42190000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     30280501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     72470501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     42190000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     71125001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    113315001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     42190000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     71125001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    113315001                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.921654                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.921654                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.053674                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.053674                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012457                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014201                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028869                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022175                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028869                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022175                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14544.863046                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14544.863046                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57771.570014                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57771.570014                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 85926.680244                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 122098.794355                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98065.630582                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 85926.680244                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 74476.440838                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78364.454357                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 85926.680244                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 74476.440838                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78364.454357                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36073                       # Transaction distribution
system.membus.trans_dist::ReadResp              36812                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          502                       # Transaction distribution
system.membus.trans_dist::CleanEvict              579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              990                       # Transaction distribution
system.membus.trans_dist::ReadExReq               565                       # Transaction distribution
system.membus.trans_dist::ReadExResp              565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           739                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       115584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       116084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        25096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32514                       # Total snoops (count)
system.membus.snoopTraffic                     260104                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38613                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.843291                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.363531                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6051     15.67%     15.67% # Request fanout histogram
system.membus.snoop_fanout::1                   32562     84.33%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38613                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20554499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3917000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8041694                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28536173                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783837618000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
