<root><simulation><result_generated_time />2023-05-17 19:56:10<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />14450688<total_data_size_element />{'W': 294912, 'I': 10368, 'O': 12544}<total_data_reuse />{'W': 49, 'I': 1393.7777777777778, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('FX', 3)], [('K', 16), ('C', 2), ('K', 16), ('C', 16)], []]<I />[[('OX', 7), ('FY', 3), ('FX', 3), ('K', 16), ('C', 2), ('K', 16)], [('C', 16)], []]<O />[[('OX', 7), ('FY', 3), ('FX', 3)], [('K', 16), ('C', 2), ('K', 16), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 1721.73, 1.0, 1.0], 'O': [4.0, 9, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 2359296, 2359296], 'I': [432, 470016, 470016], 'O': [56, 702464, 702464], 'O_partial': [56, 702464, 0], 'O_final': [0, 0, 702464]}<actual_mem_utilization_individual />{'W': [0.14, 0.07, 0.0], 'I': [0.84, 0.01, 0.0], 'O': [0.11, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.11, 0.0], 'I': [0.84, 0.11, 0.0], 'O': [0.11, 0.11, 0.0]}<effective_mem_size_bit />{'W': [24, 147456, 2359296], 'I': [432, 29376, 470016], 'O': [56, 702464, 702464], 'O_partial': [56, 702464, 0], 'O_final': [0, 0, 702464]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[17850849, 10368], [10368, 10368], [10368, 0]]<O />[[(3600128, 3612672), (401408, 388864)], [(388864, 401408), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(3600128, 3612672), (401408, 388864)], [(388864, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[2231356, 1296], [162, 162], [40, 0]]<O />[[(450016, 451584), (50176, 48608)], [(6076, 6272), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([450016, 451584], [50176, 48608]), ([6076, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />14450688<idle />61046784</mac_count></basic_info><energy><total_energy />34646511.6<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[750.3, 32.1, 53.9]<O />[350.4, 1243.0, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />31589204.0<idle_MAC />3052339.2<total />34641543.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1894<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9894<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />521624<latency_cycle_without_data_loading />516096<ideal_computing_cycle />516096<data_loading><load_cycle_total />5528<load_cycle_individual />{'W': [2, 4608, 0], 'I': [166, 918, 0]}<load_cycle_combined />{'W': 4608, 'I': 918}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-516095], [-507842, -507842], [-516096, -516096]], 'I': [[-516095], [-30135, -27765], [-516096, -516096]], 'O': [[-516096], [-507904, -475136], [-514724, -515753]]}<mem_stall_cycle_shared />{'W': [[-516095], [-507842, 0], [0, 0]], 'I': [[-516095], [-30135, 0], [0, 0]], 'O': [[-516096], [-507904, -475136], [-514724, -515753]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 2359296, 2359296], 'I': [432, 470016, 470016], 'O': [56, 702464, 702464], 'O_partial': [56, 702464, 0], 'O_final': [0, 0, 702464]}<data_size_each_level_total />{'W': [288, 2359296, 2359296], 'I': [84672, 470016, 470016], 'O': [2744, 702464, 702464]}<loop_cycles_each_level />{'W': [63, 516096, 516096], 'I': [32256, 516096, 516096], 'O': [63, 516096, 516096]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [9, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.0], [2.6, 0.9], [0.9, 0.9]], 'O': [[8.0, 0.9], [43.6, 1.4], [1.4, 1.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.2], [42.0, 0.9], [0.9, 0.9]], 'O': [[8.0, 8.0], [392.0, 21.8], [21.8, 1.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 0.2], [42.0, 0.9], [0.9, 0]], 'O': [[8.0, 0.9], [43.6, 1.4], [1.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [91.5, 49.0], [5.5, 1.4]], 'I': [[8.0, 0.2], [91.5, 49.0], [5.5, 1.4]], 'O': [[8.0, 0.9], [91.5, 49.0], [5.5, 1.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 516096], [63, 63, 8192], [516096, 516096, 1]], 'I': [[1, 1, 516096], [2016, 32256, 16], [516096, 516096, 1]], 'O': [[1, 1, 516096], [63, 63, 8192], [516096, 516096, 1]]}<trans_time_real />{'W': [[0, 1, 516096], [[1, 63, 8192], [1, 63, 8192]], [[4608, 516096, 1], [1152, 516096, 1]]], 'I': [[0, 1, 516096], [[7, 32256, 16], [165, 32256, 16]], [[918, 516096, 1], [230, 516096, 1]]], 'O': [[0, 1, 516096], [[1, 63, 8192], [5, 63, 8192]], [[1372, 516096, 1], [343, 516096, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -62], [-511488, -514944]], 'I': [[-1], [-2009, -1851], [-515178, -515866]], 'O': [[-1], [-62, -58], [-514724, -515753]]}<single_stall_count />{'W': [516095, 8191, 0], 'I': [516095, 15, 0], 'O': [516096, 8192, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8191, 0], 'I': [2475, 0], 'O': [40960, 1372]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1372, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-464470, -516096], [-475136, -514724]], 1: [[-516096, -516096], [-514724, -516096]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />1</simulation></root>