{"id": "2511.04682", "categories": ["cs.AR", "cs.AI"], "pdf": "https://arxiv.org/pdf/2511.04682", "abs": "https://arxiv.org/abs/2511.04682", "authors": ["Eleni Bougioukou", "Theodore Antonakopoulos"], "title": "Efficient Deployment of CNN Models on Multiple In-Memory Computing Units", "comment": "5 pages, 4 figures, 2025 14th International Conference on Modern\n  Circuits and Systems Technologies (MOCAST)", "summary": "In-Memory Computing (IMC) represents a paradigm shift in deep learning\nacceleration by mitigating data movement bottlenecks and leveraging the\ninherent parallelism of memory-based computations. The efficient deployment of\nConvolutional Neural Networks (CNNs) on IMC-based hardware necessitates the use\nof advanced task allocation strategies for achieving maximum computational\nefficiency. In this work, we exploit an IMC Emulator (IMCE) with multiple\nProcessing Units (PUs) for investigating how the deployment of a CNN model in a\nmulti-processing system affects its performance, in terms of processing rate\nand latency. For that purpose, we introduce the Load-Balance-Longest-Path\n(LBLP) algorithm, that dynamically assigns all CNN nodes to the available IMCE\nPUs, for maximizing the processing rate and minimizing latency due to efficient\nresources utilization. We are benchmarking LBLP against other alternative\nscheduling strategies for a number of CNN models and experimental results\ndemonstrate the effectiveness of the proposed algorithm."}
{"id": "2511.04684", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2511.04684", "abs": "https://arxiv.org/abs/2511.04684", "authors": ["Yuchao Qin", "Anjunyi Fan", "Bonan Yan"], "title": "RAS: A Bit-Exact rANS Accelerator For High-Performance Neural Lossless Compression", "comment": "5 pages, 4 figures", "summary": "Data centers handle vast volumes of data that require efficient lossless\ncompression, yet emerging probabilistic models based methods are often\ncomputationally slow. To address this, we introduce RAS, the Range Asymmetric\nNumeral System Acceleration System, a hardware architecture that integrates the\nrANS algorithm into a lossless compression pipeline and eliminates key\nbottlenecks. RAS couples an rANS core with a probabilistic generator, storing\ndistributions in BF16 format and converting them once into a fixed-point domain\nshared by a unified division/modulo datapath. A two-stage rANS update with\nbyte-level re-normalization reduces logic cost and memory traffic, while a\nprediction-guided decoding path speculatively narrows the cumulative\ndistribution function (CDF) search window and safely falls back to maintain\nbit-exactness. A multi-lane organization scales throughput and enables\nfine-grained clock gating for efficient scheduling. On image workloads, our\nRTL-simulated prototype achieves 121.2x encode and 70.9x decode speedups over a\nPython rANS baseline, reducing average decoder binary-search steps from 7.00 to\n3.15 (approximately 55% fewer). When paired with neural probability models, RAS\nsustains higher compression ratios than classical codecs and outperforms\nCPU/GPU rANS implementations, offering a practical approach to fast neural\nlossless compression."}
{"id": "2511.04687", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2511.04687", "abs": "https://arxiv.org/abs/2511.04687", "authors": ["Teona Bagashvili", "Tarikul Islam Papon", "Subhadeep Sarkar", "Manos Athanassoulis"], "title": "Eliminating the Hidden Cost of Zone Management in ZNS SSDs", "comment": null, "summary": "Zoned Namespace (ZNS) SSDs offer a promising interface for stable throughput\nand low-latency storage by eliminating device-side garbage collection. They\nexpose storage as append-only zones that give the host applications direct\ncontrol over data placement. However, current ZNS implementations suffer from\n(a) device-level write amplification (DLWA), (b) increased wear, and (c)\ninterference with host I/O due to zone mapping and management. We identify two\nprimary design decisions as the main cause: (i) fixed physical zones and (ii)\nfull-zone operations that lead to excessive physical writes. We propose\nSilentZNS, a new zone mapping and management approach that addresses the\naforementioned limitations by on-the-fly allocating available resources to\nzones, while minimizing wear, maintaining parallelism, and avoiding unnecessary\nwrites at the device-level. SilentZNS is a flexible zone allocation scheme that\ndeparts from the traditional logical-to-physical zone mapping and allows for\narbitrary collections of blocks to be assigned to a zone. We add the necessary\nconstraints to ensure wear-leveling and state-of-the-art read performance, and\nuse only the required blocks to avoid dummy writes during zone reset. We\nimplement SilentZNS using the state-of-the-art ConfZNS++ emulator and show that\nit eliminates the undue burden of dummy writes by up to 20x, leading to lower\nDLWA (86% less at 10% zone occupancy), less overall wear (up to 76.9%), and up\nto 3.7x faster workload execution."}
{"id": "2511.04713", "categories": ["cs.AR", "cs.ET"], "pdf": "https://arxiv.org/pdf/2511.04713", "abs": "https://arxiv.org/abs/2511.04713", "authors": ["Mahek Desai", "Rowena Quinn", "Marjan Asadinia"], "title": "SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory", "comment": null, "summary": "As dynamic random access memory (DRAM) and other current transistor-based\nmemories approach their scalability limits, the search for alternative storage\nmethods becomes increasingly urgent. Phase-change memory (PCM) emerges as a\npromising candidate due to its scalability, fast access time, and zero leakage\npower compared to many existing memory technologies. However, PCM has\nsignificant drawbacks that currently hinder its viability as a replacement. PCM\ncells suffer from a limited lifespan because write operations degrade the\nphysical material, and these operations consume a considerable amount of\nenergy. For PCM to be a practical option for data storage-which involves\nfrequent write operations-its cell endurance must be enhanced, and write energy\nmust be reduced. In this paper, we propose SMART-WRITE, a method that\nintegrates neural networks (NN) and reinforcement learning (RL) to dynamically\noptimize write energy and improve performance. The NN model monitors real-time\noperating conditions and device characteristics to determine optimal write\nparameters, while the RL model dynamically adjusts these parameters to further\noptimize PCM's energy consumption. By continuously adjusting PCM write\nparameters based on real-time system conditions, SMART-WRITE reduces write\nenergy consumption by up to 63% and improves performance by up to 51% compared\nto the baseline and previous models."}
{"id": "2511.04798", "categories": ["cs.AR", "cs.AI", "cs.ET", "cs.LG"], "pdf": "https://arxiv.org/pdf/2511.04798", "abs": "https://arxiv.org/abs/2511.04798", "authors": ["Matheus Farias", "Wanghley Martins", "H. T. Kung"], "title": "MDM: Manhattan Distance Mapping of DNN Weights for Parasitic-Resistance-Resilient Memristive Crossbars", "comment": "5 pages, 6 figures", "summary": "Manhattan Distance Mapping (MDM) is a post-training deep neural network (DNN)\nweight mapping technique for memristive bit-sliced compute-in-memory (CIM)\ncrossbars that reduces parasitic resistance (PR) nonidealities.\n  PR limits crossbar efficiency by mapping DNN matrices into small crossbar\ntiles, reducing CIM-based speedup. Each crossbar executes one tile, requiring\ndigital synchronization before the next layer. At this granularity, designers\neither deploy many small crossbars in parallel or reuse a few sequentially-both\nincreasing analog-to-digital conversions, latency, I/O pressure, and chip area.\n  MDM alleviates PR effects by optimizing active-memristor placement.\nExploiting bit-level structured sparsity, it feeds activations from the denser\nlow-order side and reorders rows according to the Manhattan distance,\nrelocating active cells toward regions less affected by PR and thus lowering\nthe nonideality factor (NF).\n  Applied to DNN models on ImageNet-1k, MDM reduces NF by up to 46% and\nimproves accuracy under analog distortion by an average of 3.6% in ResNets.\nOverall, it provides a lightweight, spatially informed method for scaling CIM\nDNN accelerators."}
{"id": "2511.05321", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2511.05321", "abs": "https://arxiv.org/abs/2511.05321", "authors": ["Maximilian Kirschner", "Konstantin Dudzik", "Ben Krusekamp", "JÃ¼rgen Becker"], "title": "MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference", "comment": null, "summary": "Real-time systems, particularly those used in domains like automated driving,\nare increasingly adopting neural networks. From this trend arises the need for\nhigh-performance hardware exhibiting predictable timing behavior. While\nstate-of-the-art real-time hardware often suffers from limited memory and\ncompute resources, modern AI accelerators typically lack the crucial\npredictability due to memory interference.\n  We present a new hardware architecture to bridge this gap between performance\nand predictability. The architecture features a multi-core vector processor\nwith predictable cores, each equipped with local scratchpad memories. A central\nmanagement core orchestrates access to shared external memory following a\nstatically determined schedule.\n  To evaluate the proposed hardware architecture, we analyze different variants\nof our parameterized design. We compare these variants to a baseline\narchitecture consisting of a single-core vector processor with large vector\nregisters. We find that configurations with a larger number of smaller cores\nachieve better performance due to increased effective memory bandwidth and\nhigher clock frequencies. Crucially for real-time systems, execution time\nfluctuation remains very low, demonstrating the platform's time predictability."}
