// Seed: 1501196348
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8
);
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd84,
    parameter id_9 = 32'd76
) (
    input wor id_0,
    output wor id_1,
    input supply0 _id_2,
    output wor id_3,
    output wor _id_4,
    output supply0 id_5
);
  assign id_5 = -1;
  wire [id_2 : (  id_2  )  ==  1] id_7 = id_2;
  logic [id_4 : id_2] id_8 = id_7;
  localparam id_9 = ~(1);
  tri1 [id_9  &  id_9 : 1 'b0] id_10 = -1 && id_8;
  initial forever id_11(id_8, (id_9) == (id_8 && 1'h0), -1 - -1);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_5,
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
