INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/BCD Binary coded decimal addition/BCD Binary coded decimal addition.srcs/sources_1/new/bcdadd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module bcd_fadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/BCD Binary coded decimal addition/BCD Binary coded decimal addition.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
