{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513020546676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020546677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:29:06 2017 " "Processing started: Mon Dec 11 14:29:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020546677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020546677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020546678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513020546884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_HEX-ARCH " "Found design unit 1: GUTI_HEX-ARCH" {  } { { "GUTI_HEX.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_HEX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560477 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_HEX " "Found entity 1: GUTI_HEX" {  } { { "GUTI_HEX.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_HEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_3_PORT_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_3_PORT_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_3_PORT_MEMORY-SYN " "Found design unit 1: GUTI_3_PORT_MEMORY-SYN" {  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560478 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_3_PORT_MEMORY " "Found entity 1: GUTI_3_PORT_MEMORY" {  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_INSTRUCTION_INTERPRETATION.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_INSTRUCTION_INTERPRETATION.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_INSTRUCTION_INTERPRETATION-ARCH " "Found design unit 1: GUTI_INSTRUCTION_INTERPRETATION-ARCH" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560479 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_INSTRUCTION_INTERPRETATION " "Found entity 1: GUTI_INSTRUCTION_INTERPRETATION" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_ALU-DESIGN " "Found design unit 1: GUTI_ALU-DESIGN" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560481 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_ALU " "Found entity 1: GUTI_ALU" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_SINGLE_CYCLE_CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_SINGLE_CYCLE_CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_SINGLE_CYCLE_CPU-ARCH " "Found design unit 1: GUTI_SINGLE_CYCLE_CPU-ARCH" {  } { { "GUTI_SINGLE_CYCLE_CPU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_SINGLE_CYCLE_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560482 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_SINGLE_CYCLE_CPU " "Found entity 1: GUTI_SINGLE_CYCLE_CPU" {  } { { "GUTI_SINGLE_CYCLE_CPU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_SINGLE_CYCLE_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GUTI_ALU " "Elaborating entity \"GUTI_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513020560577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOT_COMPLETE GUTI_ALU.vhd(41) " "Verilog HDL or VHDL warning at GUTI_ALU.vhd(41): object \"DOT_COMPLETE\" assigned a value but never read" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513020560580 "|GUTI_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRANCH GUTI_ALU.vhd(42) " "Verilog HDL or VHDL warning at GUTI_ALU.vhd(42): object \"BRANCH\" assigned a value but never read" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513020560580 "|GUTI_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARRAY1SIZE GUTI_ALU.vhd(53) " "Verilog HDL or VHDL warning at GUTI_ALU.vhd(53): object \"ARRAY1SIZE\" assigned a value but never read" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513020560581 "|GUTI_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARRAY2SIZE GUTI_ALU.vhd(53) " "Verilog HDL or VHDL warning at GUTI_ALU.vhd(53): object \"ARRAY2SIZE\" assigned a value but never read" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513020560581 "|GUTI_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTENDEDVALUE GUTI_ALU.vhd(71) " "VHDL Process Statement warning at GUTI_ALU.vhd(71): signal \"EXTENDEDVALUE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560582 "|GUTI_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPLETEINSTRUCTION GUTI_ALU.vhd(72) " "VHDL Process Statement warning at GUTI_ALU.vhd(72): signal \"COMPLETEINSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560582 "|GUTI_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPLETEINSTRUCTION GUTI_ALU.vhd(73) " "VHDL Process Statement warning at GUTI_ALU.vhd(73): signal \"COMPLETEINSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560582 "|GUTI_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOT_TEMP GUTI_ALU.vhd(74) " "VHDL Process Statement warning at GUTI_ALU.vhd(74): signal \"DOT_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560582 "|GUTI_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGNEXTENSION GUTI_ALU.vhd(68) " "VHDL Process Statement warning at GUTI_ALU.vhd(68): inferring latch(es) for signal or variable \"SIGNEXTENSION\", which holds its previous value in one or more paths through the process" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513020560583 "|GUTI_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGNEXTENSION GUTI_ALU.vhd(68) " "Inferred latch for \"SIGNEXTENSION\" at GUTI_ALU.vhd(68)" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560591 "|GUTI_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTI_3_PORT_MEMORY GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY " "Elaborating entity \"GUTI_3_PORT_MEMORY\" for hierarchy \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\"" {  } { { "GUTI_ALU.vhd" "SAVINGTO3PORTEDMEMORY" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT3PRAM GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT " "Elaborating entity \"ALT3PRAM\" for hierarchy \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\"" {  } { { "GUTI_3_PORT_MEMORY.vhd" "ALT3PRAM_COMPONENT" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT " "Elaborated megafunction instantiation \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\"" {  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT " "Instantiated megafunction \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY STRATIX II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"STRATIX II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE ALT3PRAM " "Parameter \"LPM_TYPE\" = \"ALT3PRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A OFF " "Parameter \"OUTDATA_ACLR_A\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B OFF " "Parameter \"OUTDATA_ACLR_B\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A OUTCLOCK " "Parameter \"OUTDATA_REG_A\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B OUTCLOCK " "Parameter \"OUTDATA_REG_B\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR_A OFF " "Parameter \"RDADDRESS_ACLR_A\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR_B OFF " "Parameter \"RDADDRESS_ACLR_B\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG_A INCLOCK " "Parameter \"RDADDRESS_REG_A\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG_B INCLOCK " "Parameter \"RDADDRESS_REG_B\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_A OFF " "Parameter \"RDCONTROL_ACLR_A\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B OFF " "Parameter \"RDCONTROL_ACLR_B\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_A UNREGISTERED " "Parameter \"RDCONTROL_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNREGISTERED " "Parameter \"RDCONTROL_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRITE_ACLR OFF " "Parameter \"WRITE_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRITE_REG INCLOCK " "Parameter \"WRITE_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020560626 ""}  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513020560626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1 " "Elaborating entity \"altdpram\" for hierarchy \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/alt3pram.tdf" 115 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1 GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT " "Elaborated megafunction instantiation \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\"" {  } { { "alt3pram.tdf" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/alt3pram.tdf" 115 1 0 } } { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 53 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT " "Elaborated megafunction instantiation \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\"" {  } { { "altdpram.tdf" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 53 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bso1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bso1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bso1 " "Found entity 1: altsyncram_bso1" {  } { { "db/altsyncram_bso1.tdf" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/db/altsyncram_bso1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020560851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bso1 GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_bso1:auto_generated " "Elaborating entity \"altsyncram_bso1\" for hierarchy \"GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY\|ALT3PRAM:ALT3PRAM_COMPONENT\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_bso1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTI_INSTRUCTION_INTERPRETATION GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION " "Elaborating entity \"GUTI_INSTRUCTION_INTERPRETATION\" for hierarchy \"GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\"" {  } { { "GUTI_ALU.vhd" "INTERPRETINGTHEINSTRUCTION" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020560910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(19) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(19): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(19) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(19): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(21) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(21): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(21) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(21): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(23) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(23): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(23) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(23): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(25) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(25): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(27) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(27): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(29) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(29): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(31) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(31): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(33) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(33): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(34) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(34): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560915 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(34) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(34): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(35) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(35): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(35) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(35): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(36) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(36): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(36) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(36): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(37) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(37): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(37) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(37): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(38) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(38): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(38) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(38): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COMPUTATION GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(14): inferring latch(es) for signal or variable \"COMPUTATION\", which holds its previous value in one or more paths through the process" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[0\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[0\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[1\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[1\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[2\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[2\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[3\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[3\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[4\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[4\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[5\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[5\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[6\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[6\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[7\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[7\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[8\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[8\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[9\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[9\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[10\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[10\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[11\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[11\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560916 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[12\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[12\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[13\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[13\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[14\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[14\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[15\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[15\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[16\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[16\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[17\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[17\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[18\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[18\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[19\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[19\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[20\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[20\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[21\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[21\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[22\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[22\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[23\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[23\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[24\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[24\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[25\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[25\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[26\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[26\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[27\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[27\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[28\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[28\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[29\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[29\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[30\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[30\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[31\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[31\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020560917 "|GUTI_SINGLE_CYCLE_CPU|GUTI_ALU:RUNNING|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513020561473 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513020561473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020561502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|lpm_mult:Mult0 " "Instantiated megafunction \"GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020561502 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513020561502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020561556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020561556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[0\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[1\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[2\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[3\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[4\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[5\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561894 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[6\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[7\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[8\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[9\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[10\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[11\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[12\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[13\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[14\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561895 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[15\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[16\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[17\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[18\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[19\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[20\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[21\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[22\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[23\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561896 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[24\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[25\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[26\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[27\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[28\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[29\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[30\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[31\] " "Latch GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION\|COMPUTATION\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXTENSION " "Ports D and ENA on the latch are fed by the same signal SIGNEXTENSION" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561897 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXTENSION " "Latch SIGNEXTENSION has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMPLETEINSTRUCTION\[26\] " "Ports D and ENA on the latch are fed by the same signal COMPLETEINSTRUCTION\[26\]" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020561898 ""}  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020561898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513020562165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513020563356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020563356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "678 " "Implemented 678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513020563480 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513020563480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "433 " "Implemented 433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513020563480 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513020563480 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513020563480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513020563480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020563497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:29:23 2017 " "Processing ended: Mon Dec 11 14:29:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020563497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020563497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020563497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020563497 ""}
