

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_1'
================================================================
* Date:           Tue Jul  7 16:28:03 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.343|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65558|  65558|  65558|  65558|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  65553|  65553|        20|          2|          1|  32768|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    596|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     118|      1|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        0|      -|     946|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|    1064|    941|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |BlackBoxJam_mul_24s_24s_48_4_1_U610  |BlackBoxJam_mul_24s_24s_48_4_1  |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |Total                                |                                |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+

    * DSP48: 
    +------------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                    |                   Module                  |  Expression  |
    +------------------------------------------------+-------------------------------------------+--------------+
    |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U612  |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1  | i0 + i1 * i2 |
    |BlackBoxJam_mul_mul_16s_24s_24_3_1_U611         |BlackBoxJam_mul_mul_16s_24s_24_3_1         |    i0 * i1   |
    +------------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_V_U  |StreamingMatrixVecto_1_inputBuf_V  |        1|  0|   0|   128|    8|     1|         1024|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                                   |        1|  0|   0|   128|    8|     1|         1024|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |addconv_fu_661_p2                  |     +    |      0|  0|  31|          24|          24|
    |agg_result_V_i_fu_557_p2           |     +    |      0|  0|  15|           5|           5|
    |i_fu_320_p2                        |     +    |      0|  0|  23|          16|           1|
    |in_idx_2_fu_268_p2                 |     +    |      0|  0|  10|           2|           1|
    |nf_3_fu_358_p2                     |     +    |      0|  0|  39|          32|           1|
    |pct_V_i_fu_541_p2                  |     +    |      0|  0|  13|           4|           4|
    |sf_3_fu_326_p2                     |     +    |      0|  0|  39|           1|          32|
    |tmp2_fu_445_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp3_fu_519_p2                     |     +    |      0|  0|   5|           3|           3|
    |tmp4_fu_507_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp5_fu_501_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp_22_fu_344_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_25_fu_567_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp_34_fu_631_p2                   |     +    |      0|  0|  56|          49|          49|
    |tmp_355_i_fu_451_p2                |     +    |      0|  0|   5|           2|           2|
    |tmp_363_i_fu_528_p2                |     +    |      0|  0|   5|           3|           3|
    |tmp_39_fu_656_p2                   |     -    |      0|  0|  31|          24|          24|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage1_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_214                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_842                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_846                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op161_write_state21   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op165_write_state22   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op75_read_state5      |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_314_p2                 |   icmp   |      0|  0|  18|          16|          17|
    |tmp_26_fu_349_p2                   |   icmp   |      0|  0|  18|          32|           7|
    |tmp_37_fu_376_p2                   |   icmp   |      0|  0|  18|          32|          10|
    |tmp_V_18_fu_647_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_V_19_fu_671_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_fu_262_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_s_fu_332_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |accPopCount_V_0_0_1_fu_286_p3      |  select  |      0|  0|  16|           1|          16|
    |accPopCount_V_1_0_1_fu_278_p3      |  select  |      0|  0|  16|           1|           1|
    |accResidual_0_V_fu_666_p3          |  select  |      0|  0|  24|           1|          24|
    |p_nf_1_fu_382_p3                   |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |masked_V_fu_400_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_394_p2                     |    xor   |      0|  0|   8|           8|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 596|         414|         309|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |accPopCount_V_0_0_2_fu_116         |  15|          3|   16|         48|
    |accPopCount_V_1_0_2_fu_120         |   9|          2|   16|         32|
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9            |   9|          2|    1|          2|
    |ap_phi_mux_i6_phi_fu_222_p4        |   9|          2|   16|         32|
    |ap_phi_mux_nf_phi_fu_210_p4        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_nf_1_reg_229  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_p_s_reg_239   |  15|          3|    8|         24|
    |i6_reg_218                         |   9|          2|   16|         32|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |in_idx_reg_195                     |   9|          2|    2|          4|
    |inputBuf_V_address0                |  15|          3|    7|         21|
    |nf_reg_206                         |   9|          2|   32|         64|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |out_V_V_din                        |  15|          3|    1|          3|
    |real_start                         |   9|          2|    1|          2|
    |sf_fu_112                          |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 216|         45|  216|        500|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accPopCount_V_0_0_2_fu_116         |  16|   0|   16|          0|
    |accPopCount_V_1_0_2_fu_120         |  16|   0|   16|          0|
    |accPopCount_V_1_fu_104             |  16|   0|   16|          0|
    |accPopCount_V_fu_100               |  16|   0|   16|          0|
    |addconv_reg_928                    |  24|   0|   24|          0|
    |alphaMem_V_load_reg_875            |  24|   0|   24|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_nf_1_reg_229  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_s_reg_239   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_s_reg_239   |   8|   0|    8|          0|
    |exitcond_reg_733                   |   1|   0|    1|          0|
    |i6_reg_218                         |  16|   0|   16|          0|
    |i_reg_737                          |  16|   0|   16|          0|
    |in_idx_reg_195                     |   2|   0|    2|          0|
    |inputBuf_V_load_reg_804            |   8|   0|    8|          0|
    |nf_reg_206                         |  32|   0|   32|          0|
    |p_nf_1_reg_799                     |  32|   0|   32|          0|
    |pct_V_i_reg_834                    |   4|   0|    4|          0|
    |sf_3_reg_747                       |  32|   0|   32|          0|
    |sf_fu_112                          |  32|   0|   32|          0|
    |sf_load_6_reg_757                  |  32|   0|   32|          0|
    |sf_load_reg_742                    |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |thresMem_V_load_reg_900            |  24|   0|   24|          0|
    |tmp4_reg_829                       |   2|   0|    2|          0|
    |tmp_103_1_reg_880                  |  24|   0|   24|          0|
    |tmp_1219_reg_814                   |   1|   0|    1|          0|
    |tmp_1223_reg_824                   |   1|   0|    1|          0|
    |tmp_22_reg_763                     |  32|   0|   32|          0|
    |tmp_25_reg_839                     |  16|   0|   16|          0|
    |tmp_26_reg_768                     |   1|   0|    1|          0|
    |tmp_27_reg_793                     |  32|   0|   64|         32|
    |tmp_30_reg_905                     |  48|   0|   48|          0|
    |tmp_355_i_reg_819                  |   2|   0|    2|          0|
    |tmp_36_reg_910                     |  24|   0|   24|          0|
    |tmp_38_reg_870                     |  24|   0|   24|          0|
    |tmp_39_reg_923                     |  24|   0|   24|          0|
    |tmp_V_18_reg_917                   |   1|   0|    1|          0|
    |tmp_V_19_reg_933                   |   1|   0|    1|          0|
    |tmp_V_reg_782                      |   8|   0|    8|          0|
    |tmp_s_reg_753                      |   1|   0|    1|          0|
    |weightMem_V_load_reg_809           |   8|   0|    8|          0|
    |exitcond_reg_733                   |  64|  32|    1|          0|
    |tmp_26_reg_768                     |  64|  32|    1|          0|
    |tmp_27_reg_793                     |  64|  32|   64|         32|
    |tmp_s_reg_753                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 946| 128|  789|         64|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|start_out             | out |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|start_write           | out |    1| ap_ctrl_hs | StreamingMatrixVecto.1 | return value |
|in_V_V_dout           |  in |    8|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din           | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n        |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write         | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|weightMem_V_address0  | out |   15|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_ce0       | out |    1|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_q0        |  in |    8|  ap_memory |       weightMem_V      |     array    |
|thresMem_V_address0   | out |    9|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_ce0        | out |    1|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_q0         |  in |   24|  ap_memory |       thresMem_V       |     array    |
|alphaMem_V_address0   | out |    9|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_ce0        | out |    1|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_q0         |  in |   24|  ap_memory |       alphaMem_V       |     array    |
|means_in7_V_0         |  in |   24|   ap_none  |      means_in7_V_0     |    pointer   |
|means_in7_V_1         |  in |   24|   ap_none  |      means_in7_V_1     |    pointer   |
|means_out7_V_0        |  in |   24|   ap_none  |     means_out7_V_0     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

