{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@201:273@HdlStmIf", "      end\n    end\n  end\n\n  generate\n  if (ASYNC_CLK_EN) begin : counter_external_clock\n\n    assign clk_out = ext_clk;\n\n    ad_rst i_d_rst_reg (\n      .rst_async (up_reset),\n      .clk (clk_out),\n      .rstn (pwm_gen_resetn),\n      .rst ());\n\n    sync_data #(\n      .NUM_OF_BITS (128),\n      .ASYNC_CLK (1))\n    i_pwm_period_sync (\n      .in_clk (up_clk),\n      .in_data ({up_pwm_period_3,\n                 up_pwm_period_2,\n                 up_pwm_period_1,\n                 up_pwm_period_0}),\n      .out_clk (clk_out),\n      .out_data (pwm_period));\n\n    sync_data #(\n      .NUM_OF_BITS (128),\n      .ASYNC_CLK (1))\n    i_pwm_width_sync (\n      .in_clk (up_clk),\n      .in_data ({up_pwm_width_3,\n                 up_pwm_width_2,\n                 up_pwm_width_1,\n                 up_pwm_width_0}),\n      .out_clk (clk_out),\n      .out_data (pwm_width));\n\n    sync_data #(\n      .NUM_OF_BITS (128),\n      .ASYNC_CLK (1))\n    i_pwm_offset_sync (\n      .in_clk (up_clk),\n      .in_data ({up_pwm_offset_3,\n                 up_pwm_offset_2,\n                 up_pwm_offset_1,\n                 32'd0}),\n      .out_clk (clk_out),\n      .out_data (pwm_offset));\n\n    sync_event #(\n      .NUM_OF_EVENTS (1),\n      .ASYNC_CLK (1))\n    i_load_config_sync (\n      .in_clk (up_clk),\n      .in_event (up_load_config),\n      .out_clk (clk_out),\n      .out_event (load_config));\n\n  end else begin : counter_sys_clock        // counter is running on system clk\n\n    assign clk_out = up_clk;\n    assign pwm_gen_resetn = ~up_reset;\n    assign pwm_period = {up_pwm_period_3, up_pwm_period_2, up_pwm_period_1, up_pwm_period_0};\n    assign pwm_width = {up_pwm_width_3, up_pwm_width_2, up_pwm_width_1, up_pwm_width_0};\n    assign pwm_offset = {up_pwm_offset_3, up_pwm_offset_2, up_pwm_offset_1, 32'd0};\n    assign load_config = up_load_config;\n\n  end\n  endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[218, "      .ASYNC_CLK (1))\n"], [219, "    i_pwm_period_sync (\n"], [230, "      .ASYNC_CLK (1))\n"], [231, "    i_pwm_width_sync (\n"], [242, "      .ASYNC_CLK (1))\n"], [243, "    i_pwm_offset_sync (\n"], [254, "      .ASYNC_CLK (1))\n"], [255, "    i_load_config_sync (\n"]], "Add": [[219, "      .ASYNC_CLK (1)\n"], [219, "    ) i_pwm_period_sync (\n"], [231, "      .ASYNC_CLK (1)\n"], [231, "    ) i_pwm_width_sync (\n"], [243, "      .ASYNC_CLK (1)\n"], [243, "    ) i_pwm_offset_sync (\n"], [255, "      .ASYNC_CLK (1)\n"], [255, "    ) i_load_config_sync (\n"]]}}