\hypertarget{struct_l_p_c___t_i_m_e_r___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}
\label{struct_l_p_c___t_i_m_e_r___t}\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}


32-\/bit Standard timer register block structure  




{\ttfamily \#include $<$timer\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a6615bc39cfcd7131bdc8662583cc6714}{IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_ae9dd9282fab299d0cd6e119564688e53}{T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_abb0bc781f4dc091c913978e313c03d25}{TC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_af8d25514079514d38c104402f46470af}{PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a84724e7860a32fe120a1627483dfa5c5}{PC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a3cf8dd14680194ee82a55d1cf9dd299c}{MR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_aea47130033090cb973776372977b302b}{CR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a6034c7458d8e6030f6dacecf0f1a3a89}{E\+MR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a870db4ca47c36cc0c7c2c01c36ae5de1}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___t_i_m_e_r___t_a5cde523b810fab496eb0619abc06764d}{C\+T\+CR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
32-\/bit Standard timer register block structure 

Definición en la línea 47 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a5e1322e27c40bf91d172f9673f205c97}{}\label{struct_l_p_c___t_i_m_e_r___t_a5e1322e27c40bf91d172f9673f205c97}
Capture Control Register. The C\+CR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. 

Definición en la línea 55 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!CR@{CR}}
\index{CR@{CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR\mbox{[}4\mbox{]}}\hypertarget{struct_l_p_c___t_i_m_e_r___t_aea47130033090cb973776372977b302b}{}\label{struct_l_p_c___t_i_m_e_r___t_aea47130033090cb973776372977b302b}
Capture Register. CR is loaded with the value of TC when there is an event on the C\+A\+Pn.\+0 input. 

Definición en la línea 56 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!C\+T\+CR@{C\+T\+CR}}
\index{C\+T\+CR@{C\+T\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+CR}{CTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+T\+CR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a5cde523b810fab496eb0619abc06764d}{}\label{struct_l_p_c___t_i_m_e_r___t_a5cde523b810fab496eb0619abc06764d}
Count Control Register. The C\+T\+CR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. 

Definición en la línea 59 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+MR}{EMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+MR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a6034c7458d8e6030f6dacecf0f1a3a89}{}\label{struct_l_p_c___t_i_m_e_r___t_a6034c7458d8e6030f6dacecf0f1a3a89}
External Match Register. The E\+MR controls the external match pins M\+A\+Tn.\+0-\/3 (M\+A\+T0.\+0-\/3 and M\+A\+T1.\+0-\/3 respectively). 

Definición en la línea 57 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!IR@{IR}}
\index{IR@{IR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{IR}{IR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t IR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a6615bc39cfcd7131bdc8662583cc6714}{}\label{struct_l_p_c___t_i_m_e_r___t_a6615bc39cfcd7131bdc8662583cc6714}
$<$ T\+I\+M\+E\+Rn Structure Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. 

Definición en la línea 48 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+CR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a27af4e9f888f0b7b1e8da7e002d98798}{}\label{struct_l_p_c___t_i_m_e_r___t_a27af4e9f888f0b7b1e8da7e002d98798}
Match Control Register. The M\+CR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. 

Definición en la línea 53 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!MR@{MR}}
\index{MR@{MR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{MR}{MR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t MR\mbox{[}4\mbox{]}}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a3cf8dd14680194ee82a55d1cf9dd299c}{}\label{struct_l_p_c___t_i_m_e_r___t_a3cf8dd14680194ee82a55d1cf9dd299c}
Match Register. MR can be enabled through the M\+CR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC. 

Definición en la línea 54 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!PC@{PC}}
\index{PC@{PC}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{PC}{PC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t PC}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a84724e7860a32fe120a1627483dfa5c5}{}\label{struct_l_p_c___t_i_m_e_r___t_a84724e7860a32fe120a1627483dfa5c5}
Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. 

Definición en la línea 52 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!PR@{PR}}
\index{PR@{PR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{PR}{PR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t PR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_af8d25514079514d38c104402f46470af}{}\label{struct_l_p_c___t_i_m_e_r___t_af8d25514079514d38c104402f46470af}
Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. 

Definición en la línea 51 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}12\mbox{]}}\hypertarget{struct_l_p_c___t_i_m_e_r___t_a870db4ca47c36cc0c7c2c01c36ae5de1}{}\label{struct_l_p_c___t_i_m_e_r___t_a870db4ca47c36cc0c7c2c01c36ae5de1}


Definición en la línea 58 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!TC@{TC}}
\index{TC@{TC}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{TC}{TC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t TC}\hypertarget{struct_l_p_c___t_i_m_e_r___t_abb0bc781f4dc091c913978e313c03d25}{}\label{struct_l_p_c___t_i_m_e_r___t_abb0bc781f4dc091c913978e313c03d25}
Timer Counter. The 32 bit TC is incremented every P\+R+1 cycles of P\+C\+LK. The TC is controlled through the T\+CR. 

Definición en la línea 50 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+CR}\hypertarget{struct_l_p_c___t_i_m_e_r___t_ae9dd9282fab299d0cd6e119564688e53}{}\label{struct_l_p_c___t_i_m_e_r___t_ae9dd9282fab299d0cd6e119564688e53}
Timer Control Register. The T\+CR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the T\+CR. 

Definición en la línea 49 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{timer__18xx__43xx_8h}{timer\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
