# Full Adder

Full adder is combinational logical circuit that performs an addition operation on three one-bit binary numbers. The full adder produces a sum of the three inputs and carry out value. For example; let the three inputs be A, B, and Carry_in and the corresponding outputs be Sum and Carry_out as it is shown in this example. 


# Verilog code
This shows the behaviour of the system.

![img](/Img/FA1.png)


## Python code
This shows the functionality of the system and replicates the SV.

![img](/Img/FA2.png)

## Testbench

![img](/Img/FA3.png)

## Results
![img](/Img/FA4.png)
