# ì•ˆë…•í•˜ì„¸ìš”, í•˜ë“œì›¨ì–´ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ë¥¼ ê¿ˆê¾¸ëŠ” ê¹€ì€ì„±ì…ë‹ˆë‹¤.

<br>

### ğŸ‘¨â€ğŸ’» About Me
- ì €ëŠ” **í•˜ë“œì›¨ì–´ ì„¤ê³„ ì—”ì§€ë‹ˆì–´**ë¥¼ ëª©í‘œë¡œ ê³µë¶€í•˜ê³  ìˆëŠ” í•™ìƒì…ë‹ˆë‹¤.
- í˜„ì¬ í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸ì—ì„œ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ì˜ ì „ ê³¼ì •ì„ ë°°ìš°ë©° ì‹¤ë¬´ ì—­ëŸ‰ì„ í‚¤ìš°ê³  ìˆìŠµë‹ˆë‹¤.

<br>

### ğŸ› ï¸ Tech Stack & Skills
#### Languages
![Verilog](https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-8A2BE2?style=for-the-badge)
![C/C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB_(Basic)-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)

#### EDA Tools & Simulation
![Xilinx Vivado](https://img.shields.io/badge/Vivado-D95319?style=for-the-badge&logo=xilinx&logoColor=white)
![Intel Quartus](https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white)
![Silvaco TCAD](https://img.shields.io/badge/Silvaco%20TCAD-D42E16?style=for-the-badge)


#### Hardware & Protocols
- **FPGA Boards**: `[Basys 3]`
- **Protocols**: `UART`
- **Architectures**: 
<br>

### ğŸš€ Featured Projects
| Project | Description | Tech Stack | Link |
|---|---|---|---|
| **`ğŸ¤– [í”„ë¡œì íŠ¸ ì´ë¦„ 1]`** | `[í”„ë¡œì íŠ¸ í•œ ì¤„ ìš”ì•½]` | `[Verilog, Vivado, Basys3]` | `[ì €ì¥ì†Œ ë§í¬]` |
| **`[í”„ë¡œì íŠ¸ ì´ë¦„ 2]`** | `[í”„ë¡œì íŠ¸ í•œ ì¤„ ìš”ì•½]` | `[ì‚¬ìš©íˆ´]` | `[ì €ì¥ì†Œ ë§í¬]` |
| **`ğŸ½ï¸ ì¬ë£Œ ë§ì¶¤í˜• ë ˆì‹œí”¼ ì¶”ì²œ ì›¹`** | `ë³´ìœ  ì¬ë£Œ ê¸°ë°˜ ìš”ë¦¬ ì¶”ì²œ ë° ì›¹ í¬ë¡¤ë§ì„ í™œìš©í•œ ë§›ì§‘ ì •ë³´ ì œê³µ ì„œë¹„ìŠ¤` | `Python, Flask, Selenium, Pandas, SQLite3, HTML, ngrok` | `[ì €ì¥ì†Œ ë§í¬]` |

<br>

### ğŸ”¬ Research Experience & Publications
#### [ë°˜ë„ì²´ ì†Œì ì—°êµ¬ì‹¤ (Semiconductor Device Lab)] (í•™ë¶€ ì—°êµ¬ìƒ)
- **ê¸°ê°„**: `[2022.6] ~ [2023.11]`
- **ì£¼ìš” ì—°êµ¬ ë‚´ìš©**: Silvaco TCAD íˆ´ì„ í™œìš©í•˜ì—¬ ì°¨ì„¸ëŒ€ ë°˜ë„ì²´ ì†Œìì¸ Silicon Biristorì˜ ì˜¨ë„ ë³€í™”ì— ë”°ë¥¸ ì „ê¸°ì  íŠ¹ì„±ì„ ì‹œë®¬ë ˆì´ì…˜í•˜ê³  ë¶„ì„í•˜ëŠ” ì—°êµ¬ë¥¼ ì§„í–‰í–ˆìŠµë‹ˆë‹¤.
- ì´ ê²½í—˜ì„ í†µí•´ ë°˜ë„ì²´ ì†Œìì˜ ë¬¼ë¦¬ì  ë™ì‘ ì›ë¦¬ì— ëŒ€í•œ ê¹Šì´ ìˆëŠ” ì´í•´ë¥¼ ê°–ì¶”ê²Œ ë˜ì—ˆìœ¼ë©°, ì´ëŠ” ë…¼ë¦¬ ì„¤ê³„ ì‹œ í•˜ë“œì›¨ì–´ì˜ ë¬¼ë¦¬ì  ì œì•½ì„ ê³ ë ¤í•˜ëŠ” ë° í° ë„ì›€ì´ ë˜ì—ˆìŠµë‹ˆë‹¤.



#### ğŸ“ Publications
- **Temperature-Dependent Electrical Characteristics of Silicon Biristor**
  - **Eunseong Kim**, Doohyeok Lim
  - *Micromachines*, 2023
  - **(1st Author)**
  - [View Paper] `(https://www.mdpi.com/2072-666X/14/12/2165)`

<br>

### ğŸ“ Education & Experience
- **Harman Semicon Academy** (2025.07 ~ 2026.01 ì˜ˆì •)
  - Verilog/SystemVerilog ê¸°ë°˜ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ë° ê²€ì¦ ê³¼ì •
- **ê²½ê¸°ëŒ€í•™êµ (Kyonggi University)** (2020.03 ~ 2026.02 ì¡¸ì—…ì˜ˆì •)
  - ì „ìê³µí•™ê³¼ í•™ì‚¬
  - **ì£¼ìš” ìˆ˜ê°• ê³¼ëª©**: `[íšŒë¡œì´ë¡ , ë””ì§€í„¸ë…¼ë¦¬ì„¤ê³„, í•˜ë“œì›¨ì–´ì„¤ê³„, ì„ë² ë””ë“œì‹œìŠ¤í…œì„¤ê³„,
                          ë””ì§€í„¸ì‹ í˜¸ì²˜ë¦¬, í™•ë¥ ë°ëœë¤í”„ë¡œì„¸ìŠ¤, ë°˜ë„ì²´ì†Œìê³µí•™ ë“±]`
<br>

### ğŸ“« How to Reach Me
- **Email**: `[sorii1028@naver.com]`
- **Blog**: `[ê¸°ìˆ  ë¸”ë¡œê·¸ ì£¼ì†Œ (ì„ íƒ ì‚¬í•­)]`
- **Notion**: `[í¬íŠ¸í´ë¦¬ì˜¤ ë…¸ì…˜ ë§í¬ (ì„ íƒ ì‚¬í•­)]`
