Classic Timing Analyzer report for hardware
Mon Apr 23 17:03:42 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.697 ns                         ; reset                     ; controlador:ctrl|state[4]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 35.710 ns                        ; controlador:ctrl|state[1] ; Alu[31]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.892 ns                        ; reset                     ; controlador:ctrl|state[0]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 36.64 MHz ( period = 27.291 ns ) ; controlador:ctrl|state[1] ; Registrador:PCreg|Saida[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.64 MHz ( period = 27.291 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.057 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.288 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.282 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.036 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.282 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.036 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.279 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.029 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.279 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.029 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.018 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.018 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.018 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.018 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.011 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.011 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.011 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.011 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.250 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.250 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.247 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.987 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.247 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.987 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.959 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.959 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.959 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.202 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.952 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.202 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.952 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.202 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.952 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.189 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.951 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.930 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.930 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.912 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.912 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.912 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.912 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.148 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.888 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.148 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.888 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.103 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.853 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.103 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.853 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.103 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.853 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.790 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.777 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.021 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.015 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.769 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.015 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.769 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.003 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.772 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.765 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.767 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.767 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.995 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.760 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.995 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.760 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.759 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.759 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.759 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.759 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.985 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.985 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.985 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.985 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.983 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.727 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.983 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.727 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.979 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.738 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.979 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.738 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.746 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.746 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.976 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.739 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.976 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.731 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.976 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.731 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.975 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.739 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.975 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.739 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.967 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.729 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.967 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.718 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.967 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.718 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.708 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.708 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.957 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.701 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.954 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.694 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.938 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.692 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.938 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.692 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.938 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.692 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.690 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.690 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.690 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.690 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.935 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.935 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.934 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.697 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.934 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.681 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.681 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.681 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.674 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.674 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.674 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.691 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.666 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.666 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.676 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.922 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.917 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.670 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.917 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.670 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.658 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.658 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.658 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.658 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.901 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.666 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.652 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.652 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.652 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.652 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.661 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.661 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.653 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.653 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.653 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.653 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.885 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.628 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.885 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.628 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.881 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.631 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.881 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.631 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.881 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.631 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.877 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.639 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.877 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.632 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.877 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.632 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.640 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.640 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.868 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.618 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.868 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.618 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.855 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.595 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.599 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.599 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.599 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.843 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.605 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.840 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.593 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.840 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.593 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.840 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.593 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.836 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.576 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.836 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.576 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.835 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.577 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.584 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.584 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.575 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.575 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.575 ns               ;
; N/A                                     ; 37.28 MHz ( period = 26.826 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.577 ns               ;
; N/A                                     ; 37.28 MHz ( period = 26.826 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.577 ns               ;
; N/A                                     ; 37.28 MHz ( period = 26.826 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.577 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.807 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.570 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.802 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.542 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.802 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.542 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.549 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.549 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.791 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.541 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.791 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.541 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.791 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.541 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.777 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.777 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.777 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.777 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.531 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.766 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.507 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.766 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.507 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.507 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.507 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.510 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.507 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.736 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.505 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.731 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.500 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.731 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.500 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.492 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.492 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.492 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.472 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.472 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.472 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.492 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.697 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 3.173 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 2.199 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.140 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.140 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 35.710 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.707 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.608 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.443 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.395 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.386 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.353 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.345 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.296 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.262 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.226 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.089 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.039 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.996 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.959 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.814 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.794 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.359 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.356 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.257 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.092 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.068 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.044 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.035 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.002 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.994 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.945 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.911 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.809 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.738 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.688 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.645 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.608 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.463 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.443 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.370 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.271 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.185 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.182 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.083 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.918 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.870 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.861 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.828 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.820 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.771 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.757 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.737 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.717 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.701 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.564 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.514 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.512 ns  ; Registrador:B|Saida[4]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.471 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.458 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.456 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.434 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.425 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.289 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.269 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.261 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.099 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.096 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.074 ns  ; Registrador:PCreg|Saida[2]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.019 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.997 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.984 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.920 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.888 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.884 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.883 ns  ; Registrador:A|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.832 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.784 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.775 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.766 ns  ; controlador:ctrl|state[1]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.763 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.742 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.737 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.734 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.734 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.685 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.664 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.651 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.643 ns  ; Registrador:A|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.635 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.616 ns  ; Registrador:PCreg|Saida[3]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.615 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.611 ns  ; Registrador:B|Saida[5]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.543 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.499 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.479 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.478 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.470 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.451 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.447 ns  ; Registrador:B|Saida[6]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.442 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.428 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.422 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.413 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.409 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.406 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.401 ns  ; controlador:ctrl|state[3]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.385 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.380 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.372 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.352 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.348 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.330 ns  ; Registrador:PCreg|Saida[4]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.323 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.318 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.289 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.284 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.282 ns  ; controlador:ctrl|state[4]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.253 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.203 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.183 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.161 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.148 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.145 ns  ; controlador:ctrl|state[0]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.116 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.105 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.095 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.074 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.066 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.052 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.023 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.015 ns  ; Registrador:A|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.015 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.986 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.910 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.870 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.850 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.845 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.841 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.821 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.746 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.723 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.664 ns  ; RegDesloc:Deslocamento|temp[8]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.659 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.633 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.584 ns  ; Registrador:B|Saida[8]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.537 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.533 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.532 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.513 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.511 ns  ; Registrador:A|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.510 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.457 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.457 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.454 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.411 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.355 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.308 ns  ; Instr_Reg:inst_reg|Instr15_0[7]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.292 ns  ; Registrador:A|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.271 ns  ; Registrador:B|Saida[7]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.265 ns  ; Registrador:PCreg|Saida[3]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.260 ns  ; Registrador:B|Saida[5]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.246 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.232 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.198 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.198 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.190 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.189 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.156 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.148 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.142 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.133 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.128 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.124 ns  ; Registrador:B|Saida[0]           ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.100 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.099 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.096 ns  ; Registrador:B|Saida[6]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.095 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.092 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.065 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.047 ns  ; Registrador:PCreg|Saida[5]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.043 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.029 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.009 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.987 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.979 ns  ; Registrador:PCreg|Saida[4]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.973 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.932 ns  ; Registrador:A|Saida[4]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.931 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.900 ns  ; Registrador:B|Saida[3]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.892 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.877 ns  ; controlador:ctrl|state[1]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.874 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.865 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 29.842 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.836 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.836 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.799 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.797 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.786 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.775 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.762 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.759 ns  ; Registrador:B|Saida[1]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.743 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.892 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.892 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -0.998 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -2.925 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -4.158 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 23 17:03:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 36.64 MHz between source register "controlador:ctrl|state[1]" and destination register "Registrador:PCreg|Saida[0]" (period= 27.291 ns)
    Info: + Longest register to register delay is 27.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y30_N29; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
        Info: 2: + IC(0.937 ns) + CELL(0.544 ns) = 1.481 ns; Loc. = LCCOMB_X60_Y30_N8; Fanout = 2; COMB Node = 'controlador:ctrl|Selector12~1'
        Info: 3: + IC(0.313 ns) + CELL(0.322 ns) = 2.116 ns; Loc. = LCCOMB_X60_Y30_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector12~2'
        Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 2.582 ns; Loc. = LCCOMB_X60_Y30_N18; Fanout = 49; COMB Node = 'controlador:ctrl|Selector12~3'
        Info: 5: + IC(0.322 ns) + CELL(0.178 ns) = 3.082 ns; Loc. = LCCOMB_X60_Y30_N4; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 6: + IC(0.309 ns) + CELL(0.278 ns) = 3.669 ns; Loc. = LCCOMB_X60_Y30_N6; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 7: + IC(0.336 ns) + CELL(0.545 ns) = 4.550 ns; Loc. = LCCOMB_X60_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.314 ns) + CELL(0.319 ns) = 5.183 ns; Loc. = LCCOMB_X60_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~83'
        Info: 9: + IC(0.313 ns) + CELL(0.319 ns) = 5.815 ns; Loc. = LCCOMB_X60_Y30_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~32'
        Info: 10: + IC(0.318 ns) + CELL(0.319 ns) = 6.452 ns; Loc. = LCCOMB_X60_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~95'
        Info: 11: + IC(0.289 ns) + CELL(0.178 ns) = 6.919 ns; Loc. = LCCOMB_X60_Y30_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~96'
        Info: 12: + IC(0.872 ns) + CELL(0.178 ns) = 7.969 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~36'
        Info: 13: + IC(0.312 ns) + CELL(0.322 ns) = 8.603 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~39'
        Info: 14: + IC(0.304 ns) + CELL(0.178 ns) = 9.085 ns; Loc. = LCCOMB_X59_Y29_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~40'
        Info: 15: + IC(0.312 ns) + CELL(0.322 ns) = 9.719 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~43'
        Info: 16: + IC(0.553 ns) + CELL(0.319 ns) = 10.591 ns; Loc. = LCCOMB_X60_Y29_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[10]~86'
        Info: 17: + IC(0.534 ns) + CELL(0.178 ns) = 11.303 ns; Loc. = LCCOMB_X59_Y29_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~46'
        Info: 18: + IC(0.309 ns) + CELL(0.178 ns) = 11.790 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~87'
        Info: 19: + IC(0.308 ns) + CELL(0.322 ns) = 12.420 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~50'
        Info: 20: + IC(0.310 ns) + CELL(0.322 ns) = 13.052 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~54'
        Info: 21: + IC(0.290 ns) + CELL(0.178 ns) = 13.520 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~55'
        Info: 22: + IC(0.311 ns) + CELL(0.319 ns) = 14.150 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~56'
        Info: 23: + IC(0.912 ns) + CELL(0.178 ns) = 15.240 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~57'
        Info: 24: + IC(0.316 ns) + CELL(0.322 ns) = 15.878 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~60'
        Info: 25: + IC(0.317 ns) + CELL(0.319 ns) = 16.514 ns; Loc. = LCCOMB_X59_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~90'
        Info: 26: + IC(0.300 ns) + CELL(0.322 ns) = 17.136 ns; Loc. = LCCOMB_X59_Y32_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[20]~63'
        Info: 27: + IC(0.323 ns) + CELL(0.278 ns) = 17.737 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~91'
        Info: 28: + IC(0.298 ns) + CELL(0.178 ns) = 18.213 ns; Loc. = LCCOMB_X59_Y32_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 29: + IC(0.501 ns) + CELL(0.178 ns) = 18.892 ns; Loc. = LCCOMB_X60_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~92'
        Info: 30: + IC(0.299 ns) + CELL(0.178 ns) = 19.369 ns; Loc. = LCCOMB_X60_Y32_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[24]~71'
        Info: 31: + IC(0.553 ns) + CELL(0.322 ns) = 20.244 ns; Loc. = LCCOMB_X59_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~76'
        Info: 32: + IC(0.810 ns) + CELL(0.322 ns) = 21.376 ns; Loc. = LCCOMB_X61_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~77'
        Info: 33: + IC(0.553 ns) + CELL(0.178 ns) = 22.107 ns; Loc. = LCCOMB_X60_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[27]'
        Info: 34: + IC(0.289 ns) + CELL(0.178 ns) = 22.574 ns; Loc. = LCCOMB_X60_Y32_N8; Fanout = 4; COMB Node = 'Ula32:ULA|Mux4~2'
        Info: 35: + IC(0.301 ns) + CELL(0.322 ns) = 23.197 ns; Loc. = LCCOMB_X60_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~8'
        Info: 36: + IC(0.485 ns) + CELL(0.322 ns) = 24.004 ns; Loc. = LCCOMB_X61_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~9'
        Info: 37: + IC(0.296 ns) + CELL(0.322 ns) = 24.622 ns; Loc. = LCCOMB_X61_Y32_N10; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 38: + IC(0.301 ns) + CELL(0.178 ns) = 25.101 ns; Loc. = LCCOMB_X61_Y32_N20; Fanout = 29; COMB Node = 'comb~12'
        Info: 39: + IC(1.198 ns) + CELL(0.758 ns) = 27.057 ns; Loc. = LCFF_X63_Y30_N11; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[0]'
        Info: Total cell delay = 10.851 ns ( 40.10 % )
        Info: Total interconnect delay = 16.206 ns ( 59.90 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.096 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X63_Y30_N11; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[0]'
            Info: Total cell delay = 1.628 ns ( 52.58 % )
            Info: Total interconnect delay = 1.468 ns ( 47.42 % )
        Info: - Longest clock path from clock "clock" to source register is 3.091 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X59_Y30_N29; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
            Info: Total cell delay = 1.628 ns ( 52.67 % )
            Info: Total interconnect delay = 1.463 ns ( 47.33 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 4.697 ns
    Info: + Longest pin to register delay is 7.829 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.892 ns) + CELL(0.322 ns) = 4.240 ns; Loc. = LCCOMB_X61_Y34_N22; Fanout = 1; COMB Node = 'controlador:ctrl|state~11'
        Info: 3: + IC(1.198 ns) + CELL(0.545 ns) = 5.983 ns; Loc. = LCCOMB_X63_Y31_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~13'
        Info: 4: + IC(1.433 ns) + CELL(0.413 ns) = 7.829 ns; Loc. = LCFF_X61_Y30_N25; Fanout = 70; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.306 ns ( 29.45 % )
        Info: Total interconnect delay = 5.523 ns ( 70.55 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.094 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.342 ns) + CELL(0.602 ns) = 3.094 ns; Loc. = LCFF_X61_Y30_N25; Fanout = 70; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 52.62 % )
        Info: Total interconnect delay = 1.466 ns ( 47.38 % )
Info: tco from clock "clock" to destination pin "Alu[31]" through register "controlador:ctrl|state[1]" is 35.710 ns
    Info: + Longest clock path from clock "clock" to source register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X59_Y30_N29; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.67 % )
        Info: Total interconnect delay = 1.463 ns ( 47.33 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 32.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y30_N29; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
        Info: 2: + IC(0.937 ns) + CELL(0.544 ns) = 1.481 ns; Loc. = LCCOMB_X60_Y30_N8; Fanout = 2; COMB Node = 'controlador:ctrl|Selector12~1'
        Info: 3: + IC(0.313 ns) + CELL(0.322 ns) = 2.116 ns; Loc. = LCCOMB_X60_Y30_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector12~2'
        Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 2.582 ns; Loc. = LCCOMB_X60_Y30_N18; Fanout = 49; COMB Node = 'controlador:ctrl|Selector12~3'
        Info: 5: + IC(0.322 ns) + CELL(0.178 ns) = 3.082 ns; Loc. = LCCOMB_X60_Y30_N4; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 6: + IC(0.309 ns) + CELL(0.278 ns) = 3.669 ns; Loc. = LCCOMB_X60_Y30_N6; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 7: + IC(0.336 ns) + CELL(0.545 ns) = 4.550 ns; Loc. = LCCOMB_X60_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.314 ns) + CELL(0.319 ns) = 5.183 ns; Loc. = LCCOMB_X60_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~83'
        Info: 9: + IC(0.313 ns) + CELL(0.319 ns) = 5.815 ns; Loc. = LCCOMB_X60_Y30_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~32'
        Info: 10: + IC(0.318 ns) + CELL(0.319 ns) = 6.452 ns; Loc. = LCCOMB_X60_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~95'
        Info: 11: + IC(0.289 ns) + CELL(0.178 ns) = 6.919 ns; Loc. = LCCOMB_X60_Y30_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~96'
        Info: 12: + IC(0.872 ns) + CELL(0.178 ns) = 7.969 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~36'
        Info: 13: + IC(0.312 ns) + CELL(0.322 ns) = 8.603 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~39'
        Info: 14: + IC(0.304 ns) + CELL(0.178 ns) = 9.085 ns; Loc. = LCCOMB_X59_Y29_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~40'
        Info: 15: + IC(0.312 ns) + CELL(0.322 ns) = 9.719 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~43'
        Info: 16: + IC(0.553 ns) + CELL(0.319 ns) = 10.591 ns; Loc. = LCCOMB_X60_Y29_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[10]~86'
        Info: 17: + IC(0.534 ns) + CELL(0.178 ns) = 11.303 ns; Loc. = LCCOMB_X59_Y29_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~46'
        Info: 18: + IC(0.309 ns) + CELL(0.178 ns) = 11.790 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~87'
        Info: 19: + IC(0.308 ns) + CELL(0.322 ns) = 12.420 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~50'
        Info: 20: + IC(0.310 ns) + CELL(0.322 ns) = 13.052 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~54'
        Info: 21: + IC(0.290 ns) + CELL(0.178 ns) = 13.520 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~55'
        Info: 22: + IC(0.311 ns) + CELL(0.319 ns) = 14.150 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~56'
        Info: 23: + IC(0.912 ns) + CELL(0.178 ns) = 15.240 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~57'
        Info: 24: + IC(0.316 ns) + CELL(0.322 ns) = 15.878 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~60'
        Info: 25: + IC(0.317 ns) + CELL(0.319 ns) = 16.514 ns; Loc. = LCCOMB_X59_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~90'
        Info: 26: + IC(0.300 ns) + CELL(0.322 ns) = 17.136 ns; Loc. = LCCOMB_X59_Y32_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[20]~63'
        Info: 27: + IC(0.323 ns) + CELL(0.278 ns) = 17.737 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~91'
        Info: 28: + IC(0.298 ns) + CELL(0.178 ns) = 18.213 ns; Loc. = LCCOMB_X59_Y32_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 29: + IC(0.501 ns) + CELL(0.178 ns) = 18.892 ns; Loc. = LCCOMB_X60_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~92'
        Info: 30: + IC(0.299 ns) + CELL(0.178 ns) = 19.369 ns; Loc. = LCCOMB_X60_Y32_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[24]~71'
        Info: 31: + IC(0.553 ns) + CELL(0.322 ns) = 20.244 ns; Loc. = LCCOMB_X59_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~76'
        Info: 32: + IC(0.810 ns) + CELL(0.322 ns) = 21.376 ns; Loc. = LCCOMB_X61_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~77'
        Info: 33: + IC(0.302 ns) + CELL(0.178 ns) = 21.856 ns; Loc. = LCCOMB_X61_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~78'
        Info: 34: + IC(0.313 ns) + CELL(0.178 ns) = 22.347 ns; Loc. = LCCOMB_X61_Y32_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~80'
        Info: 35: + IC(0.311 ns) + CELL(0.322 ns) = 22.980 ns; Loc. = LCCOMB_X61_Y32_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~81'
        Info: 36: + IC(0.302 ns) + CELL(0.178 ns) = 23.460 ns; Loc. = LCCOMB_X61_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 37: + IC(0.301 ns) + CELL(0.178 ns) = 23.939 ns; Loc. = LCCOMB_X61_Y32_N22; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 38: + IC(5.543 ns) + CELL(2.860 ns) = 32.342 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'Alu[31]'
        Info: Total cell delay = 12.487 ns ( 38.61 % )
        Info: Total interconnect delay = 19.855 ns ( 61.39 % )
Info: th for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is -0.892 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X59_Y30_N25; Fanout = 73; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 52.67 % )
        Info: Total interconnect delay = 1.463 ns ( 47.33 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.269 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.663 ns) + CELL(0.580 ns) = 4.269 ns; Loc. = LCFF_X59_Y30_N25; Fanout = 73; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.606 ns ( 37.62 % )
        Info: Total interconnect delay = 2.663 ns ( 62.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Mon Apr 23 17:03:42 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


