/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [8:0] _03_;
  wire [21:0] _04_;
  wire [6:0] _05_;
  wire [43:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_23z ? celloutsig_0_26z[1] : celloutsig_0_11z;
  assign celloutsig_0_36z = celloutsig_0_19z ? celloutsig_0_21z : celloutsig_0_25z;
  assign celloutsig_0_37z = celloutsig_0_8z ? celloutsig_0_22z : celloutsig_0_3z;
  assign celloutsig_1_12z = celloutsig_1_6z[12] ? celloutsig_1_6z[4] : celloutsig_1_10z;
  assign celloutsig_0_14z = celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_6z;
  assign celloutsig_0_25z = celloutsig_0_3z ? _00_ : celloutsig_0_7z;
  assign celloutsig_0_28z = celloutsig_0_3z ? celloutsig_0_8z : celloutsig_0_16z[1];
  assign celloutsig_0_4z = ~(in_data[43] | in_data[50]);
  assign celloutsig_1_2z = ~(in_data[190] | celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z[17] | celloutsig_1_9z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z | celloutsig_0_1z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_6z | celloutsig_0_1z[15]);
  assign celloutsig_0_21z = ~(celloutsig_0_20z | _01_);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[5] | celloutsig_0_1z[9]);
  assign celloutsig_1_9z = celloutsig_1_7z[0] ^ celloutsig_1_4z;
  assign celloutsig_0_6z = celloutsig_0_4z ^ in_data[16];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 9'h000;
    else _03_ <= { celloutsig_1_8z[11:5], celloutsig_1_9z, celloutsig_1_1z };
  reg [21:0] _24_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 22'h000000;
    else _24_ <= { in_data[37:35], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _04_[21:14], _00_, _04_[12:0] } = _24_;
  reg [6:0] _25_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_0z[15:10], celloutsig_0_12z };
  assign { _05_[6:5], _01_, _05_[3:1], _02_ } = _25_;
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } & in_data[140:129];
  assign celloutsig_1_7z = in_data[134:132] & { celloutsig_1_5z[3:2], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_6z[7:4] & { in_data[137:135], celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[50:24] & celloutsig_0_0z[34:8];
  assign celloutsig_0_16z = { _05_[5], _01_, _05_[3:1], _02_, celloutsig_0_11z } & celloutsig_0_9z[7:1];
  assign celloutsig_0_26z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_3z } & { _00_, _04_[12:8], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[125:122], celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_0z ? { celloutsig_1_5z[6:1], 1'h1, celloutsig_1_5z } : { in_data[121:119], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z[11:1] = celloutsig_1_0z ? { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } : celloutsig_1_5z[11:1];
  assign celloutsig_1_15z = celloutsig_1_12z ? { celloutsig_1_5z[1:0], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z } : { celloutsig_1_5z[9:1], celloutsig_1_4z, celloutsig_1_8z[11:1], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_9z = celloutsig_0_3z ? { celloutsig_0_1z[14:1], celloutsig_0_2z } : { in_data[42:31], celloutsig_0_8z, celloutsig_0_6z, 1'h0 };
  assign celloutsig_0_3z = { celloutsig_0_0z[18:17], celloutsig_0_2z } !== in_data[22:20];
  assign celloutsig_1_1z = in_data[184:179] !== { in_data[163:160], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[137:133] !== { in_data[191:188], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[16:15], celloutsig_0_6z } !== { celloutsig_0_0z[17:16], celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[93:88], celloutsig_0_6z, celloutsig_0_3z } !== in_data[87:80];
  assign celloutsig_0_19z = { celloutsig_0_9z[3:1], celloutsig_0_8z } !== { _04_[20:18], celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_9z[9:3], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_2z } !== { _04_[18:14], _00_, _04_[12:6], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_0z = | in_data[189:185];
  assign celloutsig_0_18z = | _04_[17:15];
  assign celloutsig_0_22z = | celloutsig_0_9z[8:6];
  assign celloutsig_1_10z = | celloutsig_1_8z[5:1];
  assign celloutsig_0_11z = | in_data[79:77];
  assign celloutsig_0_38z = { celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_37z } << { _01_, _05_[3:1], _02_ };
  assign celloutsig_0_39z = { in_data[56:55], celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_22z } << { celloutsig_0_0z[27:19], celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_1_14z = { _03_[6:5], celloutsig_1_0z } << { celloutsig_1_7z[0], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_15z = { _04_[7], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } << celloutsig_0_0z[34:31];
  assign celloutsig_0_0z = in_data[93:50] >>> in_data[65:22];
  assign celloutsig_0_24z = { celloutsig_0_9z[4:3], celloutsig_0_23z } >>> celloutsig_0_1z[12:10];
  assign _04_[13] = _00_;
  assign { _05_[4], _05_[0] } = { _01_, _02_ };
  assign celloutsig_1_8z[0] = celloutsig_1_1z;
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
