<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006121A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006121</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17930514</doc-number><date>20220908</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>075</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>60</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0753</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>60</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">BACKPLANE AND GLASS-BASED CIRCUIT BOARD</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>16961439</doc-number><date>20200710</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11469359</doc-number></document-id></parent-grant-document><parent-pct-document><document-id><country>WO</country><doc-number>PCT/CN2019/109452</doc-number><date>20190930</date></document-id></parent-pct-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17930514</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>BOE TECHNOLOGY GROUP CO., LTD.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>SU</last-name><first-name>Wengang</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>HAO</last-name><first-name>Wei</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>SUN</last-name><first-name>Haiwei</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>SHI</last-name><first-name>Lingyun</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Feifei</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>SHI</last-name><first-name>Rui</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A backplane and a glass-based circuit board. The backplane includes: a base substrate and a plurality of light-emitting units, arranged in an array on the base substrate. Each of the light-emitting units includes at least one light-emitting sub-unit; the light-emitting sub-unit includes a connection line and a plurality of light-emitting diode chips connected with the connection line, and the light-emitting diode chips are located on a side of the connection line away from the base substrate. The connection line comprises a first connection portion, a second connection portion and a third connection portion; in each of the light-emitting sub-units, the third connection portion comprises a plurality of connection sub-portions, each of the connection sub-portions comprise at least one electrical contact point; the electrical contact points at adjacent ends of adjacent connection sub-portions constitute an electrical contact point pair.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="101.09mm" wi="150.62mm" file="US20230006121A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="221.66mm" wi="152.65mm" file="US20230006121A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="239.10mm" wi="116.50mm" file="US20230006121A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="226.57mm" wi="140.97mm" file="US20230006121A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="175.85mm" wi="141.90mm" file="US20230006121A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="222.33mm" wi="150.79mm" file="US20230006121A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="178.31mm" wi="79.25mm" file="US20230006121A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><p id="p-0002" num="0001">This application is a continuation application of U.S. patent application Ser. No. 16/961,439 filed on Jul. 10, 2020, which is a U.S. National Phase Entry of International Application No. PCT/CN2019/109452 filed Sep. 30, 2019. The above-identified applications are incorporated by reference herein in their entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">At least one embodiment of the present disclosure relates to a backplane and a glass-based circuit board.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0004" num="0003">With development of a micro light-emitting diode chip technology, backlight sources using micro light-emitting diode chips have been widely applied. In a general backlight source, a printed circuit board (PCB) is usually used to electrically connect a plurality of the micro light-emitting diode chips or electrically connect the micro light-emitting diode chips with other devices.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">At least one embodiment of the disclosure provides a backplane and a glass-based circuit board.</p><p id="p-0006" num="0005">At least one embodiment of the disclosure provides a backplane, comprising a base substrate and a plurality of light-emitting units, arranged in an array on the base substrate. Each of the plurality of the light-emitting units comprises at least one light-emitting sub-unit; the at least one light-emitting sub-unit comprises a connection line and a plurality of light-emitting diode chips electrically connected with the connection line; the plurality of the light-emitting diode chips are located on a side of the connection line away from the base substrate. In each of the light-emitting sub-units, the connection line comprises a first connection portion, a second connection portion and a third connection portion; in each of the light-emitting sub-units, the third connection portion comprises a plurality of connection sub-portions, each of the connection sub-portions comprise at least one electrical contact point; the electrical contact points at adjacent ends of adjacent connection sub-portions constitute an electrical contact point pair.</p><p id="p-0007" num="0006">In some examples, the plurality of the connection sub-portions comprise a first connection sub-portion and a second connection sub-portion. The first connection sub-portion extends along a first direction parallel to the base substrate; the first connection sub-portion comprises a connection region, a part of the first sub-portion where the connection region is located forms a shape of notch, and the electrical contact point of the first connection sub-portion is located on a side of the connection region facing the notch. The second connection sub-portion extends along the second direction parallel to the base substrate and intersecting with the first direction, the electrical contact point of the second connection sub-portion and the electrical contact point of an adjacent first connection sub-portion located in the connection region constitute the electrical contact point pair.</p><p id="p-0008" num="0007">In some examples, in each of the light-emitting sub-units, the first connection portion comprises a first input end; the second connection portion comprises a second input end; and the first connection portion and the second connection portion respectively comprise an electrical contact point. Both ends of the third connection portion respectively comprise an electrical contact point; the electrical contact point at one end of the third connection portion and the electrical contact point of the first connection portion constitute an electrical contact point pair; the electrical contact point at the other end of the third connection portion and the electrical contact point of the second connection portion constitute an electrical contact point pair.</p><p id="p-0009" num="0008">In some examples, the light-emitting sub-unit comprises a plurality of first connection sub-portion rows extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows comprises at least one first connection sub-portion; two end portions of the second connection sub-portion are respectively located in notches opposite to each other at end portions of adjacent first connection sub-portion rows, so that the adjacent first connection sub-portion rows are connected with each other by the second connection sub-portion and the light-emitting diode chips.</p><p id="p-0010" num="0009">In some examples, except the connection regions located at both ends of the first connection sub-portion row, the first connection sub-portion row has a substantially equal size in the second direction at respective positions in the first direction.</p><p id="p-0011" num="0010">In some examples, the first connection portion comprises a first protrusion portion; the first protrusion portion is located within the notch at the connection region of the first connection sub-portion row connected with the first protrusion portion by the light-emitting diode chip; the second connection portion comprises a second protrusion portion; and the second protrusion portion is located within the notch at the connection region of the first connection sub-portion row connected with the second protrusion portion by the light-emitting diode chip.</p><p id="p-0012" num="0011">In some examples, each of the first connection sub-portion rows comprises a plurality of the first connection sub-portions; and a connection region of one first connection sub-portion of adjacent first connection sub-portions is located in the notch of the other first connection sub-portion of the adjacent first connection sub-portions, so that the adjacent connection regions are electrically connected by the light-emitting diode chip.</p><p id="p-0013" num="0012">In some examples, each of the first connection sub-portion rows comprises a first end portion and a second end portion; the first end portions of the plurality of the connection sub-portion rows are aligned in the second direction; the second end portions of the plurality of the first connection sub-portion rows are aligned in the second direction; and the plurality of the first connection sub-portion rows and the second connection sub-portions are integrally connected in a square wave shape.</p><p id="p-0014" num="0013">In some examples, the second connection sub-portions connected with a same first connection sub-portion row by the light-emitting diode chips are respectively located on both sides of the same first connection sub-portion row in the second direction and are respectively located at both ends of the same first connection sub-portion row in the first direction.</p><p id="p-0015" num="0014">In some examples, each of the electrical contact point pairs is respectively connected with an anode and a cathode of one of the plurality of the light-emitting diode chips in one-to-one correspondence.</p><p id="p-0016" num="0015">In some examples, the at least one light-emitting sub-unit comprises a plurality of light-emitting sub-units; and the plurality of the light-emitting sub-units of each of the light-emitting units share the first connection portion and the second connection portion, so that the plurality of the light-emitting sub-units are connected in parallel.</p><p id="p-0017" num="0016">In some examples, the two connection portions constituting the electrical contact point pair have a space therebetween, and an orthogonal projection of the light-emitting diode chip on the base substrate at least partially overlaps with an orthogonal projection of the space on the base substrate.</p><p id="p-0018" num="0017">In some examples, the backplane further comprises a reflective layer, located between the connection line and the light-emitting diode chip, a plurality of wirings parallel to each other, located on a side of the connection line facing the base substrate, and including a plurality of first wirings and a plurality of second wirings, a first insulation layer between the plurality of the wirings parallel to each other and the connection line, and a second insulation layer between the reflective layer and the connection line, to isolate the reflective layer and the connection line from each other. The first input end of the connection line is connected with the first wiring, and the second input end of the connection line is connected with the second wiring; a thickness of the wiring is greater than a thickness of the connection line, and widths of both of the first connection portion and the second connection portion are greater than a width of the wiring.</p><p id="p-0019" num="0018">In some examples, the backplane further comprises a reflective layer, located between the connection line and the light-emitting diode chip, a white glue layer on a side of the reflective layer away from the base substrate, and having openings exposing the light-emitting diode chips and a transparent layer on a side of the white glue layer away from the base substrate to cover the white glue layer and the light-emitting diode chips.</p><p id="p-0020" num="0019">In some examples, a distance between adjacent connection portions is not less than 15 microns.</p><p id="p-0021" num="0020">At least one embodiment of the present disclosure provides a glass-based circuit board, comprising a glass substrate; and a plurality of connection line units, arranged in an array on the glass substrate. Each of the connection line units comprises at least one connection line sub-unit; the connection line sub-unit comprises a first connection portion, a second connection portion and a third connection portion; in each of the connection line sub-units, the third connection portion comprises a plurality of connection sub-portions, each of the connection sub-portions comprise at least one electrical contact point; the electrical contact points at adjacent ends of adjacent connection sub-portions constitute an electrical contact point pair.</p><p id="p-0022" num="0021">In some examples, the plurality of the connection sub-portions comprise a first connection sub-portion and a second connection sub-portion. The first connection sub-portion extends along a first direction parallel to the base substrate; the first connection sub-portion comprises a connection region, a part of the first sub-portion where the connection region is located forms a shape of notch, and the electrical contact point of the first connection sub-portion is located on a side of the connection region facing the notch. The second connection sub-portion extends along the second direction parallel to the base substrate and intersecting with the first direction, the electrical contact point of the second connection sub-portion and the electrical contact point of an adjacent first connection sub-portion located in the connection region constitute the electrical contact point pair.</p><p id="p-0023" num="0022">In some examples, in each of the connection line sub-units, the first connection portion comprises a first input end; the second connection portion comprises a second input end; and the first connection portion and the second connection portion respectively comprise an electrical contact point. Both ends of the third connection portion respectively comprise an electrical contact point; the electrical contact point at one end of the third connection portion and the electrical contact point of the first connection portion constitute an electrical contact point pair; the electrical contact point at the other end of the third connection portion and the electrical contact point of the second connection portion constitute an electrical contact point pair.</p><p id="p-0024" num="0023">In some examples, the connection line sub-unit comprises a plurality of first connection sub-portion rows extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows comprises at least one first connection sub-portion; two end portions of the second connection sub-portion are respectively located in notches at end portions of adjacent first connection sub-portion rows, so that the electrical contact points at the two end portions of the second connection sub-portion respectively constitute the electrical contact point pair with the electrical contact point of an adjacent first connection sub-portion row.</p><p id="p-0025" num="0024">In some examples, except the connection regions located at both ends of the first connection sub-portion row, the first connection sub-portion row has a substantially equal size in the second direction at respective positions in the first direction, and the electrical contact point pairs in each of the connection line units are evenly distributed.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0026" num="0025">In order to clearly illustrate the technical solution of the embodiments of the disclosure, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the disclosure and thus are not limitative of the disclosure.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a partial planar structural schematic diagram of a backplane provided by an embodiment of the present disclosure;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a planar structural schematic diagram of a light-emitting unit in the backplane shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a planar structural schematic diagram of a third connection portion in the light-emitting sub-unit shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a planar structural schematic diagram of the first connection sub-portion shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a partial structural schematic diagram of a light-emitting sub-unit provided by another example of the embodiment of the present disclosure;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a partial planar structural schematic diagram of a backplane provided by another example of the embodiment of the present disclosure;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a planar structural schematic diagram of a light-emitting unit provided by another example of the embodiment of the present disclosure;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a structural schematic diagram of a partial cross section taken along line AA shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a partial planar structural schematic diagram of a glass-based circuit board provided by another embodiment of the present disclosure;</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a planar structural schematic diagram of a connection line unit in the glass-based circuit board shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>;</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a planar structural schematic diagram of a third connection portion in the connection line sub-unit of <figref idref="DRAWINGS">FIG. <b>10</b></figref>; and</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a partial planar structural schematic diagram of a connection line sub-unit provided by another example of the embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0039" num="0038">In order to make objects, technical details and advantages of the embodiments of the disclosure apparent, the technical solutions of the embodiments will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the disclosure. Apparently, the described embodiments are just a part but not all of the embodiments of the disclosure. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the disclosure.</p><p id="p-0040" num="0039">Unless otherwise defined, all the technical and scientific terms used herein have the same meanings as commonly understood by one of ordinary skill in the art to which the present disclosure belongs. The terms &#x201c;first,&#x201d; &#x201c;second,&#x201d; etc., which are used in the description and the claims of the present application for disclosure, are not intended to indicate any sequence, amount or importance, but distinguish various components. Also, the terms such as &#x201c;a,&#x201d; &#x201c;an,&#x201d; etc., are not intended to limit the amount, but indicate the existence of at least one. The terms &#x201c;comprise,&#x201d; &#x201c;comprising,&#x201d; &#x201c;include,&#x201d; &#x201c;including,&#x201d; etc., are intended to specify that the elements or the objects stated before these terms encompass the elements or the objects and equivalents thereof listed after these terms, but do not preclude the other elements or objects.</p><p id="p-0041" num="0040">Embodiments of the present disclosure provide a backplane and a glass-based circuit board. The backplane comprises a base substrate and a plurality of light-emitting units arranged in an array on the base substrate. Each of the light-emitting units comprises a connection line and a plurality of light-emitting diode chips connected with the connection line; and the light-emitting diode chips are located on a side of the connection line away from the base substrate. Each of the light-emitting units comprises at least one light-emitting sub-unit, and the light-emitting diode chips in the light-emitting sub-unit are connected in series. In the embodiment of the present disclosure, the connection line unit is used to connect the light-emitting diode chips in the light-emitting sub-unit in series, which can increase space utilization of the backplane and reduce driving costs.</p><p id="p-0042" num="0041">Hereinafter, the backplane and the glass-based circuit board provided by the embodiments of the present disclosure will be described in conjunction with the accompanying drawings.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a partial planar structural schematic diagram of a backplane provided by an embodiment of the present disclosure; and <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a planar structural schematic diagram of the light-emitting unit in the backplane shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the backplane comprises a base substrate <b>100</b> and a plurality of light-emitting units <b>110</b> arranged in an array on the base substrate <b>100</b>. Each of the light-emitting units <b>110</b> comprises a connection line <b>200</b> and a plurality of light-emitting diode chips <b>300</b> connected with the connection line <b>200</b>; and the light-emitting diode chips <b>300</b> are located on a side of the connection line <b>200</b> away from the base substrate <b>100</b>. Each of the light-emitting units <b>110</b> comprises at least one light-emitting sub-unit <b>101</b>, and light-emitting diode chips <b>300</b> in the light-emitting sub-unit <b>101</b> are connected in series. In the embodiment of the present disclosure, the connection line unit is used to connect the light-emitting diode chips in the light-emitting sub-unit in series, which can increase space utilization of the backplane, improve efficiency, help maintain product consistency, and reduce driving costs.</p><p id="p-0044" num="0043">For example, the light-emitting diode chips <b>300</b> can be micro light-emitting diode chips, and be arranged in an array on the base substrate <b>100</b>. For example, a maximum size of the micro light-emitting diode chip <b>300</b> in a direction parallel to the base substrate <b>100</b> is not greater than 100 microns.</p><p id="p-0045" num="0044">For example, the light-emitting diode chips <b>300</b> can also be mini light-emitting diode chips (mini LEDs), and be arranged in an array on the base substrate <b>100</b>. For example, a maximum size of the mini LED <b>300</b> in the direction parallel to the base substrate <b>100</b> is not greater than 500 microns. For example, a size of the mini LED <b>300</b> can be 0.2 mm&#xd7;0.4 mm.</p><p id="p-0046" num="0045">For example, the backplane provided by the embodiment of the present disclosure can be used as a backlight source, or can also be used as a display panel, which will not be limited in the embodiment of the present disclosure.</p><p id="p-0047" num="0046">In some examples, the base substrate <b>100</b> is a glass substrate.</p><p id="p-0048" num="0047">In the study, an inventor of the present application finds that: a substrate of a single PCB board is prone to a warpage problem, so, in a process of fabricating a large-sized backplane, a plurality of PCB boards are required be spliced, to ensure that an entire circuit board comprised in the backplane has relatively high flatness. However, the splicing of the plurality of the PCB boards will increase fabrication and driving costs. In addition, poor heat dissipation performance of the substrate of the PCB board (of which a thermal diffusion coefficient is 0.4 W/m&#xb7;K) will cause the backplane to be prone to defects due to an excessively high temperature during operation.</p><p id="p-0049" num="0048">In one embodiment of the present disclosure, a glass substrate provided with a circuit connection unit is used instead of a commonly used substrate, for example, a PCB board for electrically connecting light-emitting diode chips in a backlight source, which can overcome the problem of poor heat dissipation performance of a general PCB substrate; in addition, because the glass substrate is not easily deformed, only one large-sized glass substrate is required to be used in a process of fabricating a large-sized backplane, without splicing a plurality of substrates, which can reduce fabrication costs and driving costs.</p><p id="p-0050" num="0049">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in each of the light-emitting sub-units <b>101</b>, a connection line <b>200</b> comprises a first connection portion <b>210</b> and a second connection portion <b>220</b>; the first connection portion <b>210</b> comprises a first input end <b>211</b>; and the second connection portion comprises a second input end <b>221</b>. The connection line <b>200</b> in each of the light-emitting sub-units <b>101</b> connects a plurality of the light-emitting diode chips <b>300</b> in series.</p><p id="p-0051" num="0050">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the first connection portion <b>210</b> and the second connection portion <b>220</b> each comprise an electrical contact point, for example, the first connection portion <b>210</b> comprises a first electrical contact point <b>2021</b>, and the second connection portion <b>220</b> comprises a second electrical contact point <b>2022</b>. In each of the light-emitting sub-units <b>101</b>, the connection line <b>200</b> further comprises a third connection portion <b>230</b>, and both ends of the third connection portion <b>230</b> each comprise one electrical contact point, for example, both ends of the third connection portion <b>230</b> each comprise a third electrical contact point <b>2023</b>. The third electrical contact point <b>2023</b> at one end of the third connection portion <b>230</b> and the first electrical contact point <b>2021</b> of the first connection portion <b>210</b> constitute an electrical contact point pair <b>202</b>; the third electrical contact point <b>2023</b> at the other end of the third connection portion <b>230</b> and the second electrical contact point <b>2022</b> of the second connection portion <b>220</b> constitute an electrical contact point pair <b>202</b>; and each of the electrical contact point pairs <b>202</b> is respectively connected with an anode <b>310</b> and a cathode <b>320</b> of the light-emitting diode chip <b>300</b> in one-to-one correspondence.</p><p id="p-0052" num="0051">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, each of the light-emitting sub-units <b>101</b> comprises a first connection portion <b>210</b>, a second connection portion <b>220</b>, a third connection portion <b>230</b>, and a plurality of light-emitting diode chips <b>300</b>, that is, the light-emitting sub-unit has a connection from a first input end <b>211</b> of the first connection portion <b>210</b>, by the light-emitting diode chips <b>300</b> and the third connection portion <b>230</b>, to a second input end <b>221</b> of the second connection portion <b>220</b>, so that the light-emitting diode chips <b>300</b> of the light-emitting sub-unit <b>110</b> are connected in series.</p><p id="p-0053" num="0052">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the first connection portion <b>210</b>, the second connection portion <b>220</b> and the third connection portion <b>230</b> are provided in a same layer and made of a same material. The &#x201c;same layer&#x201d; here and later refers to a relationship between a plurality of film layers formed of a same material after a same step (e.g., a one-step patterning process). For example, a metal layer can be deposited firstly, and then the metal layer is patterned to form the respective connection portions. The &#x201c;same layer&#x201d; here does not always refer to that thicknesses of the plurality of the film layers are equal or heights of the plurality of the film layers in a cross-sectional view are equal.</p><p id="p-0054" num="0053">For example, materials of the respective connection portions can all be copper, but are not limited thereto, and can also be other conductive materials.</p><p id="p-0055" num="0054">For example, an insulation layer (a first insulation layer <b>700</b> shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>) is provided between the light-emitting diode chips <b>300</b> and the connection line <b>200</b>, and the anodes <b>310</b> and the cathodes <b>320</b> of the light-emitting diode chips <b>300</b> can respectively connected with the electrical contact points of the connection line <b>200</b> correspondingly through via holes located in the insulation layer, so that the connection line <b>200</b> functions to electrically connect the light-emitting diode chips <b>300</b>. The electrical contact points on the respective connection portions refer to the electrical connection points where the anodes or the cathodes of the light-emitting diode chips <b>300</b> are connected to the connection portions through via holes. For example, the electrical contact point can be a portion of the connection portion which is used for electrical connecting with the anode or the cathode of the light-emitting diode chip <b>300</b>, for example, the electrical contact point <b>2021</b> on the first connection portion <b>210</b> shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref> later.</p><p id="p-0056" num="0055">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the two connection portions constituting the electrical contact point pair have a space therebetween, and an orthogonal projection of the light-emitting diode chip <b>300</b> on the base substrate <b>100</b> at least partially overlaps with an orthogonal projection of the space on the base substrate <b>100</b>. For example, orthogonal projections of the anode <b>310</b> and the cathode <b>320</b> of the light-emitting diode chip <b>300</b> on the base substrate <b>100</b> can be located within an orthogonal projection of the connection portion on the base substrate <b>100</b>, but are not limited thereto, provided the anode and the cathode of the light-emitting diode chip are respectively electrically connected to adjacent connection portions.</p><p id="p-0057" num="0056">For example, in a film layer where the respective connection portions are located, there is no connection between the adjacent connection portions, and the light-emitting diode chip electrically connected with the adjacent connection portions connects the adjacent connection portions. That is to say, in the film layer where the respective connection portions are located, the adjacent connection portions are spaced apart from each other. For example, a space between the adjacent connection portions can be filled with an insulation material.</p><p id="p-0058" num="0057">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in each of the light-emitting sub-units <b>101</b>, the third connection portion <b>230</b> comprises a plurality of connection sub-portions <b>231</b>; and both ends of each of the connection sub-portions <b>231</b> each comprise one electrical contact point, for example, a third electrical contact point <b>2023</b>, for electrical connecting with the anode <b>310</b> or the cathode <b>320</b> of the light-emitting diode chip <b>300</b>. The third electrical contact points <b>2023</b> at adjacent ends of the adjacent connection sub-portions <b>231</b> constitute an electrical contact point pair <b>203</b>; two electrical contact points in each of the electrical contact point pairs <b>203</b> are respectively connected with the anode <b>310</b> and the cathode <b>320</b> of the light-emitting diode chip <b>300</b> in one-to-one correspondence; and the plurality of the connection sub-portions <b>231</b> are connected head to tail by the light-emitting diode chips <b>300</b>, that is, the plurality of the connection sub-portions <b>231</b> are connected in series. The above-described expression &#x201c;adjacent ends of the adjacent connection sub-portions&#x201d; refers to that closely adjacent portions of the adjacent connection sub-portions are respectively end portions of the two connection sub-portions. The above-described expression that &#x201c;the plurality of the connection sub-portions are connected head to tail by the light-emitting diode chips&#x201d; refers to that a head end of one connection sub-portion is connected to a tail end of another connection sub-portion by the light-emitting diode chip; and the plurality of the connection sub-portions are connected sequentially.</p><p id="p-0059" num="0058">It should be noted that, in order to clearly illustrate the electrical contact points on the connection portion, a part of the light-emitting diode chips in <figref idref="DRAWINGS">FIG. <b>2</b></figref> are not shown.</p><p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of a third connection portion in the connection line in the light-emitting sub-unit in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, and <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram of the first connection sub-portion in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. In order to clearly illustrate a position relationship between the electrical contact points on the connection sub-portions and the adjacent connection sub-portions, <figref idref="DRAWINGS">FIG. <b>3</b></figref> shows a part of the light-emitting diode chips.</p><p id="p-0061" num="0060">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the plurality of the connection sub-portions <b>231</b> comprise first connection sub-portions <b>2311</b> and second connection sub-portions <b>2312</b>. The plurality of the connection sub-portions <b>231</b> can be divided into a plurality of the first connection sub-portions <b>2311</b> and a plurality of the second connection sub-portions <b>2312</b>. That is to say, a certain connection sub-portion <b>231</b> can be the first connection sub-portion <b>2311</b>, or a certain connection sub-portion <b>231</b> can be the second connection sub-portion <b>2312</b>. The first connection sub-portion <b>2311</b> extends along a first direction (i.e., an X direction) parallel to the base substrate <b>100</b>. The first connection sub-portion <b>2311</b> has an irregular shape, in which notches <b>2313</b> are formed at two corners of a substantially rectangular shape (dashed frames shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>) that are opposite to each other in a diagonal direction. For example, the first connection sub-portion <b>2311</b> has a shape obtained by cutting off the two rectangular corners opposite to each other in the diagonal direction. The above-described expression &#x201c;substantially rectangular shape&#x201d; refers to that a shape constituted by the first connection sub-portion and the notches can be a standard right-angled rectangle, or can also be an approximate rectangle such as a rounded rectangle.</p><p id="p-0062" num="0061">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a shape of the notch <b>2313</b> can be a rectangle, but is not limited thereto.</p><p id="p-0063" num="0062">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the first connection sub-portion <b>2311</b> comprises connection regions <b>2314</b> (regions shown by dashed lines) corresponding to the notches <b>2313</b>; and an electrical contact point <b>2023</b> of the first connection sub-portion <b>2311</b> is located on a side of the connection region <b>2314</b> facing the notch <b>2313</b>. The above-described expression &#x201c;connection regions corresponding to the notches&#x201d; refers to portions of the first connection sub-portion <b>2311</b> which are adjacent to the notches <b>2313</b> in the Y direction. The connection regions <b>2314</b> are just two corners reserved at two substantially rectangular corners opposite to each other in the diagonal direction, that is, the two opposite corners of the above-described rectangle that are not cut off. The electrical contact points <b>2023</b> are located in positions of the connection regions <b>2314</b> which are close to the notches <b>2313</b> adjacent thereto.</p><p id="p-0064" num="0063">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a plurality of the light-emitting diode chips <b>300</b> in each of the light-emitting unit <b>110</b> have a same orientation from the anode <b>310</b> to the cathode <b>320</b>.</p><p id="p-0065" num="0064">For example, the orientation from the cathode <b>320</b> to the anode <b>310</b> of each of the light-emitting diode chip <b>300</b> is a direction indicated by an arrow of the Y direction in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, then, in order that the light-emitting diode chips <b>300</b> located in the light-emitting sub-unit <b>101</b> among the whole light-emitting diode chips <b>300</b> arranged in an array are connected in series, one of the two connection regions <b>2314</b> of the first connection sub-portion <b>2311</b> is required to be connected with an anode <b>310</b> of one light-emitting diode chip <b>300</b>, and the other connection region <b>2314</b> is required to be connected with a cathode <b>320</b> of another light-emitting diode chip <b>300</b>. Thus, the two connection regions <b>2314</b> of the first connection sub-portion <b>2311</b> are respectively located on both sides of the first connection sub-portion <b>2311</b> in the Y direction and at both ends of the first connection sub-portion <b>2311</b> in the X direction.</p><p id="p-0066" num="0065">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a size of a portion of the first connection sub-portion <b>2311</b> other than the connection regions <b>2314</b> at respective positions is equal in the Y direction. For example, the portion of the first connection sub-portion <b>2311</b> other than the connection regions <b>2314</b> can be a rectangle.</p><p id="p-0067" num="0066">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the first connection sub-portion <b>2311</b> can comprise a rectangular central portion as well as a first edge portion and a second edge portion respectively located on both sides of a first central line of the rectangular central portion that extends along the Y direction. Along the Y direction, sizes of the first edge portion and the second edge portion are both smaller than a size of the central portion; and edges of the first edge portion and the second edge portion that are away from a second central line of the central portion that extends along the X direction are aligned with edges of the central portion that extend along the X direction. Here, the first edge portion and the second edge portion are just the connection regions <b>2314</b> in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, and the central portion is the portion of the first connection sub-portion other than the connection regions.</p><p id="p-0068" num="0067">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the second connection sub-portion <b>2312</b> extends along the second direction (the Y direction) parallel to the base substrate <b>100</b> and intersecting with the first direction (the X direction); the electrical contact points <b>2023</b> of the second connection sub-portion <b>2312</b> are located at both end portions of the second connection sub-portion <b>2312</b> in the second direction. The electrical contact point pair <b>203</b> constituted by the electrical contact point <b>2023</b> of the second connection sub-portion <b>2312</b> and the electrical contact point <b>2023</b> of an adjacent first connection sub-portion <b>2311</b> is configured to connect the plurality of the light-emitting diode chips <b>300</b> in series.</p><p id="p-0069" num="0068">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the light-emitting sub-unit <b>101</b> comprises a plurality of first connection sub-portion rows <b>2310</b> extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows <b>2310</b> comprises at least one first connection sub-portion <b>2311</b>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> schematically shows that the first connection sub-portion row <b>2310</b> comprises one first connection sub-portion <b>2311</b>. Two end portions of the second connection sub-portion <b>2312</b> are respectively located in notches <b>2313</b> opposite to each other at end portions of adjacent two first connection sub-portion rows <b>2310</b>, so as to connect the adjacent first connection sub-portion rows <b>2310</b> by the light-emitting diode chips <b>300</b>. That is, an end portion of the second connection sub-portion <b>2312</b> extends into the notch <b>2313</b> of the first connection sub-portion <b>2311</b>, so that the third electrical contact point <b>2023</b> located at the end portion of the second connection sub-portion <b>2312</b> can constitute the electrical contact point pair <b>203</b> with the third electrical contact point <b>2023</b> located in the connection region <b>2314</b> of the first connection sub-portion <b>2311</b>.</p><p id="p-0070" num="0069">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the second connection sub-portions <b>2312</b> connected with a same first connection sub-portion row <b>2310</b> by the light-emitting diode chips <b>300</b> are respectively located on both sides of the first connection sub-portion row <b>2310</b> in the second direction and are respectively located at both ends of the first connection sub-portion row <b>2310</b> in the first direction. An example in which one first connection sub-portion row <b>2310</b> comprises one first connection sub-portion <b>2311</b> is illustrated. Because two notches <b>2313</b> of the first connection sub-portion <b>2311</b> are respectively located on both sides of the first connection sub-portion <b>2311</b> in the Y direction and located at both ends of the first connection sub-portion <b>2311</b> in the X direction, the two second connection sub-portions <b>2312</b> connected with the first connection sub-portion <b>2311</b> by the light-emitting diode chips <b>300</b> are respectively located on both sides of the first connection sub-portion <b>2311</b> in the Y direction and located at both ends of the connection sub-portion <b>2311</b> in the X direction.</p><p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a partial structural schematic diagram of a light-emitting sub-unit comprised in a backplane provided by another example of the embodiment of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, each of the first connection sub-portion rows <b>2310</b> can comprise a plurality of the first connection sub-portions <b>2311</b>; and a connection region <b>2314</b> of one first connection sub-portion <b>2311</b> of adjacent first connection sub-portions <b>2311</b> is located in a notch <b>2313</b> of the other first connection sub-portion <b>2311</b> of the adjacent first connection sub-portions <b>2311</b>, so that adjacent connection regions <b>2314</b> are connected by the light-emitting diode chip <b>300</b>. For example, the expression that adjacent connection regions are connected by the light-emitting diode chip can be that the adjacent connection regions are electrically connected by the light-emitting diode chip. A connection region <b>2314</b> of one first connection sub-portion <b>2311</b> of the adjacent first connection sub-portions <b>2311</b> extends into a notch <b>2313</b> of the other first connection sub-portion <b>2311</b> of the adjacent first connection sub-portions <b>2311</b>, so that electrical contact points on the two connection regions <b>2314</b> adjacent to each other of the two first connection sub-portions <b>2311</b> are respectively electrically connected with an anode and a cathode of the light-emitting diode chip <b>300</b>. That is, the adjacent first connection sub-portions <b>2311</b> in the first connection sub-portion row <b>2310</b> have complementary shapes in a position where the connection is implemented by the light-emitting diode chip <b>300</b>.</p><p id="p-0072" num="0071">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, each of the first connection sub-portion rows <b>2310</b> comprises a first end portion <b>2315</b> and a second end portion <b>2316</b>; first end portions <b>2315</b> of the plurality of the connection sub-portion rows <b>2310</b> are aligned in the second direction; the second end portions <b>2316</b> of the plurality of the connection sub-portion rows <b>2310</b> are aligned in the second direction; and the plurality of the first connection sub-portion rows <b>2310</b> and the second connection sub-portions <b>2312</b> are integrally connected in a square wave shape to efficiently utilize the space of the backplane.</p><p id="p-0073" num="0072">For example, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, an edge of the second connection sub-portion <b>2312</b> away from the first connection sub-portion <b>2310</b> and extending along the Y direction is aligned with the first end portion <b>2315</b> or the second end portion <b>2316</b> of the first connection sub-portion row <b>2310</b>.</p><p id="p-0074" num="0073">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, except the connection regions <b>2314</b> located at both ends of the first connection sub-portion row <b>2310</b>, a size D of the first connection sub-portion row <b>2310</b> at respective positions in the first direction is substantially equal in the second direction. The expression &#x201c;substantially equal&#x201d; here and later refers to that, a ratio of a size difference at respective positions along the second direction to a size at the respective positions is not greater than 5%. When the first connection sub-portion row <b>2310</b> comprises a plurality of the first connection sub-portions <b>2311</b>, along the Y direction, a total size of two connection regions <b>2314</b> forming the electrical contact point pair <b>203</b> in adjacent first connection sub-portions <b>2311</b> and a space between the two connection regions <b>2314</b> is equal to a size of a portion of a first connection sub-portion <b>2311</b> other than the connection regions <b>2314</b>, to efficiently utilize the space of the backplane.</p><p id="p-0075" num="0074">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, at least one light-emitting unit <b>110</b> comprises a plurality of light-emitting sub-units <b>101</b>; and the plurality of the light-emitting sub-units <b>101</b> share the first connection portion <b>210</b> and the second connection portion <b>220</b>, so as to be connected in parallel, that is, the plurality of the light-emitting sub-units <b>101</b> share the first connection portion <b>210</b> and the second connection portion <b>220</b>, so that the plurality of the light-emitting sub-units <b>101</b> are connected in parallel. <figref idref="DRAWINGS">FIG. <b>1</b></figref> schematically shows that two light-emitting units <b>110</b> adjacent in the first direction have first connection portions and the second connection portions both separated from each other, but it is not limited thereto. In order to reduce the number of wirings connecting the cathodes of the light-emitting diode chips to the circuit board (e.g., a printed circuit board), second connection portions (an example in which the second connection portions are connected with the cathodes of the light-emitting diode chips is illustrated) of at least two light-emitting units arranged in the first direction can also be electrically connected. Similarly, the second connection portions of at least two light-emitting units arranged in the second direction can be connected to a same cathode wiring to save the number of the wirings and reduce the fabrication process costs.</p><p id="p-0076" num="0075">For example, in one example of the embodiment of the present disclosure, a plurality of the light-emitting sub-units <b>101</b> in each of the light-emitting units <b>110</b> are connected in parallel; and a plurality of the light-emitting diode chips <b>300</b> in each of the light-emitting sub-units <b>101</b> are connected in series.</p><p id="p-0077" num="0076"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a partial planar structural schematic diagram of a backplane provided by another example of the embodiment of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the backplane in the example differs from the backplane shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> in that: each of the light-emitting units <b>110</b> in the example comprises only one light-emitting sub-unit, then, a plurality of light-emitting diode chips <b>300</b> in the light-emitting unit <b>110</b> are connected in series by a first connection portion <b>210</b>, a second connection portion <b>220</b>, and a third connection portion <b>230</b> comprised in the connection line <b>200</b>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> schematically shows that second connection portions of adjacent two light-emitting units <b>110</b> arranged in the second direction are connected to different cathode wirings, but it is not limited thereto. In order to reduce the number of the wirings for connecting the cathodes of the light-emitting diode chips to the circuit board (e.g., a printed circuit board), the second connection portions of at least two light-emitting units arranged in the second direction can also be connected to a same cathode wiring, so as to save the number of the wirings and reduce the fabrication process costs.</p><p id="p-0078" num="0077">In the embodiment of the present disclosure, a glass substrate provided with a circuit connection unit, for example, a PCB board for electrically connecting light-emitting diode chips in a backlight source, is used instead of a conventional substrate, and a purpose for fabricating more light regions on only one glass substrate can be achieved without splicing a plurality of substrates, which saves costs.</p><p id="p-0079" num="0078">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the first connection portion <b>210</b> comprises a first protrusion portion <b>212</b>; and the first protrusion portion <b>212</b> is located within a notch <b>2313</b> at a connection region <b>2314</b> of a first connection sub-portion row <b>2310</b> connected with the first protrusion portion <b>212</b> by the light-emitting diode chip <b>300</b>. A first electrical contact point <b>2021</b> of the first connection portion <b>210</b> is located in the first protrusion portion <b>212</b>; and the first protrusion portion <b>212</b> extends into the notch <b>2313</b> of the first connection sub-portion row <b>2310</b>, so that the first electrical contact point <b>2021</b> of the first connection portion <b>210</b> and a third electrical contact point <b>2023</b> of a third connection portion <b>230</b> are respectively electrically connected with an anode <b>310</b> and a cathode <b>320</b> of the light-emitting diode chip <b>300</b>. For example, the first protrusion portion <b>212</b> and the corresponding notch <b>2313</b> of the first connection sub-portion row have complementary shapes.</p><p id="p-0080" num="0079">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the second connection portion <b>220</b> comprises a second protrusion portion <b>222</b>; and the second protrusion portion <b>222</b> is located within a notch <b>2313</b> at a connection region <b>2314</b> of the first connection sub-portion row <b>2310</b> connected with the second protrusion portion <b>222</b> by the light-emitting diode chip <b>300</b>. A second electrical contact point <b>2022</b> of the second connection portion <b>220</b> is located in the second protrusion portion <b>222</b>; and the second protrusion portion <b>222</b> extends into the notch <b>2313</b> of the first connection sub-portion row <b>2310</b>, so that the second electrical contact point <b>2022</b> of the second connection portion <b>220</b> and a third electrical contact point <b>2023</b> of the third connection portion <b>230</b> are respectively electrically connected with an anode <b>310</b> and a cathode <b>320</b> of the light-emitting diode chip <b>300</b>. For example, the second protrusion portion <b>222</b> and the corresponding notch <b>2313</b> of the first connection sub-portion row have complementary shapes.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a planar structural schematic diagram of a light-emitting unit provided by another example of the embodiment of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a difference from the example shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> is that, a third connection portion <b>230</b> in the example comprises only one connection sub-portion; both ends of the third connection portion <b>230</b> each are provided with a third electrical contact point <b>2023</b>; in addition, the third electrical contact point <b>2023</b> at one end of the third connection portion <b>230</b> and a first electrical contact point <b>2021</b> at an end portion of a first connection portion <b>210</b> constitute an electrical contact point pair, and the third electrical contact point <b>2023</b> at the other end of the third connection portion <b>230</b> and a second electrical contact point <b>2022</b> of the second connection portion <b>220</b> constitute an electrical contact point pair. Thus, in the example, each of the light-emitting sub-units <b>101</b> comprises only two light-emitting diode chips <b>300</b> connected in series; and a plurality of light-emitting sub-units <b>101</b> comprised in the light-emitting unit <b>110</b> are connected in parallel by the first connection portion <b>210</b> and the second connection portion <b>220</b>.</p><p id="p-0082" num="0081">The example is not limited thereto. For example, the light-emitting unit <b>110</b> can further comprise more than three light-emitting sub-units <b>101</b>; and the third connection portion <b>230</b> in the respective light-emitting sub-units <b>101</b> comprises only one connection sub-portion. For example, the third connection portion <b>230</b> in the respective light-emitting sub-units <b>101</b> comprised in the light-emitting unit <b>110</b> can also comprise a plurality of connection sub-portions; each of the connection sub-portions extends along the Y direction; both ends of the connection sub-portions in the Y direction respectively have an electrical contact point; and adjacent connection sub-portions are connected by the light-emitting diode chip <b>300</b>, that is, the adjacent connection sub-portions are connected head to tail by the light-emitting diode chip <b>300</b>.</p><p id="p-0083" num="0082">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a plurality of light-emitting diode chips <b>300</b> in each of the light-emitting units <b>110</b> are evenly distributed.</p><p id="p-0084" num="0083">For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, in a case in which a plurality of light-emitting units are arranged in an array, the plurality of the light-emitting diode chips <b>300</b> in the backplane can also be evenly distributed. For example, a minimum distance between two light-emitting diode chips <b>300</b> adjacent to each other in the first direction is a first distance; and a minimum distance between two light-emitting diode chips <b>300</b> adjacent to each other in the second direction is a second distance. For example, according to the embodiment of the present disclosure, the first distances of the respective positions are all equal to each other, or the second distances of the respective positions are all equal to each other; or the first distances of the respective positions are all equal to each other, and the second distances of the respective positions are all equal to each other.</p><p id="p-0085" num="0084">For example, the positions and connection relationship of the respective connection portions in the connection line <b>200</b> on the base substrate <b>100</b> are designed according to the positions of the light-emitting diode chips <b>300</b>. In the embodiment of the present disclosure, in order to implement better current carrying capacity of the respective connection portions; a line width of each of the connection portions in a direction perpendicular to an extension direction of the each of the connection portions should be set greater; however, a distance between adjacent connection portions can be made not less than 15 microns while increasing the line width as wide as possible. For example, the respective connection portions are spread all over the glass substrate in a case in which the distance between the respective connection portions is not less than 15 microns, which can improve flatness of the entire backplane before providing the light-emitting diode chips.</p><p id="p-0086" num="0085"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a structural schematic diagram of a partial cross section taken along line AA shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>. As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the backplane further comprises a plurality of wirings <b>500</b> parallel to each other; the wirings <b>500</b> are located on a side of the connection line <b>200</b> facing the base substrate <b>100</b>, and comprise a plurality of first wirings <b>510</b> and a plurality of second wirings <b>520</b>. The wirings <b>500</b>, for example, extend along the second direction.</p><p id="p-0087" num="0086">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, in the embodiment of the present disclosure, the plurality of the first wirings <b>510</b> and the plurality of the second wirings <b>520</b> extending along the second direction can be formed by depositing a first conductive layer on the base substrate <b>100</b> and patterning the first conductive layer. For example, the first conductive layer can be directly deposited on the glass substrate.</p><p id="p-0088" num="0087">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a first insulation layer <b>600</b> is provided between the plurality of the wirings <b>500</b> parallel to each other and the connection line <b>200</b>, to have an insulation function. For example, a thickness of the first insulation layer <b>600</b> is relatively thin, which can be on an order of microns. The first insulation layer <b>600</b> can comprise a first buffer layer <b>610</b>, a first resin layer <b>620</b>, and a first passivation layer <b>630</b>; and the first resin layer <b>620</b> can serve to adhere the first buffer layer <b>610</b> and the first passivation layer <b>630</b>.</p><p id="p-0089" num="0088">For example, after patterning to form the wiring <b>500</b>, a first insulation material layer can be deposited on the wiring <b>500</b>, and the first insulation material layer is patterned to form a via hole exposing the first wiring <b>510</b> and a via hole exposing the second wiring <b>520</b>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> schematically shows the via hole exposing the first wiring <b>510</b>.</p><p id="p-0090" num="0089">For example, if a material of the wiring <b>500</b> comprises copper, a material of the first buffer layer <b>610</b> in the first insulation layer <b>600</b> that is in contact with the wiring <b>500</b> comprises silicon nitride, which results in better adhesion between the wiring <b>500</b> and the first buffer layer <b>610</b>.</p><p id="p-0091" num="0090">For example, after patterning to form the first insulation layer <b>600</b>, a second conductive layer can be deposited on the first insulation layer <b>600</b>, and the second conductive layer is patterned to form the connection line <b>200</b> in the respective light-emitting units.</p><p id="p-0092" num="0091">For example, if a material of the connection line <b>200</b> comprises copper, a material of the first passivation layer <b>630</b> in the first insulation layer <b>600</b> that is in contact with the connection line <b>200</b> comprises silicon nitride, which results in better adhesion between the connection line <b>200</b> and the first passivation layer <b>630</b>.</p><p id="p-0093" num="0092">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the first input end <b>211</b> of the connection line <b>200</b> is connected with the first wiring <b>510</b>, and the second input end <b>221</b> of the connection line <b>200</b> is connected with the second wiring <b>520</b>. That is, the first input end <b>211</b> of the first connection portion <b>210</b> is electrically connected with the first wiring <b>510</b> through the via hole <b>601</b> located in the first insulation layer <b>600</b>, to connect one of the anode and the cathode of the light-emitting diode chip <b>300</b> that is electrically connected with the first electrical contact point of the first connection portion <b>210</b> to the first wiring <b>510</b>; the second input end <b>221</b> of the second connection portion <b>220</b> is electrically connected with the second wiring <b>520</b> through the via hole located in the first insulation layer <b>600</b>, to connect the other of the anode and the cathode of the light-emitting diode chip <b>300</b> that is electrically connected with the second electrical contact point of the second connection portion <b>220</b> to the second wiring <b>520</b>.</p><p id="p-0094" num="0093">For example, the base substrate <b>100</b> is a glass substrate, and a thickness of the base substrate <b>100</b> can be approximately 5 millimeters. Because thicknesses of the respective conductive layers and insulation layers can all be formed relatively thin, a thickness of the glass-based circuit board comprising the connection line in the backplane other than the light-emitting diode chips is not greater than 8 millimeters in the direction perpendicular to the base substrate <b>100</b>, so that an overall thickness of the backplane to be relatively thin can be ensured.</p><p id="p-0095" num="0094">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the backplane further comprises a circuit board <b>900</b> located on the base substrate <b>100</b>; and the circuit board <b>900</b> is configured to be electrically connected with the first wiring <b>510</b> and the second wiring <b>520</b>.</p><p id="p-0096" num="0095">For example, the circuit board <b>900</b> can be a flexible printed circuit board, which is connected with an external power source to perform voltage signal driving on the respective light-emitting units, for example, in region division and/or time division.</p><p id="p-0097" num="0096">For example, the external power source can comprise a 12 V voltage source and a Serial Peripheral Interface (SPI).</p><p id="p-0098" num="0097">For example, the external power source can be connected to the circuit board <b>900</b> by a plurality of circuit controllers to implement controlling of the plurality of the light-emitting units in region division. For example, the respective circuit controllers can be connected by signal lines such as power lines, clock lines, and input/output lines (I/O lines) to control operation timing of the respective circuit controllers; and each of the circuit controllers can be electrically connected with one or more light-emitting units to control the light-emitting units to emit light in time division.</p><p id="p-0099" num="0098">In the embodiment of the present disclosure, the backplane can achieve effects of good contrast and high brightness by controlling the light-emitting units in region division.</p><p id="p-0100" num="0099">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a thickness of the wiring <b>500</b> (e.g., less than 0.1 millimeters) is greater than a thickness of the connection line <b>200</b>, and widths of the first connection portion <b>210</b>, the second connection portion <b>220</b>, and the third connection portion <b>230</b> comprised in the connection line <b>200</b> are all greater than a width of the wiring <b>500</b>. The plurality of the wirings <b>500</b> parallel to each other are distributed on the base substrate <b>100</b> to connect the anodes and the cathodes of light-emitting diode chips <b>300</b> in the respective light-emitting units to the circuit board <b>900</b>; and in a case in which a distance between adjacent wirings <b>500</b> is ensured to meet electrical safety requirements (e.g., not less than 15 microns), the line width of the wiring <b>500</b> can be set relatively narrow, so that the number of the light-emitting units can be more. Meanwhile, in order to ensure current carrying capacity of the wiring <b>500</b>, the thickness of the wiring <b>500</b> can be set relatively great. For example, line widths of the wirings and the respective connection portions can be obtained according to temperature increasement of materials thereof, that is, a line width can be obtained according to relationship between temperature increasement of a material and a load current. Because the insulation layer located between the wiring and the connection line is relatively thin, when designing the line width of the connection portion in the connection line, it should also be considered to avoid signal crosstalk due to a relatively large overlapping area of the wiring and the connection line.</p><p id="p-0101" num="0100">For example, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the backplane further comprises a reflective layer <b>400</b> located between the connection line <b>200</b> and the plurality of the light-emitting diode chips <b>300</b>. A second insulation layer <b>700</b> is further provided between the reflective layer <b>400</b> and the connection line <b>200</b> to isolate the reflective layer <b>400</b> and the connection line <b>200</b> from each other.</p><p id="p-0102" num="0101">For example, the reflective layer <b>400</b> can be a metal layer having a smooth surface to reflect light. The reflective layer according to the embodiment of the present disclosure is used to reflect light emitted by the light-emitting diode chip, so as to improve light efficiency. As compared with a method of providing photosensitive white oil on a general PCB board to reflect light, the method of providing the reflective layer according to the embodiment of the present disclosure can achieve better light reflecting effect, and improve light efficiency.</p><p id="p-0103" num="0102">For example, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the second insulation layer <b>700</b> comprises a second buffer layer <b>710</b> and a second resin layer <b>720</b>.</p><p id="p-0104" num="0103">For example, a material of the connection line <b>200</b> comprises copper, and a material of the second buffer layer <b>710</b> in the second insulation layer <b>700</b> that is in contact with the connection line <b>200</b> comprises silicon nitride, which results in better adhesion between the connection line <b>200</b> and the second buffer layer <b>710</b>.</p><p id="p-0105" num="0104">For example, after forming the connection line <b>200</b>, a second insulation material layer can be deposited on the connection line <b>200</b>; the second insulation material layer is patterned to form the second insulation layer <b>700</b> having a via hole; and the via hole in the second insulation layer <b>700</b> is used to expose the connection line <b>200</b>.</p><p id="p-0106" num="0105">For example, after forming the second insulation layer <b>700</b>, a reflective material layer is deposited on the second insulation layer <b>700</b>, and the reflective material layer is patterned to form the reflective layer <b>400</b> exposing the connection line <b>200</b>. That is, the reflective layer <b>400</b> exposes the via hole provided in the second insulation layer <b>700</b> to ensure that the subsequent light-emitting diode chip can be electrically connected with the connection line <b>200</b> through the via hole provided in the second insulation layer <b>700</b>.</p><p id="p-0107" num="0106">For example, a third insulation layer <b>730</b> is further provided on a side of the reflective layer <b>400</b> away from the second insulation layer <b>700</b> to insulate the reflective layer <b>400</b> from the light-emitting diode chip <b>300</b>.</p><p id="p-0108" num="0107">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the backplane further comprises a white glue layer <b>810</b> located on a side of the reflective layer <b>400</b> away from the base substrate <b>100</b>; and the white glue layer <b>810</b> has an opening exposing the light-emitting diode chip <b>300</b>.</p><p id="p-0109" num="0108">For example, after electrical connection between the light-emitting diode chip <b>300</b> and the connection line <b>200</b> is completed, the white glue layer <b>810</b> can be formed. For example, before forming the white glue layer <b>810</b>, a surface in a position surrounding the light-emitting diode chip <b>300</b> and closely adjacent to the light-emitting diode chip <b>300</b> and a position outside the region can be subjected to a treatment, for example, respectively subjected to hydrophobization and hydrophilization, so that the white glue layer <b>810</b> sprayed between adjacent light-emitting diode chips <b>300</b> does not cover the light-emitting diode chip <b>300</b> during a diffusion process. For example, the white glue layer <b>810</b> and the light-emitting diode chip <b>300</b> are both provided on a same layer. For example, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the white glue layer <b>810</b> and the light-emitting diode chip <b>300</b> are both located on the third insulation layer <b>730</b>.</p><p id="p-0110" num="0109">For example, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the region surrounding the light-emitting diode chip <b>300</b> can expose the reflective layer <b>400</b>, so that the reflective layer <b>400</b> reflects light emitted by the light-emitting diode chip <b>300</b>, so as to improve light efficiency. A thickness of the white glue layer <b>810</b> located between light-emitting diode chips <b>300</b> is relatively great so that a distance between a flat surface of the white glue layer <b>810</b> away from the base substrate <b>100</b> and the base substrate <b>100</b> is greater than a distance between a surface of the light-emitting diode chip <b>300</b> away from the base substrate <b>100</b> and the base substrate <b>100</b>, and thus, the white glue layer surrounding the light-emitting diode chip can also have a function of reflecting light to further increase reflectivity of the backplane.</p><p id="p-0111" num="0110">For example, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the backplane further comprises a transparent layer <b>820</b> located on a side of the white glue layer <b>810</b> away from the base substrate <b>100</b> to cover the white glue layer <b>810</b> and the light-emitting diode chip <b>300</b>, thereby protecting the light-emitting diode chip <b>300</b>.</p><p id="p-0112" num="0111">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the base substrate <b>100</b> can comprise a plurality of coating regions extending along the second direction and closely arranged in the first direction; and coating can be completed by sequentially coating the transparent layer <b>820</b> in each coating region.</p><p id="p-0113" num="0112">Another embodiment of the present disclosure provides a glass-based circuit board, <figref idref="DRAWINGS">FIG. <b>9</b></figref> is a planar structural schematic diagram of a glass-based circuit board provided by another embodiment of the present disclosure; and <figref idref="DRAWINGS">FIG. <b>10</b></figref> is a planar structural schematic diagram of the connection line unit in the glass-based circuit board shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>. As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the glass-based circuit board comprises a glass substrate <b>10</b> and a plurality of connection line units <b>200</b> arranged in an array on the glass substrate <b>10</b>. Each of the connection line units <b>200</b> comprises at least one connection line sub-unit <b>201</b>; the connection line sub-unit <b>201</b> comprises a plurality of electrical contact point pairs; each of the electrical contact point pairs is configured to be connected with an anode and a cathode of a light-emitting diode chip in one-to-one correspondence. The connection line sub-unit <b>201</b> shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> comprises connection portions that connect the plurality of the light-emitting diode chips in the light-emitting sub-unit shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> in series. The glass-based circuit board provided by this embodiment can be a circuit board of the backplane shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> before providing the light-emitting diode chip.</p><p id="p-0114" num="0113">The glass-based circuit board according to the embodiment of the present disclosure replaces a general PCB board, for example, a PCB board used for electrically connecting the light-emitting diode chips in a backlight source, which can overcome the problem of poor heat dissipation performance of a general PCB substrate; in addition, because the glass substrate is not easily deformed, only one large-sized glass substrate is required to be used in a process of fabricating a large-sized backplane, without splicing a plurality of substrates, which can reduce fabrication costs and driving costs.</p><p id="p-0115" num="0114">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> and <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the connection line sub-unit <b>201</b> comprises a first connection portion <b>210</b> and a second connection portion <b>220</b>; the first connection portion <b>210</b> comprises a first input end <b>211</b>; the second connection portion comprises a second input end <b>221</b>; and the first connection portion <b>210</b> and the second connection portion <b>220</b> respectively comprise an electrical contact point. For example, the first connection portion <b>210</b> comprises a first electrical contact point <b>2021</b>; and the second connection portion <b>220</b> comprises a second electrical contact point <b>2022</b>. Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the connection line sub-unit <b>201</b> is configured to connect a plurality of light-emitting diode chips <b>300</b> in series.</p><p id="p-0116" num="0115">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> and <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the connection line sub-unit <b>201</b> further comprises a third connection portion <b>230</b>; and both ends of the third connection portion <b>230</b> each comprise one electrical contact point, for example, both ends of the third connection portion <b>230</b> each comprise a third electrical contact point <b>2023</b>. A third electrical contact point <b>2023</b> at one end of the third connection portion <b>230</b> and the first electrical contact point <b>2021</b> of the first connection portion <b>210</b> constitute an electrical contact point pair <b>202</b>; a third electrical contact point <b>2023</b> at the other end of the third connection portion <b>230</b> and the second electrical contact point <b>2022</b> of the second connection portion <b>220</b> constitute an electrical contact point pair <b>202</b>. Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, each of the electrical contact point pairs <b>202</b> can be respectively connected with an anode <b>310</b> and a cathode <b>320</b> of a light-emitting diode chip <b>300</b> in one-to-one correspondence.</p><p id="p-0117" num="0116">For example, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the first connection portion <b>210</b>, the second connection portion <b>220</b> and the third connection portion <b>230</b> are provided in a same layer and made of a same material. For example, materials of the respective connection portions can all be copper, but are not limited thereto, and can also be other conductive materials.</p><p id="p-0118" num="0117">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> and <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in each of the connection line sub-units <b>201</b>, a third connection portion <b>230</b> comprises a plurality of connection sub-portions <b>231</b>; and both ends of each of the connection sub-portions <b>231</b> each comprise one electrical contact point, for example, a third electrical contact point <b>2023</b>. The plurality of the connection sub-portions <b>231</b> are adjacent head to tail, so that adjacent electrical contact points <b>2023</b> of adjacent connection sub-portions <b>231</b> constitute an electrical contact point pair <b>203</b>. The above-described expression that &#x201c;the plurality of the connection sub-portions are adjacent head to tail&#x201d; refers to that the plurality of the connection sub-portions each comprise a first end and a second end; a first end of one connection sub-portion of two adjacent connection sub-portions is adjacent to a second end of the other connection sub-portion of the two adjacent connection sub-portions; and an electrical contact point located at a first end of the one connection sub-portion and an electrical contact point located at a second end of the other connection sub-portion constitute an electrical contact point pair.</p><p id="p-0119" num="0118">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, both ends of each of the connection sub-portions <b>231</b> each comprise a third electrical contact point <b>2023</b> for electrical connecting with an anode <b>310</b> or a cathode <b>320</b> of a light-emitting diode chip <b>300</b>; two electrical contact points in each of the electrical contact point pairs <b>203</b> can be respectively connected with an anode <b>310</b> and a cathode <b>320</b> of one light-emitting diode chip <b>300</b> in one-to-one correspondence, so that the plurality of the connection sub-portions <b>231</b> are connected head to tail by the light-emitting diode chips <b>300</b>. That is, the plurality of the connection sub-portions <b>231</b> are connected head to tail sequentially by the light-emitting diode chips <b>300</b>.</p><p id="p-0120" num="0119"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic diagram of the third connection portion in the connection line sub-unit of <figref idref="DRAWINGS">FIG. <b>10</b></figref>; and <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram of the first connection sub-portion in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0121" num="0120">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>11</b></figref> and <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the plurality of the connection sub-portions <b>231</b> comprise a first connection sub-portion <b>2311</b> and a second connection sub-portion <b>2312</b>. The first connection sub-portion <b>2311</b> extends along a first direction (an X direction) parallel to the glass substrate <b>10</b>; the first connection sub-portion <b>2311</b> has a shape in which notches <b>2313</b> are formed at two corners of a substantially rectangular shape that are opposite to each other in a diagonal direction; the first connection sub-portion <b>2311</b> comprises connection regions <b>2314</b> corresponding to the notches <b>2313</b>; and an electrical contact point <b>2023</b> of the first connection sub-portion <b>2311</b> is located on a side of the connection region <b>2314</b> facing the notch <b>2313</b>. The first connection sub-portion according to this embodiment has same features as the first connection sub-portion shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, which will be omitted here.</p><p id="p-0122" num="0121">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the second connection sub-portion <b>2312</b> extends along a second direction (a Y direction) parallel to the glass substrate <b>100</b> and intersecting with the first direction; the electrical contact points <b>2023</b> of the second connection sub-portion <b>2312</b> are located at both end portions of the second connection sub-portion <b>2312</b> in the second direction. An electrical contact point pair <b>203</b> constituted by an electrical contact point <b>2023</b> of the second connection sub-portion <b>2312</b> and an electrical contact point <b>2023</b> of an adjacent first connection sub-portion <b>2311</b> is configured to connect a plurality of the light-emitting diode chips <b>300</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> in series. The second connection sub-portion according to this embodiment has same features as the second connection sub-portion shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, which will be omitted here.</p><p id="p-0123" num="0122">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the connection line sub-unit <b>201</b> comprises a plurality of first connection sub-portion rows <b>2310</b> extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows <b>2310</b> comprises at least one first connection sub-portion <b>2311</b>. <figref idref="DRAWINGS">FIG. <b>11</b></figref> schematically shows that the first connection sub-portion row <b>2310</b> comprises one first connection sub-portion <b>2311</b>. Two end portions of the second connection sub-portion <b>2312</b> are respectively located in the notches <b>2313</b> at end portions of adjacent first connection sub-portion rows <b>2310</b>, so that electrical contact points <b>2023</b> at the two end portions of the second connection sub-portion <b>2312</b> each constitute an electrical contact point pair <b>203</b> with an electrical contact point <b>2023</b> of an adjacent first connection sub-portion row <b>2310</b>. The second connection sub-portions <b>2312</b> forming the electrical contact point pairs <b>203</b> with a same first connection sub-portion row <b>2310</b> are respectively located on both sides of the first connection sub-portion row <b>2310</b> in the second direction and are respectively located at both ends of the first connection sub-portion row <b>2310</b> in the first direction. Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the two end portions of the second connection sub-portions <b>2312</b> are respectively located in the notches <b>2313</b> opposite to each other at the end portions of the adjacent two first connection sub-portion rows <b>2310</b>, to connect the adjacent first connection sub-portion rows <b>2310</b> by the light-emitting diode chips <b>300</b>. In addition, the second connection sub-portions <b>2312</b> connected with a same first connection sub-portion row <b>2310</b> by the light-emitting diode chips <b>300</b> are respectively located on both sides of the first connection sub-portion row <b>2310</b> in the second direction and are respectively located at both ends of the first connection sub-portion row <b>2310</b> in the first direction. The first connection sub-portion row in the example shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref> has same features as the first connection sub-portion row shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the position relationship between the first connection sub-portion row and the second connection sub-portion shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref> is the same as the position relationship between the first connection sub-portion row and the second connection sub-portion shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, which will be omitted here.</p><p id="p-0124" num="0123"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a partial structural schematic diagram of a connection line sub-unit provided by another example of the embodiment of the present disclosure. In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, each of the first connection sub-portion rows <b>2310</b> comprises a plurality of first connection sub-portions <b>2311</b>; and a connection region <b>2314</b> of one first connection sub-portion <b>2311</b> of adjacent first connection sub-portions <b>2311</b> is located in the notch <b>2313</b> of the other first connection sub-portion <b>2311</b> of the adjacent first connection sub-portions <b>2311</b>. Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the adjacent connection regions <b>2314</b> are connected by the light-emitting diode chip <b>300</b>. The first connection sub-portion row according to this embodiment has same features as the first connection sub-portion row shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, which will be omitted here.</p><p id="p-0125" num="0124">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref> to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, except the connection regions <b>2314</b> located at both ends of the first connection sub-portion row <b>2310</b>, a size D of the first connection sub-portion row <b>2310</b> in respective positions in the first direction is substantially equal along the second direction.</p><p id="p-0126" num="0125">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, at least one connection line sub-unit <b>201</b> comprises a plurality of connection line sub-units <b>201</b>; and the plurality of the connection line sub-units <b>201</b> share the first connection portion <b>210</b> and the second connection portion <b>220</b>. Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>2</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the plurality of the connection line sub-units <b>201</b> share the first connection portion <b>210</b> and the second connection portion <b>220</b>, so as to be connected in parallel, that is, the plurality of the connection line sub-units <b>201</b> share the first connection portion <b>210</b> and the second connection portion <b>220</b> so that the plurality of the light-emitting sub-units <b>101</b> are connected in parallel.</p><p id="p-0127" num="0126">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a first connection portion <b>210</b> comprises a first protrusion portion <b>212</b>, an electrical contact point <b>2021</b> of the first connection portion <b>210</b> is located on the first protrusion portion <b>212</b>, and the first protrusion portion <b>212</b> is located within a notch <b>2313</b> corresponding to a connection region <b>2314</b> of a first connection sub-portion row <b>2310</b> adjacent to the first protrusion portion <b>212</b>, so that an electrical contact point <b>2021</b> on the first protrusion portion <b>212</b> and an electrical contact point <b>2023</b> in the connection region <b>2314</b> of the first connection sub-portion row <b>2310</b> constitute an electrical contact point pair <b>202</b>; a second connection portion <b>220</b> comprises a second protrusion portion <b>222</b>, an electrical contact point <b>2022</b> of the second connection portion <b>220</b> is located on the second protrusion portion <b>222</b>, and the second protrusion portion <b>222</b> is located within a notch <b>2313</b> corresponding to a connection region <b>2314</b> of a first connection sub-portion row <b>2310</b> adjacent to the second protrusion portion <b>222</b>, so that the electrical contact point <b>2022</b> on the second protrusion portion <b>222</b> and an electrical contact point <b>2023</b> in the connection region <b>2314</b> of the first connection sub-portion row <b>2310</b> constitute an electrical contact point pair <b>202</b>.</p><p id="p-0128" num="0127">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the first protrusion portion <b>212</b> of the first connection portion <b>210</b> extends into the notch <b>2313</b> of the first connection sub-portion row <b>2310</b>, so that the first electrical contact point <b>2021</b> of the first connection portion <b>210</b> and the third electrical contact point <b>2023</b> of the third connection portion <b>230</b> are respectively electrically connected with an anode <b>310</b> and a cathode <b>320</b> of a light-emitting diode chip <b>300</b>. The second protrusion portion <b>222</b> of the second connection portion <b>220</b> extends into the notch <b>2313</b> of the first connection sub-portion row <b>2310</b>, so that the second electrical contact point <b>2022</b> of the second connection portion <b>220</b> and the third electrical contact point <b>2023</b> of the third connection portion <b>230</b> are respectively electrically connected with an anode <b>310</b> and a cathode <b>320</b> of a light-emitting diode chip <b>300</b>. The position and connection relationship between the first connection portion and the first connection sub-portion row according to this embodiment is the same as the position and connection relationship between the first connection portion and the first connection sub-portion row shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, and the position and connection relationship between the second connection portion and the first connection sub-portion row according to this embodiment is the same as the position and connection relationship between the second connection portion and the first connection sub-portion row shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, which will be omitted here.</p><p id="p-0129" num="0128">For example, the connection line unit of the glass-based circuit board provided by this embodiment can further comprise the connection portion shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>; <figref idref="DRAWINGS">FIG. <b>7</b></figref> and the related description can be referred to for a specific structure of the connection line unit, which will be omitted here.</p><p id="p-0130" num="0129">For example, the glass-based circuit board provided by this embodiment further comprises a plurality of wirings <b>500</b> parallel to each other on a side of the connection line unit <b>200</b> facing the base substrate <b>100</b> (i.e., the glass substrate <b>10</b>) as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>; and the wirings <b>500</b> comprise a plurality of first wirings <b>510</b> and a plurality of second wirings <b>520</b>. The first input end <b>211</b> of the connection line unit <b>200</b> is connected with the first wiring <b>510</b>, and the second input end <b>221</b> of the connection line unit <b>200</b> is connected with the second wiring <b>520</b>. The wiring <b>500</b>, for example, extends along the second direction. The wiring provided by this embodiment has same features as the wiring shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, which will be omitted here.</p><p id="p-0131" num="0130">For example, the glass-based circuit board provided by this embodiment further comprises a first insulation layer <b>600</b> located between the wirings <b>500</b> and the connection line unit <b>200</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, to have an insulation function. The first insulation layer provided by this embodiment has same features as the first insulation layer shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, which will be omitted here.</p><p id="p-0132" num="0131">For example, the glass-based circuit board provided by this embodiment further comprises a reflective layer <b>400</b> located between the connection line unit <b>200</b> and the plurality of light-emitting diode chips <b>300</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>. The reflective layer provided by this embodiment has same features and functions as the reflective layer shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, which will be omitted here.</p><p id="p-0133" num="0132">For example, the glass-based circuit board provided by this embodiment further comprises a second insulation layer <b>700</b> located between the reflective layer <b>400</b> and the connection line unit <b>200</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, to isolate the reflective layer <b>400</b> and the connection line unit <b>200</b> from each other. The second insulation layer provided by this embodiment has same features as the second insulation layer shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, which will be omitted here.</p><p id="p-0134" num="0133">For example, the glass-based circuit board provided by this embodiment can further comprise a printed circuit board <b>900</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>; and the circuit board is configured to be electrically connected with the first wiring and the second wiring, to implement driving the connection line unit in region division. The circuit board provided by this embodiment has same features and functions as the circuit board shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, which will be omitted here.</p><p id="p-0135" num="0134">In some examples, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the electrical contact point pairs in each of the connection line units <b>200</b> are evenly distributed so that the evenly distributed plurality of the light-emitting diode chips <b>300</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>6</b></figref> can be connected with the plurality of the electrical contact point pairs in one-to-one correspondence.</p><p id="p-0136" num="0135">For example, the positions of the respective connection portions and the positions of the respective electrical contact point pairs in the connection line unit <b>200</b> on the glass-based circuit board according to the embodiment of the present disclosure are designed according to the positions of the light-emitting diode chips <b>300</b>. In the embodiment of the present disclosure, in order to implement better current carrying capacity of the respective connection portions, a line width of the respective connection portions in a direction perpendicular to an extension direction of the respective connection portions can be set greater; however, it can be considered to make a distance between adjacent connection portions not less than 15 microns while increasing the line width as wide as possible. For example, the respective connection portions are spread all over the glass substrate in a case in which a distance between the connection portions is not less than 15 microns, which can ensure flatness of the entire glass-based circuit board.</p><p id="p-0137" num="0136">For example, in a direction perpendicular to the glass substrate <b>10</b>, a thickness of the glass-based circuit board is not greater than 8 millimeters, to be capable to ensure that the thickness of the backplane including the above-described glass-based circuit board is relatively thin.</p><p id="p-0138" num="0137">The glass-based circuit board according to the above-described embodiment of the present disclosure can be a circuit board for connecting light-emitting diodes in the backplane according to the above-described embodiment, and therefore, the related description of the glass-based circuit board according to the embodiment of the present disclosure can all be applied to the backplane according to the embodiment of the present disclosure, and the related description of the backplane according to the embodiment of the present disclosure can all be applied to the glass-based circuit board according to the embodiment of the present disclosure as well.</p><p id="p-0139" num="0138">The glass-based circuit board provided by the embodiment of the present disclosure can be applied to a backlight source, and can also be applied to a display panel. In addition, the backplane provided by embodiments of the present disclosure can reduce the fabrication costs and the driving costs.</p><p id="p-0140" num="0139">The following statements should be noted:</p><p id="p-0141" num="0140">(1) The accompanying drawings involve only the structure(s) in connection with the embodiment(s) of the present disclosure, and other structure(s) can be referred to common design(s).</p><p id="p-0142" num="0141">(2) In case of no conflict, features in one embodiment or in different embodiments can be combined.</p><p id="p-0143" num="0142">What are described above is related to the illustrative embodiments of the disclosure only and not limitative to the scope of the disclosure; the scopes of the disclosure are defined by the accompanying claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A backplane, comprising:<claim-text>a base substrate;</claim-text><claim-text>a plurality of light-emitting units, arranged in an array on the base substrate,</claim-text><claim-text>wherein each of the plurality of the light-emitting units comprises at least one light-emitting sub-unit; the at least one light-emitting sub-unit comprises a connection line and a plurality of light-emitting diode chips electrically connected with the connection line; the plurality of the light-emitting diode chips are located on a side of the connection line away from the base substrate;</claim-text><claim-text>in each of the light-emitting sub-units, the connection line comprises a first connection portion, a second connection portion and a third connection portion; in each of the light-emitting sub-units, the third connection portion comprises a plurality of connection sub-portions, each of the connection sub-portions comprise at least one electrical contact point; the electrical contact points at adjacent ends of adjacent connection sub-portions constitute an electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the plurality of the connection sub-portions comprise a first connection sub-portion and a second connection sub-portion,<claim-text>the first connection sub-portion extends along a first direction parallel to the base substrate; the first connection sub-portion comprises a connection region, a part of the first sub-portion where the connection region is located forms a shape of notch, and the electrical contact point of the first connection sub-portion is located on a side of the connection region facing the notch,</claim-text><claim-text>the second connection sub-portion extends along the second direction parallel to the base substrate and intersecting with the first direction, the electrical contact point of the second connection sub-portion and the electrical contact point of an adjacent first connection sub-portion located in the connection region constitute the electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The backplane according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein, in each of the light-emitting sub-units, the first connection portion comprises a first input end; the second connection portion comprises a second input end; and the first connection portion and the second connection portion respectively comprise an electrical contact point,<claim-text>both ends of the third connection portion respectively comprise an electrical contact point; the electrical contact point at one end of the third connection portion and the electrical contact point of the first connection portion constitute an electrical contact point pair; the electrical contact point at the other end of the third connection portion and the electrical contact point of the second connection portion constitute an electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The backplane according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the light-emitting sub-unit comprises a plurality of first connection sub-portion rows extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows comprises at least one first connection sub-portion; two end portions of the second connection sub-portion are respectively located in notches opposite to each other at end portions of adjacent first connection sub-portion rows, so that the adjacent first connection sub-portion rows are connected with each other by the second connection sub-portion and the light-emitting diode chips.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The backplane according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein, except the connection regions located at both ends of the first connection sub-portion row, the first connection sub-portion row has a substantially equal size in the second direction at respective positions in the first direction.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The backplane according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the first connection portion comprises a first protrusion portion; the first protrusion portion is located within the notch at the connection region of the first connection sub-portion row connected with the first protrusion portion by the light-emitting diode chip; the second connection portion comprises a second protrusion portion; and the second protrusion portion is located within the notch at the connection region of the first connection sub-portion row connected with the second protrusion portion by the light-emitting diode chip.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The backplane according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein each of the first connection sub-portion rows comprises a plurality of the first connection sub-portions; and a connection region of one first connection sub-portion of adjacent first connection sub-portions is located in the notch of the other first connection sub-portion of the adjacent first connection sub-portions, so that the adjacent connection regions are electrically connected by the light-emitting diode chip.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The backplane according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein each of the first connection sub-portion rows comprises a first end portion and a second end portion; the first end portions of the plurality of the connection sub-portion rows are aligned in the second direction; the second end portions of the plurality of the first connection sub-portion rows are aligned in the second direction; and the plurality of the first connection sub-portion rows and the second connection sub-portions are integrally connected in a square wave shape.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The backplane according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the second connection sub-portions connected with a same first connection sub-portion row by the light-emitting diode chips are respectively located on both sides of the same first connection sub-portion row in the second direction and are respectively located at both ends of the same first connection sub-portion row in the first direction.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the electrical contact point pairs is respectively connected with an anode and a cathode of one of the plurality of the light-emitting diode chips in one-to-one correspondence.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the at least one light-emitting sub-unit comprises a plurality of light-emitting sub-units; and the plurality of the light-emitting sub-units of each of the light-emitting units share the first connection portion and the second connection portion, so that the plurality of the light-emitting sub-units are connected in parallel.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The backplane according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the two connection portions constituting the electrical contact point pair have a space therebetween, and an orthogonal projection of the light-emitting diode chip on the base substrate at least partially overlaps with an orthogonal projection of the space on the base substrate.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a reflective layer, located between the connection line and the light-emitting diode chip;</claim-text><claim-text>a plurality of wirings parallel to each other, located on a side of the connection line facing the base substrate, and including a plurality of first wirings and a plurality of second wirings;</claim-text><claim-text>a first insulation layer between the plurality of the wirings parallel to each other and the connection line, and</claim-text><claim-text>a second insulation layer between the reflective layer and the connection line, to isolate the reflective layer and the connection line from each other,</claim-text><claim-text>wherein the first input end of the connection line is connected with the first wiring, and the second input end of the connection line is connected with the second wiring; a thickness of the wiring is greater than a thickness of the connection line, and widths of both of the first connection portion and the second connection portion are greater than a width of the wiring.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a reflective layer, located between the connection line and the light-emitting diode chip;</claim-text><claim-text>a white glue layer on a side of the reflective layer away from the base substrate, and having openings exposing the light-emitting diode chips; and</claim-text><claim-text>a transparent layer on a side of the white glue layer away from the base substrate to cover the white glue layer and the light-emitting diode chips.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The backplane according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a distance between adjacent connection portions is not less than 15 microns.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A glass-based circuit board, comprising:<claim-text>a glass substrate; and</claim-text><claim-text>a plurality of connection line units, arranged in an array on the glass substrate;</claim-text><claim-text>wherein, each of the connection line units comprises at least one connection line sub-unit; the connection line sub-unit comprises a first connection portion, a second connection portion and a third connection portion; in each of the connection line sub-units, the third connection portion comprises a plurality of connection sub-portions, each of the connection sub-portions comprise at least one electrical contact point; the electrical contact points at adjacent ends of adjacent connection sub-portions constitute an electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The glass-based circuit board according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein<claim-text>the plurality of the connection sub-portions comprise a first connection sub-portion and a second connection sub-portion,</claim-text><claim-text>the first connection sub-portion extends along a first direction parallel to the base substrate; the first connection sub-portion comprises a connection region, a part of the first sub-portion where the connection region is located forms a shape of notch, and the electrical contact point of the first connection sub-portion is located on a side of the connection region facing the notch,</claim-text><claim-text>the second connection sub-portion extends along the second direction parallel to the base substrate and intersecting with the first direction, the electrical contact point of the second connection sub-portion and the electrical contact point of an adjacent first connection sub-portion located in the connection region constitute the electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The glass-based circuit board according to <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein, in each of the connection line sub-units, the first connection portion comprises a first input end; the second connection portion comprises a second input end; and the first connection portion and the second connection portion respectively comprise an electrical contact point,<claim-text>both ends of the third connection portion respectively comprise an electrical contact point; the electrical contact point at one end of the third connection portion and the electrical contact point of the first connection portion constitute an electrical contact point pair; the electrical contact point at the other end of the third connection portion and the electrical contact point of the second connection portion constitute an electrical contact point pair.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The glass-based circuit board according to <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the connection line sub-unit comprises a plurality of first connection sub-portion rows extending along the first direction and arranged in the second direction; each of the first connection sub-portion rows comprises at least one first connection sub-portion; two end portions of the second connection sub-portion are respectively located in notches at end portions of adjacent first connection sub-portion rows, so that the electrical contact points at the two end portions of the second connection sub-portion respectively constitute the electrical contact point pair with the electrical contact point of an adjacent first connection sub-portion row.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The glass-based circuit board according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein, except the connection regions located at both ends of the first connection sub-portion row, the first connection sub-portion row has a substantially equal size in the second direction at respective positions in the first direction, and the electrical contact point pairs in each of the connection line units are evenly distributed.</claim-text></claim></claims></us-patent-application>