INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:29:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer14/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.689ns (17.554%)  route 3.236ns (82.446%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1313, unset)         0.508     0.508    buffer27/clk
                         FDRE                                         r  buffer27/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer27/outs_reg[0]/Q
                         net (fo=43, unplaced)        0.495     1.229    buffer34/fifo/buffer27_outs
                         LUT5 (Prop_lut5_I0_O)        0.119     1.348 f  buffer34/fifo/i___2_i_2/O
                         net (fo=5, unplaced)         0.405     1.753    load2/addr_tehb/control/buffer34_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     1.796 f  load2/addr_tehb/control/outputValid_i_2__7/O
                         net (fo=8, unplaced)         0.282     2.078    fork23/control/generateBlocks[0].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     2.121 r  fork23/control/generateBlocks[0].regblock/outputValid_i_3__2/O
                         net (fo=1, unplaced)         0.244     2.365    fork23/control/generateBlocks[1].regblock/outs_reg[6][0]
                         LUT5 (Prop_lut5_I2_O)        0.043     2.408 f  fork23/control/generateBlocks[1].regblock/outputValid_i_2__4/O
                         net (fo=4, unplaced)         0.268     2.676    fork20/control/generateBlocks[2].regblock/addi10_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     2.719 f  fork20/control/generateBlocks[2].regblock/transmitValue_i_2__25/O
                         net (fo=6, unplaced)         0.276     2.995    fork16/control/generateBlocks[0].regblock/addi7_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     3.038 f  fork16/control/generateBlocks[0].regblock/i___0_i_13/O
                         net (fo=7, unplaced)         0.257     3.295    fork12/control/generateBlocks[2].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.338 r  fork12/control/generateBlocks[2].regblock/i___0_i_5/O
                         net (fo=2, unplaced)         0.388     3.726    fork12/control/generateBlocks[2].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.769 f  fork12/control/generateBlocks[2].regblock/fullReg_i_3__4/O
                         net (fo=20, unplaced)        0.304     4.073    buffer23/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.116 r  buffer23/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     4.433    buffer14/E[0]
                         FDRE                                         r  buffer14/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1313, unset)         0.483     3.183    buffer14/clk
                         FDRE                                         r  buffer14/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     2.955    buffer14/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                 -1.478    




